
---------- Begin Simulation Statistics ----------
final_tick                                30739221000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42370                       # Simulator instruction rate (inst/s)
host_mem_usage                                 847292                       # Number of bytes of host memory used
host_op_rate                                    80609                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   708.04                       # Real time elapsed on the host
host_tick_rate                               43414272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000001                       # Number of instructions simulated
sim_ops                                      57074777                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030739                       # Number of seconds simulated
sim_ticks                                 30739221000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  37850654                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 23980404                       # number of cc regfile writes
system.cpu.committedInsts                    30000001                       # Number of Instructions Simulated
system.cpu.committedOps                      57074777                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.049281                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.049281                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2572205                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2023096                       # number of floating regfile writes
system.cpu.idleCycles                         5275541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1377478                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  8179923                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.405100                       # Inst execution rate
system.cpu.iew.exec_refs                     20299121                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    8091083                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5199422                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              13836184                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5049                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            101653                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              9293858                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            98486919                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12208038                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2140867                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              86383390                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  14837                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1384508                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1212051                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1392111                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          15172                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1047326                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         330152                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  89522866                       # num instructions consuming a value
system.cpu.iew.wb_count                      84478685                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.652724                       # average fanout of values written-back
system.cpu.iew.wb_producers                  58433750                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.374119                       # insts written-back per cycle
system.cpu.iew.wb_sent                       85753484                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                121230315                       # number of integer regfile reads
system.cpu.int_regfile_writes                65305202                       # number of integer regfile writes
system.cpu.ipc                               0.487976                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.487976                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2344894      2.65%      2.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              64814843     73.22%     75.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                49995      0.06%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 12048      0.01%     75.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               53208      0.06%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6452      0.01%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                82933      0.09%     76.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.00%     76.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                38355      0.04%     76.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              137867      0.16%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4788      0.01%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             148      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             907      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              92      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            222      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10922195     12.34%     88.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6352028      7.18%     95.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1716599      1.94%     97.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1986451      2.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               88524257                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4569336                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8655630                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3984837                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7555576                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1778239                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020088                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  895828     50.38%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     50.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2599      0.15%     50.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     50.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    341      0.02%     50.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   223      0.01%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    13      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   50      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     50.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 115898      6.52%     57.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                271594     15.27%     72.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            404468     22.75%     95.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            87224      4.91%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               83388266                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          226569550                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     80493848                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         132357819                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   98462009                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  88524257                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               24910                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        41412142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            195525                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          16029                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     42252637                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      56202902                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.575083                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.266383                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32351001     57.56%     57.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4145592      7.38%     64.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4006331      7.13%     72.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3700658      6.58%     78.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3742768      6.66%     85.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2872823      5.11%     90.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2746701      4.89%     95.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1647588      2.93%     98.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              989440      1.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        56202902                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.439924                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            606401                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           830147                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             13836184                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9293858                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                39885520                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         61478443                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          447426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   228                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        92873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        193938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4484                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1433210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1081                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2869124                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1081                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                12417190                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9199394                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1287690                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5356772                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4255584                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             79.443068                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  643865                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1459                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          917121                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             148543                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           768578                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       138900                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        40149235                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1130160                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     50315557                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.134337                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.124007                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        33425876     66.43%     66.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4992687      9.92%     76.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2558382      5.08%     81.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3508461      6.97%     88.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1603872      3.19%     91.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          746905      1.48%     93.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          547517      1.09%     94.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          450028      0.89%     95.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2481829      4.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     50315557                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               57074777                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11951795                       # Number of memory references committed
system.cpu.commit.loads                       7407322                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        5668                       # Number of memory barriers committed
system.cpu.commit.branches                    6256849                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     942648                       # Number of committed floating point instructions.
system.cpu.commit.integer                    56281249                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                384261                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       542628      0.95%      0.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     44264784     77.56%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        47135      0.08%     78.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        10742      0.02%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        35556      0.06%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5216      0.01%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        57941      0.10%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        33024      0.06%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       123394      0.22%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1757      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           76      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          403      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           31      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           91      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7196387     12.61%     91.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4107835      7.20%     98.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       210935      0.37%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       436638      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     57074777                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2481829                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     15234308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15234308                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15627460                       # number of overall hits
system.cpu.dcache.overall_hits::total        15627460                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       450140                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         450140                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       456132                       # number of overall misses
system.cpu.dcache.overall_misses::total        456132                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11274619990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11274619990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11274619990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11274619990                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15684448                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15684448                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     16083592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16083592                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028700                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028700                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028360                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028360                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25046.918714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25046.918714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24717.888659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24717.888659                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        61207                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          557                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2106                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.063153                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    39.785714                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       219305                       # number of writebacks
system.cpu.dcache.writebacks::total            219305                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       138880                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       138880                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       138880                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       138880                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       311260                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       311260                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       315396                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       315396                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7593738490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7593738490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7697195990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7697195990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019845                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019845                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019610                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019610                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24396.769550                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24396.769550                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24404.862427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24404.862427                       # average overall mshr miss latency
system.cpu.dcache.replacements                 313941                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10768825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10768825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       370250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        370250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7693589500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7693589500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11139075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11139075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20779.444970                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20779.444970                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       135962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       135962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       234288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       234288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4148214500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4148214500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17705.620860                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17705.620860                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4465483                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4465483                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        79890                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79890                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3581030490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3581030490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44824.514833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44824.514833                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2918                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2918                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3445523990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3445523990                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44763.342384                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44763.342384                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       393152                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        393152                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         5992                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         5992                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       399144                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       399144                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015012                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015012                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4136                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4136                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    103457500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    103457500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010362                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010362                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25013.902321                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25013.902321                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.460552                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15943816                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            314453                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.703336                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.460552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          32481637                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         32481637                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 25963535                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              12366609                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  15661278                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                999429                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1212051                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4114019                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                166573                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              109187667                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                719566                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    12217890                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     8093208                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         77779                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         34725                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           28313258                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       60532199                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    12417190                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5047992                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      26461327                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2748534                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          7                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 5746                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         47199                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1089                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   9401030                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                695933                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           56202902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.090773                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.245819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 37492906     66.71%     66.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   831571      1.48%     68.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1245061      2.22%     70.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1165349      2.07%     72.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1415152      2.52%     75.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1333586      2.37%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1188638      2.11%     79.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1015715      1.81%     81.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 10514924     18.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             56202902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.201976                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.984609                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      8171908                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8171908                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8171908                       # number of overall hits
system.cpu.icache.overall_hits::total         8171908                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1229114                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1229114                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1229114                       # number of overall misses
system.cpu.icache.overall_misses::total       1229114                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  18229799966                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18229799966                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  18229799966                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18229799966                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9401022                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9401022                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9401022                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9401022                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.130743                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.130743                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.130743                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.130743                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14831.659200                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14831.659200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14831.659200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14831.659200                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14911                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               743                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.068641                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1119195                       # number of writebacks
system.cpu.icache.writebacks::total           1119195                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       108522                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       108522                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       108522                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       108522                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      1120592                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1120592                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1120592                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1120592                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  16006044474                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  16006044474                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  16006044474                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  16006044474                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.119199                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.119199                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.119199                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.119199                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14283.561255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14283.561255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14283.561255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14283.561255                       # average overall mshr miss latency
system.cpu.icache.replacements                1119195                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8171908                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8171908                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1229114                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1229114                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  18229799966                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18229799966                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9401022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9401022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.130743                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.130743                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14831.659200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14831.659200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       108522                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       108522                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1120592                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1120592                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  16006044474                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  16006044474                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.119199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.119199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14283.561255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14283.561255                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.104796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9292500                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1120592                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.292492                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.104796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19922636                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19922636                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     9410590                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        124133                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      614045                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 6428862                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 6459                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               15172                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                4749385                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                23536                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1579                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  30739221000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1212051                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 26739102                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7325635                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6308                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  15740312                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5179494                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              105105260                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 43146                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 301874                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  40212                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4732567                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              32                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           112934586                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   257885410                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                153978465                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2863738                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63900066                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 49034515                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     112                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 103                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3073274                       # count of insts added to the skid buffer
system.cpu.rob.reads                        144154578                       # The number of ROB reads
system.cpu.rob.writes                       200368715                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   57074777                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1081278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               251718                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1332996                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1081278                       # number of overall hits
system.l2.overall_hits::.cpu.data              251718                       # number of overall hits
system.l2.overall_hits::total                 1332996                       # number of overall hits
system.l2.demand_misses::.cpu.inst              38333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              62735                       # number of demand (read+write) misses
system.l2.demand_misses::total                 101068                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             38333                       # number of overall misses
system.l2.overall_misses::.cpu.data             62735                       # number of overall misses
system.l2.overall_misses::total                101068                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2880343000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4537001500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7417344500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2880343000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4537001500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7417344500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1119611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           314453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1434064                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1119611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          314453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1434064                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.034238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.199505                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070477                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.034238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.199505                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070477                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75140.036000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72320.100422                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73389.643606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75140.036000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72320.100422                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73389.643606                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46240                       # number of writebacks
system.l2.writebacks::total                     46240                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         38332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         62735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            101067                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        38332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        62735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           101067                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2489602750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3896804000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6386406750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2489602750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3896804000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6386406750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.034237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.199505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070476                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.034237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.199505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070476                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64948.417771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62115.310433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63189.831993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64948.417771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62115.310433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63189.831993                       # average overall mshr miss latency
system.l2.replacements                          93666                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       219305                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           219305                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       219305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       219305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1118603                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1118603                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1118603                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1118603                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          141                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           141                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              943                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  943                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          943                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              943                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             33465                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33465                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42662                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2964711000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2964711000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         76127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             76127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.560406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.560406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69493.014861                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69493.014861                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2528559750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2528559750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.560406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.560406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59269.601753                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59269.601753                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1081278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1081278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        38333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2880343000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2880343000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1119611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1119611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.034238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.034238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75140.036000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75140.036000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        38332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2489602750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2489602750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.034237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.034237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64948.417771                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64948.417771                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        218253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        20073                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           20073                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1572290500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1572290500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       238326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        238326                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.084225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78328.625517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78328.625517                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        20073                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        20073                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1368244250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1368244250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.084225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68163.416031                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68163.416031                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8120.035981                       # Cycle average of tags in use
system.l2.tags.total_refs                     2867199                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    101858                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.148982                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     104.260540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3835.430125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4180.345316                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.468192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.510296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991215                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6599                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23040586                       # Number of tag accesses
system.l2.tags.data_accesses                 23040586                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     46240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     62580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000819417500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2748                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2748                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              252135                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43537                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      101067                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46240                       # Number of write requests accepted
system.mem_ctrls.readBursts                    101067                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46240                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    155                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                101067                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46240                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   86842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.720524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.598442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    118.387051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2744     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2748                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.819141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.787822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.039993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1649     60.01%     60.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               48      1.75%     61.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              971     35.33%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               66      2.40%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.29%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2748                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6468288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2959360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    210.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   30738363500                       # Total gap between requests
system.mem_ctrls.avgGap                     208668.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2453248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4005120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2958016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 79808398.527731075883                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 130293477.508750140667                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 96229374.192664146423                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        38332                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        62735                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        46240                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1224616000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1828007500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 730711428000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31947.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29138.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15802582.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2453248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4015040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6468288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2453248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2453248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2959360                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2959360                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        38332                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        62735                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         101067                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        46240                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         46240                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     79808399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    130616192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        210424591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     79808399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     79808399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     96273097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        96273097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     96273097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     79808399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    130616192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       306697688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               100912                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               46219                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         8163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5964                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3566                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2722                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3012                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2860                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1160523500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             504560000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3052623500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11500.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30250.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               71405                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27775                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.76                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        47947                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   196.382172                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   126.928679                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   234.507320                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23833     49.71%     49.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13108     27.34%     77.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4134      8.62%     85.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1991      4.15%     89.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1272      2.65%     92.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          716      1.49%     93.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          560      1.17%     95.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          388      0.81%     95.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1945      4.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        47947                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6458368                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2958016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              210.101876                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               96.229374                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       174708660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        92856060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      370023360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     121782600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2425984080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   9072314940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   4164016800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   16421686500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   534.225851                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10732007000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1026220000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  18980994000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       167661480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        89102805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      350488320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     119480580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2425984080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8983950690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4238428800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   16375096755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.710206                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10925410000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1026220000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18787591000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              58405                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46240                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46631                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42662                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         58405                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       295005                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       295005                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 295005                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9427648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9427648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9427648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            101067                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  101067    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              101067                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            94724500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          126333750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1358918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       265545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1119195                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          142062                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             943                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            943                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            76127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           76127                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1120592                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       238326                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3359398                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       944733                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4304131                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    143283584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     34160512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              177444096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           94647                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3022144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1529654                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003642                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.060239                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1524083     99.64%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5571      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1529654                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  30739221000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2773062000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1681247280                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         472391518                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
