# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../vivado/2025.1/Vivado/data/rsb/busdef" \
"../../../../Full_Adder.srcs/sources_1/new/CLA.v" \
"../../../../Full_Adder.srcs/sources_1/new/FA_SC.v" \
"../../../../Full_Adder.srcs/sources_1/new/Full_Adder.v" \
"../../../../Full_Adder.srcs/sources_1/new/AddSub.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
