INFO: [VRFC 10-163] Analyzing VHDL file "D:/Embed computing/VHDL/task1/task1.srcs/sim_1/new/tb_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_clk'
