#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Tue Mar 28 13:10:57 2023
# Process ID: 1065394
# Current directory: /home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/bd_17e7_util_vector_logic_0_0_synth_1
# Command line: vivado -log bd_17e7_util_vector_logic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_17e7_util_vector_logic_0_0.tcl
# Log file: /home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/bd_17e7_util_vector_logic_0_0_synth_1/bd_17e7_util_vector_logic_0_0.vds
# Journal file: /home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/bd_17e7_util_vector_logic_0_0_synth_1/vivado.jou
# Running On: Xilinx-Omniverse, OS: Linux, CPU Frequency: 3699.994 MHz, CPU Physical cores: 6, Host memory: 16587 MB
#-----------------------------------------------------------
source bd_17e7_util_vector_logic_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2115.770 ; gain = 88.961 ; free physical = 152 ; free virtual = 18101
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_17e7_util_vector_logic_0_0
Command: synth_design -top bd_17e7_util_vector_logic_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1065736
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3334.539 ; gain = 240.832 ; free physical = 314 ; free virtual = 7941
Synthesis current peak Physical Memory [PSS] (MB): peak = 1580.550; parent = 1437.166; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4344.637; parent = 3340.480; children = 1004.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_17e7_util_vector_logic_0_0' [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_5/synth/bd_17e7_util_vector_logic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_2_util_vector_logic' (0#1) [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'bd_17e7_util_vector_logic_0_0' (0#1) [/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.gen/sources_1/bd/kria_eth_top/ip/kria_eth_top_axi_ethernet_0_2/bd_0/ip/ip_5/synth/bd_17e7_util_vector_logic_0_0.v:53]
WARNING: [Synth 8-7129] Port Op2[0] in module util_vector_logic_v2_0_2_util_vector_logic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3405.445 ; gain = 311.738 ; free physical = 249 ; free virtual = 7768
Synthesis current peak Physical Memory [PSS] (MB): peak = 1580.550; parent = 1437.166; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4409.605; parent = 3405.449; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3423.258 ; gain = 329.551 ; free physical = 178 ; free virtual = 7715
Synthesis current peak Physical Memory [PSS] (MB): peak = 1580.550; parent = 1437.166; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4427.418; parent = 3423.262; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3423.258 ; gain = 329.551 ; free physical = 158 ; free virtual = 7701
Synthesis current peak Physical Memory [PSS] (MB): peak = 1580.550; parent = 1437.166; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4427.418; parent = 3423.262; children = 1004.156
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.258 ; gain = 0.000 ; free physical = 149 ; free virtual = 7670
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3496.195 ; gain = 0.000 ; free physical = 208 ; free virtual = 7547
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3506.102 ; gain = 9.906 ; free physical = 202 ; free virtual = 7545
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3506.102 ; gain = 412.395 ; free physical = 613 ; free virtual = 7999
Synthesis current peak Physical Memory [PSS] (MB): peak = 1580.550; parent = 1437.166; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4478.246; parent = 3474.090; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3506.102 ; gain = 412.395 ; free physical = 602 ; free virtual = 7988
Synthesis current peak Physical Memory [PSS] (MB): peak = 1580.550; parent = 1437.166; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4478.246; parent = 3474.090; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3506.102 ; gain = 412.395 ; free physical = 600 ; free virtual = 7986
Synthesis current peak Physical Memory [PSS] (MB): peak = 1580.550; parent = 1437.166; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4478.246; parent = 3474.090; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3506.102 ; gain = 412.395 ; free physical = 604 ; free virtual = 7994
Synthesis current peak Physical Memory [PSS] (MB): peak = 1580.550; parent = 1437.166; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4478.246; parent = 3474.090; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3506.102 ; gain = 412.395 ; free physical = 541 ; free virtual = 8013
Synthesis current peak Physical Memory [PSS] (MB): peak = 1580.550; parent = 1437.166; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4478.246; parent = 3474.090; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 3954.688 ; gain = 860.980 ; free physical = 148 ; free virtual = 7109
Synthesis current peak Physical Memory [PSS] (MB): peak = 2016.695; parent = 1891.946; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4958.848; parent = 3954.691; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3954.688 ; gain = 860.980 ; free physical = 152 ; free virtual = 7098
Synthesis current peak Physical Memory [PSS] (MB): peak = 2016.695; parent = 1891.946; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4958.848; parent = 3954.691; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3973.719 ; gain = 880.012 ; free physical = 158 ; free virtual = 7102
Synthesis current peak Physical Memory [PSS] (MB): peak = 2016.700; parent = 1892.102; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4977.879; parent = 3973.723; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3979.656 ; gain = 885.949 ; free physical = 150 ; free virtual = 6627
Synthesis current peak Physical Memory [PSS] (MB): peak = 2016.700; parent = 1892.102; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.816; parent = 3979.660; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3979.656 ; gain = 885.949 ; free physical = 172 ; free virtual = 6606
Synthesis current peak Physical Memory [PSS] (MB): peak = 2016.700; parent = 1892.102; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.816; parent = 3979.660; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3979.656 ; gain = 885.949 ; free physical = 152 ; free virtual = 6575
Synthesis current peak Physical Memory [PSS] (MB): peak = 2016.700; parent = 1892.102; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.816; parent = 3979.660; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3979.656 ; gain = 885.949 ; free physical = 166 ; free virtual = 6561
Synthesis current peak Physical Memory [PSS] (MB): peak = 2016.700; parent = 1892.102; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.816; parent = 3979.660; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3979.656 ; gain = 885.949 ; free physical = 153 ; free virtual = 6543
Synthesis current peak Physical Memory [PSS] (MB): peak = 2016.700; parent = 1892.102; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.816; parent = 3979.660; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3979.656 ; gain = 885.949 ; free physical = 177 ; free virtual = 6522
Synthesis current peak Physical Memory [PSS] (MB): peak = 2016.700; parent = 1892.102; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.816; parent = 3979.660; children = 1004.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 3979.656 ; gain = 885.949 ; free physical = 145 ; free virtual = 6475
Synthesis current peak Physical Memory [PSS] (MB): peak = 2016.700; parent = 1892.102; children = 143.384
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4983.816; parent = 3979.660; children = 1004.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 3979.656 ; gain = 803.105 ; free physical = 194 ; free virtual = 6486
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 3979.664 ; gain = 885.949 ; free physical = 198 ; free virtual = 6492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3986.594 ; gain = 0.000 ; free physical = 184 ; free virtual = 6435
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4014.344 ; gain = 0.000 ; free physical = 199 ; free virtual = 6384
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a089169
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 4014.344 ; gain = 1827.762 ; free physical = 375 ; free virtual = 6561
INFO: [Common 17-1381] The checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/bd_17e7_util_vector_logic_0_0_synth_1/bd_17e7_util_vector_logic_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_17e7_util_vector_logic_0_0, cache-ID = 0d7014c46da57ce1
INFO: [Common 17-1381] The checkpoint '/home/denmann99/Documents/kria_eth/hw/kria_state_machine/kria_state_machine.runs/bd_17e7_util_vector_logic_0_0_synth_1/bd_17e7_util_vector_logic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_17e7_util_vector_logic_0_0_utilization_synth.rpt -pb bd_17e7_util_vector_logic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 13:12:08 2023...
