module IF_ID(input clk,
			 input reset,
			 input hazard_in,
			 input flush,
			 input [31:0]pc_plus4_in,
			 input [31:0]instruction_in,
			 output reg[31:0] instruction_out,
			 output reg[31:0] pc_plus4_out);
			
always@(posedge reset)begin
	instruction_out = 0;
	pc_plus4_out = 0;
end

always@(posedge clk)begin
  if(flush)begin
  //  TODO: flush method
  end
	else begin
		pc_plus4_out <= pc_plus4_in;
	  //  DEBUG: stall method
		if(hazard_in)
			instruction_out <= instruction_out;
		else
    		instruction_out <= instruction_in;
	end
	  
	
end
endmodule
