
Loading design for application trce from file registrou00_registrou00.ncd.
Design name: topShiftRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri Mar 26 17:23:06 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o registroU00_registroU00.twr -gui -msgset D:/ISC/Semestre 2021-1/Arquitectura de Computadoras/practicas/14_15_16_17_registroU00/promote.xml registroU00_registroU00.ncd registroU00_registroU00.prf 
Design file:     registrou00_registrou00.ncd
Preference file: registrou00_registrou00.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SH00/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.049ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[8]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[21]  (to SH00/clkaux +)

   Delay:              15.570ns  (38.6% logic, 61.4% route), 19 logic levels.

 Constraint Details:

     15.570ns physical path delay SH00/C01/SLICE_8 to SH00/C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.049ns

 Physical Path Details:

      Data path SH00/C01/SLICE_8 to SH00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C21A.CLK to     R18C21A.Q1 SH00/C01/SLICE_8 (from SH00/clkaux)
ROUTE         2     1.187     R18C21A.Q1 to     R17C20C.B1 SH00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C20C.B1 to     R17C20C.F1 SH00/C01/SLICE_42
ROUTE         1     1.254     R17C20C.F1 to     R17C21D.B1 SH00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C21D.B1 to     R17C21D.F1 SH00/C01/SLICE_30
ROUTE         4     0.594     R17C21D.F1 to     R17C22B.A1 SH00/C01/N_76
CTOF_DEL    ---     0.452     R17C22B.A1 to     R17C22B.F1 SH00/C01/SLICE_31
ROUTE         4     0.886     R17C22B.F1 to     R16C22A.A0 SH00/C01/N_78
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SH00/C01/SLICE_43
ROUTE         2     2.239     R16C22A.F0 to      R2C19C.A1 SH00/C01/N_65_1
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SH00/C01/SLICE_18
ROUTE         3     2.184      R2C19C.F1 to     R16C20A.A0 SH00/C01/N_21
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 SH00/C01/SLICE_24
ROUTE         1     1.223     R16C20A.F0 to     R18C20A.A0 SH00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R18C20A.A0 to    R18C20A.FCO SH00/C01/SLICE_0
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/C01/SLICE_11
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO SH00/C01/SLICE_10
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI SH00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C20D.FCI to    R18C20D.FCO SH00/C01/SLICE_9
ROUTE         1     0.000    R18C20D.FCO to    R18C21A.FCI SH00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C21A.FCI to    R18C21A.FCO SH00/C01/SLICE_8
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI SH00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C21B.FCI to    R18C21B.FCO SH00/C01/SLICE_7
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SH00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C21C.FCI to    R18C21C.FCO SH00/C01/SLICE_6
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SH00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C21D.FCI to    R18C21D.FCO SH00/C01/SLICE_5
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SH00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C22A.FCI to    R18C22A.FCO SH00/C01/SLICE_4
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SH00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C22B.FCI to    R18C22B.FCO SH00/C01/SLICE_3
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI SH00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C22C.FCI to    R18C22C.FCO SH00/C01/SLICE_2
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI SH00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C22D.FCI to     R18C22D.F0 SH00/C01/SLICE_1
ROUTE         1     0.000     R18C22D.F0 to    R18C22D.DI0 SH00/C01/sdiv_11[21] (to SH00/clkaux)
                  --------
                   15.570   (38.6% logic, 61.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C21A.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C22D.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.080ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[9]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[21]  (to SH00/clkaux +)

   Delay:              15.539ns  (38.6% logic, 61.4% route), 19 logic levels.

 Constraint Details:

     15.539ns physical path delay SH00/C01/SLICE_7 to SH00/C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.080ns

 Physical Path Details:

      Data path SH00/C01/SLICE_7 to SH00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C21B.CLK to     R18C21B.Q0 SH00/C01/SLICE_7 (from SH00/clkaux)
ROUTE         2     1.156     R18C21B.Q0 to     R17C20C.A1 SH00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R17C20C.A1 to     R17C20C.F1 SH00/C01/SLICE_42
ROUTE         1     1.254     R17C20C.F1 to     R17C21D.B1 SH00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C21D.B1 to     R17C21D.F1 SH00/C01/SLICE_30
ROUTE         4     0.594     R17C21D.F1 to     R17C22B.A1 SH00/C01/N_76
CTOF_DEL    ---     0.452     R17C22B.A1 to     R17C22B.F1 SH00/C01/SLICE_31
ROUTE         4     0.886     R17C22B.F1 to     R16C22A.A0 SH00/C01/N_78
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SH00/C01/SLICE_43
ROUTE         2     2.239     R16C22A.F0 to      R2C19C.A1 SH00/C01/N_65_1
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SH00/C01/SLICE_18
ROUTE         3     2.184      R2C19C.F1 to     R16C20A.A0 SH00/C01/N_21
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 SH00/C01/SLICE_24
ROUTE         1     1.223     R16C20A.F0 to     R18C20A.A0 SH00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R18C20A.A0 to    R18C20A.FCO SH00/C01/SLICE_0
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/C01/SLICE_11
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO SH00/C01/SLICE_10
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI SH00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C20D.FCI to    R18C20D.FCO SH00/C01/SLICE_9
ROUTE         1     0.000    R18C20D.FCO to    R18C21A.FCI SH00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C21A.FCI to    R18C21A.FCO SH00/C01/SLICE_8
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI SH00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C21B.FCI to    R18C21B.FCO SH00/C01/SLICE_7
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SH00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C21C.FCI to    R18C21C.FCO SH00/C01/SLICE_6
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SH00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C21D.FCI to    R18C21D.FCO SH00/C01/SLICE_5
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SH00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C22A.FCI to    R18C22A.FCO SH00/C01/SLICE_4
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SH00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C22B.FCI to    R18C22B.FCO SH00/C01/SLICE_3
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI SH00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R18C22C.FCI to    R18C22C.FCO SH00/C01/SLICE_2
ROUTE         1     0.000    R18C22C.FCO to    R18C22D.FCI SH00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R18C22D.FCI to     R18C22D.F0 SH00/C01/SLICE_1
ROUTE         1     0.000     R18C22D.F0 to    R18C22D.DI0 SH00/C01/sdiv_11[21] (to SH00/clkaux)
                  --------
                   15.539   (38.6% logic, 61.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C21B.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C22D.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.143ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[8]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[20]  (to SH00/clkaux +)

   Delay:              15.476ns  (38.2% logic, 61.8% route), 18 logic levels.

 Constraint Details:

     15.476ns physical path delay SH00/C01/SLICE_8 to SH00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.143ns

 Physical Path Details:

      Data path SH00/C01/SLICE_8 to SH00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C21A.CLK to     R18C21A.Q1 SH00/C01/SLICE_8 (from SH00/clkaux)
ROUTE         2     1.187     R18C21A.Q1 to     R17C20C.B1 SH00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C20C.B1 to     R17C20C.F1 SH00/C01/SLICE_42
ROUTE         1     1.254     R17C20C.F1 to     R17C21D.B1 SH00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C21D.B1 to     R17C21D.F1 SH00/C01/SLICE_30
ROUTE         4     0.594     R17C21D.F1 to     R17C22B.A1 SH00/C01/N_76
CTOF_DEL    ---     0.452     R17C22B.A1 to     R17C22B.F1 SH00/C01/SLICE_31
ROUTE         4     0.886     R17C22B.F1 to     R16C22A.A0 SH00/C01/N_78
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SH00/C01/SLICE_43
ROUTE         2     2.239     R16C22A.F0 to      R2C19C.A1 SH00/C01/N_65_1
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SH00/C01/SLICE_18
ROUTE         3     2.184      R2C19C.F1 to     R16C20A.A0 SH00/C01/N_21
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 SH00/C01/SLICE_24
ROUTE         1     1.223     R16C20A.F0 to     R18C20A.A0 SH00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R18C20A.A0 to    R18C20A.FCO SH00/C01/SLICE_0
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/C01/SLICE_11
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO SH00/C01/SLICE_10
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI SH00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C20D.FCI to    R18C20D.FCO SH00/C01/SLICE_9
ROUTE         1     0.000    R18C20D.FCO to    R18C21A.FCI SH00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C21A.FCI to    R18C21A.FCO SH00/C01/SLICE_8
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI SH00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C21B.FCI to    R18C21B.FCO SH00/C01/SLICE_7
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SH00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C21C.FCI to    R18C21C.FCO SH00/C01/SLICE_6
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SH00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C21D.FCI to    R18C21D.FCO SH00/C01/SLICE_5
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SH00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C22A.FCI to    R18C22A.FCO SH00/C01/SLICE_4
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SH00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C22B.FCI to    R18C22B.FCO SH00/C01/SLICE_3
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI SH00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C22C.FCI to     R18C22C.F1 SH00/C01/SLICE_2
ROUTE         1     0.000     R18C22C.F1 to    R18C22C.DI1 SH00/C01/sdiv_11[20] (to SH00/clkaux)
                  --------
                   15.476   (38.2% logic, 61.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C21A.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C22C.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[9]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[20]  (to SH00/clkaux +)

   Delay:              15.445ns  (38.3% logic, 61.7% route), 18 logic levels.

 Constraint Details:

     15.445ns physical path delay SH00/C01/SLICE_7 to SH00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.174ns

 Physical Path Details:

      Data path SH00/C01/SLICE_7 to SH00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C21B.CLK to     R18C21B.Q0 SH00/C01/SLICE_7 (from SH00/clkaux)
ROUTE         2     1.156     R18C21B.Q0 to     R17C20C.A1 SH00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R17C20C.A1 to     R17C20C.F1 SH00/C01/SLICE_42
ROUTE         1     1.254     R17C20C.F1 to     R17C21D.B1 SH00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C21D.B1 to     R17C21D.F1 SH00/C01/SLICE_30
ROUTE         4     0.594     R17C21D.F1 to     R17C22B.A1 SH00/C01/N_76
CTOF_DEL    ---     0.452     R17C22B.A1 to     R17C22B.F1 SH00/C01/SLICE_31
ROUTE         4     0.886     R17C22B.F1 to     R16C22A.A0 SH00/C01/N_78
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SH00/C01/SLICE_43
ROUTE         2     2.239     R16C22A.F0 to      R2C19C.A1 SH00/C01/N_65_1
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SH00/C01/SLICE_18
ROUTE         3     2.184      R2C19C.F1 to     R16C20A.A0 SH00/C01/N_21
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 SH00/C01/SLICE_24
ROUTE         1     1.223     R16C20A.F0 to     R18C20A.A0 SH00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R18C20A.A0 to    R18C20A.FCO SH00/C01/SLICE_0
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/C01/SLICE_11
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO SH00/C01/SLICE_10
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI SH00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C20D.FCI to    R18C20D.FCO SH00/C01/SLICE_9
ROUTE         1     0.000    R18C20D.FCO to    R18C21A.FCI SH00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C21A.FCI to    R18C21A.FCO SH00/C01/SLICE_8
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI SH00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C21B.FCI to    R18C21B.FCO SH00/C01/SLICE_7
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SH00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C21C.FCI to    R18C21C.FCO SH00/C01/SLICE_6
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SH00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C21D.FCI to    R18C21D.FCO SH00/C01/SLICE_5
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SH00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C22A.FCI to    R18C22A.FCO SH00/C01/SLICE_4
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SH00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C22B.FCI to    R18C22B.FCO SH00/C01/SLICE_3
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI SH00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C22C.FCI to     R18C22C.F1 SH00/C01/SLICE_2
ROUTE         1     0.000     R18C22C.F1 to    R18C22C.DI1 SH00/C01/sdiv_11[20] (to SH00/clkaux)
                  --------
                   15.445   (38.3% logic, 61.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C21B.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C22C.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[8]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[19]  (to SH00/clkaux +)

   Delay:              15.424ns  (38.0% logic, 62.0% route), 18 logic levels.

 Constraint Details:

     15.424ns physical path delay SH00/C01/SLICE_8 to SH00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.195ns

 Physical Path Details:

      Data path SH00/C01/SLICE_8 to SH00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C21A.CLK to     R18C21A.Q1 SH00/C01/SLICE_8 (from SH00/clkaux)
ROUTE         2     1.187     R18C21A.Q1 to     R17C20C.B1 SH00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C20C.B1 to     R17C20C.F1 SH00/C01/SLICE_42
ROUTE         1     1.254     R17C20C.F1 to     R17C21D.B1 SH00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C21D.B1 to     R17C21D.F1 SH00/C01/SLICE_30
ROUTE         4     0.594     R17C21D.F1 to     R17C22B.A1 SH00/C01/N_76
CTOF_DEL    ---     0.452     R17C22B.A1 to     R17C22B.F1 SH00/C01/SLICE_31
ROUTE         4     0.886     R17C22B.F1 to     R16C22A.A0 SH00/C01/N_78
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SH00/C01/SLICE_43
ROUTE         2     2.239     R16C22A.F0 to      R2C19C.A1 SH00/C01/N_65_1
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SH00/C01/SLICE_18
ROUTE         3     2.184      R2C19C.F1 to     R16C20A.A0 SH00/C01/N_21
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 SH00/C01/SLICE_24
ROUTE         1     1.223     R16C20A.F0 to     R18C20A.A0 SH00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R18C20A.A0 to    R18C20A.FCO SH00/C01/SLICE_0
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/C01/SLICE_11
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO SH00/C01/SLICE_10
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI SH00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C20D.FCI to    R18C20D.FCO SH00/C01/SLICE_9
ROUTE         1     0.000    R18C20D.FCO to    R18C21A.FCI SH00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C21A.FCI to    R18C21A.FCO SH00/C01/SLICE_8
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI SH00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C21B.FCI to    R18C21B.FCO SH00/C01/SLICE_7
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SH00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C21C.FCI to    R18C21C.FCO SH00/C01/SLICE_6
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SH00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C21D.FCI to    R18C21D.FCO SH00/C01/SLICE_5
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SH00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C22A.FCI to    R18C22A.FCO SH00/C01/SLICE_4
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SH00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C22B.FCI to    R18C22B.FCO SH00/C01/SLICE_3
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI SH00/C01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C22C.FCI to     R18C22C.F0 SH00/C01/SLICE_2
ROUTE         1     0.000     R18C22C.F0 to    R18C22C.DI0 SH00/C01/sdiv_11[19] (to SH00/clkaux)
                  --------
                   15.424   (38.0% logic, 62.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C21A.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C22C.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.226ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[9]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[19]  (to SH00/clkaux +)

   Delay:              15.393ns  (38.0% logic, 62.0% route), 18 logic levels.

 Constraint Details:

     15.393ns physical path delay SH00/C01/SLICE_7 to SH00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.226ns

 Physical Path Details:

      Data path SH00/C01/SLICE_7 to SH00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C21B.CLK to     R18C21B.Q0 SH00/C01/SLICE_7 (from SH00/clkaux)
ROUTE         2     1.156     R18C21B.Q0 to     R17C20C.A1 SH00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R17C20C.A1 to     R17C20C.F1 SH00/C01/SLICE_42
ROUTE         1     1.254     R17C20C.F1 to     R17C21D.B1 SH00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C21D.B1 to     R17C21D.F1 SH00/C01/SLICE_30
ROUTE         4     0.594     R17C21D.F1 to     R17C22B.A1 SH00/C01/N_76
CTOF_DEL    ---     0.452     R17C22B.A1 to     R17C22B.F1 SH00/C01/SLICE_31
ROUTE         4     0.886     R17C22B.F1 to     R16C22A.A0 SH00/C01/N_78
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SH00/C01/SLICE_43
ROUTE         2     2.239     R16C22A.F0 to      R2C19C.A1 SH00/C01/N_65_1
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SH00/C01/SLICE_18
ROUTE         3     2.184      R2C19C.F1 to     R16C20A.A0 SH00/C01/N_21
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 SH00/C01/SLICE_24
ROUTE         1     1.223     R16C20A.F0 to     R18C20A.A0 SH00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R18C20A.A0 to    R18C20A.FCO SH00/C01/SLICE_0
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/C01/SLICE_11
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO SH00/C01/SLICE_10
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI SH00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C20D.FCI to    R18C20D.FCO SH00/C01/SLICE_9
ROUTE         1     0.000    R18C20D.FCO to    R18C21A.FCI SH00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C21A.FCI to    R18C21A.FCO SH00/C01/SLICE_8
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI SH00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C21B.FCI to    R18C21B.FCO SH00/C01/SLICE_7
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SH00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C21C.FCI to    R18C21C.FCO SH00/C01/SLICE_6
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SH00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C21D.FCI to    R18C21D.FCO SH00/C01/SLICE_5
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SH00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C22A.FCI to    R18C22A.FCO SH00/C01/SLICE_4
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SH00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C22B.FCI to    R18C22B.FCO SH00/C01/SLICE_3
ROUTE         1     0.000    R18C22B.FCO to    R18C22C.FCI SH00/C01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C22C.FCI to     R18C22C.F0 SH00/C01/SLICE_2
ROUTE         1     0.000     R18C22C.F0 to    R18C22C.DI0 SH00/C01/sdiv_11[19] (to SH00/clkaux)
                  --------
                   15.393   (38.0% logic, 62.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C21B.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C22C.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[8]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[18]  (to SH00/clkaux +)

   Delay:              15.330ns  (37.6% logic, 62.4% route), 17 logic levels.

 Constraint Details:

     15.330ns physical path delay SH00/C01/SLICE_8 to SH00/C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.289ns

 Physical Path Details:

      Data path SH00/C01/SLICE_8 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C21A.CLK to     R18C21A.Q1 SH00/C01/SLICE_8 (from SH00/clkaux)
ROUTE         2     1.187     R18C21A.Q1 to     R17C20C.B1 SH00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C20C.B1 to     R17C20C.F1 SH00/C01/SLICE_42
ROUTE         1     1.254     R17C20C.F1 to     R17C21D.B1 SH00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C21D.B1 to     R17C21D.F1 SH00/C01/SLICE_30
ROUTE         4     0.594     R17C21D.F1 to     R17C22B.A1 SH00/C01/N_76
CTOF_DEL    ---     0.452     R17C22B.A1 to     R17C22B.F1 SH00/C01/SLICE_31
ROUTE         4     0.886     R17C22B.F1 to     R16C22A.A0 SH00/C01/N_78
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SH00/C01/SLICE_43
ROUTE         2     2.239     R16C22A.F0 to      R2C19C.A1 SH00/C01/N_65_1
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SH00/C01/SLICE_18
ROUTE         3     2.184      R2C19C.F1 to     R16C20A.A0 SH00/C01/N_21
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 SH00/C01/SLICE_24
ROUTE         1     1.223     R16C20A.F0 to     R18C20A.A0 SH00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R18C20A.A0 to    R18C20A.FCO SH00/C01/SLICE_0
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/C01/SLICE_11
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO SH00/C01/SLICE_10
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI SH00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C20D.FCI to    R18C20D.FCO SH00/C01/SLICE_9
ROUTE         1     0.000    R18C20D.FCO to    R18C21A.FCI SH00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C21A.FCI to    R18C21A.FCO SH00/C01/SLICE_8
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI SH00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C21B.FCI to    R18C21B.FCO SH00/C01/SLICE_7
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SH00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C21C.FCI to    R18C21C.FCO SH00/C01/SLICE_6
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SH00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C21D.FCI to    R18C21D.FCO SH00/C01/SLICE_5
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SH00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C22A.FCI to    R18C22A.FCO SH00/C01/SLICE_4
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SH00/C01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R18C22B.FCI to     R18C22B.F1 SH00/C01/SLICE_3
ROUTE         1     0.000     R18C22B.F1 to    R18C22B.DI1 SH00/C01/sdiv_11[18] (to SH00/clkaux)
                  --------
                   15.330   (37.6% logic, 62.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C21A.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C22B.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.320ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[9]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[18]  (to SH00/clkaux +)

   Delay:              15.299ns  (37.7% logic, 62.3% route), 17 logic levels.

 Constraint Details:

     15.299ns physical path delay SH00/C01/SLICE_7 to SH00/C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.320ns

 Physical Path Details:

      Data path SH00/C01/SLICE_7 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C21B.CLK to     R18C21B.Q0 SH00/C01/SLICE_7 (from SH00/clkaux)
ROUTE         2     1.156     R18C21B.Q0 to     R17C20C.A1 SH00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R17C20C.A1 to     R17C20C.F1 SH00/C01/SLICE_42
ROUTE         1     1.254     R17C20C.F1 to     R17C21D.B1 SH00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C21D.B1 to     R17C21D.F1 SH00/C01/SLICE_30
ROUTE         4     0.594     R17C21D.F1 to     R17C22B.A1 SH00/C01/N_76
CTOF_DEL    ---     0.452     R17C22B.A1 to     R17C22B.F1 SH00/C01/SLICE_31
ROUTE         4     0.886     R17C22B.F1 to     R16C22A.A0 SH00/C01/N_78
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SH00/C01/SLICE_43
ROUTE         2     2.239     R16C22A.F0 to      R2C19C.A1 SH00/C01/N_65_1
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SH00/C01/SLICE_18
ROUTE         3     2.184      R2C19C.F1 to     R16C20A.A0 SH00/C01/N_21
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 SH00/C01/SLICE_24
ROUTE         1     1.223     R16C20A.F0 to     R18C20A.A0 SH00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R18C20A.A0 to    R18C20A.FCO SH00/C01/SLICE_0
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/C01/SLICE_11
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO SH00/C01/SLICE_10
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI SH00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C20D.FCI to    R18C20D.FCO SH00/C01/SLICE_9
ROUTE         1     0.000    R18C20D.FCO to    R18C21A.FCI SH00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C21A.FCI to    R18C21A.FCO SH00/C01/SLICE_8
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI SH00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C21B.FCI to    R18C21B.FCO SH00/C01/SLICE_7
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SH00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C21C.FCI to    R18C21C.FCO SH00/C01/SLICE_6
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SH00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C21D.FCI to    R18C21D.FCO SH00/C01/SLICE_5
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SH00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C22A.FCI to    R18C22A.FCO SH00/C01/SLICE_4
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SH00/C01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R18C22B.FCI to     R18C22B.F1 SH00/C01/SLICE_3
ROUTE         1     0.000     R18C22B.F1 to    R18C22B.DI1 SH00/C01/sdiv_11[18] (to SH00/clkaux)
                  --------
                   15.299   (37.7% logic, 62.3% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C21B.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C22B.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[8]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[17]  (to SH00/clkaux +)

   Delay:              15.278ns  (37.4% logic, 62.6% route), 17 logic levels.

 Constraint Details:

     15.278ns physical path delay SH00/C01/SLICE_8 to SH00/C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.341ns

 Physical Path Details:

      Data path SH00/C01/SLICE_8 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C21A.CLK to     R18C21A.Q1 SH00/C01/SLICE_8 (from SH00/clkaux)
ROUTE         2     1.187     R18C21A.Q1 to     R17C20C.B1 SH00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R17C20C.B1 to     R17C20C.F1 SH00/C01/SLICE_42
ROUTE         1     1.254     R17C20C.F1 to     R17C21D.B1 SH00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C21D.B1 to     R17C21D.F1 SH00/C01/SLICE_30
ROUTE         4     0.594     R17C21D.F1 to     R17C22B.A1 SH00/C01/N_76
CTOF_DEL    ---     0.452     R17C22B.A1 to     R17C22B.F1 SH00/C01/SLICE_31
ROUTE         4     0.886     R17C22B.F1 to     R16C22A.A0 SH00/C01/N_78
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SH00/C01/SLICE_43
ROUTE         2     2.239     R16C22A.F0 to      R2C19C.A1 SH00/C01/N_65_1
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SH00/C01/SLICE_18
ROUTE         3     2.184      R2C19C.F1 to     R16C20A.A0 SH00/C01/N_21
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 SH00/C01/SLICE_24
ROUTE         1     1.223     R16C20A.F0 to     R18C20A.A0 SH00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R18C20A.A0 to    R18C20A.FCO SH00/C01/SLICE_0
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/C01/SLICE_11
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO SH00/C01/SLICE_10
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI SH00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C20D.FCI to    R18C20D.FCO SH00/C01/SLICE_9
ROUTE         1     0.000    R18C20D.FCO to    R18C21A.FCI SH00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C21A.FCI to    R18C21A.FCO SH00/C01/SLICE_8
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI SH00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C21B.FCI to    R18C21B.FCO SH00/C01/SLICE_7
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SH00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C21C.FCI to    R18C21C.FCO SH00/C01/SLICE_6
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SH00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C21D.FCI to    R18C21D.FCO SH00/C01/SLICE_5
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SH00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C22A.FCI to    R18C22A.FCO SH00/C01/SLICE_4
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SH00/C01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R18C22B.FCI to     R18C22B.F0 SH00/C01/SLICE_3
ROUTE         1     0.000     R18C22B.F0 to    R18C22B.DI0 SH00/C01/sdiv_11[17] (to SH00/clkaux)
                  --------
                   15.278   (37.4% logic, 62.6% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C21A.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C22B.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[9]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[17]  (to SH00/clkaux +)

   Delay:              15.247ns  (37.5% logic, 62.5% route), 17 logic levels.

 Constraint Details:

     15.247ns physical path delay SH00/C01/SLICE_7 to SH00/C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.372ns

 Physical Path Details:

      Data path SH00/C01/SLICE_7 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C21B.CLK to     R18C21B.Q0 SH00/C01/SLICE_7 (from SH00/clkaux)
ROUTE         2     1.156     R18C21B.Q0 to     R17C20C.A1 SH00/C01/sdiv[9]
CTOF_DEL    ---     0.452     R17C20C.A1 to     R17C20C.F1 SH00/C01/SLICE_42
ROUTE         1     1.254     R17C20C.F1 to     R17C21D.B1 SH00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R17C21D.B1 to     R17C21D.F1 SH00/C01/SLICE_30
ROUTE         4     0.594     R17C21D.F1 to     R17C22B.A1 SH00/C01/N_76
CTOF_DEL    ---     0.452     R17C22B.A1 to     R17C22B.F1 SH00/C01/SLICE_31
ROUTE         4     0.886     R17C22B.F1 to     R16C22A.A0 SH00/C01/N_78
CTOF_DEL    ---     0.452     R16C22A.A0 to     R16C22A.F0 SH00/C01/SLICE_43
ROUTE         2     2.239     R16C22A.F0 to      R2C19C.A1 SH00/C01/N_65_1
CTOF_DEL    ---     0.452      R2C19C.A1 to      R2C19C.F1 SH00/C01/SLICE_18
ROUTE         3     2.184      R2C19C.F1 to     R16C20A.A0 SH00/C01/N_21
CTOF_DEL    ---     0.452     R16C20A.A0 to     R16C20A.F0 SH00/C01/SLICE_24
ROUTE         1     1.223     R16C20A.F0 to     R18C20A.A0 SH00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R18C20A.A0 to    R18C20A.FCO SH00/C01/SLICE_0
ROUTE         1     0.000    R18C20A.FCO to    R18C20B.FCI SH00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C20B.FCI to    R18C20B.FCO SH00/C01/SLICE_11
ROUTE         1     0.000    R18C20B.FCO to    R18C20C.FCI SH00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C20C.FCI to    R18C20C.FCO SH00/C01/SLICE_10
ROUTE         1     0.000    R18C20C.FCO to    R18C20D.FCI SH00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C20D.FCI to    R18C20D.FCO SH00/C01/SLICE_9
ROUTE         1     0.000    R18C20D.FCO to    R18C21A.FCI SH00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C21A.FCI to    R18C21A.FCO SH00/C01/SLICE_8
ROUTE         1     0.000    R18C21A.FCO to    R18C21B.FCI SH00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C21B.FCI to    R18C21B.FCO SH00/C01/SLICE_7
ROUTE         1     0.000    R18C21B.FCO to    R18C21C.FCI SH00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C21C.FCI to    R18C21C.FCO SH00/C01/SLICE_6
ROUTE         1     0.000    R18C21C.FCO to    R18C21D.FCI SH00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C21D.FCI to    R18C21D.FCO SH00/C01/SLICE_5
ROUTE         1     0.000    R18C21D.FCO to    R18C22A.FCI SH00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C22A.FCI to    R18C22A.FCO SH00/C01/SLICE_4
ROUTE         1     0.000    R18C22A.FCO to    R18C22B.FCI SH00/C01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R18C22B.FCI to     R18C22B.F0 SH00/C01/SLICE_3
ROUTE         1     0.000     R18C22B.F0 to    R18C22B.DI0 SH00/C01/sdiv_11[17] (to SH00/clkaux)
                  --------
                   15.247   (37.5% logic, 62.5% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C21B.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R18C22B.CLK SH00/clkaux
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   63.613MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/clkaux" 2.080000    |             |             |
MHz ;                                   |    2.080 MHz|   63.613 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/C01/SLICE_18.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SH00/clkaux   Source: SH00/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/clkaux" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6840 paths, 1 nets, and 244 connections (66.30% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri Mar 26 17:23:06 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o registroU00_registroU00.twr -gui -msgset D:/ISC/Semestre 2021-1/Arquitectura de Computadoras/practicas/14_15_16_17_registroU00/promote.xml registroU00_registroU00.ncd registroU00_registroU00.prf 
Design file:     registrou00_registrou00.ncd
Preference file: registrou00_registrou00.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SH00/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[2]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[2]  (to SH00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/C01/SLICE_11 to SH00/C01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/C01/SLICE_11 to SH00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20B.CLK to     R18C20B.Q1 SH00/C01/SLICE_11 (from SH00/clkaux)
ROUTE         2     0.132     R18C20B.Q1 to     R18C20B.A1 SH00/C01/sdiv[2]
CTOF_DEL    ---     0.101     R18C20B.A1 to     R18C20B.F1 SH00/C01/SLICE_11
ROUTE         1     0.000     R18C20B.F1 to    R18C20B.DI1 SH00/C01/sdiv_11[2] (to SH00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20B.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20B.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[14]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[14]  (to SH00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/C01/SLICE_5 to SH00/C01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/C01/SLICE_5 to SH00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21D.CLK to     R18C21D.Q1 SH00/C01/SLICE_5 (from SH00/clkaux)
ROUTE         4     0.132     R18C21D.Q1 to     R18C21D.A1 SH00/C01/sdiv[14]
CTOF_DEL    ---     0.101     R18C21D.A1 to     R18C21D.F1 SH00/C01/SLICE_5
ROUTE         1     0.000     R18C21D.F1 to    R18C21D.DI1 SH00/C01/sdiv_11[14] (to SH00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C21D.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C21D.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[8]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[8]  (to SH00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/C01/SLICE_8 to SH00/C01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/C01/SLICE_8 to SH00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21A.CLK to     R18C21A.Q1 SH00/C01/SLICE_8 (from SH00/clkaux)
ROUTE         2     0.132     R18C21A.Q1 to     R18C21A.A1 SH00/C01/sdiv[8]
CTOF_DEL    ---     0.101     R18C21A.A1 to     R18C21A.F1 SH00/C01/SLICE_8
ROUTE         1     0.000     R18C21A.F1 to    R18C21A.DI1 SH00/C01/sdiv_11[8] (to SH00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C21A.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C21A.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[17]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[17]  (to SH00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/C01/SLICE_3 to SH00/C01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/C01/SLICE_3 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22B.CLK to     R18C22B.Q0 SH00/C01/SLICE_3 (from SH00/clkaux)
ROUTE         5     0.132     R18C22B.Q0 to     R18C22B.A0 SH00/C01/sdiv[17]
CTOF_DEL    ---     0.101     R18C22B.A0 to     R18C22B.F0 SH00/C01/SLICE_3
ROUTE         1     0.000     R18C22B.F0 to    R18C22B.DI0 SH00/C01/sdiv_11[17] (to SH00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C22B.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C22B.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[7]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[7]  (to SH00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/C01/SLICE_8 to SH00/C01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/C01/SLICE_8 to SH00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21A.CLK to     R18C21A.Q0 SH00/C01/SLICE_8 (from SH00/clkaux)
ROUTE         2     0.132     R18C21A.Q0 to     R18C21A.A0 SH00/C01/sdiv[7]
CTOF_DEL    ---     0.101     R18C21A.A0 to     R18C21A.F0 SH00/C01/SLICE_8
ROUTE         1     0.000     R18C21A.F0 to    R18C21A.DI0 SH00/C01/sdiv_11[7] (to SH00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C21A.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C21A.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[11]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[11]  (to SH00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/C01/SLICE_6 to SH00/C01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/C01/SLICE_6 to SH00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21C.CLK to     R18C21C.Q0 SH00/C01/SLICE_6 (from SH00/clkaux)
ROUTE         2     0.132     R18C21C.Q0 to     R18C21C.A0 SH00/C01/sdiv[11]
CTOF_DEL    ---     0.101     R18C21C.A0 to     R18C21C.F0 SH00/C01/SLICE_6
ROUTE         1     0.000     R18C21C.F0 to    R18C21C.DI0 SH00/C01/sdiv_11[11] (to SH00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C21C.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C21C.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[3]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[3]  (to SH00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/C01/SLICE_10 to SH00/C01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/C01/SLICE_10 to SH00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20C.CLK to     R18C20C.Q0 SH00/C01/SLICE_10 (from SH00/clkaux)
ROUTE         2     0.132     R18C20C.Q0 to     R18C20C.A0 SH00/C01/sdiv[3]
CTOF_DEL    ---     0.101     R18C20C.A0 to     R18C20C.F0 SH00/C01/SLICE_10
ROUTE         1     0.000     R18C20C.F0 to    R18C20C.DI0 SH00/C01/sdiv_11[3] (to SH00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20C.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20C.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[18]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[18]  (to SH00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/C01/SLICE_3 to SH00/C01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/C01/SLICE_3 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22B.CLK to     R18C22B.Q1 SH00/C01/SLICE_3 (from SH00/clkaux)
ROUTE         6     0.132     R18C22B.Q1 to     R18C22B.A1 SH00/C01/sdiv[18]
CTOF_DEL    ---     0.101     R18C22B.A1 to     R18C22B.F1 SH00/C01/SLICE_3
ROUTE         1     0.000     R18C22B.F1 to    R18C22B.DI1 SH00/C01/sdiv_11[18] (to SH00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C22B.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C22B.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[5]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[5]  (to SH00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/C01/SLICE_9 to SH00/C01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/C01/SLICE_9 to SH00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C20D.CLK to     R18C20D.Q0 SH00/C01/SLICE_9 (from SH00/clkaux)
ROUTE         2     0.132     R18C20D.Q0 to     R18C20D.A0 SH00/C01/sdiv[5]
CTOF_DEL    ---     0.101     R18C20D.A0 to     R18C20D.F0 SH00/C01/SLICE_9
ROUTE         1     0.000     R18C20D.F0 to    R18C20D.DI0 SH00/C01/sdiv_11[5] (to SH00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20D.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C20D.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/C01/sdiv[9]  (from SH00/clkaux +)
   Destination:    FF         Data in        SH00/C01/sdiv[9]  (to SH00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/C01/SLICE_7 to SH00/C01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/C01/SLICE_7 to SH00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21B.CLK to     R18C21B.Q0 SH00/C01/SLICE_7 (from SH00/clkaux)
ROUTE         2     0.132     R18C21B.Q0 to     R18C21B.A0 SH00/C01/sdiv[9]
CTOF_DEL    ---     0.101     R18C21B.A0 to     R18C21B.F0 SH00/C01/SLICE_7
ROUTE         1     0.000     R18C21B.F0 to    R18C21B.DI0 SH00/C01/sdiv_11[9] (to SH00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C21B.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/C00/OSCInst0 to SH00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R18C21B.CLK SH00/clkaux
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/clkaux" 2.080000    |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/C01/SLICE_18.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SH00/clkaux   Source: SH00/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/clkaux" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6840 paths, 1 nets, and 244 connections (66.30% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

