<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>FA24 Final Exam</title>
  <style>
    body { font-family: Arial, sans-serif; background:#f8f9fa; margin:0; padding:0; }
    header { background:#343a40; color:white; padding:1rem; text-align:center; }
    h1 { margin:0; font-size:1.5rem; }
    .container { max-width:900px; margin:0 auto; padding:1rem; }
    .question-card { background:white; border:1px solid #ddd; border-radius:4px; padding:1rem; margin-bottom:1rem; box-shadow:0 1px 2px rgba(0,0,0,0.05); }
    .question-title { font-weight:bold; margin-bottom:0.5rem; }
    .options label { display:block; margin:0.25rem 0; cursor:pointer; }
    .explanation { display:none; margin-top:0.5rem; padding:0.5rem; background:#e9ecef; border-radius:4px; }
    .correct { color:green; font-weight:bold; }
    .incorrect { color:red; font-weight:bold; }
    nav { margin-bottom:1rem; }
    nav a { color:#007bff; text-decoration:none; }
    nav a:hover { text-decoration:underline; }
  </style>
</head>
<body>
  <header>
    <h1>FA24 Final Exam</h1>
  </header>
  <div class="container">
    <nav><a href="index.html">&larr; Back to index</a></nav>
    <div id="questions-container"></div>
  </div>
  <script>
    // Exam data injected from Python
    const examData = [{"number": 1, "question": "Choose the most four basic functions of a computer.", "options": [{"letter": "A", "text": "Moving data, storing data, processing data, controlling."}, {"letter": "B", "text": "Supporting operating system, accessing hard disks, supporting network connections, supporting HDMI ports."}, {"letter": "C", "text": "Reading disks, accessing network resources."}, {"letter": "D", "text": "Reading data from keyboard, printing data to monitor, allowing network connections."}], "answer_letters": ["A"], "answer_desc": "Moving data, storing data, processing data, controllingüìñ Gi·∫£i th√≠ch: M√°y t√≠nh th·ª±c hi·ªán 4 ch·ª©c nƒÉng ch√≠nh:", "explanation": "", "tips": "N·∫øu c√¢u tr·∫£ l·ªùi c√≥ ƒë·∫ßy ƒë·ªß 4 y·∫øu t·ªë n√†y, ƒë√≥ l√† ƒë√°p √°n ƒë√∫ng! "}, {"number": 2, "question": "Refers to the operational units and their interconnections that realize the architectural specifications.", "options": [{"letter": "A", "text": "Computer architecture"}, {"letter": "B", "text": "Computer function"}, {"letter": "C", "text": "Computer organization"}, {"letter": "D", "text": "Instruction set architecture"}], "answer_letters": ["C"], "answer_desc": "Computer organizationüìñ Gi·∫£i th√≠ch:", "explanation": "", "tips": "N·∫øu c√¢u h·ªèi nh·∫Øc ƒë·∫øn \"units\" v√† \"interconnections\" ‚Üí ch·ªçn Computer organization. "}, {"number": 3, "question": "What is the most important function of the control unit (CU)?", "options": [{"letter": "A", "text": "It manages the order of running instructions."}, {"letter": "B", "text": "It will read and process data from main memory."}, {"letter": "C", "text": "It directs the operation of the other CPU components."}, {"letter": "D", "text": "It will read instructions from main memory then decoding them."}], "answer_letters": ["C"], "answer_desc": "It directs the operation of the other CPU componentsüìñ Gi·∫£i th√≠ch: CU l√† \"b·ªô n√£o\" ƒëi·ªÅu khi·ªÉn m·ªçi ho·∫°t ƒë·ªông c·ªßa CPU, ƒë·∫£m b·∫£o c√°c l·ªánh ƒë∆∞·ª£c th·ª±c hi·ªán ƒë√∫ng tr√¨nh t·ª±.üí° M·∫πo ch·ªçn: N·∫øu c√≥ t·ª´ kh√≥a \"directs\" (ch·ªâ ƒë·∫°o, ƒëi·ªÅu khi·ªÉn) ‚Üí ch·ªçn CU!", "explanation": "", "tips": ""}, {"number": 4, "question": "The first generation of computers used _______ for digital logic elements and memory.", "options": [{"letter": "A", "text": "Transistor"}, {"letter": "B", "text": "Integrated Circuits"}, {"letter": "C", "text": "Large-scale integration"}, {"letter": "D", "text": "Vacuum Tubes"}], "answer_letters": ["D"], "answer_desc": "Vacuum Tubesüìñ Gi·∫£i th√≠ch:", "explanation": "", "tips": "N·∫øu n√≥i v·ªÅ th·∫ø h·ªá ƒë·∫ßu ti√™n, ƒë√°p √°n lu√¥n l√† Vacuum Tubes. "}, {"number": 5, "question": "What is Memory Address Register (MAR)?", "options": [{"letter": "A", "text": "Contains a word to be stored in memory or sent to the I/O unit, or is used to receive a word from memory or from the I/O unit."}, {"letter": "B", "text": "Employed to hold temporarily the righthand instruction from a word in memory."}, {"letter": "C", "text": "Contains the address in memory of the word to be written from or read into the MBR."}, {"letter": "D", "text": "Contains the address of the next instruction pair to be fetched from memory."}], "answer_letters": ["C"], "answer_desc": "Contains the address in memory of the word to be written from or read into the MBRüìñ Gi·∫£i th√≠ch: MAR (Memory Address Register) ch·ª©a ƒë·ªãa ch·ªâ √¥ nh·ªõ c·∫ßn ƒë·ªçc ho·∫∑c ghi d·ªØ li·ªáu.üí° M·∫πo ch·ªçn: N·∫øu c√¢u h·ªèi ƒë·ªÅ c·∫≠p ƒë·∫øn ƒë·ªãa ch·ªâ √¥ nh·ªõ, ch·ªçn MAR.", "explanation": "", "tips": ""}, {"number": 6, "question": "In the computer, what categories do external devices include? (Choose 3 answers)", "options": [{"letter": "A", "text": "Human readable"}, {"letter": "B", "text": "Communication"}, {"letter": "C", "text": "Data Conversion"}, {"letter": "D", "text": "Machine readable"}], "answer_letters": ["A", "B", "D"], "answer_desc": "", "explanation": "", "tips": "c·∫£m bi·∫øn, scanner.üí° M·∫πo ch·ªçn: Data Conversion kh√¥ng ph·∫£i nh√≥m ch√≠nh. "}, {"number": 7, "question": "What is false about the von Neumann architecture?", "options": [{"letter": "A", "text": "Data and instructions are stored in a single read-write memory."}, {"letter": "B", "text": "The contents of this memory are addressable by location, without regard to the type of data contained there."}, {"letter": "C", "text": "Execution occurs in a sequential fashion (unless explicitly modified) from one instruction to the next."}, {"letter": "D", "text": "Data is stored in main memory and instructions are stored in cache memory."}], "answer_letters": ["D"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 8, "question": "What is the maximum addressable memory of a 32-bit microprocessor with 24-bit address?", "options": [{"letter": "A", "text": "16 GB"}, {"letter": "B", "text": "16 MB"}, {"letter": "C", "text": "16 Gbits"}, {"letter": "D", "text": "16 Mbits"}], "answer_letters": ["B"], "answer_desc": "16 MBüìñ Gi·∫£i th√≠ch: Dung l∆∞·ª£ng t·ªëi ƒëa = 2^s·ªë bit ƒë·ªãa ch·ªâ = 2^24 = 16MB.üí° M·∫πo ch·ªçn: Nh·ªõ c√¥ng th·ª©c 2^s·ªë bit ƒë·ªãa ch·ªâ ƒë·ªÉ t√≠nh!", "explanation": "", "tips": ""}, {"number": 9, "question": "_______ interprets the instructions in memory and causes them to be executed.", "options": [{"letter": "A", "text": "Registers"}, {"letter": "B", "text": "CPU interconnection"}, {"letter": "C", "text": "Arithmetic and Logic Unit (ALU)"}, {"letter": "D", "text": "I/O Modules"}, {"letter": "E", "text": "Control Unit (CU)"}], "answer_letters": ["E"], "answer_desc": "Control Unit (CU)üìñ Gi·∫£i th√≠ch: CU ƒë·∫£m nh·∫≠n vi·ªác d·ªãch m√£ v√† th·ª±c thi l·ªánh.üí° M·∫πo ch·ªçn: N·∫øu c√¢u h·ªèi n√≥i v·ªÅ ƒëi·ªÅu khi·ªÉn th·ª±c thi, ch·ªçn CU.", "explanation": "", "tips": ""}, {"number": 10, "question": "What is the most important characteristic of the Synchronous Bus?", "options": [{"letter": "A", "text": "Data is transmitted at the same time."}, {"letter": "B", "text": "The occurrence of one event on a bus follows and depends on the occurrence of a previous event."}, {"letter": "C", "text": "The occurrence of events on the bus is determined by a clock."}, {"letter": "D", "text": "No common clock signal controlling operation."}], "answer_letters": ["C"], "answer_desc": "The occurrence of events on the bus is determined by a clock.üìñ Gi·∫£i th√≠ch: Bus ƒë·ªìng b·ªô (Synchronous Bus) ho·∫°t ƒë·ªông theo t√≠n hi·ªáu xung nh·ªãp (clock signal).üí° M·∫πo ch·ªçn: N·∫øu c√≥ t·ª´ clock, ch·ªçn Synchronous Bus!", "explanation": "", "tips": ""}, {"number": 11, "question": "What is the correct order of memory access speed from fastest to slowest?", "options": [{"letter": "A", "text": "Registers > Cache > RAM > SSD"}, {"letter": "B", "text": "Cache > Registers > RAM > SSD"}, {"letter": "C", "text": "Registers > Cache > SSD > RAM"}, {"letter": "D", "text": "Cache > Registers > SSD > RAM"}, {"letter": "E", "text": "All of the mentioned are wrong"}], "answer_letters": ["A"], "answer_desc": "Registers > Cache > RAM > SSDüìñ Gi·∫£i th√≠ch: Thanh ghi (Register) nhanh nh·∫•t, SSD ch·∫≠m nh·∫•t.üí° M·∫πo ch·ªçn: Nh·ªõ th·ª© t·ª± Register > Cache > RAM > SSD.", "explanation": "", "tips": ""}, {"number": 12, "question": "What is the special feature of Memory Cache?", "options": [{"letter": "A", "text": "Allows faster access than DRAM memory"}, {"letter": "B", "text": "Memory cache is outboard storage memory"}, {"letter": "C", "text": "Allows faster access than CPU registers"}, {"letter": "D", "text": "Fixed memory - Read Only Memory"}, {"letter": "E", "text": "Has a larger capacity than HDD"}], "answer_letters": ["A"], "answer_desc": "Allows faster access than DRAM memoryüìñ Gi·∫£i th√≠ch: Cache nhanh h∆°n RAM (DRAM), nh∆∞ng ch·∫≠m h∆°n Register.üí° M·∫πo ch·ªçn: N·∫øu n√≥i v·ªÅ t·ªëc ƒë·ªô nhanh h∆°n DRAM, ch·ªçn Cache.", "explanation": "", "tips": ""}, {"number": 13, "question": "In the direct mapping method from 256MB main memory with 512KB cache, what is the number of bits for the TAG element in the address?", "options": [{"letter": "A", "text": "6"}, {"letter": "B", "text": "7"}, {"letter": "C", "text": "8"}, {"letter": "D", "text": "9"}], "answer_letters": ["D"], "answer_desc": "9üìñ Gi·∫£i th√≠ch: C√¥ng th·ª©c t√≠nh d·ª±a tr√™n s·ªë bit ƒë·ªãa ch·ªâ v√† k√≠ch th∆∞·ªõc cache.", "explanation": "", "tips": ""}, {"number": 14, "question": "A byte addressable microprocessor has 24-bit address. What is maximum memory capacity?", "options": [{"letter": "A", "text": "4 MegaByte"}, {"letter": "B", "text": "8 MegaByte"}, {"letter": "C", "text": "16 MegaByte"}, {"letter": "D", "text": "32 MegaByte"}], "answer_letters": ["C"], "answer_desc": "16 MBüìñ Gi·∫£i th√≠ch: 2^24 = 16MB.", "explanation": "", "tips": ""}, {"number": 15, "question": "In error correcting code (single ECC), how many bits are used to correct one bit in 8-bit data?", "options": [{"letter": "A", "text": "4"}, {"letter": "B", "text": "5"}, {"letter": "C", "text": "6"}, {"letter": "D", "text": "7"}], "answer_letters": ["A"], "answer_desc": "4üìñ Gi·∫£i th√≠ch: ECC s·ª≠ d·ª•ng 4 bit ƒë·ªÉ s·ª≠a l·ªói 1-bit trong d·ªØ li·ªáu 8-bit.", "explanation": "", "tips": ""}, {"number": 16, "question": "What is correct about increasing performance and endurance?", "options": [{"letter": "A", "text": "Hard Disk - DRAM - NAND Flash - SRAM"}, {"letter": "B", "text": "Hard Disk - NAND Flash - DRAM - SRAM"}, {"letter": "C", "text": "NAND Flash - Hard Disk - SRAM - DRAM"}, {"letter": "D", "text": "Hard Disk - DRAM - SRAM - NAND Flash"}], "answer_letters": ["B"], "answer_desc": "Hard Disk - NAND Flash - DRAM - SRAM", "explanation": "", "tips": ""}, {"number": 17, "question": "With the hard disk data layout, the set of all the tracks in the same relative position on the platter is called", "options": [{"letter": "A", "text": "Cylinder"}, {"letter": "B", "text": "Tracks"}, {"letter": "C", "text": "Inter-track gap"}, {"letter": "D", "text": "Sector"}], "answer_letters": ["A"], "answer_desc": "Cylinder", "explanation": "", "tips": ""}, {"number": 18, "question": "Which RAID level uses striping technique with a minimum of 3 disks and provides fault tolerance through the use of parity bit?", "options": [{"letter": "A", "text": "RAID 0"}, {"letter": "B", "text": "RAID 1"}, {"letter": "C", "text": "RAID 2"}, {"letter": "D", "text": "RAID 3"}], "answer_letters": ["D"], "answer_desc": "RAID 3", "explanation": "", "tips": ""}, {"number": 19, "question": "In terms of performance, what is the main advantage of a solid state drive over a magnetic disk?", "options": [{"letter": "A", "text": "A solid state drive has faster access time, lower latency, and higher reliability"}, {"letter": "B", "text": "A solid state drive has larger capacity, lower power consumption, and lower cost"}, {"letter": "C", "text": "A solid state drive has better compatibility, longer lifespan, and higher security"}, {"letter": "D", "text": "A solid state drive has none of the mentioned advantages over a magnetic disk"}], "answer_letters": ["A"], "answer_desc": "SSD c√≥ t·ªëc ƒë·ªô truy xu·∫•t nhanh h∆°n, ƒë·ªô tr·ªÖ th·∫•p h∆°n v√† ƒë·ªô tin c·∫≠y cao h∆°n.", "explanation": "", "tips": ""}, {"number": 20, "question": "Consider the expression: NOT(A + B) = ? Apply DeMorgan's Theorem to replace at \"?\"", "options": [{"letter": "A", "text": "NOT A AND NOT B"}, {"letter": "B", "text": "NOT A OR NOT B"}, {"letter": "C", "text": "NOT A AND B"}, {"letter": "D", "text": "A OR NOT B"}], "answer_letters": ["A"], "answer_desc": "NOT A AND NOT B", "explanation": "", "tips": ""}, {"number": 21, "question": "An I/O module must recognize one unique address for each peripheral it controls.(2) I/O channels are commonly seen on microcomputers, whereas I/O controllers are used on mainframes.The statement 1 is and 2 is:", "options": [{"letter": "A", "text": "true, false"}, {"letter": "B", "text": "true, true"}, {"letter": "C", "text": "false, true"}, {"letter": "D", "text": "false, false"}], "answer_letters": ["A"], "answer_desc": "true, falseüìñ Gi·∫£i th√≠ch:", "explanation": "", "tips": "N·∫øu c√¢u h·ªèi ƒë·ªÅ c·∫≠p ƒë·∫øn I/O module v·ªõi ƒë·ªãa ch·ªâ duy nh·∫•t, th√¨ ph√°t bi·ªÉu ƒë√≥ th∆∞·ªùng ƒë√∫ng. C√≤n n·∫øu c√≥ nh·∫Øc ƒë·∫øn I/O channel v√† microcomputers, h√£y ki·ªÉm tra k·ªπ v√¨ d·ªÖ nh·∫ßm l·∫´n! "}, {"number": 22, "question": "What is an interrupt vector?", "options": [{"letter": "A", "text": "Part of memory which contains the addresses of interrupt handlers"}, {"letter": "B", "text": "A signal an I/O device sends to CPU"}, {"letter": "C", "text": "A signal an I/O software sends to CPU"}, {"letter": "D", "text": "None of the mentioned"}], "answer_letters": ["A"], "answer_desc": "Part of memory which contains the addresses of interrupt handlersüìñ Gi·∫£i th√≠ch:", "explanation": "", "tips": "N·∫øu c√¢u h·ªèi nh·∫Øc ƒë·∫øn \"vector\" v√† \"interrupt\", h√£y t√¨m ƒë√°p √°n li√™n quan ƒë·∫øn b·∫£ng ƒë·ªãa ch·ªâ c·ªßa tr√¨nh x·ª≠ l√Ω ng·∫Øt. "}, {"number": 23, "question": "If the operation involves reference to an operand in memory or available via I/O, then determine the address of the operand.", "options": [{"letter": "A", "text": "Operand fetch"}, {"letter": "B", "text": "Data operation"}, {"letter": "C", "text": "Operand store"}, {"letter": "D", "text": "Operand address calculation"}], "answer_letters": ["D"], "answer_desc": "Operand address calculationüìñ Gi·∫£i th√≠ch:", "explanation": "", "tips": "N·∫øu c√¢u h·ªèi ƒë·ªÅ c·∫≠p ƒë·∫øn \"ƒë·ªãnh v·ªã to√°n h·∫°ng\", h√£y ch·ªçn Operand address calculation. "}, {"number": 24, "question": "What role does an Application Programming Interface (API) play in software development?", "options": [{"letter": "A", "text": "It allows program access to hardware resources using high-level language libraries"}, {"letter": "B", "text": "It defines low-level machine instructions"}, {"letter": "C", "text": "It provides a standard for binary portability"}, {"letter": "D", "text": "It manages system resources for the operating system and machine language instructions"}], "answer_letters": ["A"], "answer_desc": "It allows program access to hardware resources using high-level language librariesüìñ Gi·∫£i th√≠ch:", "explanation": "", "tips": "N·∫øu c√¢u tr·∫£ l·ªùi ƒë·ªÅ c·∫≠p ƒë·∫øn \"hardware resources\" v√† \"high-level language\", ƒë√≥ l√† ƒë√°p √°n ƒë√∫ng! "}, {"number": 25, "question": "What is the initial state of a process when it is admitted by the high-level scheduler, but not yet ready to execute?", "options": [{"letter": "A", "text": "New"}, {"letter": "B", "text": "Ready"}, {"letter": "C", "text": "Running"}, {"letter": "D", "text": "Halted"}], "answer_letters": ["A"], "answer_desc": "Newüìñ Gi·∫£i th√≠ch:", "explanation": "", "tips": "N·∫øu c√¢u h·ªèi nh·∫Øc ƒë·∫øn qu√° tr√¨nh v·ª´a ƒë∆∞·ª£c t·∫°o nh∆∞ng ch∆∞a s·∫µn s√†ng, h√£y ch·ªçn New. "}, {"number": 26, "question": "Which of the following statements is incorrect about Translation Look-aside Buffer (TLB)?", "options": [{"letter": "A", "text": "The use of TLB eliminates the need for keeping a page table in memory"}, {"letter": "B", "text": "TLB only maintains a subset of the entries stored in the full memory-based page table"}, {"letter": "C", "text": "When there is a TLB miss the system needs to access the page table"}, {"letter": "D", "text": "A translation lookaside buffer (TLB) is a memory cache that stores the recent translations of virtual memory to physical memory"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 27, "question": "How does Boolean algebra contribute to the design of digital circuits?", "options": [{"letter": "A", "text": "It simplifies the implementation of desired functions"}, {"letter": "B", "text": "It helps in the analysis of economic data"}, {"letter": "C", "text": "It facilitates the design of analog circuits"}, {"letter": "D", "text": "It is primarily used for chemical engineering and physical engineering"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 28, "question": "When both inputs are 1, what is the result of a NAND gate?", "options": [{"letter": "A", "text": "0"}, {"letter": "B", "text": "1"}, {"letter": "C", "text": "2"}, {"letter": "D", "text": "Undefined"}, {"letter": "E", "text": "#NA"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 29, "question": "What is the result of 10100101 XOR 11001001?", "options": [{"letter": "A", "text": "11101101"}, {"letter": "B", "text": "10000001"}, {"letter": "C", "text": "01101100"}, {"letter": "D", "text": "10101100"}], "answer_letters": ["C"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 30, "question": "What is the result of left rotating 10110101 by 2 bits?", "options": [{"letter": "A", "text": "01101011"}, {"letter": "B", "text": "10101101"}, {"letter": "C", "text": "01101101"}, {"letter": "D", "text": "11010110"}, {"letter": "E", "text": "11010100"}], "answer_letters": ["D"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 31, "question": "Why is it essential to use symbolic representation of machine instructions?", "options": [{"letter": "A", "text": "It makes machine instructions more human-readable and understandable"}, {"letter": "B", "text": "It reduces the overall complexity of computer systems and user programs"}, {"letter": "C", "text": "It minimizes the need for memory storage for the user programs"}, {"letter": "D", "text": "It enables fastest execution of high-level language instructions"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 32, "question": "What are the most important general categories of data that machine instructions operate on?", "options": [{"letter": "A", "text": "Addresses, numbers, characters, and logical data"}, {"letter": "B", "text": "Text, images, and audio"}, {"letter": "C", "text": "Variables, functions, and arrays"}, {"letter": "D", "text": "Instructions, control signals, and registers"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 33, "question": "What is a branch instruction?", "options": [{"letter": "A", "text": "The instructions that are used to divide a program into multiple subprograms"}, {"letter": "B", "text": "The instructions that have as one of its operands the address of the next instruction to be executed"}, {"letter": "C", "text": "The instructions that are used to pause the program"}, {"letter": "D", "text": "The instructions that are used to return to the beginning of the program"}], "answer_letters": ["B"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 34, "question": "The effective address of Register indirect addressing mode is:", "options": [{"letter": "A", "text": "EA = R"}, {"letter": "B", "text": "EA = (R)"}, {"letter": "C", "text": "EA = (R)+A"}, {"letter": "D", "text": "EA = (R)+(A)"}], "answer_letters": ["B"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 35, "question": "Which of the following PDP series computers is known for its use of 12-bit instructions and a single general-purpose register, the accumulator?", "options": [{"letter": "A", "text": "PDP-8"}, {"letter": "B", "text": "PDP-10"}, {"letter": "C", "text": "PDP-11"}, {"letter": "D", "text": "PDP-6"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 36, "question": "What is the main difference between x86 and ARM instruction formats?", "options": [{"letter": "A", "text": "x86 instructions are variable in length, while ARM instructions are fixed"}, {"letter": "B", "text": "x86 instructions are fixed in length, while ARM instructions are variable"}, {"letter": "C", "text": "Both x86 and ARM instructions are fixed in length"}, {"letter": "D", "text": "Both x86 and ARM instructions are variable in length"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 37, "question": "What is the primary purpose of the \"Fetch instruction\" phase in the operation of a processor?", "options": [{"letter": "A", "text": "To read an instruction from memory"}, {"letter": "B", "text": "To interpret the instruction"}, {"letter": "C", "text": "To perform arithmetic operations on data"}, {"letter": "D", "text": "To write data to memory"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 38, "question": "Control and status registers are used by which entities to control the operation of the processor?", "options": [{"letter": "A", "text": "Privileged, operating system programs"}, {"letter": "B", "text": "Machine or assembly language programmers"}, {"letter": "C", "text": "External I/O devices"}, {"letter": "D", "text": "Main memory modules"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 39, "question": "What is the significance of the program counter (PC) in the fetch phase of the instruction cycle?", "options": [{"letter": "A", "text": "The program counter (PC) is not used in the fetch phase, and its role is limited to tracking the number of instructions executed by the CPU"}, {"letter": "B", "text": "The program counter (PC) in the fetch phase holds the memory address of the next instruction to be fetched and executed"}, {"letter": "C", "text": "The program counter (PC) is responsible for executing instructions and has no specific role during the fetch phase"}, {"letter": "D", "text": "The program counter (PC) is only relevant in multi-core processors and does not contribute to the fetch phase of the instruction cycle in single-core systems"}], "answer_letters": ["B"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 40, "question": "Which of the following statements is correct in the context of Instruction Pipelining?", "options": [{"letter": "A", "text": "Instruction Pipelining reduces the efficiency of instruction execution by introducing delays and dependencies between instructions"}, {"letter": "B", "text": "Instruction Pipelining is only effective for specific types of instructions and has no impact on the overall efficiency of instruction execution"}, {"letter": "C", "text": "Instruction Pipelining enhances efficiency by enabling simultaneous execution of multiple instructions in different stages, boosting overall throughput"}, {"letter": "D", "text": "Instruction Pipelining improves efficiency by processing multiple instructions simultaneously, reducing execution time. However, it can face challenges like hazards, introducing delays and impacting overall performance"}], "answer_letters": ["C"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 41, "question": "Which statement is incorrect about RISC and CISC architecture?", "options": [{"letter": "A", "text": "CISC architecture is more convenient for programmers than RISC architecture."}, {"letter": "B", "text": "CISC architecture has more operands in an instruction compared to RISC architecture."}, {"letter": "C", "text": "CISC architecture has a more flexible instruction set than RISC architecture."}, {"letter": "D", "text": "CISC architecture requires more general-purpose registers than RISC architecture."}], "answer_letters": ["D"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 42, "question": "What is one of the advantages of using a register file in computer architecture?", "options": [{"letter": "A", "text": "Reduction in memory accesses, saving time"}, {"letter": "B", "text": "More efficient use of space due to dynamic adaptation"}, {"letter": "C", "text": "Efficient handling of both local and global variables"}, {"letter": "D", "text": "Easier management of cache residency"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 43, "question": "How does pipelining in a RISC architecture handle branch instruction?", "options": [{"letter": "A", "text": "By using NOOP instructions inserted by the compiler or assembler"}, {"letter": "B", "text": "By eliminating branch instructions from the instruction stream"}, {"letter": "C", "text": "By executing branch instructions in a separate pipeline"}, {"letter": "D", "text": "By delaying all instructions until branch instructions are executed"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 44, "question": "What is the benefit of using a superscalar organization over a scalar organization?", "options": [{"letter": "A", "text": "It increases the instruction throughput and improves the performance"}, {"letter": "B", "text": "It reduces the power consumption and the heat dissipation"}, {"letter": "C", "text": "It simplifies the instruction set and the compiler design"}, {"letter": "D", "text": "All of the mentioned"}, {"letter": "E", "text": "None of the mentioned"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 45, "question": "What does the term \"instruction-level parallelism\" refer to in computer architecture?", "options": [{"letter": "A", "text": "The degree to which instructions in a program can be executed in parallel"}, {"letter": "B", "text": "The number of processor cores in a multi-core CPU with multiple resources"}, {"letter": "C", "text": "The complexity of the instruction set architecture"}, {"letter": "D", "text": "The length of an instruction cycle with high-level programming language"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 46, "question": "\"Multiple processors share a single memory or pool of memory by means of a shared bus or other interconnection mechanism; a distinguishing feature is that the memory access time to any region of memory is approximately the same for each processor.\" Which concept does the statement belong to?", "options": [{"letter": "A", "text": "Symmetric multiprocessor (SMP)"}, {"letter": "B", "text": "Nonuniform memory access (NUMA)"}, {"letter": "C", "text": "Cluster"}, {"letter": "D", "text": "Single instruction, multiple data (SIMD)"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 47, "question": "Which write technique ensures that all write operations are made to main memory as well as to the cache, ensuring that main memory is always valid?", "options": [{"letter": "A", "text": "Write through"}, {"letter": "B", "text": "Write back"}, {"letter": "C", "text": "Write around"}, {"letter": "D", "text": "No write allocate"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 48, "question": "What is one advantage of Nonuniform Memory Access (NUMA) over Uniform Memory Access (UMA)?", "options": [{"letter": "A", "text": "NUMA provides each processor with its own local memory, reducing memory access times"}, {"letter": "B", "text": "NUMA allows all processors to access the same memory location simultaneously"}, {"letter": "C", "text": "NUMA is easier to implement than UMA"}, {"letter": "D", "text": "NUMA provides limited memory capacity"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 49, "question": "Following Amdahl's law for multiprocessors, if only 10% of the code is inherently serial (f = 0.9), running the program on a multicore system with 4 processors, the performance gain (speedup factor) would be:", "options": [{"letter": "A", "text": "307%"}, {"letter": "B", "text": "297%"}, {"letter": "C", "text": "317%"}, {"letter": "D", "text": "327%"}], "answer_letters": ["A"], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 50, "question": "What is the most common mapping technique used in cache memory in modern computers?", "options": [{"letter": "A", "text": "Direct Mapping"}, {"letter": "B", "text": "Fully Associative"}, {"letter": "C", "text": "Set Associative"}, {"letter": "D", "text": "None of the mentioned"}], "answer_letters": ["C"], "answer_desc": "", "explanation": "", "tips": ""}];

    /**
     * Build the DOM for each question and attach event handlers.
     */
    function renderQuestions() {
      const container = document.getElementById('questions-container');
      examData.forEach((q, index) => {
        // create card
        const card = document.createElement('div');
        card.className = 'question-card';
        // title
        const title = document.createElement('div');
        title.className = 'question-title';
        // Use double curly braces inside the JS template literal to prevent Python f-string
        // interpolation. Without escaping, Python would try to substitute a Python variable
        // named `index`, which does not exist, leading to a NameError at runtime. Using
        // `${index + 1}` preserves the intended JavaScript interpolation syntax.
        title.textContent = `Question ${index + 1}: ${q.question}`;
        card.appendChild(title);
        // options
        const optsDiv = document.createElement('div');
        optsDiv.className = 'options';
        // determine input type: radio for single answer, checkbox for multiple
        const isMulti = Array.isArray(q.answer_letters) && q.answer_letters.length > 1;
        const inputType = isMulti ? 'checkbox' : 'radio';
        // Escape curly braces for JavaScript template literal variables. Without
        // doubling the braces, Python's f-string engine would attempt to
        // interpolate `index` as a Python variable. Using `${index}` preserves
        // the intended JavaScript variable interpolation.
        const groupName = `q_${index}`;
        q.options.forEach(opt => {
          // Likewise escape variables within the option ID.
          const id = `q_${index}_${opt.letter}`;
          const label = document.createElement('label');
          const input = document.createElement('input');
          input.type = inputType;
          input.name = groupName;
          input.value = opt.letter;
          input.id = id;
          label.appendChild(input);
          const span = document.createElement('span');
          // Escape curly braces for option label interpolation.
          span.textContent = `${opt.letter}. ${opt.text}`;
          label.appendChild(span);
          optsDiv.appendChild(label);
          // attach event listener to reveal answer on change
          input.addEventListener('change', () => handleSelection(index));
        });
        card.appendChild(optsDiv);
        // explanation area
        const expDiv = document.createElement('div');
        expDiv.className = 'explanation';
        card.appendChild(expDiv);
        container.appendChild(card);
      });
    }

    /**
     * Handle a user's selection by revealing the correct answer and
     * explanation.  The explanation includes the answer letter(s), any
     * answer description, the detailed explanation and an optional tip.
     *
     * @param {number} index The index of the question in the examData array.
     */
    function handleSelection(index) {
      const q = examData[index];
      const card = document.getElementsByClassName('question-card')[index];
      const expDiv = card.querySelector('.explanation');
      // mark selected options as correct/incorrect
      const inputs = card.querySelectorAll('input');
      inputs.forEach(input => {
        const label = input.parentElement;
        label.classList.remove('correct', 'incorrect');
        if (input.checked) {
          if (q.answer_letters.includes(input.value)) {
            label.classList.add('correct');
          } else {
            label.classList.add('incorrect');
          }
        }
      });
      // build explanation HTML
      let html = '';
      const ansLetters = q.answer_letters.join(', ');
      // Build the explanation HTML using escaped curly braces to avoid
      // Python-side interpolation. We compute ansLetters above; embed
      // JavaScript variables with ${} inside template literals.
      html += `<p><strong>Correct answer:</strong> ${ansLetters}`;
      if (q.answer_desc) {
        html += ` - ${q.answer_desc}`;
      }
      html += `</p>`;
      if (q.explanation) {
        html += `<p><strong>Explanation:</strong> ${q.explanation}</p>`;
      }
      if (q.tips) {
        html += `<p><strong>Tip:</strong> ${q.tips}</p>`;
      }
      expDiv.innerHTML = html;
      expDiv.style.display = 'block';
    }

    // Initialise the page once DOM is ready
    document.addEventListener('DOMContentLoaded', renderQuestions);
  </script>
</body>
</html>
