{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "20", "@timestamp": "2021-09-20T10:40:35.000035-04:00", "@year": "2021", "@month": "09"}, "ait:date-sort": {"@day": "26", "@year": "2007", "@month": "11"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Encoding algorithms for logic synthesis", "abstracts": "This paper presents an encoding algorithm that is very efficient for many different logic synthesis problems. The algorithm is based on the use of special tables and includes two basic steps: searching for predefined graphical shapes in the tables, and swapping coded variables in the tables taking into account some constraints. The latter are specified with the aid of an auxiliary graph that reflects the overlap between coded variables in different subsets that have to be accommodated in the tables. The examples in the paper and the results of experiments have shown that the use of the proposed algorithm for state encoding allows the number of logic elements for combinational circuits of finite state machines to be decreased. \u00a9 2007 IEEE.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "IEETA"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "IEEE/ACS Int. Conf. Comput. Syst. Applic.", "@country": "usa", "issuetitle": "2007 IEEE/ACS International Conference on Computer Systems and Applications, AICCSA 2007", "volisspag": {"pagerange": {"@first": "359", "@last": "366"}}, "@type": "p", "publicationyear": {"@first": "2007"}, "isbn": [{"$": "1424410312", "@length": "10"}, {"$": "9781424410316", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var pagings"}, "confevent": {"confname": "2007 IEEE/ACS International Conference on Computer Systems and Applications, AICCSA 2007", "conflocation": {"city-group": "Amman", "@country": "jor"}, "confcode": "70247", "confdate": {"enddate": {"@day": "16", "@year": "2007", "@month": "05"}, "startdate": {"@day": "13", "@year": "2007", "@month": "05"}}}}}, "sourcetitle": "2007 IEEE/ACS International Conference on Computer Systems and Applications, AICCSA 2007", "article-number": "4230981", "@srcid": "8700153307", "publicationdate": {"year": "2007", "date-text": {"@xfab-added": "true", "$": "2007"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "1706"}, {"$": "1708"}, {"$": "1711"}]}, {"@type": "CPXCLASS", "classification": [{"$": "721.1"}, {"$": "721.2"}, {"$": "723"}, {"$": "723.4"}]}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "26", "@year": "2007", "@month": "11"}}, "itemidlist": {"itemid": [{"$": "350129952", "@idtype": "PUI"}, {"$": "20074810941290", "@idtype": "CPX"}, {"$": "36249012507", "@idtype": "SCP"}, {"$": "36249012507", "@idtype": "SGR"}], "ce:doi": "10.1109/AICCSA.2007.370906"}}, "tail": {"bibliography": {"@refcount": "10", "reference": [{"ref-fulltext": "A.J.Menezes, P.C. van Oorschot, \"Coding Theory and Cryptology\", Discrete and Combinatorial Mathematics, editor-in-chief K.H. Rosen, CRC Press, 2000, pp. 889-954.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Coding Theory and Cryptology"}, "refd-itemidlist": {"itemid": {"$": "36248985978", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "889", "@last": "954"}}, "ref-text": "editor-in-chief K.H. Rosen, CRC Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.J.", "@_fa": "true", "ce:surname": "Menezes", "ce:indexed-name": "Menezes A.J."}, {"@seq": "2", "ce:initials": "P.C.", "@_fa": "true", "ce:surname": "van Oorschot", "ce:indexed-name": "van Oorschot P.C."}]}, "ref-sourcetitle": "Discrete and Combinatorial Mathematics"}}, {"ref-fulltext": "A. Villa, A.Sangiovanni-Vincentelly, \"NOVA: State Assignment of Finite State Machines for Optimal Two Levels Logic Implementations\", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 9, 1990, pp. 905-924.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1990"}, "ref-title": {"ref-titletext": "NOVA: State Assignment of Finite State Machines for Optimal Two Levels Logic Implementations"}, "refd-itemidlist": {"itemid": {"$": "0025489532", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9"}, "pagerange": {"@first": "905", "@last": "924"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Villa", "ce:indexed-name": "Villa A."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sangiovanni-Vincentelly", "ce:indexed-name": "Sangiovanni-Vincentelly A."}]}, "ref-sourcetitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}}, {"ref-fulltext": "X. Du, G. Hatchel, B. Lin, A.R. Newton, \"MUSE: A Multilevel Symbolic Encoding Algorithm for State Assignment\", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, 1991, pp. 28-38.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1991"}, "ref-title": {"ref-titletext": "MUSE: A Multilevel Symbolic Encoding Algorithm for State Assignment"}, "refd-itemidlist": {"itemid": {"$": "0025840764", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "10"}, "pagerange": {"@first": "28", "@last": "38"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Du", "ce:indexed-name": "Du X."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Hatchel", "ce:indexed-name": "Hatchel G."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin B."}, {"@seq": "4", "ce:initials": "A.R.", "@_fa": "true", "ce:surname": "Newton", "ce:indexed-name": "Newton A.R."}]}, "ref-sourcetitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}}, {"ref-fulltext": "T. Villa, T. Kam, R.K. Brayton, A. Sangiovanni-Vincentelli, Synthesis of Finite State Machines: Logic Optimization, Kluwer Academic Publishers, 1997", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "refd-itemidlist": {"itemid": {"$": "0003772307", "@idtype": "SGR"}}, "ref-text": "Kluwer Academic Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Villa", "ce:indexed-name": "Villa T."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Kam", "ce:indexed-name": "Kam T."}, {"@seq": "3", "ce:initials": "R.K.", "@_fa": "true", "ce:surname": "Brayton", "ce:indexed-name": "Brayton R.K."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sangiovanni-Vincentelli", "ce:indexed-name": "Sangiovanni-Vincentelli A."}]}, "ref-sourcetitle": "Synthesis of Finite State Machines: Logic Optimization"}}, {"ref-fulltext": "V. Sklyarov, \"Synthesis and Implementation of RAM-based Finite State Machines in FPGAs\", Proceedings of FPL'2000, Villach, Austria, August, 2000, pp. 718-728.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Synthesis and Implementation of RAM-based Finite State Machines in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84867199814", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "718", "@last": "728"}}, "ref-text": "Villach, Austria, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proceedings of FPL"}}, {"ref-fulltext": "S. Baranov, Logic Synthesis for Control Automata, Kluwer Academic Publishers, 1994.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0003753989", "@idtype": "SGR"}}, "ref-text": "Kluwer Academic Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Baranov", "ce:indexed-name": "Baranov S."}]}, "ref-sourcetitle": "Logic Synthesis for Control Automata"}}, {"ref-fulltext": "V. Sklyarov, A. Rocha, A. Ferrari, \"Synthesis of Reconfigurable Control Devices Based on Object-Oriented Specification\", Advanced Technique for Embedded System Design and Test, Kluwer Academic Publishers, pp. 151-177, 1998.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "ref-title": {"ref-titletext": "Synthesis of Reconfigurable Control Devices Based on Object-Oriented Specification"}, "refd-itemidlist": {"itemid": {"$": "36249014614", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "151", "@last": "177"}}, "ref-text": "Kluwer Academic Publishers, pp", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rocha", "ce:indexed-name": "Rocha A."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A."}]}, "ref-sourcetitle": "Advanced Technique for Embedded System Design and Test"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Evolutionary Algorithm for State Encoding\", International Federation for Information Processing, vol. 217, 1st IFIP International Conference on Artificial Intelligence in Theory and Practice - AI'2006, ed. M. Bremer, 19th IFIP World Computer Congress - WCC'2006, Santiago de Chile, Chile, August 2006, pp. 227-236.", "@id": "8", "ref-info": {"refd-itemidlist": {"itemid": {"$": "33845524982", "@idtype": "SGR"}}, "ref-text": "V. Sklyarov, I. Skliarova, Evolutionary Algorithm for State Encoding, International Federation for Information Processing, 217, 1st IFIP International Conference on Artificial Intelligence in Theory and Practice - AI'2006, ed. M. Bremer, 19th IFIP World Computer Congress - WCC'2006, Santiago de Chile, Chile, August 2006, pp. 227-236."}}, {"ref-fulltext": "D.L. Kreher, D.R. Stinson, Combinatorial Algorithms. CRC Press, 1999, 329 p.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "refd-itemidlist": {"itemid": {"$": "0004184144", "@idtype": "SGR"}}, "ref-text": "CRC Press, 329 p", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.L.", "@_fa": "true", "ce:surname": "Kreher", "ce:indexed-name": "Kreher D.L."}, {"@seq": "2", "ce:initials": "D.R.", "@_fa": "true", "ce:surname": "Stinson", "ce:indexed-name": "Stinson D.R."}]}, "ref-sourcetitle": "Combinatorial Algorithms"}}, {"ref-fulltext": "V. Sklyarov, \"Reconfigurable models of finite state machines and their implementation in FPGAs\", Journal of Systems Architecture, 47, 2002, pp. 1043-1064.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable models of finite state machines and their implementation in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-36249012507", "dc:description": "This paper presents an encoding algorithm that is very efficient for many different logic synthesis problems. The algorithm is based on the use of special tables and includes two basic steps: searching for predefined graphical shapes in the tables, and swapping coded variables in the tables taking into account some constraints. The latter are specified with the aid of an auxiliary graph that reflects the overlap between coded variables in different subsets that have to be accommodated in the tables. The examples in the paper and the results of experiments have shown that the use of the proposed algorithm for state encoding allows the number of logic elements for combinational circuits of finite state machines to be decreased. \u00a9 2007 IEEE.", "prism:coverDate": "2007-11-26", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/36249012507", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/36249012507"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=36249012507&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=36249012507&origin=inward"}], "prism:isbn": [{"$": "1424410312"}, {"$": "9781424410316"}], "prism:publicationName": "2007 IEEE/ACS International Conference on Computer Systems and Applications, AICCSA 2007", "source-id": "8700153307", "citedby-count": "0", "subtype": "cp", "prism:pageRange": "359-366", "dc:title": "Encoding algorithms for logic synthesis", "prism:endingPage": "366", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/AICCSA.2007.370906", "prism:startingPage": "359", "article-number": "4230981", "dc:identifier": "SCOPUS_ID:36249012507"}, "idxterms": {"mainterm": [{"$": "Auxiliary graph", "@weight": "a", "@candidate": "n"}, {"$": "Logic elements", "@weight": "a", "@candidate": "n"}, {"$": "State encoding", "@weight": "a", "@candidate": "n"}, {"$": "Swapping coded variables", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Signal Processing", "@code": "1711", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}