 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : fpu
Version: L-2016.03-SP5-1
Date   : Thu May  9 17:41:49 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  4.12%

Information: Percent of CCS-based delays =  4.12%

  Startpoint: fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.44       0.44
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.44 r
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/Q (DFFX1_RVT)
                                                          0.19       0.63 r
  U1657/Y (NAND4X0_RVT)                                   0.55 *     1.18 f
  U1443/Y (NOR3X0_RVT)                                    0.37 *     1.54 r
  U1442/Y (AND3X1_RVT)                                    0.24 *     1.78 r
  U1441/Y (AND3X1_RVT)                                    0.10 *     1.88 r
  U1461/Y (NAND3X0_RVT)                                   0.09 *     1.97 f
  U1638/Y (OAI21X1_RVT)                                   0.22 *     2.19 r
  U1513/Y (INVX0_RVT)                                     0.08 *     2.28 f
  U1433/Y (AO22X1_RVT)                                    0.31 *     2.59 f
  U2651/Y (NOR4X1_RVT)                                    0.31 *     2.90 r
  fpu_add/fadd_clken_l (fpu_add)                          0.00       2.90 r
  fpu_add/U845/Y (NAND2X0_RVT)                            0.12 *     3.02 f
  fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     3.02 f
  data arrival time                                                  3.02

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.43      61.93
  fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.93 r
  time borrowed from endpoint                             0.00      61.93
  data required time                                                61.93
  --------------------------------------------------------------------------
  data required time                                                61.93
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                       58.91

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                               -0.03   
  library setup time                                     -0.12   
  --------------------------------------------------------------
  max time borrow                                        61.35   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.44       0.44
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.44 r
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/Q (DFFX1_RVT)
                                                          0.19       0.63 r
  U1657/Y (NAND4X0_RVT)                                   0.55 *     1.18 f
  U1443/Y (NOR3X0_RVT)                                    0.37 *     1.54 r
  U1442/Y (AND3X1_RVT)                                    0.24 *     1.78 r
  U1441/Y (AND3X1_RVT)                                    0.10 *     1.88 r
  U1461/Y (NAND3X0_RVT)                                   0.09 *     1.97 f
  U1638/Y (OAI21X1_RVT)                                   0.22 *     2.19 r
  U1513/Y (INVX0_RVT)                                     0.08 *     2.28 f
  U1433/Y (AO22X1_RVT)                                    0.31 *     2.59 f
  U2651/Y (NOR4X1_RVT)                                    0.31 *     2.90 r
  fpu_add/fadd_clken_l (fpu_add)                          0.00       2.90 r
  fpu_add/fpu_add_frac_dp/fadd_clken_l (fpu_add_frac_dp)
                                                          0.00       2.90 r
  fpu_add/fpu_add_frac_dp/U2419/Y (NAND2X0_RVT)           0.05 *     2.95 f
  fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.95 f
  data arrival time                                                  2.95

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.43      61.93
  fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.93 r
  time borrowed from endpoint                             0.00      61.93
  data required time                                                61.93
  --------------------------------------------------------------------------
  data required time                                                61.93
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                       58.98

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                               -0.03   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                        61.38   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.44       0.44
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.44 r
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/Q (DFFX1_RVT)
                                                          0.19       0.63 r
  U1657/Y (NAND4X0_RVT)                                   0.55 *     1.18 f
  U1443/Y (NOR3X0_RVT)                                    0.37 *     1.54 r
  U1442/Y (AND3X1_RVT)                                    0.24 *     1.78 r
  U1441/Y (AND3X1_RVT)                                    0.10 *     1.88 r
  U1461/Y (NAND3X0_RVT)                                   0.09 *     1.97 f
  U1638/Y (OAI21X1_RVT)                                   0.22 *     2.19 r
  U1513/Y (INVX0_RVT)                                     0.08 *     2.28 f
  U1432/Y (OA222X1_RVT)                                   0.24 *     2.52 f
  U2650/Y (NOR4X1_RVT)                                    0.23 *     2.75 r
  fpu_mul/fmul_clken_l_buf1 (fpu_mul)                     0.00       2.75 r
  fpu_mul/U472/Y (NAND2X0_RVT)                            0.06 *     2.82 f
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.82 f
  data arrival time                                                  2.82

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.44      61.94
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.94 r
  time borrowed from endpoint                             0.00      61.94
  data required time                                                61.94
  --------------------------------------------------------------------------
  data required time                                                61.94
  data arrival time                                                 -2.82
  --------------------------------------------------------------------------
  slack (MET)                                                       59.12

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                               -0.03   
  library setup time                                     -0.10   
  --------------------------------------------------------------
  max time borrow                                        61.37   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.44       0.44
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.44 r
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/Q (DFFX1_RVT)
                                                          0.19       0.63 r
  U1657/Y (NAND4X0_RVT)                                   0.55 *     1.18 f
  U1443/Y (NOR3X0_RVT)                                    0.37 *     1.54 r
  U1442/Y (AND3X1_RVT)                                    0.24 *     1.78 r
  U1441/Y (AND3X1_RVT)                                    0.10 *     1.88 r
  U1461/Y (NAND3X0_RVT)                                   0.09 *     1.97 f
  U1638/Y (OAI21X1_RVT)                                   0.22 *     2.19 r
  U1513/Y (INVX0_RVT)                                     0.08 *     2.28 f
  U1432/Y (OA222X1_RVT)                                   0.24 *     2.52 f
  U2650/Y (NOR4X1_RVT)                                    0.23 *     2.75 r
  fpu_mul/fmul_clken_l (fpu_mul)                          0.00       2.75 r
  fpu_mul/fpu_mul_frac_dp/fmul_clken_l (fpu_mul_frac_dp)
                                                          0.00       2.75 r
  fpu_mul/fpu_mul_frac_dp/U1774/Y (NAND2X0_RVT)           0.05 *     2.80 f
  fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.80 f
  data arrival time                                                  2.80

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.44      61.94
  fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.94 r
  time borrowed from endpoint                             0.00      61.94
  data required time                                                61.94
  --------------------------------------------------------------------------
  data required time                                                61.94
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                       59.14

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                        61.41   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.44       0.44
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.44 r
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/Q (DFFX1_RVT)
                                                          0.19       0.63 r
  U1657/Y (NAND4X0_RVT)                                   0.55 *     1.18 f
  U1443/Y (NOR3X0_RVT)                                    0.37 *     1.54 r
  U1442/Y (AND3X1_RVT)                                    0.24 *     1.78 r
  U1441/Y (AND3X1_RVT)                                    0.10 *     1.88 r
  U1461/Y (NAND3X0_RVT)                                   0.09 *     1.97 f
  U1638/Y (OAI21X1_RVT)                                   0.22 *     2.19 r
  U1513/Y (INVX0_RVT)                                     0.08 *     2.28 f
  U1891/Y (AO22X1_RVT)                                    0.21 *     2.48 f
  U2649/Y (NOR4X1_RVT)                                    0.17 *     2.65 r
  fpu_div/fdiv_clken_l_div_exp_buf1 (fpu_div)             0.00       2.65 r
  fpu_div/U243/Y (NAND2X0_RVT)                            0.04 *     2.70 f
  fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.70 f
  data arrival time                                                  2.70

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.42      61.92
  fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.92 r
  time borrowed from endpoint                             0.00      61.92
  data required time                                                61.92
  --------------------------------------------------------------------------
  data required time                                                61.92
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       59.23

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.00   
  library setup time                                     -0.10   
  --------------------------------------------------------------
  max time borrow                                        61.39   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.44       0.44
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.44 r
  fpu_in/fpu_in_ctl/i_fp_type_in/q_reg[1]/Q (DFFX1_RVT)
                                                          0.19       0.63 r
  U1657/Y (NAND4X0_RVT)                                   0.55 *     1.18 f
  U1443/Y (NOR3X0_RVT)                                    0.37 *     1.54 r
  U1442/Y (AND3X1_RVT)                                    0.24 *     1.78 r
  U1441/Y (AND3X1_RVT)                                    0.10 *     1.88 r
  U1461/Y (NAND3X0_RVT)                                   0.09 *     1.97 f
  U1638/Y (OAI21X1_RVT)                                   0.22 *     2.19 r
  U1513/Y (INVX0_RVT)                                     0.08 *     2.28 f
  U1891/Y (AO22X1_RVT)                                    0.21 *     2.48 f
  U2649/Y (NOR4X1_RVT)                                    0.17 *     2.65 r
  fpu_div/fdiv_clken_l (fpu_div)                          0.00       2.65 r
  fpu_div/fpu_div_frac_dp/fdiv_clken_l (fpu_div_frac_dp)
                                                          0.00       2.65 r
  fpu_div/fpu_div_frac_dp/U375/Y (NAND2X0_RVT)            0.04 *     2.70 f
  fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.70 f
  data arrival time                                                  2.70

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.43      61.93
  fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.93 r
  time borrowed from endpoint                             0.00      61.93
  data required time                                                61.93
  --------------------------------------------------------------------------
  data required time                                                61.93
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       59.23

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                               -0.03   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                        61.36   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.45       0.45
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.45 r
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[2]/Q (DFFX1_RVT)
                                                          0.21       0.66 f
  fpu_mul/U152/Y (NOR2X0_RVT)                             0.09 *     0.75 r
  fpu_mul/U153/Y (NAND3X0_RVT)                            0.18 *     0.93 f
  fpu_mul/U156/Y (OR2X1_RVT)                              0.16 *     1.09 f
  fpu_mul/U157/Y (INVX1_RVT)                              0.05 *     1.14 r
  fpu_mul/U158/Y (OR2X1_RVT)                              0.22 *     1.36 r
  fpu_mul/i_m4stg_frac/valid (mul64)                      0.00       1.36 r
  fpu_mul/i_m4stg_frac/U666/Y (AO21X1_RVT)                0.13 *     1.49 r
  fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     1.49 r
  data arrival time                                                  1.49

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.44      61.94
  fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.94 r
  time borrowed from endpoint                             0.00      61.94
  data required time                                                61.94
  --------------------------------------------------------------------------
  data required time                                                61.94
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                       60.44

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                               -0.03   
  library setup time                                     -0.06   
  --------------------------------------------------------------
  max time borrow                                        61.41   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.43       0.43
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.43 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/Q (DFFX1_RVT)
                                                          0.29       0.72 f
  fpu_mul/mul_dest_rdya (fpu_mul)                         0.00       0.72 f
  fpu_mul/U11/Y (OR2X1_RVT)                               0.26 *     0.98 f
  fpu_mul/U4/Y (NBUFFX2_RVT)                              0.22 *     1.20 f
  fpu_mul/i_m4stg_frac/mul_step (mul64)                   0.00       1.20 f
  fpu_mul/i_m4stg_frac/U410/Y (OR2X1_RVT)                 0.09 *     1.30 f
  fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     1.30 f
  data arrival time                                                  1.30

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.44      61.94
  fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.94 r
  time borrowed from endpoint                             0.00      61.94
  data required time                                                61.94
  --------------------------------------------------------------------------
  data required time                                                61.94
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                       60.64

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                               -0.03   
  library setup time                                     -0.07   
  --------------------------------------------------------------
  max time borrow                                        61.41   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: cluster_header/I0/dbginit_repeater/lockup/so_l_reg
              (positive level-sensitive latch clocked by ideal_clock')
  Endpoint: cluster_header/I0/dbginit_repeater/syncff/i0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.43      61.93
  cluster_header/I0/dbginit_repeater/lockup/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.93 r
  cluster_header/I0/dbginit_repeater/lockup/so_l_reg/QN (LATCHX1_RVT)
                                                          0.16      62.09 r
  U2399/Y (AO22X1_RVT)                                    0.29 *    62.38 r
  cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/D (DFFX1_RVT)
                                                          0.01 *    62.39 r
  data arrival time                                                 62.39

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.46     123.46
  cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/CLK (DFFX1_RVT)
                                                          0.00     123.46 r
  library setup time                                     -0.11     123.35
  data required time                                               123.35
  --------------------------------------------------------------------------
  data required time                                               123.35
  data arrival time                                                -62.39
  --------------------------------------------------------------------------
  slack (MET)                                                       60.96


  Startpoint: cluster_header/I0/rst_repeater/repeater/i0/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: cluster_header/I0/rst_repeater/lockup/so_l_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  cluster_header/I0/rst_repeater/repeater/i0/q_reg/CLK (DFFARX1_RVT)
                                                          0.00       0.52 r
  cluster_header/I0/rst_repeater/repeater/i0/q_reg/Q (DFFARX1_RVT)
                                                          0.23       0.75 r
  U2648/Y (NOR2X0_RVT)                                    0.08 *     0.83 f
  cluster_header/I0/rst_repeater/lockup/so_l_reg/D (LATCHX1_RVT)
                                                          0.00 *     0.83 f
  data arrival time                                                  0.83

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.43      61.93
  cluster_header/I0/rst_repeater/lockup/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.93 r
  time borrowed from endpoint                             0.00      61.93
  data required time                                                61.93
  --------------------------------------------------------------------------
  data required time                                                61.93
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                       61.10

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.00   
  library setup time                                     -0.06   
  --------------------------------------------------------------
  max time borrow                                        61.44   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: cluster_header/I0/dbginit_repeater/repeater/i0/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: cluster_header/I0/dbginit_repeater/lockup/so_l_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  cluster_header/I0/dbginit_repeater/repeater/i0/q_reg/CLK (DFFSSRX1_RVT)
                                                          0.00       0.52 r
  cluster_header/I0/dbginit_repeater/repeater/i0/q_reg/QN (DFFSSRX1_RVT)
                                                          0.17       0.70 f
  U2647/Y (NOR2X0_RVT)                                    0.10 *     0.80 r
  cluster_header/I0/dbginit_repeater/lockup/so_l_reg/D (LATCHX1_RVT)
                                                          0.00 *     0.80 r
  data arrival time                                                  0.80

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.43      61.93
  cluster_header/I0/dbginit_repeater/lockup/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.93 r
  time borrowed from endpoint                             0.00      61.93
  data required time                                                61.93
  --------------------------------------------------------------------------
  data required time                                                61.93
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                       61.13

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.00   
  library setup time                                     -0.02   
  --------------------------------------------------------------
  max time borrow                                        61.48   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: cluster_header/I0/rst_repeater/lockup/so_l_reg
              (positive level-sensitive latch clocked by ideal_clock')
  Endpoint: cluster_header/I0/rst_repeater/syncff/i0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.43      61.93
  cluster_header/I0/rst_repeater/lockup/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.93 r
  cluster_header/I0/rst_repeater/lockup/so_l_reg/QN (LATCHX1_RVT)
                                                          0.16      62.10 r
  U2398/Y (OA221X1_RVT)                                   0.09 *    62.19 r
  cluster_header/I0/rst_repeater/syncff/i0/q_reg/D (DFFARX1_RVT)
                                                          0.00 *    62.19 r
  data arrival time                                                 62.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.46     123.46
  cluster_header/I0/rst_repeater/syncff/i0/q_reg/CLK (DFFARX1_RVT)
                                                          0.00     123.46 r
  library setup time                                     -0.06     123.39
  data required time                                               123.39
  --------------------------------------------------------------------------
  data required time                                               123.39
  data arrival time                                                -62.19
  --------------------------------------------------------------------------
  slack (MET)                                                       61.20


  Startpoint: cluster_header/I0/sync_cluster_master/q_r_reg
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: cluster_header/I0/sync_cluster_slave/so_l_reg
            (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.52       0.52
  cluster_header/I0/sync_cluster_master/q_r_reg/CLK (DFFX1_RVT)
                                                          0.00       0.52 r
  cluster_header/I0/sync_cluster_master/q_r_reg/QN (DFFX1_RVT)
                                                          0.16       0.69 r
  cluster_header/I0/sync_cluster_slave/so_l_reg/D (LATCHX1_RVT)
                                                          0.00 *     0.69 r
  data arrival time                                                  0.69

  clock ideal_clock' (rise edge)                         61.50      61.50
  clock network delay (propagated)                        0.43      61.93
  cluster_header/I0/sync_cluster_slave/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      61.93 r
  time borrowed from endpoint                             0.00      61.93
  data required time                                                61.93
  --------------------------------------------------------------------------
  data required time                                                61.93
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                       61.25

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock' nominal pulse width                       61.50   
  clock latency difference                                0.00   
  library setup time                                     -0.03   
  --------------------------------------------------------------
  max time borrow                                        61.47   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/out_dff/q_reg[73]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.44       0.44
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.44 r
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/Q (DFFX1_RVT)
                                                          0.19       0.63 r
  fpu_mul/i_m4stg_frac/U61/Y (NAND4X0_RVT)                0.10 *     0.73 f
  fpu_mul/i_m4stg_frac/U62/Y (INVX1_RVT)                  0.07 *     0.80 r
  fpu_mul/i_m4stg_frac/U1030/Y (AO222X1_RVT)              0.15 *     0.95 r
  fpu_mul/i_m4stg_frac/intadd_4/U13/CO (FADDX1_RVT)       0.11 *     1.07 r
  fpu_mul/i_m4stg_frac/intadd_4/U12/CO (FADDX1_RVT)       0.11 *     1.18 r
  fpu_mul/i_m4stg_frac/intadd_4/U11/CO (FADDX1_RVT)       0.11 *     1.29 r
  fpu_mul/i_m4stg_frac/intadd_4/U10/CO (FADDX1_RVT)       0.11 *     1.40 r
  fpu_mul/i_m4stg_frac/intadd_4/U9/CO (FADDX1_RVT)        0.12 *     1.52 r
  fpu_mul/i_m4stg_frac/intadd_4/U8/CO (FADDX1_RVT)        0.11 *     1.63 r
  fpu_mul/i_m4stg_frac/intadd_4/U7/CO (FADDX1_RVT)        0.11 *     1.74 r
  fpu_mul/i_m4stg_frac/intadd_4/U6/CO (FADDX1_RVT)        0.11 *     1.84 r
  fpu_mul/i_m4stg_frac/intadd_4/U5/CO (FADDX1_RVT)        0.12 *     1.97 r
  fpu_mul/i_m4stg_frac/intadd_4/U4/CO (FADDX1_RVT)        0.11 *     2.08 r
  fpu_mul/i_m4stg_frac/intadd_4/U3/CO (FADDX1_RVT)        0.12 *     2.20 r
  fpu_mul/i_m4stg_frac/intadd_4/U2/CO (FADDX1_RVT)        0.11 *     2.31 r
  fpu_mul/i_m4stg_frac/U106/Y (NAND2X0_RVT)               0.05 *     2.36 f
  fpu_mul/i_m4stg_frac/U107/Y (INVX1_RVT)                 0.06 *     2.42 r
  fpu_mul/i_m4stg_frac/U1031/Y (AO222X1_RVT)              0.14 *     2.56 r
  fpu_mul/i_m4stg_frac/intadd_3/U15/CO (FADDX1_RVT)       0.11 *     2.67 r
  fpu_mul/i_m4stg_frac/intadd_3/U14/CO (FADDX1_RVT)       0.11 *     2.78 r
  fpu_mul/i_m4stg_frac/intadd_3/U13/CO (FADDX1_RVT)       0.12 *     2.90 r
  fpu_mul/i_m4stg_frac/intadd_3/U12/CO (FADDX1_RVT)       0.11 *     3.01 r
  fpu_mul/i_m4stg_frac/intadd_3/U11/CO (FADDX1_RVT)       0.11 *     3.12 r
  fpu_mul/i_m4stg_frac/intadd_3/U10/CO (FADDX1_RVT)       0.11 *     3.23 r
  fpu_mul/i_m4stg_frac/intadd_3/U9/CO (FADDX1_RVT)        0.11 *     3.35 r
  fpu_mul/i_m4stg_frac/intadd_3/U8/CO (FADDX1_RVT)        0.11 *     3.45 r
  fpu_mul/i_m4stg_frac/intadd_3/U7/CO (FADDX1_RVT)        0.11 *     3.56 r
  fpu_mul/i_m4stg_frac/intadd_3/U6/CO (FADDX1_RVT)        0.11 *     3.67 r
  fpu_mul/i_m4stg_frac/intadd_3/U5/CO (FADDX1_RVT)        0.10 *     3.77 r
  fpu_mul/i_m4stg_frac/intadd_3/U4/CO (FADDX1_RVT)        0.11 *     3.88 r
  fpu_mul/i_m4stg_frac/intadd_3/U3/CO (FADDX1_RVT)        0.10 *     3.98 r
  fpu_mul/i_m4stg_frac/intadd_3/U2/CO (FADDX1_RVT)        0.11 *     4.10 r
  fpu_mul/i_m4stg_frac/intadd_2/U43/CO (FADDX1_RVT)       0.11 *     4.21 r
  fpu_mul/i_m4stg_frac/intadd_2/U42/CO (FADDX1_RVT)       0.12 *     4.32 r
  fpu_mul/i_m4stg_frac/intadd_2/U41/CO (FADDX1_RVT)       0.12 *     4.44 r
  fpu_mul/i_m4stg_frac/intadd_2/U40/CO (FADDX1_RVT)       0.12 *     4.56 r
  fpu_mul/i_m4stg_frac/intadd_2/U39/CO (FADDX1_RVT)       0.12 *     4.68 r
  fpu_mul/i_m4stg_frac/intadd_2/U38/CO (FADDX1_RVT)       0.12 *     4.81 r
  fpu_mul/i_m4stg_frac/intadd_2/U37/CO (FADDX1_RVT)       0.11 *     4.92 r
  fpu_mul/i_m4stg_frac/intadd_2/U36/CO (FADDX1_RVT)       0.11 *     5.03 r
  fpu_mul/i_m4stg_frac/intadd_2/U35/CO (FADDX1_RVT)       0.10 *     5.13 r
  fpu_mul/i_m4stg_frac/intadd_2/U34/CO (FADDX1_RVT)       0.11 *     5.24 r
  fpu_mul/i_m4stg_frac/intadd_2/U33/CO (FADDX1_RVT)       0.12 *     5.36 r
  fpu_mul/i_m4stg_frac/intadd_2/U32/CO (FADDX1_RVT)       0.12 *     5.49 r
  fpu_mul/i_m4stg_frac/intadd_2/U31/CO (FADDX1_RVT)       0.14 *     5.62 r
  fpu_mul/i_m4stg_frac/intadd_2/U30/CO (FADDX1_RVT)       0.12 *     5.75 r
  fpu_mul/i_m4stg_frac/intadd_2/U29/CO (FADDX1_RVT)       0.11 *     5.86 r
  fpu_mul/i_m4stg_frac/intadd_2/U28/CO (FADDX1_RVT)       0.12 *     5.98 r
  fpu_mul/i_m4stg_frac/intadd_2/U27/CO (FADDX1_RVT)       0.11 *     6.09 r
  fpu_mul/i_m4stg_frac/intadd_2/U26/CO (FADDX1_RVT)       0.11 *     6.20 r
  fpu_mul/i_m4stg_frac/intadd_2/U25/CO (FADDX1_RVT)       0.11 *     6.31 r
  fpu_mul/i_m4stg_frac/intadd_2/U24/CO (FADDX1_RVT)       0.11 *     6.41 r
  fpu_mul/i_m4stg_frac/intadd_2/U23/CO (FADDX1_RVT)       0.11 *     6.53 r
  fpu_mul/i_m4stg_frac/intadd_2/U22/CO (FADDX1_RVT)       0.11 *     6.64 r
  fpu_mul/i_m4stg_frac/intadd_2/U21/CO (FADDX1_RVT)       0.11 *     6.75 r
  fpu_mul/i_m4stg_frac/intadd_2/U20/CO (FADDX1_RVT)       0.12 *     6.87 r
  fpu_mul/i_m4stg_frac/intadd_2/U19/CO (FADDX1_RVT)       0.11 *     6.98 r
  fpu_mul/i_m4stg_frac/intadd_2/U18/CO (FADDX1_RVT)       0.11 *     7.08 r
  fpu_mul/i_m4stg_frac/intadd_2/U17/CO (FADDX1_RVT)       0.11 *     7.19 r
  fpu_mul/i_m4stg_frac/intadd_2/U16/CO (FADDX1_RVT)       0.10 *     7.30 r
  fpu_mul/i_m4stg_frac/intadd_2/U15/CO (FADDX1_RVT)       0.11 *     7.40 r
  fpu_mul/i_m4stg_frac/intadd_2/U14/CO (FADDX1_RVT)       0.11 *     7.51 r
  fpu_mul/i_m4stg_frac/intadd_2/U13/CO (FADDX1_RVT)       0.12 *     7.63 r
  fpu_mul/i_m4stg_frac/intadd_2/U12/CO (FADDX1_RVT)       0.14 *     7.77 r
  fpu_mul/i_m4stg_frac/intadd_2/U11/CO (FADDX1_RVT)       0.13 *     7.90 r
  fpu_mul/i_m4stg_frac/intadd_2/U10/CO (FADDX1_RVT)       0.15 *     8.06 r
  fpu_mul/i_m4stg_frac/intadd_2/U9/CO (FADDX1_RVT)        0.13 *     8.19 r
  fpu_mul/i_m4stg_frac/intadd_2/U8/CO (FADDX1_RVT)        0.11 *     8.30 r
  fpu_mul/i_m4stg_frac/intadd_2/U7/CO (FADDX1_RVT)        0.11 *     8.41 r
  fpu_mul/i_m4stg_frac/intadd_2/U6/CO (FADDX1_RVT)        0.13 *     8.54 r
  fpu_mul/i_m4stg_frac/intadd_2/U5/CO (FADDX1_RVT)        0.11 *     8.66 r
  fpu_mul/i_m4stg_frac/intadd_2/U4/CO (FADDX1_RVT)        0.11 *     8.77 r
  fpu_mul/i_m4stg_frac/intadd_2/U3/CO (FADDX1_RVT)        0.10 *     8.87 r
  fpu_mul/i_m4stg_frac/U1069/Y (XOR2X1_RVT)               0.27 *     9.14 f
  fpu_mul/i_m4stg_frac/U1070/Y (AND2X1_RVT)               0.18 *     9.32 f
  fpu_mul/i_m4stg_frac/out_dff/q_reg[73]/D (DFFX1_RVT)
                                                          0.00 *     9.32 f
  data arrival time                                                  9.32

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.45     123.45
  fpu_mul/i_m4stg_frac/out_dff/q_reg[73]/CLK (DFFX1_RVT)
                                                          0.00     123.45 r
  library setup time                                     -0.08     123.37
  data required time                                               123.37
  --------------------------------------------------------------------------
  data required time                                               123.37
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                      114.05


  Startpoint: fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/out_dff/q_reg[72]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.44       0.44
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.44 r
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/Q (DFFX1_RVT)
                                                          0.19       0.63 r
  fpu_mul/i_m4stg_frac/U61/Y (NAND4X0_RVT)                0.10 *     0.73 f
  fpu_mul/i_m4stg_frac/U62/Y (INVX1_RVT)                  0.07 *     0.80 r
  fpu_mul/i_m4stg_frac/U1030/Y (AO222X1_RVT)              0.15 *     0.95 r
  fpu_mul/i_m4stg_frac/intadd_4/U13/CO (FADDX1_RVT)       0.11 *     1.07 r
  fpu_mul/i_m4stg_frac/intadd_4/U12/CO (FADDX1_RVT)       0.11 *     1.18 r
  fpu_mul/i_m4stg_frac/intadd_4/U11/CO (FADDX1_RVT)       0.11 *     1.29 r
  fpu_mul/i_m4stg_frac/intadd_4/U10/CO (FADDX1_RVT)       0.11 *     1.40 r
  fpu_mul/i_m4stg_frac/intadd_4/U9/CO (FADDX1_RVT)        0.12 *     1.52 r
  fpu_mul/i_m4stg_frac/intadd_4/U8/CO (FADDX1_RVT)        0.11 *     1.63 r
  fpu_mul/i_m4stg_frac/intadd_4/U7/CO (FADDX1_RVT)        0.11 *     1.74 r
  fpu_mul/i_m4stg_frac/intadd_4/U6/CO (FADDX1_RVT)        0.11 *     1.84 r
  fpu_mul/i_m4stg_frac/intadd_4/U5/CO (FADDX1_RVT)        0.12 *     1.97 r
  fpu_mul/i_m4stg_frac/intadd_4/U4/CO (FADDX1_RVT)        0.11 *     2.08 r
  fpu_mul/i_m4stg_frac/intadd_4/U3/CO (FADDX1_RVT)        0.12 *     2.20 r
  fpu_mul/i_m4stg_frac/intadd_4/U2/CO (FADDX1_RVT)        0.11 *     2.31 r
  fpu_mul/i_m4stg_frac/U106/Y (NAND2X0_RVT)               0.05 *     2.36 f
  fpu_mul/i_m4stg_frac/U107/Y (INVX1_RVT)                 0.06 *     2.42 r
  fpu_mul/i_m4stg_frac/U1031/Y (AO222X1_RVT)              0.14 *     2.56 r
  fpu_mul/i_m4stg_frac/intadd_3/U15/CO (FADDX1_RVT)       0.11 *     2.67 r
  fpu_mul/i_m4stg_frac/intadd_3/U14/CO (FADDX1_RVT)       0.11 *     2.78 r
  fpu_mul/i_m4stg_frac/intadd_3/U13/CO (FADDX1_RVT)       0.12 *     2.90 r
  fpu_mul/i_m4stg_frac/intadd_3/U12/CO (FADDX1_RVT)       0.11 *     3.01 r
  fpu_mul/i_m4stg_frac/intadd_3/U11/CO (FADDX1_RVT)       0.11 *     3.12 r
  fpu_mul/i_m4stg_frac/intadd_3/U10/CO (FADDX1_RVT)       0.11 *     3.23 r
  fpu_mul/i_m4stg_frac/intadd_3/U9/CO (FADDX1_RVT)        0.11 *     3.35 r
  fpu_mul/i_m4stg_frac/intadd_3/U8/CO (FADDX1_RVT)        0.11 *     3.45 r
  fpu_mul/i_m4stg_frac/intadd_3/U7/CO (FADDX1_RVT)        0.11 *     3.56 r
  fpu_mul/i_m4stg_frac/intadd_3/U6/CO (FADDX1_RVT)        0.11 *     3.67 r
  fpu_mul/i_m4stg_frac/intadd_3/U5/CO (FADDX1_RVT)        0.10 *     3.77 r
  fpu_mul/i_m4stg_frac/intadd_3/U4/CO (FADDX1_RVT)        0.11 *     3.88 r
  fpu_mul/i_m4stg_frac/intadd_3/U3/CO (FADDX1_RVT)        0.10 *     3.98 r
  fpu_mul/i_m4stg_frac/intadd_3/U2/CO (FADDX1_RVT)        0.11 *     4.10 r
  fpu_mul/i_m4stg_frac/intadd_2/U43/CO (FADDX1_RVT)       0.11 *     4.21 r
  fpu_mul/i_m4stg_frac/intadd_2/U42/CO (FADDX1_RVT)       0.12 *     4.32 r
  fpu_mul/i_m4stg_frac/intadd_2/U41/CO (FADDX1_RVT)       0.12 *     4.44 r
  fpu_mul/i_m4stg_frac/intadd_2/U40/CO (FADDX1_RVT)       0.12 *     4.56 r
  fpu_mul/i_m4stg_frac/intadd_2/U39/CO (FADDX1_RVT)       0.12 *     4.68 r
  fpu_mul/i_m4stg_frac/intadd_2/U38/CO (FADDX1_RVT)       0.12 *     4.81 r
  fpu_mul/i_m4stg_frac/intadd_2/U37/CO (FADDX1_RVT)       0.11 *     4.92 r
  fpu_mul/i_m4stg_frac/intadd_2/U36/CO (FADDX1_RVT)       0.11 *     5.03 r
  fpu_mul/i_m4stg_frac/intadd_2/U35/CO (FADDX1_RVT)       0.10 *     5.13 r
  fpu_mul/i_m4stg_frac/intadd_2/U34/CO (FADDX1_RVT)       0.11 *     5.24 r
  fpu_mul/i_m4stg_frac/intadd_2/U33/CO (FADDX1_RVT)       0.12 *     5.36 r
  fpu_mul/i_m4stg_frac/intadd_2/U32/CO (FADDX1_RVT)       0.12 *     5.49 r
  fpu_mul/i_m4stg_frac/intadd_2/U31/CO (FADDX1_RVT)       0.14 *     5.62 r
  fpu_mul/i_m4stg_frac/intadd_2/U30/CO (FADDX1_RVT)       0.12 *     5.75 r
  fpu_mul/i_m4stg_frac/intadd_2/U29/CO (FADDX1_RVT)       0.11 *     5.86 r
  fpu_mul/i_m4stg_frac/intadd_2/U28/CO (FADDX1_RVT)       0.12 *     5.98 r
  fpu_mul/i_m4stg_frac/intadd_2/U27/CO (FADDX1_RVT)       0.11 *     6.09 r
  fpu_mul/i_m4stg_frac/intadd_2/U26/CO (FADDX1_RVT)       0.11 *     6.20 r
  fpu_mul/i_m4stg_frac/intadd_2/U25/CO (FADDX1_RVT)       0.11 *     6.31 r
  fpu_mul/i_m4stg_frac/intadd_2/U24/CO (FADDX1_RVT)       0.11 *     6.41 r
  fpu_mul/i_m4stg_frac/intadd_2/U23/CO (FADDX1_RVT)       0.11 *     6.53 r
  fpu_mul/i_m4stg_frac/intadd_2/U22/CO (FADDX1_RVT)       0.11 *     6.64 r
  fpu_mul/i_m4stg_frac/intadd_2/U21/CO (FADDX1_RVT)       0.11 *     6.75 r
  fpu_mul/i_m4stg_frac/intadd_2/U20/CO (FADDX1_RVT)       0.12 *     6.87 r
  fpu_mul/i_m4stg_frac/intadd_2/U19/CO (FADDX1_RVT)       0.11 *     6.98 r
  fpu_mul/i_m4stg_frac/intadd_2/U18/CO (FADDX1_RVT)       0.11 *     7.08 r
  fpu_mul/i_m4stg_frac/intadd_2/U17/CO (FADDX1_RVT)       0.11 *     7.19 r
  fpu_mul/i_m4stg_frac/intadd_2/U16/CO (FADDX1_RVT)       0.10 *     7.30 r
  fpu_mul/i_m4stg_frac/intadd_2/U15/CO (FADDX1_RVT)       0.11 *     7.40 r
  fpu_mul/i_m4stg_frac/intadd_2/U14/CO (FADDX1_RVT)       0.11 *     7.51 r
  fpu_mul/i_m4stg_frac/intadd_2/U13/CO (FADDX1_RVT)       0.12 *     7.63 r
  fpu_mul/i_m4stg_frac/intadd_2/U12/CO (FADDX1_RVT)       0.14 *     7.77 r
  fpu_mul/i_m4stg_frac/intadd_2/U11/CO (FADDX1_RVT)       0.13 *     7.90 r
  fpu_mul/i_m4stg_frac/intadd_2/U10/CO (FADDX1_RVT)       0.15 *     8.06 r
  fpu_mul/i_m4stg_frac/intadd_2/U9/CO (FADDX1_RVT)        0.13 *     8.19 r
  fpu_mul/i_m4stg_frac/intadd_2/U8/CO (FADDX1_RVT)        0.11 *     8.30 r
  fpu_mul/i_m4stg_frac/intadd_2/U7/CO (FADDX1_RVT)        0.11 *     8.41 r
  fpu_mul/i_m4stg_frac/intadd_2/U6/CO (FADDX1_RVT)        0.13 *     8.54 r
  fpu_mul/i_m4stg_frac/intadd_2/U5/CO (FADDX1_RVT)        0.11 *     8.66 r
  fpu_mul/i_m4stg_frac/intadd_2/U4/CO (FADDX1_RVT)        0.11 *     8.77 r
  fpu_mul/i_m4stg_frac/intadd_2/U3/S (FADDX1_RVT)         0.30 *     9.06 f
  fpu_mul/i_m4stg_frac/U167/Y (AND2X1_RVT)                0.23 *     9.29 f
  fpu_mul/i_m4stg_frac/out_dff/q_reg[72]/D (DFFX1_RVT)
                                                          0.00 *     9.29 f
  data arrival time                                                  9.29

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.45     123.45
  fpu_mul/i_m4stg_frac/out_dff/q_reg[72]/CLK (DFFX1_RVT)
                                                          0.00     123.45 r
  library setup time                                     -0.10     123.35
  data required time                                               123.35
  --------------------------------------------------------------------------
  data required time                                               123.35
  data arrival time                                                 -9.29
  --------------------------------------------------------------------------
  slack (MET)                                                      114.06


  Startpoint: fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/out_dff/q_reg[71]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.44       0.44
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.44 r
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/Q (DFFX1_RVT)
                                                          0.19       0.63 r
  fpu_mul/i_m4stg_frac/U61/Y (NAND4X0_RVT)                0.10 *     0.73 f
  fpu_mul/i_m4stg_frac/U62/Y (INVX1_RVT)                  0.07 *     0.80 r
  fpu_mul/i_m4stg_frac/U1030/Y (AO222X1_RVT)              0.15 *     0.95 r
  fpu_mul/i_m4stg_frac/intadd_4/U13/CO (FADDX1_RVT)       0.11 *     1.07 r
  fpu_mul/i_m4stg_frac/intadd_4/U12/CO (FADDX1_RVT)       0.11 *     1.18 r
  fpu_mul/i_m4stg_frac/intadd_4/U11/CO (FADDX1_RVT)       0.11 *     1.29 r
  fpu_mul/i_m4stg_frac/intadd_4/U10/CO (FADDX1_RVT)       0.11 *     1.40 r
  fpu_mul/i_m4stg_frac/intadd_4/U9/CO (FADDX1_RVT)        0.12 *     1.52 r
  fpu_mul/i_m4stg_frac/intadd_4/U8/CO (FADDX1_RVT)        0.11 *     1.63 r
  fpu_mul/i_m4stg_frac/intadd_4/U7/CO (FADDX1_RVT)        0.11 *     1.74 r
  fpu_mul/i_m4stg_frac/intadd_4/U6/CO (FADDX1_RVT)        0.11 *     1.84 r
  fpu_mul/i_m4stg_frac/intadd_4/U5/CO (FADDX1_RVT)        0.12 *     1.97 r
  fpu_mul/i_m4stg_frac/intadd_4/U4/CO (FADDX1_RVT)        0.11 *     2.08 r
  fpu_mul/i_m4stg_frac/intadd_4/U3/CO (FADDX1_RVT)        0.12 *     2.20 r
  fpu_mul/i_m4stg_frac/intadd_4/U2/CO (FADDX1_RVT)        0.11 *     2.31 r
  fpu_mul/i_m4stg_frac/U106/Y (NAND2X0_RVT)               0.05 *     2.36 f
  fpu_mul/i_m4stg_frac/U107/Y (INVX1_RVT)                 0.06 *     2.42 r
  fpu_mul/i_m4stg_frac/U1031/Y (AO222X1_RVT)              0.14 *     2.56 r
  fpu_mul/i_m4stg_frac/intadd_3/U15/CO (FADDX1_RVT)       0.11 *     2.67 r
  fpu_mul/i_m4stg_frac/intadd_3/U14/CO (FADDX1_RVT)       0.11 *     2.78 r
  fpu_mul/i_m4stg_frac/intadd_3/U13/CO (FADDX1_RVT)       0.12 *     2.90 r
  fpu_mul/i_m4stg_frac/intadd_3/U12/CO (FADDX1_RVT)       0.11 *     3.01 r
  fpu_mul/i_m4stg_frac/intadd_3/U11/CO (FADDX1_RVT)       0.11 *     3.12 r
  fpu_mul/i_m4stg_frac/intadd_3/U10/CO (FADDX1_RVT)       0.11 *     3.23 r
  fpu_mul/i_m4stg_frac/intadd_3/U9/CO (FADDX1_RVT)        0.11 *     3.35 r
  fpu_mul/i_m4stg_frac/intadd_3/U8/CO (FADDX1_RVT)        0.11 *     3.45 r
  fpu_mul/i_m4stg_frac/intadd_3/U7/CO (FADDX1_RVT)        0.11 *     3.56 r
  fpu_mul/i_m4stg_frac/intadd_3/U6/CO (FADDX1_RVT)        0.11 *     3.67 r
  fpu_mul/i_m4stg_frac/intadd_3/U5/CO (FADDX1_RVT)        0.10 *     3.77 r
  fpu_mul/i_m4stg_frac/intadd_3/U4/CO (FADDX1_RVT)        0.11 *     3.88 r
  fpu_mul/i_m4stg_frac/intadd_3/U3/CO (FADDX1_RVT)        0.10 *     3.98 r
  fpu_mul/i_m4stg_frac/intadd_3/U2/CO (FADDX1_RVT)        0.11 *     4.10 r
  fpu_mul/i_m4stg_frac/intadd_2/U43/CO (FADDX1_RVT)       0.11 *     4.21 r
  fpu_mul/i_m4stg_frac/intadd_2/U42/CO (FADDX1_RVT)       0.12 *     4.32 r
  fpu_mul/i_m4stg_frac/intadd_2/U41/CO (FADDX1_RVT)       0.12 *     4.44 r
  fpu_mul/i_m4stg_frac/intadd_2/U40/CO (FADDX1_RVT)       0.12 *     4.56 r
  fpu_mul/i_m4stg_frac/intadd_2/U39/CO (FADDX1_RVT)       0.12 *     4.68 r
  fpu_mul/i_m4stg_frac/intadd_2/U38/CO (FADDX1_RVT)       0.12 *     4.81 r
  fpu_mul/i_m4stg_frac/intadd_2/U37/CO (FADDX1_RVT)       0.11 *     4.92 r
  fpu_mul/i_m4stg_frac/intadd_2/U36/CO (FADDX1_RVT)       0.11 *     5.03 r
  fpu_mul/i_m4stg_frac/intadd_2/U35/CO (FADDX1_RVT)       0.10 *     5.13 r
  fpu_mul/i_m4stg_frac/intadd_2/U34/CO (FADDX1_RVT)       0.11 *     5.24 r
  fpu_mul/i_m4stg_frac/intadd_2/U33/CO (FADDX1_RVT)       0.12 *     5.36 r
  fpu_mul/i_m4stg_frac/intadd_2/U32/CO (FADDX1_RVT)       0.12 *     5.49 r
  fpu_mul/i_m4stg_frac/intadd_2/U31/CO (FADDX1_RVT)       0.14 *     5.62 r
  fpu_mul/i_m4stg_frac/intadd_2/U30/CO (FADDX1_RVT)       0.12 *     5.75 r
  fpu_mul/i_m4stg_frac/intadd_2/U29/CO (FADDX1_RVT)       0.11 *     5.86 r
  fpu_mul/i_m4stg_frac/intadd_2/U28/CO (FADDX1_RVT)       0.12 *     5.98 r
  fpu_mul/i_m4stg_frac/intadd_2/U27/CO (FADDX1_RVT)       0.11 *     6.09 r
  fpu_mul/i_m4stg_frac/intadd_2/U26/CO (FADDX1_RVT)       0.11 *     6.20 r
  fpu_mul/i_m4stg_frac/intadd_2/U25/CO (FADDX1_RVT)       0.11 *     6.31 r
  fpu_mul/i_m4stg_frac/intadd_2/U24/CO (FADDX1_RVT)       0.11 *     6.41 r
  fpu_mul/i_m4stg_frac/intadd_2/U23/CO (FADDX1_RVT)       0.11 *     6.53 r
  fpu_mul/i_m4stg_frac/intadd_2/U22/CO (FADDX1_RVT)       0.11 *     6.64 r
  fpu_mul/i_m4stg_frac/intadd_2/U21/CO (FADDX1_RVT)       0.11 *     6.75 r
  fpu_mul/i_m4stg_frac/intadd_2/U20/CO (FADDX1_RVT)       0.12 *     6.87 r
  fpu_mul/i_m4stg_frac/intadd_2/U19/CO (FADDX1_RVT)       0.11 *     6.98 r
  fpu_mul/i_m4stg_frac/intadd_2/U18/CO (FADDX1_RVT)       0.11 *     7.08 r
  fpu_mul/i_m4stg_frac/intadd_2/U17/CO (FADDX1_RVT)       0.11 *     7.19 r
  fpu_mul/i_m4stg_frac/intadd_2/U16/CO (FADDX1_RVT)       0.10 *     7.30 r
  fpu_mul/i_m4stg_frac/intadd_2/U15/CO (FADDX1_RVT)       0.11 *     7.40 r
  fpu_mul/i_m4stg_frac/intadd_2/U14/CO (FADDX1_RVT)       0.11 *     7.51 r
  fpu_mul/i_m4stg_frac/intadd_2/U13/CO (FADDX1_RVT)       0.12 *     7.63 r
  fpu_mul/i_m4stg_frac/intadd_2/U12/CO (FADDX1_RVT)       0.14 *     7.77 r
  fpu_mul/i_m4stg_frac/intadd_2/U11/CO (FADDX1_RVT)       0.13 *     7.90 r
  fpu_mul/i_m4stg_frac/intadd_2/U10/CO (FADDX1_RVT)       0.15 *     8.06 r
  fpu_mul/i_m4stg_frac/intadd_2/U9/CO (FADDX1_RVT)        0.13 *     8.19 r
  fpu_mul/i_m4stg_frac/intadd_2/U8/CO (FADDX1_RVT)        0.11 *     8.30 r
  fpu_mul/i_m4stg_frac/intadd_2/U7/CO (FADDX1_RVT)        0.11 *     8.41 r
  fpu_mul/i_m4stg_frac/intadd_2/U6/CO (FADDX1_RVT)        0.13 *     8.54 r
  fpu_mul/i_m4stg_frac/intadd_2/U5/CO (FADDX1_RVT)        0.11 *     8.66 r
  fpu_mul/i_m4stg_frac/intadd_2/U4/S (FADDX1_RVT)         0.29 *     8.95 f
  fpu_mul/i_m4stg_frac/U166/Y (AND2X1_RVT)                0.22 *     9.18 f
  fpu_mul/i_m4stg_frac/out_dff/q_reg[71]/D (DFFX1_RVT)
                                                          0.00 *     9.18 f
  data arrival time                                                  9.18

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.45     123.45
  fpu_mul/i_m4stg_frac/out_dff/q_reg[71]/CLK (DFFX1_RVT)
                                                          0.00     123.45 r
  library setup time                                     -0.11     123.34
  data required time                                               123.34
  --------------------------------------------------------------------------
  data required time                                               123.34
  data arrival time                                                 -9.18
  --------------------------------------------------------------------------
  slack (MET)                                                      114.16


  Startpoint: fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/out_dff/q_reg[70]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.44       0.44
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.44 r
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/Q (DFFX1_RVT)
                                                          0.19       0.63 r
  fpu_mul/i_m4stg_frac/U61/Y (NAND4X0_RVT)                0.10 *     0.73 f
  fpu_mul/i_m4stg_frac/U62/Y (INVX1_RVT)                  0.07 *     0.80 r
  fpu_mul/i_m4stg_frac/U1030/Y (AO222X1_RVT)              0.15 *     0.95 r
  fpu_mul/i_m4stg_frac/intadd_4/U13/CO (FADDX1_RVT)       0.11 *     1.07 r
  fpu_mul/i_m4stg_frac/intadd_4/U12/CO (FADDX1_RVT)       0.11 *     1.18 r
  fpu_mul/i_m4stg_frac/intadd_4/U11/CO (FADDX1_RVT)       0.11 *     1.29 r
  fpu_mul/i_m4stg_frac/intadd_4/U10/CO (FADDX1_RVT)       0.11 *     1.40 r
  fpu_mul/i_m4stg_frac/intadd_4/U9/CO (FADDX1_RVT)        0.12 *     1.52 r
  fpu_mul/i_m4stg_frac/intadd_4/U8/CO (FADDX1_RVT)        0.11 *     1.63 r
  fpu_mul/i_m4stg_frac/intadd_4/U7/CO (FADDX1_RVT)        0.11 *     1.74 r
  fpu_mul/i_m4stg_frac/intadd_4/U6/CO (FADDX1_RVT)        0.11 *     1.84 r
  fpu_mul/i_m4stg_frac/intadd_4/U5/CO (FADDX1_RVT)        0.12 *     1.97 r
  fpu_mul/i_m4stg_frac/intadd_4/U4/CO (FADDX1_RVT)        0.11 *     2.08 r
  fpu_mul/i_m4stg_frac/intadd_4/U3/CO (FADDX1_RVT)        0.12 *     2.20 r
  fpu_mul/i_m4stg_frac/intadd_4/U2/CO (FADDX1_RVT)        0.11 *     2.31 r
  fpu_mul/i_m4stg_frac/U106/Y (NAND2X0_RVT)               0.05 *     2.36 f
  fpu_mul/i_m4stg_frac/U107/Y (INVX1_RVT)                 0.06 *     2.42 r
  fpu_mul/i_m4stg_frac/U1031/Y (AO222X1_RVT)              0.14 *     2.56 r
  fpu_mul/i_m4stg_frac/intadd_3/U15/CO (FADDX1_RVT)       0.11 *     2.67 r
  fpu_mul/i_m4stg_frac/intadd_3/U14/CO (FADDX1_RVT)       0.11 *     2.78 r
  fpu_mul/i_m4stg_frac/intadd_3/U13/CO (FADDX1_RVT)       0.12 *     2.90 r
  fpu_mul/i_m4stg_frac/intadd_3/U12/CO (FADDX1_RVT)       0.11 *     3.01 r
  fpu_mul/i_m4stg_frac/intadd_3/U11/CO (FADDX1_RVT)       0.11 *     3.12 r
  fpu_mul/i_m4stg_frac/intadd_3/U10/CO (FADDX1_RVT)       0.11 *     3.23 r
  fpu_mul/i_m4stg_frac/intadd_3/U9/CO (FADDX1_RVT)        0.11 *     3.35 r
  fpu_mul/i_m4stg_frac/intadd_3/U8/CO (FADDX1_RVT)        0.11 *     3.45 r
  fpu_mul/i_m4stg_frac/intadd_3/U7/CO (FADDX1_RVT)        0.11 *     3.56 r
  fpu_mul/i_m4stg_frac/intadd_3/U6/CO (FADDX1_RVT)        0.11 *     3.67 r
  fpu_mul/i_m4stg_frac/intadd_3/U5/CO (FADDX1_RVT)        0.10 *     3.77 r
  fpu_mul/i_m4stg_frac/intadd_3/U4/CO (FADDX1_RVT)        0.11 *     3.88 r
  fpu_mul/i_m4stg_frac/intadd_3/U3/CO (FADDX1_RVT)        0.10 *     3.98 r
  fpu_mul/i_m4stg_frac/intadd_3/U2/CO (FADDX1_RVT)        0.11 *     4.10 r
  fpu_mul/i_m4stg_frac/intadd_2/U43/CO (FADDX1_RVT)       0.11 *     4.21 r
  fpu_mul/i_m4stg_frac/intadd_2/U42/CO (FADDX1_RVT)       0.12 *     4.32 r
  fpu_mul/i_m4stg_frac/intadd_2/U41/CO (FADDX1_RVT)       0.12 *     4.44 r
  fpu_mul/i_m4stg_frac/intadd_2/U40/CO (FADDX1_RVT)       0.12 *     4.56 r
  fpu_mul/i_m4stg_frac/intadd_2/U39/CO (FADDX1_RVT)       0.12 *     4.68 r
  fpu_mul/i_m4stg_frac/intadd_2/U38/CO (FADDX1_RVT)       0.12 *     4.81 r
  fpu_mul/i_m4stg_frac/intadd_2/U37/CO (FADDX1_RVT)       0.11 *     4.92 r
  fpu_mul/i_m4stg_frac/intadd_2/U36/CO (FADDX1_RVT)       0.11 *     5.03 r
  fpu_mul/i_m4stg_frac/intadd_2/U35/CO (FADDX1_RVT)       0.10 *     5.13 r
  fpu_mul/i_m4stg_frac/intadd_2/U34/CO (FADDX1_RVT)       0.11 *     5.24 r
  fpu_mul/i_m4stg_frac/intadd_2/U33/CO (FADDX1_RVT)       0.12 *     5.36 r
  fpu_mul/i_m4stg_frac/intadd_2/U32/CO (FADDX1_RVT)       0.12 *     5.49 r
  fpu_mul/i_m4stg_frac/intadd_2/U31/CO (FADDX1_RVT)       0.14 *     5.62 r
  fpu_mul/i_m4stg_frac/intadd_2/U30/CO (FADDX1_RVT)       0.12 *     5.75 r
  fpu_mul/i_m4stg_frac/intadd_2/U29/CO (FADDX1_RVT)       0.11 *     5.86 r
  fpu_mul/i_m4stg_frac/intadd_2/U28/CO (FADDX1_RVT)       0.12 *     5.98 r
  fpu_mul/i_m4stg_frac/intadd_2/U27/CO (FADDX1_RVT)       0.11 *     6.09 r
  fpu_mul/i_m4stg_frac/intadd_2/U26/CO (FADDX1_RVT)       0.11 *     6.20 r
  fpu_mul/i_m4stg_frac/intadd_2/U25/CO (FADDX1_RVT)       0.11 *     6.31 r
  fpu_mul/i_m4stg_frac/intadd_2/U24/CO (FADDX1_RVT)       0.11 *     6.41 r
  fpu_mul/i_m4stg_frac/intadd_2/U23/CO (FADDX1_RVT)       0.11 *     6.53 r
  fpu_mul/i_m4stg_frac/intadd_2/U22/CO (FADDX1_RVT)       0.11 *     6.64 r
  fpu_mul/i_m4stg_frac/intadd_2/U21/CO (FADDX1_RVT)       0.11 *     6.75 r
  fpu_mul/i_m4stg_frac/intadd_2/U20/CO (FADDX1_RVT)       0.12 *     6.87 r
  fpu_mul/i_m4stg_frac/intadd_2/U19/CO (FADDX1_RVT)       0.11 *     6.98 r
  fpu_mul/i_m4stg_frac/intadd_2/U18/CO (FADDX1_RVT)       0.11 *     7.08 r
  fpu_mul/i_m4stg_frac/intadd_2/U17/CO (FADDX1_RVT)       0.11 *     7.19 r
  fpu_mul/i_m4stg_frac/intadd_2/U16/CO (FADDX1_RVT)       0.10 *     7.30 r
  fpu_mul/i_m4stg_frac/intadd_2/U15/CO (FADDX1_RVT)       0.11 *     7.40 r
  fpu_mul/i_m4stg_frac/intadd_2/U14/CO (FADDX1_RVT)       0.11 *     7.51 r
  fpu_mul/i_m4stg_frac/intadd_2/U13/CO (FADDX1_RVT)       0.12 *     7.63 r
  fpu_mul/i_m4stg_frac/intadd_2/U12/CO (FADDX1_RVT)       0.14 *     7.77 r
  fpu_mul/i_m4stg_frac/intadd_2/U11/CO (FADDX1_RVT)       0.13 *     7.90 r
  fpu_mul/i_m4stg_frac/intadd_2/U10/CO (FADDX1_RVT)       0.15 *     8.06 r
  fpu_mul/i_m4stg_frac/intadd_2/U9/CO (FADDX1_RVT)        0.13 *     8.19 r
  fpu_mul/i_m4stg_frac/intadd_2/U8/CO (FADDX1_RVT)        0.11 *     8.30 r
  fpu_mul/i_m4stg_frac/intadd_2/U7/CO (FADDX1_RVT)        0.11 *     8.41 r
  fpu_mul/i_m4stg_frac/intadd_2/U6/CO (FADDX1_RVT)        0.13 *     8.54 r
  fpu_mul/i_m4stg_frac/intadd_2/U5/S (FADDX1_RVT)         0.30 *     8.84 f
  fpu_mul/i_m4stg_frac/U165/Y (AND2X1_RVT)                0.23 *     9.07 f
  fpu_mul/i_m4stg_frac/out_dff/q_reg[70]/D (DFFX1_RVT)
                                                          0.00 *     9.07 f
  data arrival time                                                  9.07

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.45     123.45
  fpu_mul/i_m4stg_frac/out_dff/q_reg[70]/CLK (DFFX1_RVT)
                                                          0.00     123.45 r
  library setup time                                     -0.11     123.34
  data required time                                               123.34
  --------------------------------------------------------------------------
  data required time                                               123.34
  data arrival time                                                 -9.07
  --------------------------------------------------------------------------
  slack (MET)                                                      114.26


  Startpoint: fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/out_dff/q_reg[69]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.44       0.44
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.44 r
  fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[1]/Q (DFFX1_RVT)
                                                          0.19       0.63 r
  fpu_mul/i_m4stg_frac/U61/Y (NAND4X0_RVT)                0.10 *     0.73 f
  fpu_mul/i_m4stg_frac/U62/Y (INVX1_RVT)                  0.07 *     0.80 r
  fpu_mul/i_m4stg_frac/U1030/Y (AO222X1_RVT)              0.15 *     0.95 r
  fpu_mul/i_m4stg_frac/intadd_4/U13/CO (FADDX1_RVT)       0.11 *     1.07 r
  fpu_mul/i_m4stg_frac/intadd_4/U12/CO (FADDX1_RVT)       0.11 *     1.18 r
  fpu_mul/i_m4stg_frac/intadd_4/U11/CO (FADDX1_RVT)       0.11 *     1.29 r
  fpu_mul/i_m4stg_frac/intadd_4/U10/CO (FADDX1_RVT)       0.11 *     1.40 r
  fpu_mul/i_m4stg_frac/intadd_4/U9/CO (FADDX1_RVT)        0.12 *     1.52 r
  fpu_mul/i_m4stg_frac/intadd_4/U8/CO (FADDX1_RVT)        0.11 *     1.63 r
  fpu_mul/i_m4stg_frac/intadd_4/U7/CO (FADDX1_RVT)        0.11 *     1.74 r
  fpu_mul/i_m4stg_frac/intadd_4/U6/CO (FADDX1_RVT)        0.11 *     1.84 r
  fpu_mul/i_m4stg_frac/intadd_4/U5/CO (FADDX1_RVT)        0.12 *     1.97 r
  fpu_mul/i_m4stg_frac/intadd_4/U4/CO (FADDX1_RVT)        0.11 *     2.08 r
  fpu_mul/i_m4stg_frac/intadd_4/U3/CO (FADDX1_RVT)        0.12 *     2.20 r
  fpu_mul/i_m4stg_frac/intadd_4/U2/CO (FADDX1_RVT)        0.11 *     2.31 r
  fpu_mul/i_m4stg_frac/U106/Y (NAND2X0_RVT)               0.05 *     2.36 f
  fpu_mul/i_m4stg_frac/U107/Y (INVX1_RVT)                 0.06 *     2.42 r
  fpu_mul/i_m4stg_frac/U1031/Y (AO222X1_RVT)              0.14 *     2.56 r
  fpu_mul/i_m4stg_frac/intadd_3/U15/CO (FADDX1_RVT)       0.11 *     2.67 r
  fpu_mul/i_m4stg_frac/intadd_3/U14/CO (FADDX1_RVT)       0.11 *     2.78 r
  fpu_mul/i_m4stg_frac/intadd_3/U13/CO (FADDX1_RVT)       0.12 *     2.90 r
  fpu_mul/i_m4stg_frac/intadd_3/U12/CO (FADDX1_RVT)       0.11 *     3.01 r
  fpu_mul/i_m4stg_frac/intadd_3/U11/CO (FADDX1_RVT)       0.11 *     3.12 r
  fpu_mul/i_m4stg_frac/intadd_3/U10/CO (FADDX1_RVT)       0.11 *     3.23 r
  fpu_mul/i_m4stg_frac/intadd_3/U9/CO (FADDX1_RVT)        0.11 *     3.35 r
  fpu_mul/i_m4stg_frac/intadd_3/U8/CO (FADDX1_RVT)        0.11 *     3.45 r
  fpu_mul/i_m4stg_frac/intadd_3/U7/CO (FADDX1_RVT)        0.11 *     3.56 r
  fpu_mul/i_m4stg_frac/intadd_3/U6/CO (FADDX1_RVT)        0.11 *     3.67 r
  fpu_mul/i_m4stg_frac/intadd_3/U5/CO (FADDX1_RVT)        0.10 *     3.77 r
  fpu_mul/i_m4stg_frac/intadd_3/U4/CO (FADDX1_RVT)        0.11 *     3.88 r
  fpu_mul/i_m4stg_frac/intadd_3/U3/CO (FADDX1_RVT)        0.10 *     3.98 r
  fpu_mul/i_m4stg_frac/intadd_3/U2/CO (FADDX1_RVT)        0.11 *     4.10 r
  fpu_mul/i_m4stg_frac/intadd_2/U43/CO (FADDX1_RVT)       0.11 *     4.21 r
  fpu_mul/i_m4stg_frac/intadd_2/U42/CO (FADDX1_RVT)       0.12 *     4.32 r
  fpu_mul/i_m4stg_frac/intadd_2/U41/CO (FADDX1_RVT)       0.12 *     4.44 r
  fpu_mul/i_m4stg_frac/intadd_2/U40/CO (FADDX1_RVT)       0.12 *     4.56 r
  fpu_mul/i_m4stg_frac/intadd_2/U39/CO (FADDX1_RVT)       0.12 *     4.68 r
  fpu_mul/i_m4stg_frac/intadd_2/U38/CO (FADDX1_RVT)       0.12 *     4.81 r
  fpu_mul/i_m4stg_frac/intadd_2/U37/CO (FADDX1_RVT)       0.11 *     4.92 r
  fpu_mul/i_m4stg_frac/intadd_2/U36/CO (FADDX1_RVT)       0.11 *     5.03 r
  fpu_mul/i_m4stg_frac/intadd_2/U35/CO (FADDX1_RVT)       0.10 *     5.13 r
  fpu_mul/i_m4stg_frac/intadd_2/U34/CO (FADDX1_RVT)       0.11 *     5.24 r
  fpu_mul/i_m4stg_frac/intadd_2/U33/CO (FADDX1_RVT)       0.12 *     5.36 r
  fpu_mul/i_m4stg_frac/intadd_2/U32/CO (FADDX1_RVT)       0.12 *     5.49 r
  fpu_mul/i_m4stg_frac/intadd_2/U31/CO (FADDX1_RVT)       0.14 *     5.62 r
  fpu_mul/i_m4stg_frac/intadd_2/U30/CO (FADDX1_RVT)       0.12 *     5.75 r
  fpu_mul/i_m4stg_frac/intadd_2/U29/CO (FADDX1_RVT)       0.11 *     5.86 r
  fpu_mul/i_m4stg_frac/intadd_2/U28/CO (FADDX1_RVT)       0.12 *     5.98 r
  fpu_mul/i_m4stg_frac/intadd_2/U27/CO (FADDX1_RVT)       0.11 *     6.09 r
  fpu_mul/i_m4stg_frac/intadd_2/U26/CO (FADDX1_RVT)       0.11 *     6.20 r
  fpu_mul/i_m4stg_frac/intadd_2/U25/CO (FADDX1_RVT)       0.11 *     6.31 r
  fpu_mul/i_m4stg_frac/intadd_2/U24/CO (FADDX1_RVT)       0.11 *     6.41 r
  fpu_mul/i_m4stg_frac/intadd_2/U23/CO (FADDX1_RVT)       0.11 *     6.53 r
  fpu_mul/i_m4stg_frac/intadd_2/U22/CO (FADDX1_RVT)       0.11 *     6.64 r
  fpu_mul/i_m4stg_frac/intadd_2/U21/CO (FADDX1_RVT)       0.11 *     6.75 r
  fpu_mul/i_m4stg_frac/intadd_2/U20/CO (FADDX1_RVT)       0.12 *     6.87 r
  fpu_mul/i_m4stg_frac/intadd_2/U19/CO (FADDX1_RVT)       0.11 *     6.98 r
  fpu_mul/i_m4stg_frac/intadd_2/U18/CO (FADDX1_RVT)       0.11 *     7.08 r
  fpu_mul/i_m4stg_frac/intadd_2/U17/CO (FADDX1_RVT)       0.11 *     7.19 r
  fpu_mul/i_m4stg_frac/intadd_2/U16/CO (FADDX1_RVT)       0.10 *     7.30 r
  fpu_mul/i_m4stg_frac/intadd_2/U15/CO (FADDX1_RVT)       0.11 *     7.40 r
  fpu_mul/i_m4stg_frac/intadd_2/U14/CO (FADDX1_RVT)       0.11 *     7.51 r
  fpu_mul/i_m4stg_frac/intadd_2/U13/CO (FADDX1_RVT)       0.12 *     7.63 r
  fpu_mul/i_m4stg_frac/intadd_2/U12/CO (FADDX1_RVT)       0.14 *     7.77 r
  fpu_mul/i_m4stg_frac/intadd_2/U11/CO (FADDX1_RVT)       0.13 *     7.90 r
  fpu_mul/i_m4stg_frac/intadd_2/U10/CO (FADDX1_RVT)       0.15 *     8.06 r
  fpu_mul/i_m4stg_frac/intadd_2/U9/CO (FADDX1_RVT)        0.13 *     8.19 r
  fpu_mul/i_m4stg_frac/intadd_2/U8/CO (FADDX1_RVT)        0.11 *     8.30 r
  fpu_mul/i_m4stg_frac/intadd_2/U7/CO (FADDX1_RVT)        0.11 *     8.41 r
  fpu_mul/i_m4stg_frac/intadd_2/U6/S (FADDX1_RVT)         0.28 *     8.69 f
  fpu_mul/i_m4stg_frac/U164/Y (AND2X1_RVT)                0.21 *     8.90 f
  fpu_mul/i_m4stg_frac/out_dff/q_reg[69]/D (DFFX1_RVT)
                                                          0.00 *     8.90 f
  data arrival time                                                  8.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.45     123.45
  fpu_mul/i_m4stg_frac/out_dff/q_reg[69]/CLK (DFFX1_RVT)
                                                          0.00     123.45 r
  library setup time                                     -0.09     123.35
  data required time                                               123.35
  --------------------------------------------------------------------------
  data required time                                               123.35
  data arrival time                                                 -8.90
  --------------------------------------------------------------------------
  slack (MET)                                                      114.46


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.47       0.47
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.47 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (DFFX1_RVT)
                                                          0.22       0.69 r
  fpu_add/fpu_add_frac_dp/U1366/CO (FADDX1_RVT)           0.13 *     0.82 r
  fpu_add/fpu_add_frac_dp/U1382/CO (FADDX1_RVT)           0.11 *     0.93 r
  fpu_add/fpu_add_frac_dp/U1407/CO (FADDX1_RVT)           0.11 *     1.03 r
  fpu_add/fpu_add_frac_dp/U1438/CO (FADDX1_RVT)           0.11 *     1.14 r
  fpu_add/fpu_add_frac_dp/U1414/CO (FADDX1_RVT)           0.11 *     1.26 r
  fpu_add/fpu_add_frac_dp/U1435/CO (FADDX1_RVT)           0.11 *     1.37 r
  fpu_add/fpu_add_frac_dp/U1376/CO (FADDX1_RVT)           0.11 *     1.48 r
  fpu_add/fpu_add_frac_dp/U1409/CO (FADDX1_RVT)           0.11 *     1.58 r
  fpu_add/fpu_add_frac_dp/U1378/CO (FADDX1_RVT)           0.11 *     1.69 r
  fpu_add/fpu_add_frac_dp/U1390/CO (FADDX1_RVT)           0.11 *     1.80 r
  fpu_add/fpu_add_frac_dp/U1388/CO (FADDX1_RVT)           0.11 *     1.91 r
  fpu_add/fpu_add_frac_dp/U1380/CO (FADDX1_RVT)           0.11 *     2.02 r
  fpu_add/fpu_add_frac_dp/U1428/CO (FADDX1_RVT)           0.11 *     2.14 r
  fpu_add/fpu_add_frac_dp/U1364/CO (FADDX1_RVT)           0.11 *     2.25 r
  fpu_add/fpu_add_frac_dp/U1392/CO (FADDX1_RVT)           0.11 *     2.35 r
  fpu_add/fpu_add_frac_dp/U1394/CO (FADDX1_RVT)           0.11 *     2.46 r
  fpu_add/fpu_add_frac_dp/U1418/CO (FADDX1_RVT)           0.11 *     2.57 r
  fpu_add/fpu_add_frac_dp/U1400/CO (FADDX1_RVT)           0.11 *     2.67 r
  fpu_add/fpu_add_frac_dp/U1396/CO (FADDX1_RVT)           0.11 *     2.78 r
  fpu_add/fpu_add_frac_dp/U1360/CO (FADDX1_RVT)           0.11 *     2.89 r
  fpu_add/fpu_add_frac_dp/U1432/CO (FADDX1_RVT)           0.11 *     3.00 r
  fpu_add/fpu_add_frac_dp/U1426/CO (FADDX1_RVT)           0.10 *     3.10 r
  fpu_add/fpu_add_frac_dp/U2482/CO (FADDX1_RVT)           0.11 *     3.21 r
  fpu_add/fpu_add_frac_dp/U1436/CO (FADDX1_RVT)           0.11 *     3.32 r
  fpu_add/fpu_add_frac_dp/U2485/CO (FADDX1_RVT)           0.11 *     3.43 r
  fpu_add/fpu_add_frac_dp/U1368/CO (FADDX1_RVT)           0.11 *     3.53 r
  fpu_add/fpu_add_frac_dp/U2488/CO (FADDX1_RVT)           0.11 *     3.64 r
  fpu_add/fpu_add_frac_dp/U1372/CO (FADDX1_RVT)           0.11 *     3.74 r
  fpu_add/fpu_add_frac_dp/U2491/CO (FADDX1_RVT)           0.11 *     3.85 r
  fpu_add/fpu_add_frac_dp/U1416/CO (FADDX1_RVT)           0.11 *     3.96 r
  fpu_add/fpu_add_frac_dp/U2494/CO (FADDX1_RVT)           0.10 *     4.06 r
  fpu_add/fpu_add_frac_dp/U1430/CO (FADDX1_RVT)           0.11 *     4.17 r
  fpu_add/fpu_add_frac_dp/U2497/CO (FADDX1_RVT)           0.11 *     4.28 r
  fpu_add/fpu_add_frac_dp/U1424/CO (FADDX1_RVT)           0.11 *     4.39 r
  fpu_add/fpu_add_frac_dp/U2500/CO (FADDX1_RVT)           0.11 *     4.49 r
  fpu_add/fpu_add_frac_dp/U1413/CO (FADDX1_RVT)           0.11 *     4.60 r
  fpu_add/fpu_add_frac_dp/U2503/CO (FADDX1_RVT)           0.10 *     4.70 r
  fpu_add/fpu_add_frac_dp/U1384/CO (FADDX1_RVT)           0.12 *     4.82 r
  fpu_add/fpu_add_frac_dp/U2506/CO (FADDX1_RVT)           0.11 *     4.93 r
  fpu_add/fpu_add_frac_dp/U1386/CO (FADDX1_RVT)           0.11 *     5.04 r
  fpu_add/fpu_add_frac_dp/U2509/CO (FADDX1_RVT)           0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/U1411/CO (FADDX1_RVT)           0.11 *     5.25 r
  fpu_add/fpu_add_frac_dp/U2512/CO (FADDX1_RVT)           0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/U1422/CO (FADDX1_RVT)           0.11 *     5.46 r
  fpu_add/fpu_add_frac_dp/U2515/CO (FADDX1_RVT)           0.11 *     5.57 r
  fpu_add/fpu_add_frac_dp/U1433/CO (FADDX1_RVT)           0.11 *     5.68 r
  fpu_add/fpu_add_frac_dp/U2518/CO (FADDX1_RVT)           0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/U1405/CO (FADDX1_RVT)           0.11 *     5.90 r
  fpu_add/fpu_add_frac_dp/U2521/CO (FADDX1_RVT)           0.11 *     6.00 r
  fpu_add/fpu_add_frac_dp/U1402/CO (FADDX1_RVT)           0.11 *     6.11 r
  fpu_add/fpu_add_frac_dp/U2524/CO (FADDX1_RVT)           0.11 *     6.22 r
  fpu_add/fpu_add_frac_dp/U1403/CO (FADDX1_RVT)           0.11 *     6.33 r
  fpu_add/fpu_add_frac_dp/U2527/CO (FADDX1_RVT)           0.11 *     6.43 r
  fpu_add/fpu_add_frac_dp/U1398/CO (FADDX1_RVT)           0.11 *     6.54 r
  fpu_add/fpu_add_frac_dp/U2530/CO (FADDX1_RVT)           0.11 *     6.65 r
  fpu_add/fpu_add_frac_dp/U1420/CO (FADDX1_RVT)           0.11 *     6.76 r
  fpu_add/fpu_add_frac_dp/U2533/CO (FADDX1_RVT)           0.11 *     6.87 r
  fpu_add/fpu_add_frac_dp/U1374/CO (FADDX1_RVT)           0.11 *     6.97 r
  fpu_add/fpu_add_frac_dp/U2536/CO (FADDX1_RVT)           0.11 *     7.08 r
  fpu_add/fpu_add_frac_dp/U1370/CO (FADDX1_RVT)           0.11 *     7.19 r
  fpu_add/fpu_add_frac_dp/U2539/CO (FADDX1_RVT)           0.11 *     7.30 r
  fpu_add/fpu_add_frac_dp/U1361/CO (FADDX1_RVT)           0.11 *     7.41 r
  fpu_add/fpu_add_frac_dp/U1357/CO (FADDX1_RVT)           0.10 *     7.50 r
  fpu_add/fpu_add_frac_dp/U182/Y (INVX0_RVT)              0.03 *     7.54 f
  fpu_add/fpu_add_frac_dp/U973/Y (XNOR2X1_RVT)            0.18 *     7.72 r
  fpu_add/fpu_add_frac_dp/U180/Y (INVX1_RVT)              0.12 *     7.84 f
  fpu_add/fpu_add_frac_dp/U1362/Y (AND4X1_RVT)            0.22 *     8.06 f
  fpu_add/fpu_add_frac_dp/U364/Y (OA222X1_RVT)            0.42 *     8.49 f
  fpu_add/fpu_add_frac_dp/U122/Y (NBUFFX2_RVT)            0.29 *     8.78 f
  fpu_add/fpu_add_frac_dp/U2542/Y (AND2X1_RVT)            0.13 *     8.91 f
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]/D (DFFX1_RVT)
                                                          0.00 *     8.91 f
  data arrival time                                                  8.91

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.47     123.47
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]/CLK (DFFX1_RVT)
                                                          0.00     123.47 r
  library setup time                                     -0.03     123.43
  data required time                                               123.43
  --------------------------------------------------------------------------
  data required time                                               123.43
  data arrival time                                                 -8.91
  --------------------------------------------------------------------------
  slack (MET)                                                      114.53


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[24]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (propagated)                        0.47       0.47
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.47 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (DFFX1_RVT)
                                                          0.22       0.69 r
  fpu_add/fpu_add_frac_dp/U1366/CO (FADDX1_RVT)           0.13 *     0.82 r
  fpu_add/fpu_add_frac_dp/U1382/CO (FADDX1_RVT)           0.11 *     0.93 r
  fpu_add/fpu_add_frac_dp/U1407/CO (FADDX1_RVT)           0.11 *     1.03 r
  fpu_add/fpu_add_frac_dp/U1438/CO (FADDX1_RVT)           0.11 *     1.14 r
  fpu_add/fpu_add_frac_dp/U1414/CO (FADDX1_RVT)           0.11 *     1.26 r
  fpu_add/fpu_add_frac_dp/U1435/CO (FADDX1_RVT)           0.11 *     1.37 r
  fpu_add/fpu_add_frac_dp/U1376/CO (FADDX1_RVT)           0.11 *     1.48 r
  fpu_add/fpu_add_frac_dp/U1409/CO (FADDX1_RVT)           0.11 *     1.58 r
  fpu_add/fpu_add_frac_dp/U1378/CO (FADDX1_RVT)           0.11 *     1.69 r
  fpu_add/fpu_add_frac_dp/U1390/CO (FADDX1_RVT)           0.11 *     1.80 r
  fpu_add/fpu_add_frac_dp/U1388/CO (FADDX1_RVT)           0.11 *     1.91 r
  fpu_add/fpu_add_frac_dp/U1380/CO (FADDX1_RVT)           0.11 *     2.02 r
  fpu_add/fpu_add_frac_dp/U1428/CO (FADDX1_RVT)           0.11 *     2.14 r
  fpu_add/fpu_add_frac_dp/U1364/CO (FADDX1_RVT)           0.11 *     2.25 r
  fpu_add/fpu_add_frac_dp/U1392/CO (FADDX1_RVT)           0.11 *     2.35 r
  fpu_add/fpu_add_frac_dp/U1394/CO (FADDX1_RVT)           0.11 *     2.46 r
  fpu_add/fpu_add_frac_dp/U1418/CO (FADDX1_RVT)           0.11 *     2.57 r
  fpu_add/fpu_add_frac_dp/U1400/CO (FADDX1_RVT)           0.11 *     2.67 r
  fpu_add/fpu_add_frac_dp/U1396/CO (FADDX1_RVT)           0.11 *     2.78 r
  fpu_add/fpu_add_frac_dp/U1360/CO (FADDX1_RVT)           0.11 *     2.89 r
  fpu_add/fpu_add_frac_dp/U1432/CO (FADDX1_RVT)           0.11 *     3.00 r
  fpu_add/fpu_add_frac_dp/U1426/CO (FADDX1_RVT)           0.10 *     3.10 r
  fpu_add/fpu_add_frac_dp/U2482/CO (FADDX1_RVT)           0.11 *     3.21 r
  fpu_add/fpu_add_frac_dp/U1436/CO (FADDX1_RVT)           0.11 *     3.32 r
  fpu_add/fpu_add_frac_dp/U2485/CO (FADDX1_RVT)           0.11 *     3.43 r
  fpu_add/fpu_add_frac_dp/U1368/CO (FADDX1_RVT)           0.11 *     3.53 r
  fpu_add/fpu_add_frac_dp/U2488/CO (FADDX1_RVT)           0.11 *     3.64 r
  fpu_add/fpu_add_frac_dp/U1372/CO (FADDX1_RVT)           0.11 *     3.74 r
  fpu_add/fpu_add_frac_dp/U2491/CO (FADDX1_RVT)           0.11 *     3.85 r
  fpu_add/fpu_add_frac_dp/U1416/CO (FADDX1_RVT)           0.11 *     3.96 r
  fpu_add/fpu_add_frac_dp/U2494/CO (FADDX1_RVT)           0.10 *     4.06 r
  fpu_add/fpu_add_frac_dp/U1430/CO (FADDX1_RVT)           0.11 *     4.17 r
  fpu_add/fpu_add_frac_dp/U2497/CO (FADDX1_RVT)           0.11 *     4.28 r
  fpu_add/fpu_add_frac_dp/U1424/CO (FADDX1_RVT)           0.11 *     4.39 r
  fpu_add/fpu_add_frac_dp/U2500/CO (FADDX1_RVT)           0.11 *     4.49 r
  fpu_add/fpu_add_frac_dp/U1413/CO (FADDX1_RVT)           0.11 *     4.60 r
  fpu_add/fpu_add_frac_dp/U2503/CO (FADDX1_RVT)           0.10 *     4.70 r
  fpu_add/fpu_add_frac_dp/U1384/CO (FADDX1_RVT)           0.12 *     4.82 r
  fpu_add/fpu_add_frac_dp/U2506/CO (FADDX1_RVT)           0.11 *     4.93 r
  fpu_add/fpu_add_frac_dp/U1386/CO (FADDX1_RVT)           0.11 *     5.04 r
  fpu_add/fpu_add_frac_dp/U2509/CO (FADDX1_RVT)           0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/U1411/CO (FADDX1_RVT)           0.11 *     5.25 r
  fpu_add/fpu_add_frac_dp/U2512/CO (FADDX1_RVT)           0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/U1422/CO (FADDX1_RVT)           0.11 *     5.46 r
  fpu_add/fpu_add_frac_dp/U2515/CO (FADDX1_RVT)           0.11 *     5.57 r
  fpu_add/fpu_add_frac_dp/U1433/CO (FADDX1_RVT)           0.11 *     5.68 r
  fpu_add/fpu_add_frac_dp/U2518/CO (FADDX1_RVT)           0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/U1405/CO (FADDX1_RVT)           0.11 *     5.90 r
  fpu_add/fpu_add_frac_dp/U2521/CO (FADDX1_RVT)           0.11 *     6.00 r
  fpu_add/fpu_add_frac_dp/U1402/CO (FADDX1_RVT)           0.11 *     6.11 r
  fpu_add/fpu_add_frac_dp/U2524/CO (FADDX1_RVT)           0.11 *     6.22 r
  fpu_add/fpu_add_frac_dp/U1403/CO (FADDX1_RVT)           0.11 *     6.33 r
  fpu_add/fpu_add_frac_dp/U2527/CO (FADDX1_RVT)           0.11 *     6.43 r
  fpu_add/fpu_add_frac_dp/U1398/CO (FADDX1_RVT)           0.11 *     6.54 r
  fpu_add/fpu_add_frac_dp/U2530/CO (FADDX1_RVT)           0.11 *     6.65 r
  fpu_add/fpu_add_frac_dp/U1420/CO (FADDX1_RVT)           0.11 *     6.76 r
  fpu_add/fpu_add_frac_dp/U2533/CO (FADDX1_RVT)           0.11 *     6.87 r
  fpu_add/fpu_add_frac_dp/U1374/CO (FADDX1_RVT)           0.11 *     6.97 r
  fpu_add/fpu_add_frac_dp/U2536/CO (FADDX1_RVT)           0.11 *     7.08 r
  fpu_add/fpu_add_frac_dp/U1370/CO (FADDX1_RVT)           0.11 *     7.19 r
  fpu_add/fpu_add_frac_dp/U2539/CO (FADDX1_RVT)           0.11 *     7.30 r
  fpu_add/fpu_add_frac_dp/U1361/CO (FADDX1_RVT)           0.11 *     7.41 r
  fpu_add/fpu_add_frac_dp/U1357/CO (FADDX1_RVT)           0.10 *     7.50 r
  fpu_add/fpu_add_frac_dp/U182/Y (INVX0_RVT)              0.03 *     7.54 f
  fpu_add/fpu_add_frac_dp/U973/Y (XNOR2X1_RVT)            0.18 *     7.72 r
  fpu_add/fpu_add_frac_dp/U180/Y (INVX1_RVT)              0.12 *     7.84 f
  fpu_add/fpu_add_frac_dp/U1362/Y (AND4X1_RVT)            0.22 *     8.06 f
  fpu_add/fpu_add_frac_dp/U364/Y (OA222X1_RVT)            0.42 *     8.49 f
  fpu_add/fpu_add_frac_dp/U122/Y (NBUFFX2_RVT)            0.29 *     8.78 f
  fpu_add/fpu_add_frac_dp/U1437/Y (AND2X1_RVT)            0.13 *     8.90 f
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[24]/D (DFFX1_RVT)
                                                          0.00 *     8.90 f
  data arrival time                                                  8.90

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (propagated)                        0.47     123.47
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[24]/CLK (DFFX1_RVT)
                                                          0.00     123.47 r
  library setup time                                     -0.03     123.43
  data required time                                               123.43
  --------------------------------------------------------------------------
  data required time                                               123.43
  data arrival time                                                 -8.90
  --------------------------------------------------------------------------
  slack (MET)                                                      114.53


1
