-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_0_data163_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    img_0_data163_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_0_data163_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_0_data163_empty_n : IN STD_LOGIC;
    img_0_data163_read : OUT STD_LOGIC;
    img_1_data164_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    img_1_data164_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_1_data164_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_1_data164_full_n : IN STD_LOGIC;
    img_1_data164_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (9 downto 0);
    img_width : IN STD_LOGIC_VECTOR (10 downto 0) );
end;


architecture behav of color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln419_1_fu_198_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln419_1_reg_465 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln419_fu_202_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln419_reg_470 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_219_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_478 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln1027_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_70_fu_235_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_70_reg_511 : STD_LOGIC_VECTOR (1 downto 0);
    signal img_height_cast_fu_256_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_cast_reg_516 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sub336_i_fu_259_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub336_i_reg_521 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln450_fu_265_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln450_reg_526 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln450_fu_269_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln450_reg_531 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln450_1_fu_274_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln450_1_reg_536 : STD_LOGIC_VECTOR (10 downto 0);
    signal row_ind_V_18_reg_541 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal row_ind_V_19_reg_548 : STD_LOGIC_VECTOR (12 downto 0);
    signal cmp_i_i321_i_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i321_i_reg_556 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln450_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_fu_313_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_71_reg_561 : STD_LOGIC_VECTOR (1 downto 0);
    signal spec_select47_fu_331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select47_reg_566 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select51_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select51_reg_571 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select55_fu_365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select55_reg_576 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_ind_V_load_reg_581 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal sub_i213_i_cast_fu_391_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_i213_i_cast_reg_586 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_72_fu_397_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_72_reg_591 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_73_fu_402_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_73_reg_596 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_74_fu_406_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_74_reg_601 : STD_LOGIC_VECTOR (1 downto 0);
    signal buf_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_ce0 : STD_LOGIC;
    signal buf_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_ce1 : STD_LOGIC;
    signal buf_V_we1 : STD_LOGIC;
    signal buf_V_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_5_ce0 : STD_LOGIC;
    signal buf_V_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_5_ce1 : STD_LOGIC;
    signal buf_V_5_we1 : STD_LOGIC;
    signal buf_V_5_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_6_ce0 : STD_LOGIC;
    signal buf_V_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal buf_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_6_ce1 : STD_LOGIC;
    signal buf_V_6_we1 : STD_LOGIC;
    signal buf_V_6_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_done : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_idle : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_ready : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_14_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_14_out_ap_vld : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out_ap_vld : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_out_ap_vld : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_done : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_idle : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_ready : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_img_0_data163_read : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_ce1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_we1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_ce1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_we1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_ce1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_we1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_done : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_idle : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_ready : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce0 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_we1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_ce0 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_ce0 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_done : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_idle : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_ready : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_0_data163_read : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_write : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce0 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_we1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce0 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_we1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce0 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_we1 : STD_LOGIC;
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_d1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start_reg : STD_LOGIC := '0';
    signal grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal init_buf_fu_78 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln419_fu_224_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_fu_194_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal row_V_fu_106 : STD_LOGIC_VECTOR (10 downto 0);
    signal row_V_7_fu_371_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal row_ind_V_fu_110 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_16_fu_114 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_17_fu_118 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1027_fu_289_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_i_i237_i23_fu_308_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_i213_i_fu_317_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal cmp_i_i269_i_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_323_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i193_i_1_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_349_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_ind_V_14_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_14_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_13_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_13_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_0_data163_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_0_data163_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_0_data163_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_0_data163_empty_n : IN STD_LOGIC;
        img_0_data163_read : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (10 downto 0);
        buf_V_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_6_ce1 : OUT STD_LOGIC;
        buf_V_6_we1 : OUT STD_LOGIC;
        buf_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_V_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_5_ce1 : OUT STD_LOGIC;
        buf_V_5_we1 : OUT STD_LOGIC;
        buf_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        init_buf_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (10 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_5_ce0 : OUT STD_LOGIC;
        buf_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_6_ce0 : OUT STD_LOGIC;
        buf_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        row_ind_V_13_cast : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_0_data163_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        img_0_data163_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_0_data163_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_0_data163_empty_n : IN STD_LOGIC;
        img_0_data163_read : OUT STD_LOGIC;
        img_1_data164_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        img_1_data164_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        img_1_data164_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        img_1_data164_full_n : IN STD_LOGIC;
        img_1_data164_write : OUT STD_LOGIC;
        add_ln450 : IN STD_LOGIC_VECTOR (11 downto 0);
        buf_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_6_ce0 : OUT STD_LOGIC;
        buf_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_V_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_6_ce1 : OUT STD_LOGIC;
        buf_V_6_we1 : OUT STD_LOGIC;
        buf_V_6_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        buf_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_5_ce0 : OUT STD_LOGIC;
        buf_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        buf_V_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        buf_V_5_ce1 : OUT STD_LOGIC;
        buf_V_5_we1 : OUT STD_LOGIC;
        buf_V_5_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        row_ind_V_19 : IN STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_20 : IN STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_21 : IN STD_LOGIC_VECTOR (12 downto 0);
        sub_i213_i_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        row_ind_V_19_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        spec_select47 : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_20_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        spec_select51 : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_21_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        spec_select55 : IN STD_LOGIC_VECTOR (0 downto 0);
        zext_ln419_1 : IN STD_LOGIC_VECTOR (10 downto 0);
        cmp_i_i321_i : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_buf_V_RAM_S2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    buf_V_U : component color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_address0,
        ce0 => buf_V_ce0,
        q0 => buf_V_q0,
        address1 => buf_V_address1,
        ce1 => buf_V_ce1,
        we1 => buf_V_we1,
        d1 => buf_V_d1);

    buf_V_5_U : component color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_5_address0,
        ce0 => buf_V_5_ce0,
        q0 => buf_V_5_q0,
        address1 => buf_V_5_address1,
        ce1 => buf_V_5_ce1,
        we1 => buf_V_5_we1,
        d1 => buf_V_5_d1);

    buf_V_6_U : component color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_6_address0,
        ce0 => buf_V_6_ce0,
        q0 => buf_V_6_q0,
        address1 => buf_V_6_address1,
        ce1 => buf_V_6_ce1,
        we1 => buf_V_6_we1,
        d1 => buf_V_6_d1);

    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134 : component color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start,
        ap_done => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_done,
        ap_idle => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_idle,
        ap_ready => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_ready,
        row_ind_V_14_out => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_14_out,
        row_ind_V_14_out_ap_vld => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_14_out_ap_vld,
        row_ind_V_13_out => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out,
        row_ind_V_13_out_ap_vld => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out_ap_vld,
        row_ind_V_out => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_out,
        row_ind_V_out_ap_vld => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_out_ap_vld);

    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141 : component color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start,
        ap_done => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_done,
        ap_idle => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_idle,
        ap_ready => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_ready,
        img_0_data163_dout => img_0_data163_dout,
        img_0_data163_num_data_valid => ap_const_lv2_0,
        img_0_data163_fifo_cap => ap_const_lv2_0,
        img_0_data163_empty_n => img_0_data163_empty_n,
        img_0_data163_read => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_img_0_data163_read,
        img_width => img_width,
        buf_V_6_address1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_address1,
        buf_V_6_ce1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_ce1,
        buf_V_6_we1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_we1,
        buf_V_6_d1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_d1,
        buf_V_5_address1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_address1,
        buf_V_5_ce1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_ce1,
        buf_V_5_we1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_we1,
        buf_V_5_d1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_d1,
        buf_V_address1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_address1,
        buf_V_ce1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_ce1,
        buf_V_we1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_we1,
        buf_V_d1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_d1,
        init_buf_cast => empty_reg_478);

    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152 : component color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start,
        ap_done => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_done,
        ap_idle => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_idle,
        ap_ready => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_ready,
        img_width => img_width,
        buf_V_address0 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address0,
        buf_V_ce0 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce0,
        buf_V_q0 => buf_V_q0,
        buf_V_address1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address1,
        buf_V_ce1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce1,
        buf_V_we1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_we1,
        buf_V_d1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_d1,
        buf_V_5_address0 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_address0,
        buf_V_5_ce0 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_ce0,
        buf_V_5_q0 => buf_V_5_q0,
        buf_V_6_address0 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_address0,
        buf_V_6_ce0 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_ce0,
        buf_V_6_q0 => buf_V_6_q0,
        row_ind_V_13_cast => empty_70_reg_511);

    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161 : component color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start,
        ap_done => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_done,
        ap_idle => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_idle,
        ap_ready => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_ready,
        img_0_data163_dout => img_0_data163_dout,
        img_0_data163_num_data_valid => ap_const_lv2_0,
        img_0_data163_fifo_cap => ap_const_lv2_0,
        img_0_data163_empty_n => img_0_data163_empty_n,
        img_0_data163_read => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_0_data163_read,
        img_1_data164_din => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_din,
        img_1_data164_num_data_valid => ap_const_lv2_0,
        img_1_data164_fifo_cap => ap_const_lv2_0,
        img_1_data164_full_n => img_1_data164_full_n,
        img_1_data164_write => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_write,
        add_ln450 => add_ln450_reg_531,
        buf_V_6_address0 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address0,
        buf_V_6_ce0 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce0,
        buf_V_6_q0 => buf_V_6_q0,
        buf_V_6_address1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address1,
        buf_V_6_ce1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce1,
        buf_V_6_we1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_we1,
        buf_V_6_d1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_d1,
        buf_V_address0 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address0,
        buf_V_ce0 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce0,
        buf_V_q0 => buf_V_q0,
        buf_V_address1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address1,
        buf_V_ce1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce1,
        buf_V_we1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_we1,
        buf_V_d1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_d1,
        buf_V_5_address0 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address0,
        buf_V_5_ce0 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce0,
        buf_V_5_q0 => buf_V_5_q0,
        buf_V_5_address1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address1,
        buf_V_5_ce1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce1,
        buf_V_5_we1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_we1,
        buf_V_5_d1 => grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_d1,
        row_ind_V_19 => row_ind_V_load_reg_581,
        row_ind_V_20 => row_ind_V_18_reg_541,
        row_ind_V_21 => row_ind_V_19_reg_548,
        sub_i213_i_cast => sub_i213_i_cast_reg_586,
        row_ind_V_19_cast => empty_72_reg_591,
        spec_select47 => spec_select47_reg_566,
        row_ind_V_20_cast => empty_73_reg_596,
        spec_select51 => spec_select51_reg_571,
        row_ind_V_21_cast => empty_74_reg_601,
        spec_select55 => spec_select55_reg_576,
        zext_ln419_1 => img_width,
        cmp_i_i321_i => cmp_i_i321_i_reg_556);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_ready = ap_const_logic_1)) then 
                    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_ready = ap_const_logic_1)) then 
                    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_fu_214_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_ready = ap_const_logic_1)) then 
                    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_fu_214_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_ready = ap_const_logic_1)) then 
                    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    init_buf_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                init_buf_fu_78 <= zext_ln541_fu_194_p1;
            elsif (((icmp_ln1027_fu_214_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                init_buf_fu_78 <= add_ln419_fu_224_p2;
            end if; 
        end if;
    end process;

    row_V_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_214_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_V_fu_106 <= ap_const_lv11_1;
            elsif (((icmp_ln450_fu_293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                row_V_fu_106 <= row_V_7_fu_371_p2;
            end if; 
        end if;
    end process;

    row_ind_V_16_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_214_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_16_fu_114 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out;
            elsif (((icmp_ln450_fu_293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                row_ind_V_16_fu_114 <= row_ind_V_17_fu_118;
            end if; 
        end if;
    end process;

    row_ind_V_17_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_214_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_17_fu_118 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_14_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                row_ind_V_17_fu_118 <= row_ind_V_fu_110;
            end if; 
        end if;
    end process;

    row_ind_V_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_214_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_fu_110 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_out;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                row_ind_V_fu_110 <= row_ind_V_18_reg_541;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln450_1_reg_536 <= add_ln450_1_fu_274_p2;
                add_ln450_reg_531 <= add_ln450_fu_269_p2;
                    img_height_cast_reg_516(9 downto 0) <= img_height_cast_fu_256_p1(9 downto 0);
                sext_ln450_reg_526 <= sext_ln450_fu_265_p1;
                sub336_i_reg_521 <= sub336_i_fu_259_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln450_fu_293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                cmp_i_i321_i_reg_556 <= cmp_i_i321_i_fu_298_p2;
                empty_71_reg_561 <= empty_71_fu_313_p1;
                spec_select47_reg_566 <= spec_select47_fu_331_p2;
                spec_select51_reg_571 <= spec_select51_fu_343_p2;
                spec_select55_reg_576 <= spec_select55_fu_365_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_214_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                empty_70_reg_511 <= empty_70_fu_235_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                empty_72_reg_591 <= empty_72_fu_397_p1;
                empty_73_reg_596 <= empty_73_fu_402_p1;
                empty_74_reg_601 <= empty_74_fu_406_p1;
                row_ind_V_load_reg_581 <= row_ind_V_fu_110;
                sub_i213_i_cast_reg_586 <= sub_i213_i_cast_fu_391_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_214_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                empty_reg_478 <= empty_fu_219_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                row_ind_V_18_reg_541 <= row_ind_V_16_fu_114;
                row_ind_V_19_reg_548 <= row_ind_V_17_fu_118;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    zext_ln419_1_reg_465(10 downto 0) <= zext_ln419_1_fu_198_p1(10 downto 0);
                    zext_ln419_reg_470(12 downto 0) <= zext_ln419_fu_202_p1(12 downto 0);
            end if;
        end if;
    end process;
    zext_ln419_1_reg_465(11) <= '0';
    zext_ln419_reg_470(63 downto 13) <= "000000000000000000000000000000000000000000000000000";
    img_height_cast_reg_516(10) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, icmp_ln1027_fu_214_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, icmp_ln450_fu_293_p2, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_done, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_done, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_done, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln1027_fu_214_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln450_fu_293_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln419_fu_224_p2 <= std_logic_vector(unsigned(init_buf_fu_78) + unsigned(ap_const_lv64_1));
    add_ln450_1_fu_274_p2 <= std_logic_vector(unsigned(img_height_cast_fu_256_p1) + unsigned(ap_const_lv11_1));
    add_ln450_fu_269_p2 <= std_logic_vector(unsigned(zext_ln419_1_reg_465) + unsigned(ap_const_lv12_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_done)
    begin
        if ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_done)
    begin
        if ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_done)
    begin
        if ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_done)
    begin
        if ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7, icmp_ln450_fu_293_p2)
    begin
        if ((((icmp_ln450_fu_293_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7, icmp_ln450_fu_293_p2)
    begin
        if (((icmp_ln450_fu_293_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_address0_assign_proc : process(ap_CS_fsm_state6, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_address0, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_5_address0 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_5_address0 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_address0;
        else 
            buf_V_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_5_address1_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_address1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_5_address1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_5_address1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_address1;
        else 
            buf_V_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_5_ce0_assign_proc : process(ap_CS_fsm_state6, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_ce0, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_5_ce0 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_5_ce0 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_ce0;
        else 
            buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_ce1_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_ce1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_5_ce1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_5_ce1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_ce1;
        else 
            buf_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_d1_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_d1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_d1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_5_d1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_5_d1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_d1;
        else 
            buf_V_5_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_5_we1_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_we1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_we1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_5_we1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_5_we1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_we1;
        else 
            buf_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_address0_assign_proc : process(ap_CS_fsm_state6, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_address0, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_6_address0 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_6_address0 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_address0;
        else 
            buf_V_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_6_address1_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_address1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_6_address1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_6_address1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_address1;
        else 
            buf_V_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_6_ce0_assign_proc : process(ap_CS_fsm_state6, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_ce0, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_6_ce0 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_6_ce0 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_ce0;
        else 
            buf_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_ce1_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_ce1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_6_ce1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_6_ce1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_ce1;
        else 
            buf_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_d1_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_d1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_d1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_6_d1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_6_d1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_d1;
        else 
            buf_V_6_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_6_we1_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_we1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_we1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_6_we1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_6_we1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_we1;
        else 
            buf_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address0_assign_proc : process(ap_CS_fsm_state6, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address0, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_address0 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_address0 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address0;
        else 
            buf_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_address1_assign_proc : process(ap_CS_fsm_state6, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_address1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_address1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_address1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_address1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_address1;
        else 
            buf_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(ap_CS_fsm_state6, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce0, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_ce0 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_ce0 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce0;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(ap_CS_fsm_state6, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_ce1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_ce1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_ce1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_ce1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_ce1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d1_assign_proc : process(ap_CS_fsm_state6, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_d1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_d1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_d1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_d1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_d1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_d1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_d1;
        else 
            buf_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_we1_assign_proc : process(ap_CS_fsm_state6, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_we1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_we1, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_we1, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_V_we1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_we1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_we1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_we1;
        else 
            buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i193_i_1_fu_337_p2 <= "1" when (signed(sub_i213_i_fu_317_p2) < signed(ap_const_lv11_1)) else "0";
    cmp_i_i269_i_fu_303_p2 <= "1" when (signed(sext_ln450_reg_526) < signed(zext_ln1027_fu_289_p1)) else "0";
    cmp_i_i321_i_fu_298_p2 <= "1" when (unsigned(row_V_fu_106) < unsigned(img_height_cast_reg_516)) else "0";
    empty_70_fu_235_p1 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out(2 - 1 downto 0);
    empty_71_fu_313_p1 <= sub_i_i237_i23_fu_308_p2(2 - 1 downto 0);
    empty_72_fu_397_p1 <= row_ind_V_fu_110(2 - 1 downto 0);
    empty_73_fu_402_p1 <= row_ind_V_18_reg_541(2 - 1 downto 0);
    empty_74_fu_406_p1 <= row_ind_V_17_fu_118(2 - 1 downto 0);
    empty_fu_219_p1 <= init_buf_fu_78(2 - 1 downto 0);
    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg;
    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start_reg;
    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start_reg;
    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start_reg;
    icmp_fu_359_p2 <= "1" when (signed(tmp_1_fu_349_p4) < signed(ap_const_lv10_1)) else "0";
    icmp_ln1027_fu_214_p2 <= "1" when (unsigned(init_buf_fu_78) < unsigned(zext_ln419_reg_470)) else "0";
    icmp_ln450_fu_293_p2 <= "1" when (row_V_fu_106 = add_ln450_1_reg_536) else "0";

    img_0_data163_read_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_img_0_data163_read, grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_0_data163_read, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_0_data163_read <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_0_data163_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            img_0_data163_read <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_img_0_data163_read;
        else 
            img_0_data163_read <= ap_const_logic_0;
        end if; 
    end process;

    img_1_data164_din <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_din;

    img_1_data164_write_assign_proc : process(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            img_1_data164_write <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_write;
        else 
            img_1_data164_write <= ap_const_logic_0;
        end if; 
    end process;

    img_height_cast_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height),11));
    row_V_7_fu_371_p2 <= std_logic_vector(unsigned(row_V_fu_106) + unsigned(ap_const_lv11_1));
        sext_ln450_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub336_i_fu_259_p2),12));

    spec_select47_fu_331_p2 <= (tmp_fu_323_p3 and cmp_i_i269_i_fu_303_p2);
    spec_select51_fu_343_p2 <= (cmp_i_i269_i_fu_303_p2 and cmp_i_i193_i_1_fu_337_p2);
    spec_select55_fu_365_p2 <= (icmp_fu_359_p2 and cmp_i_i269_i_fu_303_p2);
    sub336_i_fu_259_p2 <= std_logic_vector(unsigned(img_height_cast_fu_256_p1) + unsigned(ap_const_lv11_7FF));
    sub_i213_i_cast_fu_391_p2 <= (empty_71_reg_561 xor ap_const_lv2_2);
    sub_i213_i_fu_317_p2 <= std_logic_vector(unsigned(sub_i_i237_i23_fu_308_p2) + unsigned(ap_const_lv11_2));
    sub_i_i237_i23_fu_308_p2 <= std_logic_vector(signed(sub336_i_reg_521) - signed(row_V_fu_106));
    tmp_1_fu_349_p4 <= sub_i213_i_fu_317_p2(10 downto 1);
    tmp_fu_323_p3 <= sub_i213_i_fu_317_p2(10 downto 10);
    zext_ln1027_fu_289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_106),12));
    zext_ln419_1_fu_198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_width),12));
    zext_ln419_fu_202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_14_out),64));
    zext_ln541_fu_194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out),64));
end behav;
