
---------- Begin Simulation Statistics ----------
host_inst_rate                                 351421                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406232                       # Number of bytes of host memory used
host_seconds                                    56.91                       # Real time elapsed on the host
host_tick_rate                              314612406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017905                       # Number of seconds simulated
sim_ticks                                 17905261500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 24705.642168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 21971.075571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4234614                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      565734500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                22899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              9018                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    304980500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13881                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62587.689518                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 68165.763333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3241040914                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25515                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1790646437                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26269                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 16442.113264                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42396.883473                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.308567                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4026                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8350                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     66195948                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    354013977                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7109123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 50972.449071                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 52194.942391                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7034440                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3806775414                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010505                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 74683                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              34533                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2095626937                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965697                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.874191                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7109123                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 50972.449071                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 52194.942391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7034440                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3806775414                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010505                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                74683                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             34533                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2095626937                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28101                       # number of replacements
system.cpu.dcache.sampled_refs                  29125                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.874191                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7057237                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505710780000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25301                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11151511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14274.575186                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11388.964493                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11076537                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1070222000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006723                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                74974                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2225                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828513000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        36500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.256897                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        36500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11151511                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14274.575186                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11388.964493                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11076537                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1070222000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006723                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 74974                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2225                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006524                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809470                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.448776                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11151511                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14274.575186                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11388.964493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11076537                       # number of overall hits
system.cpu.icache.overall_miss_latency     1070222000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006723                       # miss rate for overall accesses
system.cpu.icache.overall_misses                74974                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2225                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828513000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006524                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.448776                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11076537                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 99823.660568                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1276644795                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 12789                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     117143.871328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 104951.144171                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         6462                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1028757478                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.576096                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       8782                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     410                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       878650979                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.549200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  8372                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86630                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       79965.037129                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  65690.897184                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          85014                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              129223500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.018654                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         1616                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        87                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         100310000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.017627                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    1527                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    58018.874104                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 42096.471383                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           639658087                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11025                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      464113597                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11025                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25301                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25301                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.203395                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101874                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        111365.741296                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   98894.936761                       # average overall mshr miss latency
system.l2.demand_hits                           91476                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1157980978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.102067                       # miss rate for demand accesses
system.l2.demand_misses                         10398                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        497                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          978960979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.097169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     9899                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.059628                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.243753                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    976.944272                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3993.641148                       # Average occupied blocks per context
system.l2.overall_accesses                     101874                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       111365.741296                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  99418.449136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          91476                       # number of overall hits
system.l2.overall_miss_latency             1157980978                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.102067                       # miss rate for overall accesses
system.l2.overall_misses                        10398                       # number of overall misses
system.l2.overall_mshr_hits                       497                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2255605774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.222706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22688                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.413011                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          5282                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        10705                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        28591                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            15220                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         2666                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9054                       # number of replacements
system.l2.sampled_refs                          17026                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4970.585420                       # Cycle average of tags in use
system.l2.total_refs                            88593                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8548                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29479205                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         253220                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       407016                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40262                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       471112                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         486782                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5797                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371984                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5951767                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.707986                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.414365                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3000346     50.41%     50.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       905280     15.21%     65.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415881      6.99%     72.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       403008      6.77%     79.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403908      6.79%     86.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192305      3.23%     89.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       146948      2.47%     91.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       112107      1.88%     93.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371984      6.25%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5951767                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40233                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1011220                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.633131                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.633131                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       991117                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9845                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12516841                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3163720                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1784577                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       193015                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12352                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3927709                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3926279                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1430                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2378897                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2378623                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              274                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1548812                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1547656                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1156                       # DTB write misses
system.switch_cpus_1.fetch.Branches            486782                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1151414                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2973326                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        40987                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12687151                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        125356                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076885                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1151414                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       259017                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.003872                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6144782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.064703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.354376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4322891     70.35%     70.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          33688      0.55%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75552      1.23%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          49673      0.81%     72.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         164592      2.68%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          50634      0.82%     76.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          50048      0.81%     77.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40118      0.65%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1357586     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6144782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                186535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         377078                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179164                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.682849                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4145278                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1597057                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7531478                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10432582                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753209                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5672775                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.647774                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10437678                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42278                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         67286                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2619828                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       292558                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1734812                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11179084                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2548221                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       115469                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10654652                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1553                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       193015                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4660                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       209989                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36790                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3173                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       306775                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       264916                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3173                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38822                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.579451                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.579451                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3982065     36.97%     36.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389327      3.61%     40.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331339     12.36%     52.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18094      0.17%     53.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851275      7.90%     61.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2578199     23.94%     85.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1613659     14.98%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10770122                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       369970                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034352                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51550     13.93%     13.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52743     14.26%     28.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.45%     32.64% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     32.64% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     32.64% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96875     26.18%     58.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     58.83% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       108574     29.35%     88.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        43755     11.83%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6144782                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.752726                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.018609                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2569794     41.82%     41.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       985070     16.03%     57.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       648095     10.55%     68.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       590637      9.61%     78.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       612698      9.97%     87.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       348457      5.67%     93.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       245787      4.00%     97.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104800      1.71%     99.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        39444      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6144782                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.701087                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10999920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10770122                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       999734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36371                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       661730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1151436                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1151414                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       607148                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       444085                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2619828                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1734812                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6331317                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       497466                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58241                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3270231                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       431276                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          612                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18490656                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12202316                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9396425                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1686618                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       193015                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497451                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1383888                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       949922                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28925                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
