library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity jishuqic is
	port (
	clk:in Std_logic;
	HF:buffer Std_logic_vector(3 downto 0);
	HG:in Std_logic;
	HI:out Std_logic);
end jishuqic;

architecture ak of jishuqic is

begin

process(clk)--计数器秒表
	begin		
		if(clk'event and clk='1') then
					if(HG='1') then
						if(HF<"1000") then
							HF<=HF+1;
							HI<='0';
						elsif(HF="1000") then
							HF<=HF+1;
							HI<='1';
						else
							HF<="0000";
							HI<='0';
						end if;
					end if;
			end if;
	end process;
		
end ak;