{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628909880543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628909880555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 13 22:58:00 2021 " "Processing started: Fri Aug 13 22:58:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628909880555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628909880555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628909880555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628909881288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628909881289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondsclock.v 1 1 " "Found 1 design units, including 1 entities, in source file secondsclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondsClock " "Found entity 1: secondsClock" {  } { { "secondsClock.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/secondsClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628909892248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628909892248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628909892254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628909892254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/sevenSeg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628909892258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628909892258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparetemp.v 1 1 " "Found 1 design units, including 1 entities, in source file comparetemp.v" { { "Info" "ISGN_ENTITY_NAME" "1 compareTemp " "Found entity 1: compareTemp" {  } { { "compareTemp.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/compareTemp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628909892263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628909892263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovenclock.v 1 1 " "Found 1 design units, including 1 entities, in source file ovenclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ovenClock " "Found entity 1: ovenClock" {  } { { "ovenClock.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628909892270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628909892270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex0 hex0 temp_input.v(1) " "Verilog HDL Declaration information at temp_input.v(1): object \"Hex0\" differs only in case from object \"hex0\" in the same scope" {  } { { "temp_input.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628909892275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex1 hex1 temp_input.v(1) " "Verilog HDL Declaration information at temp_input.v(1): object \"Hex1\" differs only in case from object \"hex1\" in the same scope" {  } { { "temp_input.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628909892275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex2 hex2 temp_input.v(1) " "Verilog HDL Declaration information at temp_input.v(1): object \"Hex2\" differs only in case from object \"hex2\" in the same scope" {  } { { "temp_input.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628909892275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_input.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_input " "Found entity 1: temp_input" {  } { { "temp_input.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628909892276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628909892276 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minuteCounterVal1 FinalProject.v(23) " "Verilog HDL Implicit Net warning at FinalProject.v(23): created implicit net for \"minuteCounterVal1\"" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628909892276 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minuteCounterVal2 FinalProject.v(24) " "Verilog HDL Implicit Net warning at FinalProject.v(24): created implicit net for \"minuteCounterVal2\"" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628909892276 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hourCounterVal1 FinalProject.v(26) " "Verilog HDL Implicit Net warning at FinalProject.v(26): created implicit net for \"hourCounterVal1\"" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628909892276 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hourCounterVal2 FinalProject.v(27) " "Verilog HDL Implicit Net warning at FinalProject.v(27): created implicit net for \"hourCounterVal2\"" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628909892276 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hex3 temp_input.v(70) " "Verilog HDL Implicit Net warning at temp_input.v(70): created implicit net for \"hex3\"" {  } { { "temp_input.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628909892276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628909892374 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state FinalProject.v(5) " "Verilog HDL or VHDL warning at FinalProject.v(5): object \"current_state\" assigned a value but never read" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628909892375 "|FinalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FinalProject.v(5) " "Verilog HDL assignment warning at FinalProject.v(5): truncated value with size 32 to match size of target (1)" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628909892376 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "a FinalProject.v(1) " "Output port \"a\" at FinalProject.v(1) has no driver" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628909892376 "|FinalProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "timer FinalProject.v(1) " "Output port \"timer\" at FinalProject.v(1) has no driver" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628909892376 "|FinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovenClock ovenClock:ovenClk " "Elaborating entity \"ovenClock\" for hierarchy \"ovenClock:ovenClk\"" {  } { { "FinalProject.v" "ovenClk" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628909892377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "secondCount ovenClock.v(3) " "Verilog HDL or VHDL warning at ovenClock.v(3): object \"secondCount\" assigned a value but never read" {  } { { "ovenClock.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628909892378 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ovenClock.v(21) " "Verilog HDL assignment warning at ovenClock.v(21): truncated value with size 32 to match size of target (4)" {  } { { "ovenClock.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628909892378 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ovenClock.v(24) " "Verilog HDL assignment warning at ovenClock.v(24): truncated value with size 32 to match size of target (4)" {  } { { "ovenClock.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628909892378 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ovenClock.v(31) " "Verilog HDL assignment warning at ovenClock.v(31): truncated value with size 32 to match size of target (4)" {  } { { "ovenClock.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628909892379 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ovenClock.v(33) " "Verilog HDL assignment warning at ovenClock.v(33): truncated value with size 32 to match size of target (4)" {  } { { "ovenClock.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628909892379 "|FinalProject|ovenClock:ovenClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secondsClock ovenClock:ovenClk\|secondsClock:clock1 " "Elaborating entity \"secondsClock\" for hierarchy \"ovenClock:ovenClk\|secondsClock:clock1\"" {  } { { "ovenClock.v" "clock1" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628909892392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 secondsClock.v(6) " "Verilog HDL assignment warning at secondsClock.v(6): truncated value with size 32 to match size of target (25)" {  } { { "secondsClock.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/secondsClock.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628909892393 "|FinalProject|ovenClock:ovenClk|secondsClock:clock1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:Seg0 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:Seg0\"" {  } { { "FinalProject.v" "Seg0" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628909892395 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1628909892973 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[6\] VCC " "Pin \"Hex0\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[5\] GND " "Pin \"Hex0\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[4\] GND " "Pin \"Hex0\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[3\] GND " "Pin \"Hex0\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[2\] GND " "Pin \"Hex0\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[1\] GND " "Pin \"Hex0\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[0\] GND " "Pin \"Hex0\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[6\] VCC " "Pin \"Hex1\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[5\] GND " "Pin \"Hex1\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[4\] GND " "Pin \"Hex1\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[3\] GND " "Pin \"Hex1\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[2\] GND " "Pin \"Hex1\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[1\] GND " "Pin \"Hex1\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[0\] GND " "Pin \"Hex1\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[6\] VCC " "Pin \"Hex2\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[5\] GND " "Pin \"Hex2\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[4\] GND " "Pin \"Hex2\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[3\] GND " "Pin \"Hex2\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[2\] GND " "Pin \"Hex2\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[1\] GND " "Pin \"Hex2\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex2\[0\] GND " "Pin \"Hex2\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[6\] VCC " "Pin \"Hex3\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[5\] GND " "Pin \"Hex3\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[4\] GND " "Pin \"Hex3\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[3\] GND " "Pin \"Hex3\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[2\] GND " "Pin \"Hex3\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[1\] GND " "Pin \"Hex3\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex3\[0\] GND " "Pin \"Hex3\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|Hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[0\] GND " "Pin \"a\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[1\] GND " "Pin \"a\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[2\] GND " "Pin \"a\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[3\] GND " "Pin \"a\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[4\] GND " "Pin \"a\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[5\] GND " "Pin \"a\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[6\] GND " "Pin \"a\[6\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[7\] GND " "Pin \"a\[7\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[8\] GND " "Pin \"a\[8\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|a[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[9\] GND " "Pin \"a\[9\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|a[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[0\] GND " "Pin \"timer\[0\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|timer[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[1\] GND " "Pin \"timer\[1\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|timer[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[2\] GND " "Pin \"timer\[2\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|timer[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[3\] GND " "Pin \"timer\[3\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|timer[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[4\] GND " "Pin \"timer\[4\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|timer[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[5\] GND " "Pin \"timer\[5\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|timer[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[6\] GND " "Pin \"timer\[6\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|timer[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[7\] GND " "Pin \"timer\[7\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|timer[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[8\] GND " "Pin \"timer\[8\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|timer[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer\[9\] GND " "Pin \"timer\[9\]\" is stuck at GND" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628909892990 "|FinalProject|timer[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628909892990 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/output_files/FinalProject.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628909893021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628909893117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628909893117 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[0\] " "No output dependent on input pin \"in\[0\]\"" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628909893163 "|FinalProject|in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[1\] " "No output dependent on input pin \"in\[1\]\"" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628909893163 "|FinalProject|in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[2\] " "No output dependent on input pin \"in\[2\]\"" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628909893163 "|FinalProject|in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[3\] " "No output dependent on input pin \"in\[3\]\"" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628909893163 "|FinalProject|in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushButton\[0\] " "No output dependent on input pin \"pushButton\[0\]\"" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628909893163 "|FinalProject|pushButton[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushButton\[1\] " "No output dependent on input pin \"pushButton\[1\]\"" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628909893163 "|FinalProject|pushButton[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628909893163 "|FinalProject|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "onOff " "No output dependent on input pin \"onOff\"" {  } { { "FinalProject.v" "" { Text "C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628909893163 "|FinalProject|onOff"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628909893163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628909893164 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628909893164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628909893164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628909893188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 13 22:58:13 2021 " "Processing ended: Fri Aug 13 22:58:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628909893188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628909893188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628909893188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628909893188 ""}
