/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Nov 17 11:53:49 2014
 *                 Full Compile MD5 Checksum  7c712d144f2919fdac508431993b36d7
 *                     (minus title and desc)
 *                 MD5 Checksum               bc950b877a17d97d6325a810f8bd832e
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15193
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DVP_HT_1_H__
#define BCHP_DVP_HT_1_H__

/***************************************************************************
 *DVP_HT_1 - Top Level DVP Registers
 ***************************************************************************/
#define BCHP_DVP_HT_1_CORE_REV                   0x006d0000 /* [RW] Digital Video Port Core Revision Number */
#define BCHP_DVP_HT_1_SW_INIT                    0x006d0004 /* [RW] Software Resets for Digital Video Port Core */
#define BCHP_DVP_HT_1_HDMI_TX_0_IN_CRC_CHECK_CFG_0 0x006d0008 /* [RW] HDMI TX 0 Input CRC Checker Configuration 0 */
#define BCHP_DVP_HT_1_HDMI_TX_0_IN_CRC_CHECK_CFG_1 0x006d000c /* [RW] HDMI TX 0 Input CRC Checker Configuration 1 */
#define BCHP_DVP_HT_1_HDMI_TX_0_IN_CRC_CHECK_CTL 0x006d0010 /* [RW] HDMI TX 0 Input CRC Checker Control */
#define BCHP_DVP_HT_1_HDMI_TX_0_IN_CRC_CHECK_STATUS_0 0x006d0014 /* [RO] HDMI TX 0 Input CRC Checker Status 0 */
#define BCHP_DVP_HT_1_HDMI_TX_0_IN_CRC_CHECK_STATUS_1 0x006d0018 /* [RO] HDMI TX 0 Input CRC Checker Status 1 */
#define BCHP_DVP_HT_1_HDMI_TX_0_OUT_CRC_CHECK_CFG_0 0x006d001c /* [RW] HDMI TX 0 Channel CRC Checker Configuration 0 */
#define BCHP_DVP_HT_1_HDMI_TX_0_OUT_CRC_CHECK_CFG_1 0x006d0020 /* [RW] HDMI TX 0 Channel CRC Checker Configuration 1 */
#define BCHP_DVP_HT_1_HDMI_TX_0_OUT_CRC_CHECK_CTL 0x006d0024 /* [RW] HDMI TX 0 Channel CRC Checker Control */
#define BCHP_DVP_HT_1_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 0x006d0028 /* [RO] HDMI TX 0 Channel CRC Checker Status 0 */
#define BCHP_DVP_HT_1_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 0x006d002c /* [RO] HDMI TX 0 Channel CRC Checker Status 1 */
#define BCHP_DVP_HT_1_TVG_CFG_0                  0x006d0030 /* [RW] Test Video Generator Configuration Register 0 */
#define BCHP_DVP_HT_1_TVG_CFG_1                  0x006d0034 /* [RW] Test Video Generator Configuration Register 1 */
#define BCHP_DVP_HT_1_TVG_BAR_CFG                0x006d0038 /* [RW] Test Video Generator Color Bar Configuration Register */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_0A             0x006d003c /* [RW] Test Video Generator Color Bar Configuration Register 0A */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_0B             0x006d0040 /* [RW] Test Video Generator Color Bar Configuration Register 0B */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_1A             0x006d0044 /* [RW] Test Video Generator Color Bar Configuration Register 1A */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_1B             0x006d0048 /* [RW] Test Video Generator Color Bar Configuration Register 1B */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_2A             0x006d004c /* [RW] Test Video Generator Color Bar Configuration Register 2A */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_2B             0x006d0050 /* [RW] Test Video Generator Color Bar Configuration Register 2B */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_3A             0x006d0054 /* [RW] Test Video Generator Color Bar Configuration Register 3A */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_3B             0x006d0058 /* [RW] Test Video Generator Color Bar Configuration Register 3B */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_4A             0x006d005c /* [RW] Test Video Generator Color Bar Configuration Register 4A */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_4B             0x006d0060 /* [RW] Test Video Generator Color Bar Configuration Register 4B */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_5A             0x006d0064 /* [RW] Test Video Generator Color Bar Configuration Register 5A */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_5B             0x006d0068 /* [RW] Test Video Generator Color Bar Configuration Register 5B */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_6A             0x006d006c /* [RW] Test Video Generator Color Bar Configuration Register 6A */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_6B             0x006d0070 /* [RW] Test Video Generator Color Bar Configuration Register 6B */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_7A             0x006d0074 /* [RW] Test Video Generator Color Bar Configuration Register 7A */
#define BCHP_DVP_HT_1_TVG_BAR_CFG_7B             0x006d0078 /* [RW] Test Video Generator Color Bar Configuration Register 7B */
#define BCHP_DVP_HT_1_TVG_PATTERN_CFG_0          0x006d007c /* [RW] Test Video Generator Pattern Configuration Register 0 */
#define BCHP_DVP_HT_1_TVG_PATTERN_CFG_1          0x006d0080 /* [RW] Test Video Generator Pattern Configuration Register 1 */
#define BCHP_DVP_HT_1_TVG_OUTPUT_REMAP           0x006d0084 /* [RW] Test Video Generator Output Re-map Register */
#define BCHP_DVP_HT_1_TVG_GRID_CFG_0             0x006d0088 /* [RW] Test Video Generator Grid Configuration Register 0 */
#define BCHP_DVP_HT_1_TVG_GRID_CFG_1             0x006d008c /* [RW] Test Video Generator Grid Configuration Register 0 */
#define BCHP_DVP_HT_1_TVG_3D_BAR_CFG_0           0x006d0090 /* [RW] Test Video Generator 3D Color Bar Configuration Register 0 */
#define BCHP_DVP_HT_1_TVG_FORMAT_CFG_0           0x006d0094 /* [RW] Test Video Generator Format Configuration Register 0 */
#define BCHP_DVP_HT_1_TVG_FORMAT_CFG_1           0x006d0098 /* [RW] Test Video Generator Format Configuration Register 1 */
#define BCHP_DVP_HT_1_TVG_FORMAT_CFG_2           0x006d009c /* [RW] Test Video Generator Format Configuration Register 2 */
#define BCHP_DVP_HT_1_TVG_FORMAT_CFG_3           0x006d00a0 /* [RW] Test Video Generator Format Configuration Register 3 */
#define BCHP_DVP_HT_1_TVG_FORMAT_CFG_4           0x006d00a4 /* [RW] Test Video Generator Format Configuration Register 4 */
#define BCHP_DVP_HT_1_TVG_FORMAT_CFG_5           0x006d00a8 /* [RW] Test Video Generator Format Configuration Register 5 */
#define BCHP_DVP_HT_1_TVG_3D_CFG_0               0x006d00ac /* [RW] Test Video Generator 3D Configuration Register 0 */
#define BCHP_DVP_HT_1_TVG_3D_CFG_1               0x006d00b0 /* [RW] Test Video Generator 3D Configuration Register 1 */
#define BCHP_DVP_HT_1_TVG_3D_CFG_2               0x006d00b4 /* [RW] Test Video Generator 3D Configuration Register 2 */
#define BCHP_DVP_HT_1_TVG_3D_CFG_3               0x006d00b8 /* [RW] Test Video Generator 3D Configuration Register 3 */
#define BCHP_DVP_HT_1_CLOCK_STOP                 0x006d00bc /* [RW] Clock Stop for HDMI_TX */
#define BCHP_DVP_HT_1_HDMI_TX_TAG_CFG            0x006d00c0 /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_1_HDMI_TX_TAG_AUDIO          0x006d00c4 /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_1_HDMI_TX_TAG_NCO_SYNC       0x006d00c8 /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_1_HDMI_TX_TAG_NCO_LEFT       0x006d00cc /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_1_HDMI_TX_TAG_NCO_RIGHT      0x006d00d0 /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_1_HDMI_TX_TAG_CHANNEL_STATUS0 0x006d00d4 /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_1_HDMI_TX_TAG_CHANNEL_STATUS1 0x006d00d8 /* [RW] Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_1_HDMI_PTHRU_CFG             0x006d00e0 /* [RW] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_POWERDOWN_STATUS 0x006d00e4 /* [RO] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_FORMAT_THRESHOLD_CFG_0 0x006d00e8 /* [RW] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_FORMAT_THRESHOLD_CFG_1 0x006d00ec /* [RW] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_FORMAT_THRESHOLD_CFG_2 0x006d00f0 /* [RW] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_FORMAT_THRESHOLD_CFG_3 0x006d00f4 /* [RW] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_FORMAT_THRESHOLD_CFG_4 0x006d00f8 /* [RW] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_FORMAT_STATUS   0x006d00fc /* [RO] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_FORMAT_STATUS_CTL 0x006d0100 /* [RW] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_FILL_STATUS_CTL 0x006d0104 /* [RW] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_FILL_STATUS     0x006d0108 /* [RO] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_AVMUTE_CFG      0x006d010c /* [RW] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_AVMUTE_STATUS   0x006d0110 /* [RO] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_HDMI_PTHRU_VIDEO_MUTE_CFG  0x006d0114 /* [RW] HDMI Pass-through for DVP_HT */
#define BCHP_DVP_HT_1_VEC_INTERFACE_CFG          0x006d0118 /* [RW] VEC Interface Pixel Configuration */
#define BCHP_DVP_HT_1_SPARE_REGISTER_BITS_0      0x006d011c /* [RW] Spare Bits For ECO's */

#endif /* #ifndef BCHP_DVP_HT_1_H__ */

/* End of File */
