

================================================================
== Vivado HLS Report for 'axiStreamGate'
================================================================
* Date:           Fri May 11 11:39:10 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        axiStreamGate
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.14|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (!tmp) | (!tmp_1)
	3  / (tmp & tmp_1)
3 --> 
	4  / true
4 --> 
	3  / (tmp & tmp_1 & !tmp_last_V)
	5  / (!tmp) | (!tmp_1) | (tmp_last_V)
5 --> 
	2  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetIn_V_data_V), !map !51"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetIn_V_last_V), !map !55"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetIn_V_keep_V), !map !59"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %programming), !map !63"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetOut_V_data_V), !map !67"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetOut_V_last_V), !map !71"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetOut_V_keep_V), !map !75"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %programSafe), !map !79"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @axiStreamGate_str) nounwind"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %programSafe, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/axiStreamGate.cpp:21]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/axiStreamGate.cpp:21]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %programming, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/axiStreamGate.cpp:21]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_keep_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/axiStreamGate.cpp:21]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../hlsSources/srcs/axiStreamGate.cpp:21]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/axiStreamGate.cpp:27]

 <State 2> : 2.14ns
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"
ST_2 : Operation 22 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %programSafe, i32 0)" [../hlsSources/srcs/axiStreamGate.cpp:28]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 23 [1/1] (1.00ns)   --->   "%programming_read = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %programming)" [../hlsSources/srcs/axiStreamGate.cpp:29]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/1] (1.14ns)   --->   "%tmp = icmp eq i32 %programming_read, 0" [../hlsSources/srcs/axiStreamGate.cpp:29]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %._crit_edge" [../hlsSources/srcs/axiStreamGate.cpp:29]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i64P.i1P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_keep_V, i32 1)" [../hlsSources/srcs/axiStreamGate.cpp:31]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader.preheader, label %.loopexit" [../hlsSources/srcs/axiStreamGate.cpp:31]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader" [../hlsSources/srcs/axiStreamGate.cpp:33]

 <State 3> : 0.00ns
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %packetIn_V_data_V, i1* %packetIn_V_last_V, i8* %packetIn_V_keep_V)" [../hlsSources/srcs/axiStreamGate.cpp:33]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i64, i1, i8 } %empty, 0" [../hlsSources/srcs/axiStreamGate.cpp:33]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i64, i1, i8 } %empty, 1" [../hlsSources/srcs/axiStreamGate.cpp:33]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i64, i1, i8 } %empty, 2" [../hlsSources/srcs/axiStreamGate.cpp:33]
ST_3 : Operation 33 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V, i1 %tmp_last_V, i8 %tmp_keep_V)" [../hlsSources/srcs/axiStreamGate.cpp:35]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 1.00ns
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_data_V, i1* %packetOut_V_last_V, i8* %packetOut_V_keep_V, i64 %tmp_data_V, i1 %tmp_last_V, i8 %tmp_keep_V)" [../hlsSources/srcs/axiStreamGate.cpp:35]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %.loopexit.loopexit, label %.preheader" [../hlsSources/srcs/axiStreamGate.cpp:36]
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../hlsSources/srcs/axiStreamGate.cpp:39]
ST_4 : Operation 38 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %programSafe, i32 1)" [../hlsSources/srcs/axiStreamGate.cpp:40]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

 <State 5> : 0.00ns
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../hlsSources/srcs/axiStreamGate.cpp:41]
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [../hlsSources/srcs/axiStreamGate.cpp:42]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.14ns
The critical path consists of the following:
	s_axi read on port 'programming' (../hlsSources/srcs/axiStreamGate.cpp:29) [27]  (1 ns)
	'icmp' operation ('tmp', ../hlsSources/srcs/axiStreamGate.cpp:29) [28]  (1.14 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1ns
The critical path consists of the following:
	s_axi write on port 'programSafe' (../hlsSources/srcs/axiStreamGate.cpp:40) [47]  (1 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
