#--------------------------|-------------
# Design is stap
#--------------------------|-------------
#   Number of flops                |      75
#   Number of latches              |      4
#--------------------------|-------------


#---------------------------------------
#   Clock            Number of flops/latches
#---------------------------------------
#  ftap_tck               75  


# Total number of Flops on the clock ftap_tck are: 75
# Flops on the clock ftap_tck are:
# ------------------------------------------
set flops_of_clk(ftap_tck) {
      i_stap_fsm/state_ps_reg_15
      i_stap_fsm/tms_bit_reg_2
      i_stap_fsm/tms_bit_reg_3
      i_stap_fsm/tms_bit_reg_0
      i_stap_fsm/tms_bit_reg_1
      i_stap_fsm/state_ps_reg_6
      i_stap_fsm/state_ps_reg_10
      i_stap_fsm/state_ps_reg_12
      i_stap_fsm/state_ps_reg_14
      i_stap_fsm/state_ps_reg_8
      i_stap_fsm/state_ps_reg_2
      i_stap_fsm/state_ps_reg_1
      i_stap_fsm/state_ps_reg_7
      i_stap_fsm/state_ps_reg_5
      i_stap_fsm/state_ps_reg_9
      i_stap_fsm/state_ps_reg_3
      i_stap_fsm/state_ps_reg_13
      i_stap_fsm/state_ps_reg_4
      i_stap_fsm/state_ps_reg_0
      i_stap_fsm/state_ps_reg_11
      i_stap_irreg/stap_irreg_ireg_reg_2
      i_stap_irreg/stap_irreg_ireg_reg_6
      i_stap_irreg/stap_irreg_ireg_reg_4
      i_stap_irreg/stap_irreg_ireg_reg_5
      i_stap_irreg/shift_reg_reg_2
      i_stap_irreg/shift_reg_reg_6
      i_stap_irreg/shift_reg_reg_3
      i_stap_irreg/shift_reg_reg_4
      i_stap_irreg/shift_reg_reg_5
      i_stap_irreg/shift_reg_reg_1
      i_stap_irreg/shift_reg_reg_7
      i_stap_irreg/stap_irreg_ireg_reg_7
      i_stap_irreg/shift_reg_reg_0
      i_stap_irreg/stap_irreg_ireg_reg_1
      i_stap_irreg/stap_irreg_ireg_reg_3
      i_stap_irreg/stap_irreg_ireg_reg_0
      i_stap_irdecoder/stap_irdecoder_drselect_reg_0
      i_stap_irdecoder/stap_irdecoder_drselect_reg_1
      i_stap_drreg/slvidcode_reg_reg_8
      i_stap_drreg/slvidcode_reg_reg_22
      i_stap_drreg/slvidcode_reg_reg_16
      i_stap_drreg/slvidcode_reg_reg_19
      i_stap_drreg/slvidcode_reg_reg_14
      i_stap_drreg/slvidcode_reg_reg_5
      i_stap_drreg/slvidcode_reg_reg_30
      i_stap_drreg/slvidcode_reg_reg_29
      i_stap_drreg/slvidcode_reg_reg_4
      i_stap_drreg/slvidcode_reg_reg_3
      i_stap_drreg/slvidcode_reg_reg_20
      i_stap_drreg/slvidcode_reg_reg_21
      i_stap_drreg/slvidcode_reg_reg_31
      i_stap_drreg/slvidcode_reg_reg_13
      i_stap_drreg/slvidcode_reg_reg_7
      i_stap_drreg/slvidcode_reg_reg_28
      i_stap_drreg/slvidcode_reg_reg_17
      i_stap_drreg/slvidcode_reg_reg_24
      i_stap_drreg/slvidcode_reg_reg_23
      i_stap_drreg/slvidcode_reg_reg_18
      i_stap_drreg/slvidcode_reg_reg_27
      i_stap_drreg/slvidcode_reg_reg_15
      i_stap_drreg/slvidcode_reg_reg_9
      i_stap_drreg/slvidcode_reg_reg_25
      i_stap_drreg/slvidcode_reg_reg_26
      i_stap_drreg/slvidcode_reg_reg_10
      i_stap_drreg/slvidcode_reg_reg_2
      i_stap_drreg/slvidcode_reg_reg_11
      i_stap_drreg/slvidcode_reg_reg_6
      i_stap_drreg/slvidcode_reg_reg_1
      i_stap_drreg/slvidcode_reg_reg_12
      i_stap_drreg/reset_pulse1_reg
      i_stap_drreg/slvidcode_reg_reg_0
      i_stap_drreg/bypass_reg_reg
      i_stap_drreg/reset_pulse0_reg
      i_stap_tdomux/stap_tdomux_tdoen_reg
      i_stap_tdomux/stap_mux_tdo_int_reg
}


# Total number of Latches not on the clock lines are: 4
# Latches not on the clock lines are:
# ------------------------------------------------
set latches_on_comb_logic {
  i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_3
  i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_2
  i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_1
  i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_0
}


# All flops are on some clocks
