INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/july_/mips_2023/mips_2023.srcs/sources_1/new/Debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debuguer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/july_/mips_2023/mips_2023.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/july_/mips_2023/mips_2023.srcs/sources_1/new/UART_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/july_/mips_2023/mips_2023.srcs/sources_1/new/UART_tiks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_ticks
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/july_/mips_2023/mips_2023.srcs/sources_1/new/UART_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/july_/mips_2023/mips_2023.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIM_LOAD_MODE
