/**
  ******************************************************************************
  * @file    Exercise1.c
  * @author  Ri-Sheng Chen
  * @brief   This file is a example of PLL Configuration via HSE
  ******************************************************************************
  * @attention
  *     - Write an application to generate below HCLK freqencies using PLL
  *       1. 50MHz
  *       2. 84MHz
  *       3. 120MHz
  *     - Use PLL as PLL's input source and repeat the exercise using HSE as input source
  */