[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ModPortParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 69
LIB: work
FILE: ${SURELOG_DIR}/tests/ModPortParam/dut.sv
n<> u<68> t<Top_level_rule> c<1> l<1:1> el<18:1>
  n<> u<1> t<Null_rule> p<68> s<67> l<1:1>
  n<> u<67> t<Source_text> p<68> c<20> l<1:1> el<17:10>
    n<> u<20> t<Description> p<67> c<19> s<34> l<1:1> el<6:13>
      n<> u<19> t<Interface_declaration> p<20> c<7> l<1:1> el<6:13>
        n<> u<7> t<Interface_nonansi_header> p<19> c<2> s<17> l<1:1> el<1:35>
          n<> u<2> t<INTERFACE> p<7> s<4> l<1:1> el<1:10>
          n<PerformanceCounterIF> u<4> t<Interface_identifier> p<7> c<3> s<5> l<1:11> el<1:31>
            n<PerformanceCounterIF> u<3> t<STRING_CONST> p<4> l<1:11> el<1:31>
          n<> u<5> t<Package_import_declaration_list> p<7> s<6> l<1:31> el<1:31>
          n<> u<6> t<Port_list> p<7> l<1:31> el<1:34>
        n<> u<17> t<Interface_item> p<19> c<16> s<18> l<2:5> el<5:7>
          n<> u<16> t<Non_port_interface_item> p<17> c<15> l<2:5> el<5:7>
            n<> u<15> t<Interface_or_generate_item> p<16> c<14> l<2:5> el<5:7>
              n<> u<14> t<Modport_item> p<15> c<8> l<2:13> el<5:6>
                n<CSR> u<8> t<STRING_CONST> p<14> s<13> l<2:13> el<2:16>
                n<> u<13> t<Modport_ports_declaration> p<14> c<12> l<3:5> el<4:20>
                  n<> u<12> t<Modport_simple_ports_declaration> p<13> c<9> l<3:5> el<4:20>
                    n<> u<9> t<PortDir_Inp> p<12> s<11> l<3:5> el<3:10>
                    n<> u<11> t<Modport_simple_port> p<12> c<10> l<4:9> el<4:20>
                      n<perfCounter> u<10> t<STRING_CONST> p<11> l<4:9> el<4:20>
        n<> u<18> t<ENDINTERFACE> p<19> l<6:1> el<6:13>
    n<> u<34> t<Description> p<67> c<33> s<66> l<8:1> el<11:10>
      n<> u<33> t<Module_declaration> p<34> c<31> l<8:1> el<11:10>
        n<> u<31> t<Module_ansi_header> p<33> c<21> s<32> l<8:1> el<10:3>
          n<module> u<21> t<Module_keyword> p<31> s<22> l<8:1> el<8:7>
          n<CSR_Unit> u<22> t<STRING_CONST> p<31> s<23> l<8:8> el<8:16>
          n<> u<23> t<Package_import_declaration_list> p<31> s<30> l<8:16> el<8:16>
          n<> u<30> t<Port_declaration_list> p<31> c<29> l<8:16> el<10:2>
            n<> u<29> t<Ansi_port_declaration> p<30> c<27> l<9:5> el<9:41>
              n<> u<27> t<Interface_port_header> p<29> c<26> s<28> l<9:5> el<9:29>
                n<PerformanceCounterIF.CSR> u<26> t<Interface_identifier> p<27> c<24> l<9:5> el<9:29>
                  n<PerformanceCounterIF> u<24> t<STRING_CONST> p<26> s<25> l<9:5> el<9:25>
                  n<CSR> u<25> t<STRING_CONST> p<26> l<9:26> el<9:29>
              n<perfCounter> u<28> t<STRING_CONST> p<29> l<9:30> el<9:41>
        n<> u<32> t<ENDMODULE> p<33> l<11:1> el<11:10>
    n<> u<66> t<Description> p<67> c<65> l<13:1> el<17:10>
      n<> u<65> t<Module_declaration> p<66> c<39> l<13:1> el<17:10>
        n<> u<39> t<Module_nonansi_header> p<65> c<35> s<49> l<13:1> el<13:15>
          n<module> u<35> t<Module_keyword> p<39> s<36> l<13:1> el<13:7>
          n<Core> u<36> t<STRING_CONST> p<39> s<37> l<13:8> el<13:12>
          n<> u<37> t<Package_import_declaration_list> p<39> s<38> l<13:12> el<13:12>
          n<> u<38> t<Port_list> p<39> l<13:12> el<13:14>
        n<> u<49> t<Module_item> p<65> c<48> s<63> l<14:2> el<14:40>
          n<> u<48> t<Non_port_module_item> p<49> c<47> l<14:2> el<14:40>
            n<> u<47> t<Module_or_generate_item> p<48> c<46> l<14:2> el<14:40>
              n<> u<46> t<Module_instantiation> p<47> c<40> l<14:2> el<14:40>
                n<PerformanceCounterIF> u<40> t<STRING_CONST> p<46> s<45> l<14:2> el<14:22>
                n<> u<45> t<Hierarchical_instance> p<46> c<42> l<14:23> el<14:39>
                  n<> u<42> t<Name_of_instance> p<45> c<41> s<44> l<14:23> el<14:36>
                    n<perfCounterIF> u<41> t<STRING_CONST> p<42> l<14:23> el<14:36>
                  n<> u<44> t<Port_connection_list> p<45> c<43> l<14:38> el<14:38>
                    n<> u<43> t<Ordered_port_connection> p<44> l<14:38> el<14:38>
        n<> u<63> t<Module_item> p<65> c<62> s<64> l<16:2> el<16:34>
          n<> u<62> t<Non_port_module_item> p<63> c<61> l<16:2> el<16:34>
            n<> u<61> t<Module_or_generate_item> p<62> c<60> l<16:2> el<16:34>
              n<> u<60> t<Module_instantiation> p<61> c<50> l<16:2> el<16:34>
                n<CSR_Unit> u<50> t<STRING_CONST> p<60> s<59> l<16:2> el<16:10>
                n<> u<59> t<Hierarchical_instance> p<60> c<52> l<16:11> el<16:33>
                  n<> u<52> t<Name_of_instance> p<59> c<51> s<58> l<16:11> el<16:18>
                    n<csrUnit> u<51> t<STRING_CONST> p<52> l<16:11> el<16:18>
                  n<> u<58> t<Port_connection_list> p<59> c<57> l<16:19> el<16:32>
                    n<> u<57> t<Ordered_port_connection> p<58> c<56> l<16:19> el<16:32>
                      n<> u<56> t<Expression> p<57> c<55> l<16:19> el<16:32>
                        n<> u<55> t<Primary> p<56> c<54> l<16:19> el<16:32>
                          n<> u<54> t<Primary_literal> p<55> c<53> l<16:19> el<16:32>
                            n<perfCounterIF> u<53> t<STRING_CONST> p<54> l<16:19> el<16:32>
        n<> u<64> t<ENDMODULE> p<65> l<17:1> el<17:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:1:1: No timescale set for "PerformanceCounterIF".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:8:1: No timescale set for "CSR_Unit".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:13:1: No timescale set for "Core".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:8:1: Compile module "work@CSR_Unit".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:13:1: Compile module "work@Core".
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:1:1: Compile interface "work@PerformanceCounterIF".
[ERR:CP0311] ${SURELOG_DIR}/tests/ModPortParam/dut.sv:4:9: Undefined net used in modport: "perfCounter".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Design                                                 1
IODecl                                                 1
Identifier                                             5
Interface                                              1
InterfaceTypespec                                      1
Modport                                                1
Module                                                 2
ModuleTypespec                                         2
Net                                                    1
Port                                                   2
RefModule                                              2
RefObj                                                 1
RefTypespec                                            2
SourceFile                                             1
UnsupportedTypespec                                    2
------------------------------------------------------------
Total:                                                25
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ModPortParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllInterfaces:
\_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:1:1, endln:6:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@PerformanceCounterIF)
    |vpiParent:
    \_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:1:1, endln:6:13
    |vpiName:work@PerformanceCounterIF
  |vpiDefName:work@PerformanceCounterIF
  |vpiModport:
  \_Modport: (work@PerformanceCounterIF.CSR), line:2:13, endln:5:6
    |vpiParent:
    \_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:1:1, endln:6:13
    |vpiName:
    \_Identifier: (work@PerformanceCounterIF.CSR)
      |vpiParent:
      \_Modport: (work@PerformanceCounterIF.CSR), line:2:13, endln:5:6
      |vpiName:work@PerformanceCounterIF.CSR
    |vpiIODecl:
    \_IODecl: (perfCounter), line:4:9, endln:4:20
      |vpiParent:
      \_Modport: (work@PerformanceCounterIF.CSR), line:2:13, endln:5:6
      |vpiDirection:1
      |vpiName:perfCounter
    |vpiInterface:
    \_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:1:1, endln:6:13
|vpiAllModules:
\_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:8:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@CSR_Unit)
    |vpiParent:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:8:1, endln:11:10
    |vpiName:work@CSR_Unit
  |vpiImportTypespec:
  \_Net: (work@CSR_Unit.perfCounter), line:9:30, endln:9:41
    |vpiParent:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:8:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@CSR_Unit.perfCounter.PerformanceCounterIF), line:9:5, endln:9:25
      |vpiParent:
      \_Net: (work@CSR_Unit.perfCounter), line:9:30, endln:9:41
      |vpiName:PerformanceCounterIF
      |vpiFullName:work@CSR_Unit.perfCounter.PerformanceCounterIF
      |vpiActual:
      \_InterfaceTypespec: (PerformanceCounterIF)
    |vpiName:perfCounter
    |vpiFullName:work@CSR_Unit.perfCounter
  |vpiDefName:work@CSR_Unit
  |vpiNet:
  \_Net: (work@CSR_Unit.perfCounter), line:9:30, endln:9:41
  |vpiPort:
  \_Port: (perfCounter), line:9:30, endln:9:41
    |vpiParent:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:8:1, endln:11:10
    |vpiName:perfCounter
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@CSR_Unit.perfCounter.PerformanceCounterIF), line:9:5, endln:9:25
      |vpiParent:
      \_Port: (perfCounter), line:9:30, endln:9:41
      |vpiName:PerformanceCounterIF
      |vpiFullName:work@CSR_Unit.perfCounter.PerformanceCounterIF
      |vpiActual:
      \_InterfaceTypespec: (PerformanceCounterIF)
|vpiAllModules:
\_Module: work@Core (work@Core), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:13:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@Core)
    |vpiParent:
    \_Module: work@Core (work@Core), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:13:1, endln:17:10
    |vpiName:work@Core
  |vpiTypedef:
  \_InterfaceTypespec: (PerformanceCounterIF)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:
    \_Identifier: (PerformanceCounterIF)
      |vpiParent:
      \_InterfaceTypespec: (PerformanceCounterIF)
      |vpiName:PerformanceCounterIF
    |vpiInterface:
    \_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:1:1, endln:6:13
  |vpiTypedef:
  \_ModuleTypespec: (CSR_Unit)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:CSR_Unit
    |vpiModule:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:8:1, endln:11:10
  |vpiDefName:work@Core
  |vpiRefModule:
  \_RefModule: work@PerformanceCounterIF (perfCounterIF), line:14:2, endln:14:22
    |vpiParent:
    \_Module: work@Core (work@Core), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:13:1, endln:17:10
    |vpiName:perfCounterIF
    |vpiDefName:work@PerformanceCounterIF
    |vpiActual:
    \_Interface: work@PerformanceCounterIF (work@PerformanceCounterIF), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:1:1, endln:6:13
  |vpiRefModule:
  \_RefModule: work@CSR_Unit (csrUnit), line:16:2, endln:16:10
    |vpiParent:
    \_Module: work@Core (work@Core), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:13:1, endln:17:10
    |vpiName:csrUnit
    |vpiDefName:work@CSR_Unit
    |vpiActual:
    \_Module: work@CSR_Unit (work@CSR_Unit), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:8:1, endln:11:10
    |vpiPort:
    \_Port: (perfCounterIF), line:16:19, endln:16:32
      |vpiParent:
      \_RefModule: work@CSR_Unit (csrUnit), line:16:2, endln:16:10
      |vpiName:perfCounterIF
      |vpiHighConn:
      \_RefObj: (work@Core.csrUnit.perfCounterIF.perfCounterIF), line:16:19, endln:16:32
        |vpiParent:
        \_Port: (perfCounterIF), line:16:19, endln:16:32
        |vpiName:perfCounterIF
        |vpiFullName:work@Core.csrUnit.perfCounterIF.perfCounterIF
        |vpiActual:
        \_RefModule: work@PerformanceCounterIF (perfCounterIF), line:14:2, endln:14:22
|vpiTypedef:
\_InterfaceTypespec: (PerformanceCounterIF)
|vpiTypedef:
\_ModuleTypespec: (CSR_Unit)
|vpiTypedef:
\_ModuleTypespec: (Core)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:Core
  |vpiModule:
  \_Module: work@Core (work@Core), file:${SURELOG_DIR}/tests/ModPortParam/dut.sv, line:13:1, endln:17:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 0
