// Seed: 3591573270
module module_0 (
    output wand id_0,
    input wire id_1,
    output uwire id_2,
    output tri0 id_3,
    input wor id_4,
    input wand id_5,
    output uwire id_6,
    input supply1 id_7,
    output uwire id_8,
    input supply0 id_9,
    input wire id_10,
    output tri0 id_11
    , id_16,
    output wand id_12,
    output wand id_13,
    output tri0 id_14
);
  wire  id_17;
  tri0  id_18;
  wire  id_19;
  logic id_20;
  assign id_18 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input  wire id_2,
    output tri1 id_3
);
  assign id_3 = id_2 <-> id_2;
  assign id_1 = id_2;
  logic id_5 = id_2;
  logic [1 : -1] id_6 = -1;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_18 = 0;
  logic id_8;
  assign id_1 = id_2;
  genvar id_9;
endmodule
