{
   "ActiveEmotionalView":"Reduced Jogs",
   "Default View_ScaleFactor":"1.32437",
   "Default View_TopLeft":"1285,-196",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:false|/jesd204_0_rx_core_clk_out:false|/wireoutbreakout_0_rx_reset:false|/okAXI4LiteInterface_0_m_axi_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Interfaces View_ScaleFactor":"0.909232",
   "Interfaces View_TopLeft":"-201,-236",
   "No Loops_ScaleFactor":"0.71946",
   "No Loops_TopLeft":"-202,-234",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:true|/jesd204_0_rx_core_clk_out:true|/wireoutbreakout_0_rx_reset:true|/okAXI4LiteInterface_0_m_axi_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -60 -y 440 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -60 -y 760 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -60 -y 780 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -60 -y 960 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -60 -y 980 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 8 -x 2920 -y 1000 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -60 -y 1060 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -60 -y 1040 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 8 -x 2920 -y 920 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 8 -x 2920 -y 940 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 8 -x 2920 -y 1060 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 8 -x 2920 -y 1080 -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 3 -x 1210 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 35 24 23 21 22 26 28 25 29 31 32 33 34 36 27 30} -defaultsOSRD -pinY s_axi 0L -pinY m_axis_rx 40R -pinY refclk_p 500L -pinY refclk_n 200L -pinY rx_core_clk_out 60R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 60L -pinY rx_reset 280L -pinBusY rxp 480L -pinBusY rxn 220L -pinY rx_aresetn 80R -pinBusY rx_start_of_frame 120R -pinBusY rx_end_of_frame 140R -pinBusY rx_start_of_multiframe 160R -pinBusY rx_end_of_multiframe 180R -pinBusY rx_frame_error 500R -pinY rx_sysref 380L -pinY rx_sync 100R
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 780 -y 940 -defaultsOSRD -pinY CLK_IN_D 0L -pinY CLK_IN_D.IBUF_DS_P 20L -pinY CLK_IN_D.IBUF_DS_N 40L -pinBusY IBUF_OUT 0R
preplace inst util_ds_buf_1 -pg 1 -lvl 7 -x 2760 -y 920 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst util_ds_buf_2 -pg 1 -lvl 7 -x 2760 -y 1060 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst fifo_generator_0 -pg 1 -lvl 6 -x 2340 -y 140 -swap {0 1 2 3 4 5 6 7 9 10 8 13 11 12} -defaultsOSRD -pinY FIFO_WRITE 0L -pinY FIFO_WRITE.full 20L -pinY FIFO_WRITE.din 40L -pinY FIFO_WRITE.wr_en 60L -pinY FIFO_READ 80L -pinY FIFO_READ.empty 100L -pinY FIFO_READ.dout 180L -pinY FIFO_READ.rd_en 200L -pinY rst 280L -pinY wr_clk 300L -pinY rd_clk 220L -pinY valid 40R -pinY wr_rst_busy 0R -pinY rd_rst_busy 20R
preplace inst ila_0 -pg 1 -lvl 7 -x 2760 -y 80 -swap {5 2 7 4 8 3 1 0 6} -defaultsOSRD -pinY clk 140L -pinBusY probe0 40L -pinBusY probe1 180L -pinBusY probe2 120L -pinBusY probe3 740L -pinBusY probe4 100L -pinBusY probe5 20L -pinBusY probe6 0L -pinBusY probe7 160L
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 2 -x 780 -y 480 -swap {4 1 2 3 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 25} -defaultsOSRD -pinY btpipein_DATA 20L -pinY wireout_READDATA 0L -pinY m_axi 80R -pinY okClkIn 140L -pinY m_axi_aclk 120R -pinY m_axi_aresetn 140R -pinY activity_mon 100R
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 780 -y 840 -defaultsOSRD -pinY wirein_READDATA 0L -pinY rx_reset 0R
preplace inst jesd204_0_transport_0 -pg 1 -lvl 4 -x 1610 -y 600 -defaultsOSRD -pinY rx 0L -pinY clk 20L -pinY rst_n 40L -pinBusY signalA_sampl0 0R -pinBusY signalA_sampl1 20R -pinY signalA_cntrl0 40R -pinY signalA_cntrl1 60R -pinBusY signalB_sampl0 80R -pinBusY signalB_sampl1 100R -pinY signalB_cntrl0 120R -pinY signalB_cntrl1 140R -pinBusY signalC_sampl0 160R -pinBusY signalC_sampl1 180R -pinY signalC_cntrl0 200R -pinY signalC_cntrl1 220R -pinBusY signalD_sampl0 240R -pinBusY signalD_sampl1 260R -pinY signalD_cntrl0 280R -pinY signalD_cntrl1 300R -pinY ready_out 320R
preplace inst negate_0 -pg 1 -lvl 5 -x 1940 -y 420 -defaultsOSRD -pinY a 0L -pinY nota 0R
preplace inst enable_read_0 -pg 1 -lvl 5 -x 1940 -y 60 -defaultsOSRD -pinY read 0L -pinY empty 20L -pinY read_en 20R
preplace inst frontpanel_1 -pg 1 -lvl 1 -x 220 -y 440 -defaultsOSRD -pinY host_interface 0L -pinY host_interface.okHU 20L -pinY host_interface.okUH 40L -pinY host_interface.okUHU 60L -pinY host_interface.okAA 80L -pinY wirein00 0R -pinY wirein00.wi00_ep_dataout 20R -pinY wireout20 40R -pinY btpipein80 60R -pinY btpipeouta0 160R -pinY btpipeouta0.btpoa0_ep_read 180R -pinY btpipeouta0.btpoa0_ep_blockstrobe 200R -pinY btpipeouta0.btpoa0_ep_ready 220R -pinY btpipeouta0.btpoa0_ep_datain 240R -pinY okClk 260R
preplace inst enable_write_0 -pg 1 -lvl 4 -x 1610 -y 220 -swap {1 2 0 3 4} -defaultsOSRD -pinY blockstrobe 140L -pinY read 160L -pinY full 0L -pinY wr_en 0R -pinY fast_clk 180L
preplace inst enabled_binary_count_0 -pg 1 -lvl 5 -x 1940 -y 260 -swap {2 1 0 3} -defaultsOSRD -pinY RST_N 40L -pinY CLK 20L -pinY EN 0L -pinBusY count 0R
preplace netloc frontpanel_0_okClk 1 1 6 460 400 NJ 400 1400J 480 1760J 500 2120 80 2520J
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 2 1 N 620
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 2 1 N 600
preplace netloc rxp_1 1 0 3 20J 780 580J 760 980J
preplace netloc rxn_1 1 0 3 0J 760 540J 740 1020J
preplace netloc FPGA_JESD_CLKP_1 1 0 3 -20J 800 600J 780 960J
preplace netloc FPGA_JESD_CLKM_1 1 0 3 -40J 820 560J 720 1040J
preplace netloc util_ds_buf_0_IBUF_OUT 1 2 1 N 940
preplace netloc FPGA_JESD_SYSREFP_1 1 0 2 NJ 960 NJ
preplace netloc FPGA_JESD_SYSREFM_1 1 0 2 NJ 980 NJ
preplace netloc jesd204_0_rx_sync 1 1 7 500 700 1000J 1120 1400 540 NJ 540 NJ 540 2560 1000 NJ
preplace netloc jesd204_0_rx_core_clk_out 1 3 3 1420 460 1800 520 2140J
preplace netloc wireoutbreakout_0_rx_reset 1 2 1 NJ 840
preplace netloc util_ds_buf_1_OBUF_DS_P 1 7 1 NJ 920
preplace netloc util_ds_buf_1_OBUF_DS_N 1 7 1 NJ 940
preplace netloc util_ds_buf_2_OBUF_DS_P 1 7 1 NJ 1060
preplace netloc util_ds_buf_2_OBUF_DS_N 1 7 1 NJ 1080
preplace netloc jesd204_0_rx_aresetn 1 3 2 1440 520 1780
preplace netloc negate_0_nota 1 5 1 NJ 420
preplace netloc enable_read_0_read_en 1 5 2 2100 500 2540
preplace netloc fifo_generator_0_empty 1 4 2 1820 360 2080
preplace netloc fifo_generator_0_valid 1 6 1 N 180
preplace netloc frontpanel_1_btpoa0_ep_read 1 1 6 440 380 NJ 380 1400 140 1780 0 N 0 2580
preplace netloc enabled_binary_count_0_OUT 1 5 2 2060 40 2560
preplace netloc enable_write_0_wr_en 1 4 3 1780 200 2160J 60 2540
preplace netloc fifo_generator_0_full 1 3 3 1420 160 NJ 160 NJ
preplace netloc frontpanel_1_btpoa0_ep_blockstrobe 1 1 6 420 360 NJ 360 1380J -20 N -20 N -20 2600
preplace netloc fifo_generator_0_dout 1 1 6 480 420 NJ 420 1380J 500 1820J 480 2160J 520 2580
preplace netloc jesd204_0_m_axis_rx 1 3 1 N 600
preplace netloc okAXI4LiteInterface_0_m_axi 1 2 1 N 560
preplace netloc frontpanel_1_wireout20 1 1 1 N 480
preplace netloc frontpanel_1_btpipein80 1 1 1 N 500
preplace netloc frontpanel_1_wirein00 1 1 1 520 440n
preplace netloc host_interface_1 1 0 1 NJ 440
levelinfo -pg 1 -60 220 780 1210 1610 1940 2340 2760 2920
pagesize -pg 1 -db -bbox -sgen -270 -60 3090 1140
",
   "Reduced Jogs_ScaleFactor":"1.03498",
   "Reduced Jogs_TopLeft":"882,51",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -20 -y 340 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -20 -y 290 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -20 -y 310 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -20 -y 620 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -20 -y 640 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 6 -x 2080 -y 430 -defaultsOSRD
preplace port CLK_LAO_0P -pg 1 -lvl 0 -x -20 -y 1000 -defaultsOSRD
preplace port CLK_LAO_0M -pg 1 -lvl 0 -x -20 -y 1020 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -20 -y 390 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -20 -y 410 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 6 -x 2080 -y 780 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 6 -x 2080 -y 800 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 6 -x 2080 -y 660 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 6 -x 2080 -y 680 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 2 -x 550 -y 200 -swap {0 1 2 3 4 16 6 7 8 9 10 11 12 13 14 15 5 17 18 19 20 21} -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 4 -x 1510 -y 570 -swap {21 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 198 194 193 204 195 197 201 199 200 206 196 202 203 205 209 208 207 211 210 212 213} -defaultsOSRD
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 3 -x 1020 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 25} -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 620 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 1920 -y 170 -swap {6 4 0 8 10 12 14 15 1 2 3 5 7 9 11 13} -defaultsOSRD
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 550 -y 540 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 5 -x 1920 -y 780 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 5 -x 1920 -y 660 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 4 -x 1510 -y 890 -defaultsOSRD
preplace inst util_ds_buf_3 -pg 1 -lvl 2 -x 550 -y 980 -defaultsOSRD
preplace inst c_counter_binary_1 -pg 1 -lvl 3 -x 1020 -y 880 -swap {2 0 1 3} -defaultsOSRD
preplace inst clock_control_0 -pg 1 -lvl 2 -x 550 -y 680 -defaultsOSRD
preplace inst jesd_4421_data_split_0 -pg 1 -lvl 4 -x 1510 -y 60 -defaultsOSRD
preplace netloc frontpanel_0_okClk 1 1 2 330 360 770
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 3 1 1270 370n
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 3 1 1290 350n
preplace netloc rxp_1 1 0 4 10J 450 NJ 450 780J 500 1240
preplace netloc rxn_1 1 0 4 0J 460 NJ 460 760J 490 1250
preplace netloc FPGA_JESD_CLKP_1 1 0 4 10J 350 320J 480 NJ 480 1260
preplace netloc FPGA_JESD_CLKM_1 1 0 4 0J 360 310J 470 NJ 470 1280
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 3 310J 600 NJ 600 1210
preplace netloc FPGA_JESD_SYSREFP_1 1 0 1 N 620
preplace netloc FPGA_JESD_SYSREFM_1 1 0 1 N 640
preplace netloc jesd204_0_rx_sync 1 4 2 1770 430 N
preplace netloc jesd204_0_rx_core_clk_out 1 3 2 1260 810 1750
preplace netloc jesd204_0_rx_tvalid 1 3 2 1300 190 1720
preplace netloc wireoutbreakout_0_rx_reset 1 2 2 NJ 540 1230
preplace netloc jesd204_0_rx_tdata 1 3 2 1290 210 1680
preplace netloc jesd204_0_rx_aresetn 1 4 1 1740J 180n
preplace netloc util_ds_buf_1_OBUF_DS_P 1 5 1 2060J 770n
preplace netloc util_ds_buf_1_OBUF_DS_N 1 5 1 2060J 790n
preplace netloc util_ds_buf_2_OBUF_DS_P 1 5 1 2060J 650n
preplace netloc util_ds_buf_2_OBUF_DS_N 1 5 1 2060J 670n
preplace netloc jesd204_0_gt_rxdata 1 4 1 1780J 300n
preplace netloc jesd204_0_gt_rxcharisk 1 4 1 1760J 260n
preplace netloc util_ds_buf_3_IBUF_OUT 1 2 1 770 900n
preplace netloc CLK_LAO_0M_1 1 0 2 NJ 1020 330J
preplace netloc CLK_LAO_0P_1 1 0 2 10J 980 NJ
preplace netloc c_counter_binary_1_Q 1 2 2 NJ 160 1200
preplace netloc c_counter_binary_0_Q 1 2 3 NJ 200 NJ 200 1690
preplace netloc frontpanel_0_ti40_ep_trigger 1 1 2 340 370 760
preplace netloc clock_control_0_clock_reset 1 2 2 760 800 1210J
preplace netloc clock_control_0_CE 1 2 3 780 680 1220 320 NJ
preplace netloc jesd_4421_data_split_0_A0 1 4 1 1780 -10n
preplace netloc jesd_4421_data_split_0_A1 1 4 1 1770 10n
preplace netloc jesd_4421_data_split_0_B0 1 4 1 1760 30n
preplace netloc jesd_4421_data_split_0_B1 1 4 1 1750 50n
preplace netloc jesd_4421_data_split_0_C0 1 4 1 1740 70n
preplace netloc jesd_4421_data_split_0_C1 1 4 1 1730 90n
preplace netloc jesd_4421_data_split_0_D0 1 4 1 1710 110n
preplace netloc jesd_4421_data_split_0_D1 1 4 1 1700 130n
preplace netloc frontpanel_0_btpipein80 1 2 1 790 100n
preplace netloc host_interface_1 1 0 2 NJ 340 310
preplace netloc okAXI4LiteInterface_0_m_axi 1 3 1 1300 310n
preplace netloc frontpanel_0_wireout20 1 2 1 780 120n
preplace netloc frontpanel_0_wirein00 1 1 2 350J 440 750
levelinfo -pg 1 -20 160 550 1020 1510 1920 2080
pagesize -pg 1 -db -bbox -sgen -230 -70 2250 1060
"
}
{
   "da_axi4_cnt":"1",
   "da_axi4_s2mm_cnt":"1"
}
