-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity multi_radix_hex_loser_loser_tree_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_r_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_0_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_0_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_1_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_10_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_10_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_11_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_11_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_12_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_12_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_13_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_13_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_14_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_14_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_15_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_15_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_16_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_16_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_17_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_17_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_18_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_18_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_19_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_19_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_2_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_20_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_20_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_21_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_21_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_22_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_22_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_23_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_23_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_24_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_24_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_25_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_25_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_26_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_26_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_27_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_27_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_28_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_28_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_29_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_29_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_3_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_30_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_30_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_31_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_31_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_32_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_32_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_33_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_33_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_34_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_34_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_35_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_35_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_36_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_36_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_37_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_37_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_38_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_38_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_39_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_39_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_4_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_40_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_40_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_41_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_41_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_42_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_42_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_43_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_43_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_44_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_44_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_45_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_45_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_46_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_46_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_47_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_47_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_48_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_48_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_49_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_49_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_5_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_50_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_50_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_51_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_51_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_52_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_52_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_53_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_53_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_54_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_54_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_55_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_55_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_56_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_56_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_57_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_57_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_58_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_58_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_59_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_59_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_6_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_6_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_60_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_60_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_61_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_61_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_62_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_62_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_63_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_63_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_7_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_7_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_8_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_8_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_hex_loser_temp0_9_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    multi_radix_hex_loser_temp0_9_ce0 : OUT STD_LOGIC;
    multi_radix_hex_loser_temp0_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of multi_radix_hex_loser_loser_tree_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal loser_tree_data_reg_1577 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal loser_tree_data_65_reg_1582 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_66_reg_1587 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_67_reg_1592 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_68_reg_1597 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_69_reg_1602 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_70_reg_1607 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_71_reg_1612 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_72_reg_1617 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_73_reg_1622 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_74_reg_1627 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_75_reg_1632 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_76_reg_1637 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_77_reg_1642 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_78_reg_1647 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_79_reg_1652 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_80_reg_1657 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_81_reg_1662 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_82_reg_1667 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_83_reg_1672 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_84_reg_1677 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_85_reg_1682 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_86_reg_1687 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_87_reg_1692 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_88_reg_1697 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_89_reg_1702 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_90_reg_1707 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_91_reg_1712 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_92_reg_1717 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_93_reg_1722 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_94_reg_1727 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_95_reg_1732 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_96_reg_1737 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_97_reg_1742 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_98_reg_1747 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_99_reg_1752 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_100_reg_1757 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_101_reg_1762 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_102_reg_1767 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_103_reg_1772 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_104_reg_1777 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_105_reg_1782 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_106_reg_1787 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_107_reg_1792 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_108_reg_1797 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_109_reg_1802 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_110_reg_1807 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_111_reg_1812 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_112_reg_1817 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_113_reg_1822 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_114_reg_1827 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_115_reg_1832 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_116_reg_1837 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_117_reg_1842 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_118_reg_1847 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_119_reg_1852 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_120_reg_1857 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_121_reg_1862 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_122_reg_1867 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_123_reg_1872 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_124_reg_1877 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_125_reg_1882 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_126_reg_1887 : STD_LOGIC_VECTOR (31 downto 0);
    signal loser_tree_data_127_reg_1892 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_indices_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal current_indices_ce0 : STD_LOGIC;
    signal current_indices_we0 : STD_LOGIC;
    signal current_indices_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal current_indices_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_loser_tree_1_Pipeline_1_fu_1050_ap_start : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_1_fu_1050_ap_done : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_1_fu_1050_ap_idle : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_1_fu_1050_ap_ready : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_we0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_idle : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_ready : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_we0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_ce0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_we0 : STD_LOGIC;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_loser_tree_1_Pipeline_1_fu_1050_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call66 : BOOLEAN;
    signal grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm_state3 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component multi_radix_hex_loser_loser_tree_1_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        current_indices_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_indices_ce0 : OUT STD_LOGIC;
        current_indices_we0 : OUT STD_LOGIC;
        current_indices_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component multi_radix_hex_loser_loser_tree_1_Pipeline_VITIS_LOOP_282_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        loser_tree_data_63 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_62 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_61 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_60 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_59 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_58 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_57 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_56 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_55 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_54 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_53 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_52 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_51 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_50 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_49 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_48 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_47 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_46 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_45 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_44 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_43 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_42 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_41 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_40 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_39 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_38 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_37 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_36 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_35 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_34 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_33 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_32 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_31 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_30 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_28 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_27 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_26 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_25 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_24 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_23 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_22 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_20 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_19 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_18 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        loser_tree_data : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_0_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_0_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_1_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_2_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_3_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_4_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_5_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_6_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_6_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_7_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_7_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_8_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_8_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_9_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_9_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_10_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_10_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_11_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_11_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_12_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_12_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_13_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_13_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_14_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_14_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_15_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_15_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_16_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_16_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_17_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_17_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_18_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_18_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_19_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_19_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_20_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_20_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_21_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_21_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_22_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_22_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_23_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_23_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_24_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_24_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_25_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_25_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_26_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_26_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_27_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_27_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_28_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_28_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_29_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_29_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_30_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_30_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_31_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_31_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_32_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_32_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_33_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_33_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_34_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_34_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_35_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_35_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_36_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_36_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_37_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_37_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_38_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_38_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_39_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_39_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_40_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_40_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_41_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_41_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_42_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_42_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_43_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_43_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_44_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_44_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_45_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_45_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_46_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_46_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_47_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_47_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_48_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_48_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_49_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_49_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_50_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_50_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_51_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_51_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_52_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_52_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_53_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_53_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_54_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_54_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_55_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_55_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_56_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_56_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_57_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_57_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_58_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_58_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_59_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_59_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_60_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_60_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_61_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_61_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_62_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_62_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_hex_loser_temp0_63_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        multi_radix_hex_loser_temp0_63_ce0 : OUT STD_LOGIC;
        multi_radix_hex_loser_temp0_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_indices_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        current_indices_ce0 : OUT STD_LOGIC;
        current_indices_we0 : OUT STD_LOGIC;
        current_indices_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        current_indices_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component multi_radix_hex_loser_loser_tree_1_current_indices_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    current_indices_U : component multi_radix_hex_loser_loser_tree_1_current_indices_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => current_indices_address0,
        ce0 => current_indices_ce0,
        we0 => current_indices_we0,
        d0 => current_indices_d0,
        q0 => current_indices_q0);

    grp_loser_tree_1_Pipeline_1_fu_1050 : component multi_radix_hex_loser_loser_tree_1_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_loser_tree_1_Pipeline_1_fu_1050_ap_start,
        ap_done => grp_loser_tree_1_Pipeline_1_fu_1050_ap_done,
        ap_idle => grp_loser_tree_1_Pipeline_1_fu_1050_ap_idle,
        ap_ready => grp_loser_tree_1_Pipeline_1_fu_1050_ap_ready,
        current_indices_address0 => grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_address0,
        current_indices_ce0 => grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_ce0,
        current_indices_we0 => grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_we0,
        current_indices_d0 => grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_d0);

    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056 : component multi_radix_hex_loser_loser_tree_1_Pipeline_VITIS_LOOP_282_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start,
        ap_done => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done,
        ap_idle => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_idle,
        ap_ready => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_ready,
        loser_tree_data_63 => loser_tree_data_127_reg_1892,
        loser_tree_data_62 => loser_tree_data_126_reg_1887,
        loser_tree_data_61 => loser_tree_data_125_reg_1882,
        loser_tree_data_60 => loser_tree_data_124_reg_1877,
        loser_tree_data_59 => loser_tree_data_123_reg_1872,
        loser_tree_data_58 => loser_tree_data_122_reg_1867,
        loser_tree_data_57 => loser_tree_data_121_reg_1862,
        loser_tree_data_56 => loser_tree_data_120_reg_1857,
        loser_tree_data_55 => loser_tree_data_119_reg_1852,
        loser_tree_data_54 => loser_tree_data_118_reg_1847,
        loser_tree_data_53 => loser_tree_data_117_reg_1842,
        loser_tree_data_52 => loser_tree_data_116_reg_1837,
        loser_tree_data_51 => loser_tree_data_115_reg_1832,
        loser_tree_data_50 => loser_tree_data_114_reg_1827,
        loser_tree_data_49 => loser_tree_data_113_reg_1822,
        loser_tree_data_48 => loser_tree_data_112_reg_1817,
        loser_tree_data_47 => loser_tree_data_111_reg_1812,
        loser_tree_data_46 => loser_tree_data_110_reg_1807,
        loser_tree_data_45 => loser_tree_data_109_reg_1802,
        loser_tree_data_44 => loser_tree_data_108_reg_1797,
        loser_tree_data_43 => loser_tree_data_107_reg_1792,
        loser_tree_data_42 => loser_tree_data_106_reg_1787,
        loser_tree_data_41 => loser_tree_data_105_reg_1782,
        loser_tree_data_40 => loser_tree_data_104_reg_1777,
        loser_tree_data_39 => loser_tree_data_103_reg_1772,
        loser_tree_data_38 => loser_tree_data_102_reg_1767,
        loser_tree_data_37 => loser_tree_data_101_reg_1762,
        loser_tree_data_36 => loser_tree_data_100_reg_1757,
        loser_tree_data_35 => loser_tree_data_99_reg_1752,
        loser_tree_data_34 => loser_tree_data_98_reg_1747,
        loser_tree_data_33 => loser_tree_data_97_reg_1742,
        loser_tree_data_32 => loser_tree_data_96_reg_1737,
        loser_tree_data_31 => loser_tree_data_95_reg_1732,
        loser_tree_data_30 => loser_tree_data_94_reg_1727,
        loser_tree_data_29 => loser_tree_data_93_reg_1722,
        loser_tree_data_28 => loser_tree_data_92_reg_1717,
        loser_tree_data_27 => loser_tree_data_91_reg_1712,
        loser_tree_data_26 => loser_tree_data_90_reg_1707,
        loser_tree_data_25 => loser_tree_data_89_reg_1702,
        loser_tree_data_24 => loser_tree_data_88_reg_1697,
        loser_tree_data_23 => loser_tree_data_87_reg_1692,
        loser_tree_data_22 => loser_tree_data_86_reg_1687,
        loser_tree_data_21 => loser_tree_data_85_reg_1682,
        loser_tree_data_20 => loser_tree_data_84_reg_1677,
        loser_tree_data_19 => loser_tree_data_83_reg_1672,
        loser_tree_data_18 => loser_tree_data_82_reg_1667,
        loser_tree_data_17 => loser_tree_data_81_reg_1662,
        loser_tree_data_16 => loser_tree_data_80_reg_1657,
        loser_tree_data_15 => loser_tree_data_79_reg_1652,
        loser_tree_data_14 => loser_tree_data_78_reg_1647,
        loser_tree_data_13 => loser_tree_data_77_reg_1642,
        loser_tree_data_12 => loser_tree_data_76_reg_1637,
        loser_tree_data_11 => loser_tree_data_75_reg_1632,
        loser_tree_data_10 => loser_tree_data_74_reg_1627,
        loser_tree_data_9 => loser_tree_data_73_reg_1622,
        loser_tree_data_8 => loser_tree_data_72_reg_1617,
        loser_tree_data_7 => loser_tree_data_71_reg_1612,
        loser_tree_data_6 => loser_tree_data_70_reg_1607,
        loser_tree_data_5 => loser_tree_data_69_reg_1602,
        loser_tree_data_4 => loser_tree_data_68_reg_1597,
        loser_tree_data_3 => loser_tree_data_67_reg_1592,
        loser_tree_data_2 => loser_tree_data_66_reg_1587,
        loser_tree_data_1 => loser_tree_data_65_reg_1582,
        loser_tree_data => loser_tree_data_reg_1577,
        multi_radix_hex_loser_temp0_0_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_address0,
        multi_radix_hex_loser_temp0_0_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_ce0,
        multi_radix_hex_loser_temp0_0_q0 => multi_radix_hex_loser_temp0_0_q0,
        multi_radix_hex_loser_temp0_1_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_address0,
        multi_radix_hex_loser_temp0_1_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_ce0,
        multi_radix_hex_loser_temp0_1_q0 => multi_radix_hex_loser_temp0_1_q0,
        multi_radix_hex_loser_temp0_2_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_address0,
        multi_radix_hex_loser_temp0_2_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_ce0,
        multi_radix_hex_loser_temp0_2_q0 => multi_radix_hex_loser_temp0_2_q0,
        multi_radix_hex_loser_temp0_3_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_address0,
        multi_radix_hex_loser_temp0_3_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_ce0,
        multi_radix_hex_loser_temp0_3_q0 => multi_radix_hex_loser_temp0_3_q0,
        multi_radix_hex_loser_temp0_4_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_address0,
        multi_radix_hex_loser_temp0_4_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_ce0,
        multi_radix_hex_loser_temp0_4_q0 => multi_radix_hex_loser_temp0_4_q0,
        multi_radix_hex_loser_temp0_5_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_address0,
        multi_radix_hex_loser_temp0_5_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_ce0,
        multi_radix_hex_loser_temp0_5_q0 => multi_radix_hex_loser_temp0_5_q0,
        multi_radix_hex_loser_temp0_6_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_address0,
        multi_radix_hex_loser_temp0_6_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_ce0,
        multi_radix_hex_loser_temp0_6_q0 => multi_radix_hex_loser_temp0_6_q0,
        multi_radix_hex_loser_temp0_7_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_address0,
        multi_radix_hex_loser_temp0_7_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_ce0,
        multi_radix_hex_loser_temp0_7_q0 => multi_radix_hex_loser_temp0_7_q0,
        multi_radix_hex_loser_temp0_8_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_address0,
        multi_radix_hex_loser_temp0_8_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_ce0,
        multi_radix_hex_loser_temp0_8_q0 => multi_radix_hex_loser_temp0_8_q0,
        multi_radix_hex_loser_temp0_9_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_address0,
        multi_radix_hex_loser_temp0_9_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_ce0,
        multi_radix_hex_loser_temp0_9_q0 => multi_radix_hex_loser_temp0_9_q0,
        multi_radix_hex_loser_temp0_10_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_address0,
        multi_radix_hex_loser_temp0_10_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_ce0,
        multi_radix_hex_loser_temp0_10_q0 => multi_radix_hex_loser_temp0_10_q0,
        multi_radix_hex_loser_temp0_11_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_address0,
        multi_radix_hex_loser_temp0_11_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_ce0,
        multi_radix_hex_loser_temp0_11_q0 => multi_radix_hex_loser_temp0_11_q0,
        multi_radix_hex_loser_temp0_12_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_address0,
        multi_radix_hex_loser_temp0_12_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_ce0,
        multi_radix_hex_loser_temp0_12_q0 => multi_radix_hex_loser_temp0_12_q0,
        multi_radix_hex_loser_temp0_13_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_address0,
        multi_radix_hex_loser_temp0_13_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_ce0,
        multi_radix_hex_loser_temp0_13_q0 => multi_radix_hex_loser_temp0_13_q0,
        multi_radix_hex_loser_temp0_14_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_address0,
        multi_radix_hex_loser_temp0_14_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_ce0,
        multi_radix_hex_loser_temp0_14_q0 => multi_radix_hex_loser_temp0_14_q0,
        multi_radix_hex_loser_temp0_15_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_address0,
        multi_radix_hex_loser_temp0_15_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_ce0,
        multi_radix_hex_loser_temp0_15_q0 => multi_radix_hex_loser_temp0_15_q0,
        multi_radix_hex_loser_temp0_16_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_address0,
        multi_radix_hex_loser_temp0_16_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_ce0,
        multi_radix_hex_loser_temp0_16_q0 => multi_radix_hex_loser_temp0_16_q0,
        multi_radix_hex_loser_temp0_17_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_address0,
        multi_radix_hex_loser_temp0_17_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_ce0,
        multi_radix_hex_loser_temp0_17_q0 => multi_radix_hex_loser_temp0_17_q0,
        multi_radix_hex_loser_temp0_18_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_address0,
        multi_radix_hex_loser_temp0_18_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_ce0,
        multi_radix_hex_loser_temp0_18_q0 => multi_radix_hex_loser_temp0_18_q0,
        multi_radix_hex_loser_temp0_19_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_address0,
        multi_radix_hex_loser_temp0_19_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_ce0,
        multi_radix_hex_loser_temp0_19_q0 => multi_radix_hex_loser_temp0_19_q0,
        multi_radix_hex_loser_temp0_20_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_address0,
        multi_radix_hex_loser_temp0_20_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_ce0,
        multi_radix_hex_loser_temp0_20_q0 => multi_radix_hex_loser_temp0_20_q0,
        multi_radix_hex_loser_temp0_21_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_address0,
        multi_radix_hex_loser_temp0_21_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_ce0,
        multi_radix_hex_loser_temp0_21_q0 => multi_radix_hex_loser_temp0_21_q0,
        multi_radix_hex_loser_temp0_22_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_address0,
        multi_radix_hex_loser_temp0_22_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_ce0,
        multi_radix_hex_loser_temp0_22_q0 => multi_radix_hex_loser_temp0_22_q0,
        multi_radix_hex_loser_temp0_23_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_address0,
        multi_radix_hex_loser_temp0_23_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_ce0,
        multi_radix_hex_loser_temp0_23_q0 => multi_radix_hex_loser_temp0_23_q0,
        multi_radix_hex_loser_temp0_24_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_address0,
        multi_radix_hex_loser_temp0_24_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_ce0,
        multi_radix_hex_loser_temp0_24_q0 => multi_radix_hex_loser_temp0_24_q0,
        multi_radix_hex_loser_temp0_25_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_address0,
        multi_radix_hex_loser_temp0_25_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_ce0,
        multi_radix_hex_loser_temp0_25_q0 => multi_radix_hex_loser_temp0_25_q0,
        multi_radix_hex_loser_temp0_26_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_address0,
        multi_radix_hex_loser_temp0_26_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_ce0,
        multi_radix_hex_loser_temp0_26_q0 => multi_radix_hex_loser_temp0_26_q0,
        multi_radix_hex_loser_temp0_27_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_address0,
        multi_radix_hex_loser_temp0_27_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_ce0,
        multi_radix_hex_loser_temp0_27_q0 => multi_radix_hex_loser_temp0_27_q0,
        multi_radix_hex_loser_temp0_28_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_address0,
        multi_radix_hex_loser_temp0_28_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_ce0,
        multi_radix_hex_loser_temp0_28_q0 => multi_radix_hex_loser_temp0_28_q0,
        multi_radix_hex_loser_temp0_29_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_address0,
        multi_radix_hex_loser_temp0_29_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_ce0,
        multi_radix_hex_loser_temp0_29_q0 => multi_radix_hex_loser_temp0_29_q0,
        multi_radix_hex_loser_temp0_30_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_address0,
        multi_radix_hex_loser_temp0_30_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_ce0,
        multi_radix_hex_loser_temp0_30_q0 => multi_radix_hex_loser_temp0_30_q0,
        multi_radix_hex_loser_temp0_31_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_address0,
        multi_radix_hex_loser_temp0_31_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_ce0,
        multi_radix_hex_loser_temp0_31_q0 => multi_radix_hex_loser_temp0_31_q0,
        multi_radix_hex_loser_temp0_32_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_address0,
        multi_radix_hex_loser_temp0_32_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_ce0,
        multi_radix_hex_loser_temp0_32_q0 => multi_radix_hex_loser_temp0_32_q0,
        multi_radix_hex_loser_temp0_33_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_address0,
        multi_radix_hex_loser_temp0_33_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_ce0,
        multi_radix_hex_loser_temp0_33_q0 => multi_radix_hex_loser_temp0_33_q0,
        multi_radix_hex_loser_temp0_34_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_address0,
        multi_radix_hex_loser_temp0_34_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_ce0,
        multi_radix_hex_loser_temp0_34_q0 => multi_radix_hex_loser_temp0_34_q0,
        multi_radix_hex_loser_temp0_35_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_address0,
        multi_radix_hex_loser_temp0_35_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_ce0,
        multi_radix_hex_loser_temp0_35_q0 => multi_radix_hex_loser_temp0_35_q0,
        multi_radix_hex_loser_temp0_36_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_address0,
        multi_radix_hex_loser_temp0_36_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_ce0,
        multi_radix_hex_loser_temp0_36_q0 => multi_radix_hex_loser_temp0_36_q0,
        multi_radix_hex_loser_temp0_37_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_address0,
        multi_radix_hex_loser_temp0_37_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_ce0,
        multi_radix_hex_loser_temp0_37_q0 => multi_radix_hex_loser_temp0_37_q0,
        multi_radix_hex_loser_temp0_38_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_address0,
        multi_radix_hex_loser_temp0_38_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_ce0,
        multi_radix_hex_loser_temp0_38_q0 => multi_radix_hex_loser_temp0_38_q0,
        multi_radix_hex_loser_temp0_39_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_address0,
        multi_radix_hex_loser_temp0_39_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_ce0,
        multi_radix_hex_loser_temp0_39_q0 => multi_radix_hex_loser_temp0_39_q0,
        multi_radix_hex_loser_temp0_40_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_address0,
        multi_radix_hex_loser_temp0_40_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_ce0,
        multi_radix_hex_loser_temp0_40_q0 => multi_radix_hex_loser_temp0_40_q0,
        multi_radix_hex_loser_temp0_41_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_address0,
        multi_radix_hex_loser_temp0_41_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_ce0,
        multi_radix_hex_loser_temp0_41_q0 => multi_radix_hex_loser_temp0_41_q0,
        multi_radix_hex_loser_temp0_42_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_address0,
        multi_radix_hex_loser_temp0_42_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_ce0,
        multi_radix_hex_loser_temp0_42_q0 => multi_radix_hex_loser_temp0_42_q0,
        multi_radix_hex_loser_temp0_43_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_address0,
        multi_radix_hex_loser_temp0_43_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_ce0,
        multi_radix_hex_loser_temp0_43_q0 => multi_radix_hex_loser_temp0_43_q0,
        multi_radix_hex_loser_temp0_44_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_address0,
        multi_radix_hex_loser_temp0_44_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_ce0,
        multi_radix_hex_loser_temp0_44_q0 => multi_radix_hex_loser_temp0_44_q0,
        multi_radix_hex_loser_temp0_45_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_address0,
        multi_radix_hex_loser_temp0_45_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_ce0,
        multi_radix_hex_loser_temp0_45_q0 => multi_radix_hex_loser_temp0_45_q0,
        multi_radix_hex_loser_temp0_46_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_address0,
        multi_radix_hex_loser_temp0_46_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_ce0,
        multi_radix_hex_loser_temp0_46_q0 => multi_radix_hex_loser_temp0_46_q0,
        multi_radix_hex_loser_temp0_47_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_address0,
        multi_radix_hex_loser_temp0_47_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_ce0,
        multi_radix_hex_loser_temp0_47_q0 => multi_radix_hex_loser_temp0_47_q0,
        multi_radix_hex_loser_temp0_48_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_address0,
        multi_radix_hex_loser_temp0_48_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_ce0,
        multi_radix_hex_loser_temp0_48_q0 => multi_radix_hex_loser_temp0_48_q0,
        multi_radix_hex_loser_temp0_49_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_address0,
        multi_radix_hex_loser_temp0_49_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_ce0,
        multi_radix_hex_loser_temp0_49_q0 => multi_radix_hex_loser_temp0_49_q0,
        multi_radix_hex_loser_temp0_50_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_address0,
        multi_radix_hex_loser_temp0_50_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_ce0,
        multi_radix_hex_loser_temp0_50_q0 => multi_radix_hex_loser_temp0_50_q0,
        multi_radix_hex_loser_temp0_51_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_address0,
        multi_radix_hex_loser_temp0_51_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_ce0,
        multi_radix_hex_loser_temp0_51_q0 => multi_radix_hex_loser_temp0_51_q0,
        multi_radix_hex_loser_temp0_52_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_address0,
        multi_radix_hex_loser_temp0_52_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_ce0,
        multi_radix_hex_loser_temp0_52_q0 => multi_radix_hex_loser_temp0_52_q0,
        multi_radix_hex_loser_temp0_53_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_address0,
        multi_radix_hex_loser_temp0_53_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_ce0,
        multi_radix_hex_loser_temp0_53_q0 => multi_radix_hex_loser_temp0_53_q0,
        multi_radix_hex_loser_temp0_54_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_address0,
        multi_radix_hex_loser_temp0_54_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_ce0,
        multi_radix_hex_loser_temp0_54_q0 => multi_radix_hex_loser_temp0_54_q0,
        multi_radix_hex_loser_temp0_55_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_address0,
        multi_radix_hex_loser_temp0_55_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_ce0,
        multi_radix_hex_loser_temp0_55_q0 => multi_radix_hex_loser_temp0_55_q0,
        multi_radix_hex_loser_temp0_56_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_address0,
        multi_radix_hex_loser_temp0_56_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_ce0,
        multi_radix_hex_loser_temp0_56_q0 => multi_radix_hex_loser_temp0_56_q0,
        multi_radix_hex_loser_temp0_57_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_address0,
        multi_radix_hex_loser_temp0_57_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_ce0,
        multi_radix_hex_loser_temp0_57_q0 => multi_radix_hex_loser_temp0_57_q0,
        multi_radix_hex_loser_temp0_58_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_address0,
        multi_radix_hex_loser_temp0_58_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_ce0,
        multi_radix_hex_loser_temp0_58_q0 => multi_radix_hex_loser_temp0_58_q0,
        multi_radix_hex_loser_temp0_59_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_address0,
        multi_radix_hex_loser_temp0_59_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_ce0,
        multi_radix_hex_loser_temp0_59_q0 => multi_radix_hex_loser_temp0_59_q0,
        multi_radix_hex_loser_temp0_60_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_address0,
        multi_radix_hex_loser_temp0_60_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_ce0,
        multi_radix_hex_loser_temp0_60_q0 => multi_radix_hex_loser_temp0_60_q0,
        multi_radix_hex_loser_temp0_61_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_address0,
        multi_radix_hex_loser_temp0_61_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_ce0,
        multi_radix_hex_loser_temp0_61_q0 => multi_radix_hex_loser_temp0_61_q0,
        multi_radix_hex_loser_temp0_62_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_address0,
        multi_radix_hex_loser_temp0_62_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_ce0,
        multi_radix_hex_loser_temp0_62_q0 => multi_radix_hex_loser_temp0_62_q0,
        multi_radix_hex_loser_temp0_63_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_address0,
        multi_radix_hex_loser_temp0_63_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_ce0,
        multi_radix_hex_loser_temp0_63_q0 => multi_radix_hex_loser_temp0_63_q0,
        output_r_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_address0,
        output_r_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_ce0,
        output_r_we0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_we0,
        output_r_d0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_d0,
        current_indices_address0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_address0,
        current_indices_ce0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_ce0,
        current_indices_we0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_we0,
        current_indices_d0 => grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_d0,
        current_indices_q0 => current_indices_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_loser_tree_1_Pipeline_1_fu_1050_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_loser_tree_1_Pipeline_1_fu_1050_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_loser_tree_1_Pipeline_1_fu_1050_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_loser_tree_1_Pipeline_1_fu_1050_ap_ready = ap_const_logic_1)) then 
                    grp_loser_tree_1_Pipeline_1_fu_1050_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_ready = ap_const_logic_1)) then 
                    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                loser_tree_data_100_reg_1757 <= multi_radix_hex_loser_temp0_36_q0;
                loser_tree_data_101_reg_1762 <= multi_radix_hex_loser_temp0_37_q0;
                loser_tree_data_102_reg_1767 <= multi_radix_hex_loser_temp0_38_q0;
                loser_tree_data_103_reg_1772 <= multi_radix_hex_loser_temp0_39_q0;
                loser_tree_data_104_reg_1777 <= multi_radix_hex_loser_temp0_40_q0;
                loser_tree_data_105_reg_1782 <= multi_radix_hex_loser_temp0_41_q0;
                loser_tree_data_106_reg_1787 <= multi_radix_hex_loser_temp0_42_q0;
                loser_tree_data_107_reg_1792 <= multi_radix_hex_loser_temp0_43_q0;
                loser_tree_data_108_reg_1797 <= multi_radix_hex_loser_temp0_44_q0;
                loser_tree_data_109_reg_1802 <= multi_radix_hex_loser_temp0_45_q0;
                loser_tree_data_110_reg_1807 <= multi_radix_hex_loser_temp0_46_q0;
                loser_tree_data_111_reg_1812 <= multi_radix_hex_loser_temp0_47_q0;
                loser_tree_data_112_reg_1817 <= multi_radix_hex_loser_temp0_48_q0;
                loser_tree_data_113_reg_1822 <= multi_radix_hex_loser_temp0_49_q0;
                loser_tree_data_114_reg_1827 <= multi_radix_hex_loser_temp0_50_q0;
                loser_tree_data_115_reg_1832 <= multi_radix_hex_loser_temp0_51_q0;
                loser_tree_data_116_reg_1837 <= multi_radix_hex_loser_temp0_52_q0;
                loser_tree_data_117_reg_1842 <= multi_radix_hex_loser_temp0_53_q0;
                loser_tree_data_118_reg_1847 <= multi_radix_hex_loser_temp0_54_q0;
                loser_tree_data_119_reg_1852 <= multi_radix_hex_loser_temp0_55_q0;
                loser_tree_data_120_reg_1857 <= multi_radix_hex_loser_temp0_56_q0;
                loser_tree_data_121_reg_1862 <= multi_radix_hex_loser_temp0_57_q0;
                loser_tree_data_122_reg_1867 <= multi_radix_hex_loser_temp0_58_q0;
                loser_tree_data_123_reg_1872 <= multi_radix_hex_loser_temp0_59_q0;
                loser_tree_data_124_reg_1877 <= multi_radix_hex_loser_temp0_60_q0;
                loser_tree_data_125_reg_1882 <= multi_radix_hex_loser_temp0_61_q0;
                loser_tree_data_126_reg_1887 <= multi_radix_hex_loser_temp0_62_q0;
                loser_tree_data_127_reg_1892 <= multi_radix_hex_loser_temp0_63_q0;
                loser_tree_data_65_reg_1582 <= multi_radix_hex_loser_temp0_1_q0;
                loser_tree_data_66_reg_1587 <= multi_radix_hex_loser_temp0_2_q0;
                loser_tree_data_67_reg_1592 <= multi_radix_hex_loser_temp0_3_q0;
                loser_tree_data_68_reg_1597 <= multi_radix_hex_loser_temp0_4_q0;
                loser_tree_data_69_reg_1602 <= multi_radix_hex_loser_temp0_5_q0;
                loser_tree_data_70_reg_1607 <= multi_radix_hex_loser_temp0_6_q0;
                loser_tree_data_71_reg_1612 <= multi_radix_hex_loser_temp0_7_q0;
                loser_tree_data_72_reg_1617 <= multi_radix_hex_loser_temp0_8_q0;
                loser_tree_data_73_reg_1622 <= multi_radix_hex_loser_temp0_9_q0;
                loser_tree_data_74_reg_1627 <= multi_radix_hex_loser_temp0_10_q0;
                loser_tree_data_75_reg_1632 <= multi_radix_hex_loser_temp0_11_q0;
                loser_tree_data_76_reg_1637 <= multi_radix_hex_loser_temp0_12_q0;
                loser_tree_data_77_reg_1642 <= multi_radix_hex_loser_temp0_13_q0;
                loser_tree_data_78_reg_1647 <= multi_radix_hex_loser_temp0_14_q0;
                loser_tree_data_79_reg_1652 <= multi_radix_hex_loser_temp0_15_q0;
                loser_tree_data_80_reg_1657 <= multi_radix_hex_loser_temp0_16_q0;
                loser_tree_data_81_reg_1662 <= multi_radix_hex_loser_temp0_17_q0;
                loser_tree_data_82_reg_1667 <= multi_radix_hex_loser_temp0_18_q0;
                loser_tree_data_83_reg_1672 <= multi_radix_hex_loser_temp0_19_q0;
                loser_tree_data_84_reg_1677 <= multi_radix_hex_loser_temp0_20_q0;
                loser_tree_data_85_reg_1682 <= multi_radix_hex_loser_temp0_21_q0;
                loser_tree_data_86_reg_1687 <= multi_radix_hex_loser_temp0_22_q0;
                loser_tree_data_87_reg_1692 <= multi_radix_hex_loser_temp0_23_q0;
                loser_tree_data_88_reg_1697 <= multi_radix_hex_loser_temp0_24_q0;
                loser_tree_data_89_reg_1702 <= multi_radix_hex_loser_temp0_25_q0;
                loser_tree_data_90_reg_1707 <= multi_radix_hex_loser_temp0_26_q0;
                loser_tree_data_91_reg_1712 <= multi_radix_hex_loser_temp0_27_q0;
                loser_tree_data_92_reg_1717 <= multi_radix_hex_loser_temp0_28_q0;
                loser_tree_data_93_reg_1722 <= multi_radix_hex_loser_temp0_29_q0;
                loser_tree_data_94_reg_1727 <= multi_radix_hex_loser_temp0_30_q0;
                loser_tree_data_95_reg_1732 <= multi_radix_hex_loser_temp0_31_q0;
                loser_tree_data_96_reg_1737 <= multi_radix_hex_loser_temp0_32_q0;
                loser_tree_data_97_reg_1742 <= multi_radix_hex_loser_temp0_33_q0;
                loser_tree_data_98_reg_1747 <= multi_radix_hex_loser_temp0_34_q0;
                loser_tree_data_99_reg_1752 <= multi_radix_hex_loser_temp0_35_q0;
                loser_tree_data_reg_1577 <= multi_radix_hex_loser_temp0_0_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_loser_tree_1_Pipeline_1_fu_1050_ap_done, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_loser_tree_1_Pipeline_1_fu_1050_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_NS_fsm_state3 <= ap_NS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_loser_tree_1_Pipeline_1_fu_1050_ap_done)
    begin
        if ((grp_loser_tree_1_Pipeline_1_fu_1050_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done)
    begin
        if ((grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call66_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call66 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    current_indices_address0_assign_proc : process(ap_CS_fsm_state2, grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_address0, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            current_indices_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            current_indices_address0 <= grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_address0;
        else 
            current_indices_address0 <= "XXXXXX";
        end if; 
    end process;


    current_indices_ce0_assign_proc : process(ap_CS_fsm_state2, grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_ce0, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            current_indices_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            current_indices_ce0 <= grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_ce0;
        else 
            current_indices_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    current_indices_d0_assign_proc : process(ap_CS_fsm_state2, grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_d0, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            current_indices_d0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            current_indices_d0 <= grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_d0;
        else 
            current_indices_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    current_indices_we0_assign_proc : process(ap_CS_fsm_state2, grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_we0, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            current_indices_we0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_current_indices_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            current_indices_we0 <= grp_loser_tree_1_Pipeline_1_fu_1050_current_indices_we0;
        else 
            current_indices_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_loser_tree_1_Pipeline_1_fu_1050_ap_start <= grp_loser_tree_1_Pipeline_1_fu_1050_ap_start_reg;
    grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_ap_start_reg;

    multi_radix_hex_loser_temp0_0_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_0_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_0_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_address0;
        else 
            multi_radix_hex_loser_temp0_0_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_0_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_0_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_0_ce0;
        else 
            multi_radix_hex_loser_temp0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_10_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_10_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_10_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_address0;
        else 
            multi_radix_hex_loser_temp0_10_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_10_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_10_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_10_ce0;
        else 
            multi_radix_hex_loser_temp0_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_11_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_11_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_11_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_address0;
        else 
            multi_radix_hex_loser_temp0_11_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_11_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_11_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_11_ce0;
        else 
            multi_radix_hex_loser_temp0_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_12_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_12_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_12_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_address0;
        else 
            multi_radix_hex_loser_temp0_12_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_12_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_12_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_12_ce0;
        else 
            multi_radix_hex_loser_temp0_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_13_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_13_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_13_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_address0;
        else 
            multi_radix_hex_loser_temp0_13_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_13_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_13_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_13_ce0;
        else 
            multi_radix_hex_loser_temp0_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_14_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_14_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_14_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_address0;
        else 
            multi_radix_hex_loser_temp0_14_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_14_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_14_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_14_ce0;
        else 
            multi_radix_hex_loser_temp0_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_15_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_15_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_15_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_address0;
        else 
            multi_radix_hex_loser_temp0_15_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_15_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_15_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_15_ce0;
        else 
            multi_radix_hex_loser_temp0_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_16_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_16_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_16_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_address0;
        else 
            multi_radix_hex_loser_temp0_16_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_16_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_16_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_16_ce0;
        else 
            multi_radix_hex_loser_temp0_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_17_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_17_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_17_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_address0;
        else 
            multi_radix_hex_loser_temp0_17_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_17_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_17_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_17_ce0;
        else 
            multi_radix_hex_loser_temp0_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_18_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_18_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_18_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_address0;
        else 
            multi_radix_hex_loser_temp0_18_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_18_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_18_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_18_ce0;
        else 
            multi_radix_hex_loser_temp0_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_19_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_19_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_19_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_address0;
        else 
            multi_radix_hex_loser_temp0_19_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_19_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_19_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_19_ce0;
        else 
            multi_radix_hex_loser_temp0_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_1_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_1_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_1_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_address0;
        else 
            multi_radix_hex_loser_temp0_1_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_1_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_1_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_1_ce0;
        else 
            multi_radix_hex_loser_temp0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_20_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_20_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_20_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_address0;
        else 
            multi_radix_hex_loser_temp0_20_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_20_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_20_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_20_ce0;
        else 
            multi_radix_hex_loser_temp0_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_21_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_21_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_21_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_address0;
        else 
            multi_radix_hex_loser_temp0_21_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_21_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_21_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_21_ce0;
        else 
            multi_radix_hex_loser_temp0_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_22_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_22_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_22_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_address0;
        else 
            multi_radix_hex_loser_temp0_22_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_22_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_22_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_22_ce0;
        else 
            multi_radix_hex_loser_temp0_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_23_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_23_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_23_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_address0;
        else 
            multi_radix_hex_loser_temp0_23_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_23_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_23_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_23_ce0;
        else 
            multi_radix_hex_loser_temp0_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_24_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_24_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_24_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_address0;
        else 
            multi_radix_hex_loser_temp0_24_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_24_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_24_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_24_ce0;
        else 
            multi_radix_hex_loser_temp0_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_25_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_25_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_25_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_address0;
        else 
            multi_radix_hex_loser_temp0_25_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_25_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_25_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_25_ce0;
        else 
            multi_radix_hex_loser_temp0_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_26_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_26_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_26_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_address0;
        else 
            multi_radix_hex_loser_temp0_26_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_26_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_26_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_26_ce0;
        else 
            multi_radix_hex_loser_temp0_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_27_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_27_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_27_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_address0;
        else 
            multi_radix_hex_loser_temp0_27_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_27_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_27_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_27_ce0;
        else 
            multi_radix_hex_loser_temp0_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_28_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_28_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_28_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_address0;
        else 
            multi_radix_hex_loser_temp0_28_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_28_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_28_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_28_ce0;
        else 
            multi_radix_hex_loser_temp0_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_29_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_29_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_29_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_address0;
        else 
            multi_radix_hex_loser_temp0_29_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_29_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_29_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_29_ce0;
        else 
            multi_radix_hex_loser_temp0_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_2_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_2_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_2_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_address0;
        else 
            multi_radix_hex_loser_temp0_2_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_2_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_2_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_2_ce0;
        else 
            multi_radix_hex_loser_temp0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_30_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_30_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_30_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_address0;
        else 
            multi_radix_hex_loser_temp0_30_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_30_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_30_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_30_ce0;
        else 
            multi_radix_hex_loser_temp0_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_31_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_31_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_31_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_address0;
        else 
            multi_radix_hex_loser_temp0_31_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_31_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_31_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_31_ce0;
        else 
            multi_radix_hex_loser_temp0_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_32_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_32_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_32_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_address0;
        else 
            multi_radix_hex_loser_temp0_32_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_32_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_32_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_32_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_32_ce0;
        else 
            multi_radix_hex_loser_temp0_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_33_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_33_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_33_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_address0;
        else 
            multi_radix_hex_loser_temp0_33_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_33_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_33_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_33_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_33_ce0;
        else 
            multi_radix_hex_loser_temp0_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_34_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_34_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_34_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_address0;
        else 
            multi_radix_hex_loser_temp0_34_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_34_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_34_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_34_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_34_ce0;
        else 
            multi_radix_hex_loser_temp0_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_35_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_35_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_35_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_address0;
        else 
            multi_radix_hex_loser_temp0_35_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_35_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_35_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_35_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_35_ce0;
        else 
            multi_radix_hex_loser_temp0_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_36_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_36_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_36_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_address0;
        else 
            multi_radix_hex_loser_temp0_36_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_36_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_36_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_36_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_36_ce0;
        else 
            multi_radix_hex_loser_temp0_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_37_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_37_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_37_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_address0;
        else 
            multi_radix_hex_loser_temp0_37_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_37_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_37_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_37_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_37_ce0;
        else 
            multi_radix_hex_loser_temp0_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_38_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_38_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_38_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_address0;
        else 
            multi_radix_hex_loser_temp0_38_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_38_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_38_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_38_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_38_ce0;
        else 
            multi_radix_hex_loser_temp0_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_39_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_39_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_39_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_address0;
        else 
            multi_radix_hex_loser_temp0_39_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_39_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_39_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_39_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_39_ce0;
        else 
            multi_radix_hex_loser_temp0_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_3_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_3_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_3_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_address0;
        else 
            multi_radix_hex_loser_temp0_3_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_3_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_3_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_3_ce0;
        else 
            multi_radix_hex_loser_temp0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_40_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_40_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_40_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_address0;
        else 
            multi_radix_hex_loser_temp0_40_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_40_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_40_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_40_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_40_ce0;
        else 
            multi_radix_hex_loser_temp0_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_41_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_41_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_41_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_address0;
        else 
            multi_radix_hex_loser_temp0_41_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_41_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_41_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_41_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_41_ce0;
        else 
            multi_radix_hex_loser_temp0_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_42_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_42_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_42_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_address0;
        else 
            multi_radix_hex_loser_temp0_42_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_42_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_42_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_42_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_42_ce0;
        else 
            multi_radix_hex_loser_temp0_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_43_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_43_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_43_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_address0;
        else 
            multi_radix_hex_loser_temp0_43_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_43_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_43_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_43_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_43_ce0;
        else 
            multi_radix_hex_loser_temp0_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_44_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_44_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_44_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_address0;
        else 
            multi_radix_hex_loser_temp0_44_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_44_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_44_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_44_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_44_ce0;
        else 
            multi_radix_hex_loser_temp0_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_45_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_45_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_45_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_address0;
        else 
            multi_radix_hex_loser_temp0_45_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_45_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_45_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_45_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_45_ce0;
        else 
            multi_radix_hex_loser_temp0_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_46_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_46_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_46_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_address0;
        else 
            multi_radix_hex_loser_temp0_46_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_46_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_46_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_46_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_46_ce0;
        else 
            multi_radix_hex_loser_temp0_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_47_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_47_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_47_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_address0;
        else 
            multi_radix_hex_loser_temp0_47_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_47_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_47_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_47_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_47_ce0;
        else 
            multi_radix_hex_loser_temp0_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_48_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_48_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_48_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_address0;
        else 
            multi_radix_hex_loser_temp0_48_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_48_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_48_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_48_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_48_ce0;
        else 
            multi_radix_hex_loser_temp0_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_49_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_49_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_49_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_address0;
        else 
            multi_radix_hex_loser_temp0_49_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_49_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_49_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_49_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_49_ce0;
        else 
            multi_radix_hex_loser_temp0_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_4_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_4_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_4_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_address0;
        else 
            multi_radix_hex_loser_temp0_4_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_4_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_4_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_4_ce0;
        else 
            multi_radix_hex_loser_temp0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_50_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_50_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_50_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_address0;
        else 
            multi_radix_hex_loser_temp0_50_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_50_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_50_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_50_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_50_ce0;
        else 
            multi_radix_hex_loser_temp0_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_51_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_51_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_51_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_address0;
        else 
            multi_radix_hex_loser_temp0_51_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_51_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_51_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_51_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_51_ce0;
        else 
            multi_radix_hex_loser_temp0_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_52_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_52_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_52_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_address0;
        else 
            multi_radix_hex_loser_temp0_52_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_52_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_52_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_52_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_52_ce0;
        else 
            multi_radix_hex_loser_temp0_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_53_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_53_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_53_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_address0;
        else 
            multi_radix_hex_loser_temp0_53_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_53_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_53_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_53_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_53_ce0;
        else 
            multi_radix_hex_loser_temp0_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_54_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_54_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_54_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_address0;
        else 
            multi_radix_hex_loser_temp0_54_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_54_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_54_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_54_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_54_ce0;
        else 
            multi_radix_hex_loser_temp0_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_55_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_55_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_55_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_address0;
        else 
            multi_radix_hex_loser_temp0_55_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_55_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_55_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_55_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_55_ce0;
        else 
            multi_radix_hex_loser_temp0_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_56_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_56_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_56_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_address0;
        else 
            multi_radix_hex_loser_temp0_56_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_56_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_56_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_56_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_56_ce0;
        else 
            multi_radix_hex_loser_temp0_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_57_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_57_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_57_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_address0;
        else 
            multi_radix_hex_loser_temp0_57_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_57_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_57_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_57_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_57_ce0;
        else 
            multi_radix_hex_loser_temp0_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_58_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_58_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_58_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_address0;
        else 
            multi_radix_hex_loser_temp0_58_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_58_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_58_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_58_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_58_ce0;
        else 
            multi_radix_hex_loser_temp0_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_59_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_59_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_59_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_address0;
        else 
            multi_radix_hex_loser_temp0_59_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_59_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_59_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_59_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_59_ce0;
        else 
            multi_radix_hex_loser_temp0_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_5_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_5_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_5_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_address0;
        else 
            multi_radix_hex_loser_temp0_5_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_5_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_5_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_5_ce0;
        else 
            multi_radix_hex_loser_temp0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_60_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_60_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_60_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_address0;
        else 
            multi_radix_hex_loser_temp0_60_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_60_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_60_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_60_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_60_ce0;
        else 
            multi_radix_hex_loser_temp0_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_61_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_61_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_61_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_address0;
        else 
            multi_radix_hex_loser_temp0_61_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_61_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_61_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_61_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_61_ce0;
        else 
            multi_radix_hex_loser_temp0_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_62_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_62_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_62_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_address0;
        else 
            multi_radix_hex_loser_temp0_62_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_62_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_62_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_62_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_62_ce0;
        else 
            multi_radix_hex_loser_temp0_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_63_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_63_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_63_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_address0;
        else 
            multi_radix_hex_loser_temp0_63_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_63_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_63_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_63_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_63_ce0;
        else 
            multi_radix_hex_loser_temp0_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_6_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_6_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_6_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_address0;
        else 
            multi_radix_hex_loser_temp0_6_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_6_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_6_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_6_ce0;
        else 
            multi_radix_hex_loser_temp0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_7_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_7_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_7_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_address0;
        else 
            multi_radix_hex_loser_temp0_7_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_7_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_7_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_7_ce0;
        else 
            multi_radix_hex_loser_temp0_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_8_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_8_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_8_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_address0;
        else 
            multi_radix_hex_loser_temp0_8_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_8_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_8_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_8_ce0;
        else 
            multi_radix_hex_loser_temp0_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    multi_radix_hex_loser_temp0_9_address0_assign_proc : process(ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            multi_radix_hex_loser_temp0_9_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_9_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_address0;
        else 
            multi_radix_hex_loser_temp0_9_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    multi_radix_hex_loser_temp0_9_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_ce0, ap_CS_fsm_state4)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            multi_radix_hex_loser_temp0_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            multi_radix_hex_loser_temp0_9_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_multi_radix_hex_loser_temp0_9_ce0;
        else 
            multi_radix_hex_loser_temp0_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_address0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_address0;
    output_r_ce0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_ce0;
    output_r_d0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_d0;
    output_r_we0 <= grp_loser_tree_1_Pipeline_VITIS_LOOP_282_2_fu_1056_output_r_we0;
end behav;
