# compile vhdl design source files
vhdl xil_defaultlib  \
"tb9_complete_long_func_synth.vhd" \
"../../../../../project_reti_logiche.srcs/others/imports/Test_banch/tb10_complete_long.vhd" \

# Do not sort compile order
nosort
