#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbc1273d500 .scope module, "register_tb" "register_tb" 2 1;
 .timescale 0 0;
P_0x7fbc127424e0 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000010000>;
v0x7fbc127668a0_0 .var "clk", 0 0;
v0x7fbc12770a60_0 .var "d", 15 0;
v0x7fbc12770af0_0 .net "q", 15 0, L_0x7fbc1277abd0;  1 drivers
S_0x7fbc1273c1a0 .scope module, "dut" "register" 2 10, 3 3 0, S_0x7fbc1273d500;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 16 "q";
P_0x7fbc12705f50 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
v0x7fbc12770940_0 .net "d", 15 0, v0x7fbc12770a60_0;  1 drivers
v0x7fbc127709d0_0 .net "e", 0 0, v0x7fbc127668a0_0;  1 drivers
v0x7fbc127667c0_0 .net "q", 15 0, L_0x7fbc1277abd0;  alias, 1 drivers
L_0x7fbc127714d0 .part v0x7fbc12770a60_0, 0, 1;
L_0x7fbc12771ec0 .part v0x7fbc12770a60_0, 1, 1;
L_0x7fbc12772890 .part v0x7fbc12770a60_0, 2, 1;
L_0x7fbc127732d0 .part v0x7fbc12770a60_0, 3, 1;
L_0x7fbc12773ca0 .part v0x7fbc12770a60_0, 4, 1;
L_0x7fbc12774690 .part v0x7fbc12770a60_0, 5, 1;
L_0x7fbc12775060 .part v0x7fbc12770a60_0, 6, 1;
L_0x7fbc12775ad0 .part v0x7fbc12770a60_0, 7, 1;
L_0x7fbc127764a0 .part v0x7fbc12770a60_0, 8, 1;
L_0x7fbc12776e80 .part v0x7fbc12770a60_0, 9, 1;
L_0x7fbc12777850 .part v0x7fbc12770a60_0, 10, 1;
L_0x7fbc12778240 .part v0x7fbc12770a60_0, 11, 1;
L_0x7fbc12778c10 .part v0x7fbc12770a60_0, 12, 1;
L_0x7fbc127795f0 .part v0x7fbc12770a60_0, 13, 1;
L_0x7fbc12779fc0 .part v0x7fbc12770a60_0, 14, 1;
L_0x7fbc1277aab0 .part v0x7fbc12770a60_0, 15, 1;
LS_0x7fbc1277abd0_0_0 .concat8 [ 1 1 1 1], L_0x7fbc127712a0, L_0x7fbc12771c90, L_0x7fbc12772660, L_0x7fbc127730a0;
LS_0x7fbc1277abd0_0_4 .concat8 [ 1 1 1 1], L_0x7fbc12773a70, L_0x7fbc12774460, L_0x7fbc12774e30, L_0x7fbc127758a0;
LS_0x7fbc1277abd0_0_8 .concat8 [ 1 1 1 1], L_0x7fbc12776270, L_0x7fbc12776c50, L_0x7fbc12777620, L_0x7fbc12778010;
LS_0x7fbc1277abd0_0_12 .concat8 [ 1 1 1 1], L_0x7fbc127789e0, L_0x7fbc127793c0, L_0x7fbc12779d90, L_0x7fbc1277a880;
L_0x7fbc1277abd0 .concat8 [ 4 4 4 4], LS_0x7fbc1277abd0_0_0, LS_0x7fbc1277abd0_0_4, LS_0x7fbc1277abd0_0_8, LS_0x7fbc1277abd0_0_12;
S_0x7fbc127435e0 .scope generate, "genblk1[0]" "genblk1[0]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc12708e10 .param/l "i" 0 3 13, +C4<00>;
S_0x7fbc12742280 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc127435e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12770b80 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc1275b640_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1275b6e0_0 .net "clk_n", 0 0, L_0x7fbc12770b80;  1 drivers
v0x7fbc1275b790_0 .net "d", 0 0, L_0x7fbc127714d0;  1 drivers
v0x7fbc1275b860_0 .net "q", 0 0, L_0x7fbc127712a0;  1 drivers
v0x7fbc1275b910_0 .net "q_tmp", 0 0, L_0x7fbc12770ec0;  1 drivers
S_0x7fbc12740f20 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc12742280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12770c30 .functor NOT 1, L_0x7fbc127714d0, C4<0>, C4<0>, C4<0>;
L_0x7fbc12770ce0 .functor AND 1, L_0x7fbc12770c30, L_0x7fbc12770b80, C4<1>, C4<1>;
L_0x7fbc12770d90 .functor AND 1, L_0x7fbc127714d0, L_0x7fbc12770b80, C4<1>, C4<1>;
L_0x7fbc12770ec0 .functor NOR 1, L_0x7fbc12770ce0, L_0x7fbc12770f70, C4<0>, C4<0>;
L_0x7fbc12770f70 .functor NOR 1, L_0x7fbc12770d90, L_0x7fbc12770ec0, C4<0>, C4<0>;
v0x7fbc1270b840_0 .net "and1", 0 0, L_0x7fbc12770ce0;  1 drivers
v0x7fbc1275ab00_0 .net "and2", 0 0, L_0x7fbc12770d90;  1 drivers
v0x7fbc1275aba0_0 .net "d", 0 0, L_0x7fbc127714d0;  alias, 1 drivers
v0x7fbc1275ac50_0 .net "d_n", 0 0, L_0x7fbc12770c30;  1 drivers
v0x7fbc1275acf0_0 .net "e", 0 0, L_0x7fbc12770b80;  alias, 1 drivers
v0x7fbc1275add0_0 .net "q", 0 0, L_0x7fbc12770ec0;  alias, 1 drivers
v0x7fbc1275ae70_0 .net "q_n", 0 0, L_0x7fbc12770f70;  1 drivers
S_0x7fbc1275af40 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc12742280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12771110 .functor NOT 1, L_0x7fbc12770ec0, C4<0>, C4<0>, C4<0>;
L_0x7fbc12771180 .functor AND 1, L_0x7fbc12771110, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc127711f0 .functor AND 1, L_0x7fbc12770ec0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc127712a0 .functor NOR 1, L_0x7fbc12771180, L_0x7fbc127713b0, C4<0>, C4<0>;
L_0x7fbc127713b0 .functor NOR 1, L_0x7fbc127711f0, L_0x7fbc127712a0, C4<0>, C4<0>;
v0x7fbc1275b160_0 .net "and1", 0 0, L_0x7fbc12771180;  1 drivers
v0x7fbc1275b200_0 .net "and2", 0 0, L_0x7fbc127711f0;  1 drivers
v0x7fbc1275b2a0_0 .net "d", 0 0, L_0x7fbc12770ec0;  alias, 1 drivers
v0x7fbc1275b370_0 .net "d_n", 0 0, L_0x7fbc12771110;  1 drivers
v0x7fbc1275b400_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1275b4d0_0 .net "q", 0 0, L_0x7fbc127712a0;  alias, 1 drivers
v0x7fbc1275b570_0 .net "q_n", 0 0, L_0x7fbc127713b0;  1 drivers
S_0x7fbc1275ba20 .scope generate, "genblk1[1]" "genblk1[1]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc1275bbe0 .param/l "i" 0 3 13, +C4<01>;
S_0x7fbc1275bc60 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc1275ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc127715f0 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc1275cca0_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1275cd40_0 .net "clk_n", 0 0, L_0x7fbc127715f0;  1 drivers
v0x7fbc1275cde0_0 .net "d", 0 0, L_0x7fbc12771ec0;  1 drivers
v0x7fbc1275ceb0_0 .net "q", 0 0, L_0x7fbc12771c90;  1 drivers
v0x7fbc1275cf60_0 .net "q_tmp", 0 0, L_0x7fbc127718b0;  1 drivers
S_0x7fbc1275be70 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc1275bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12771660 .functor NOT 1, L_0x7fbc12771ec0, C4<0>, C4<0>, C4<0>;
L_0x7fbc12771710 .functor AND 1, L_0x7fbc12771660, L_0x7fbc127715f0, C4<1>, C4<1>;
L_0x7fbc127717c0 .functor AND 1, L_0x7fbc12771ec0, L_0x7fbc127715f0, C4<1>, C4<1>;
L_0x7fbc127718b0 .functor NOR 1, L_0x7fbc12771710, L_0x7fbc12771960, C4<0>, C4<0>;
L_0x7fbc12771960 .functor NOR 1, L_0x7fbc127717c0, L_0x7fbc127718b0, C4<0>, C4<0>;
v0x7fbc1275c0a0_0 .net "and1", 0 0, L_0x7fbc12771710;  1 drivers
v0x7fbc1275c150_0 .net "and2", 0 0, L_0x7fbc127717c0;  1 drivers
v0x7fbc1275c1f0_0 .net "d", 0 0, L_0x7fbc12771ec0;  alias, 1 drivers
v0x7fbc1275c2a0_0 .net "d_n", 0 0, L_0x7fbc12771660;  1 drivers
v0x7fbc1275c340_0 .net "e", 0 0, L_0x7fbc127715f0;  alias, 1 drivers
v0x7fbc1275c420_0 .net "q", 0 0, L_0x7fbc127718b0;  alias, 1 drivers
v0x7fbc1275c4c0_0 .net "q_n", 0 0, L_0x7fbc12771960;  1 drivers
S_0x7fbc1275c590 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc1275bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12771b00 .functor NOT 1, L_0x7fbc127718b0, C4<0>, C4<0>, C4<0>;
L_0x7fbc12771b70 .functor AND 1, L_0x7fbc12771b00, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12771be0 .functor AND 1, L_0x7fbc127718b0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12771c90 .functor NOR 1, L_0x7fbc12771b70, L_0x7fbc12771da0, C4<0>, C4<0>;
L_0x7fbc12771da0 .functor NOR 1, L_0x7fbc12771be0, L_0x7fbc12771c90, C4<0>, C4<0>;
v0x7fbc1275c7b0_0 .net "and1", 0 0, L_0x7fbc12771b70;  1 drivers
v0x7fbc1275c850_0 .net "and2", 0 0, L_0x7fbc12771be0;  1 drivers
v0x7fbc1275c8f0_0 .net "d", 0 0, L_0x7fbc127718b0;  alias, 1 drivers
v0x7fbc1275c9c0_0 .net "d_n", 0 0, L_0x7fbc12771b00;  1 drivers
v0x7fbc1275ca50_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1275cb60_0 .net "q", 0 0, L_0x7fbc12771c90;  alias, 1 drivers
v0x7fbc1275cbf0_0 .net "q_n", 0 0, L_0x7fbc12771da0;  1 drivers
S_0x7fbc1275d070 .scope generate, "genblk1[2]" "genblk1[2]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc1275d230 .param/l "i" 0 3 13, +C4<010>;
S_0x7fbc1275d2b0 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc1275d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12771fe0 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc1275e360_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1275e3f0_0 .net "clk_n", 0 0, L_0x7fbc12771fe0;  1 drivers
v0x7fbc1275e480_0 .net "d", 0 0, L_0x7fbc12772890;  1 drivers
v0x7fbc1275e530_0 .net "q", 0 0, L_0x7fbc12772660;  1 drivers
v0x7fbc1275e5c0_0 .net "q_tmp", 0 0, L_0x7fbc12772280;  1 drivers
S_0x7fbc1275d4c0 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc1275d2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12772050 .functor NOT 1, L_0x7fbc12772890, C4<0>, C4<0>, C4<0>;
L_0x7fbc127720c0 .functor AND 1, L_0x7fbc12772050, L_0x7fbc12771fe0, C4<1>, C4<1>;
L_0x7fbc12772170 .functor AND 1, L_0x7fbc12772890, L_0x7fbc12771fe0, C4<1>, C4<1>;
L_0x7fbc12772280 .functor NOR 1, L_0x7fbc127720c0, L_0x7fbc12772330, C4<0>, C4<0>;
L_0x7fbc12772330 .functor NOR 1, L_0x7fbc12772170, L_0x7fbc12772280, C4<0>, C4<0>;
v0x7fbc1275d700_0 .net "and1", 0 0, L_0x7fbc127720c0;  1 drivers
v0x7fbc1275d7b0_0 .net "and2", 0 0, L_0x7fbc12772170;  1 drivers
v0x7fbc1275d850_0 .net "d", 0 0, L_0x7fbc12772890;  alias, 1 drivers
v0x7fbc1275d900_0 .net "d_n", 0 0, L_0x7fbc12772050;  1 drivers
v0x7fbc1275d9a0_0 .net "e", 0 0, L_0x7fbc12771fe0;  alias, 1 drivers
v0x7fbc1275da80_0 .net "q", 0 0, L_0x7fbc12772280;  alias, 1 drivers
v0x7fbc1275db20_0 .net "q_n", 0 0, L_0x7fbc12772330;  1 drivers
S_0x7fbc1275dbf0 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc1275d2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc127724d0 .functor NOT 1, L_0x7fbc12772280, C4<0>, C4<0>, C4<0>;
L_0x7fbc12772540 .functor AND 1, L_0x7fbc127724d0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc127725b0 .functor AND 1, L_0x7fbc12772280, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12772660 .functor NOR 1, L_0x7fbc12772540, L_0x7fbc12772770, C4<0>, C4<0>;
L_0x7fbc12772770 .functor NOR 1, L_0x7fbc127725b0, L_0x7fbc12772660, C4<0>, C4<0>;
v0x7fbc1275de10_0 .net "and1", 0 0, L_0x7fbc12772540;  1 drivers
v0x7fbc1275deb0_0 .net "and2", 0 0, L_0x7fbc127725b0;  1 drivers
v0x7fbc1275df50_0 .net "d", 0 0, L_0x7fbc12772280;  alias, 1 drivers
v0x7fbc1275e020_0 .net "d_n", 0 0, L_0x7fbc127724d0;  1 drivers
v0x7fbc1275e0b0_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1275e200_0 .net "q", 0 0, L_0x7fbc12772660;  alias, 1 drivers
v0x7fbc1275e290_0 .net "q_n", 0 0, L_0x7fbc12772770;  1 drivers
S_0x7fbc1275e6d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc1275e890 .param/l "i" 0 3 13, +C4<011>;
S_0x7fbc1275e920 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc1275e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12772a30 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc1275f950_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1275f9f0_0 .net "clk_n", 0 0, L_0x7fbc12772a30;  1 drivers
v0x7fbc1275fa90_0 .net "d", 0 0, L_0x7fbc127732d0;  1 drivers
v0x7fbc1275fb60_0 .net "q", 0 0, L_0x7fbc127730a0;  1 drivers
v0x7fbc1275fc10_0 .net "q_tmp", 0 0, L_0x7fbc12772cb0;  1 drivers
S_0x7fbc1275eb30 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc1275e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12772aa0 .functor NOT 1, L_0x7fbc127732d0, C4<0>, C4<0>, C4<0>;
L_0x7fbc12772b10 .functor AND 1, L_0x7fbc12772aa0, L_0x7fbc12772a30, C4<1>, C4<1>;
L_0x7fbc12772bc0 .functor AND 1, L_0x7fbc127732d0, L_0x7fbc12772a30, C4<1>, C4<1>;
L_0x7fbc12772cb0 .functor NOR 1, L_0x7fbc12772b10, L_0x7fbc12772d60, C4<0>, C4<0>;
L_0x7fbc12772d60 .functor NOR 1, L_0x7fbc12772bc0, L_0x7fbc12772cb0, C4<0>, C4<0>;
v0x7fbc1275ed70_0 .net "and1", 0 0, L_0x7fbc12772b10;  1 drivers
v0x7fbc1275ee20_0 .net "and2", 0 0, L_0x7fbc12772bc0;  1 drivers
v0x7fbc1275eec0_0 .net "d", 0 0, L_0x7fbc127732d0;  alias, 1 drivers
v0x7fbc1275ef70_0 .net "d_n", 0 0, L_0x7fbc12772aa0;  1 drivers
v0x7fbc1275f010_0 .net "e", 0 0, L_0x7fbc12772a30;  alias, 1 drivers
v0x7fbc1275f0f0_0 .net "q", 0 0, L_0x7fbc12772cb0;  alias, 1 drivers
v0x7fbc1275f190_0 .net "q_n", 0 0, L_0x7fbc12772d60;  1 drivers
S_0x7fbc1275f260 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc1275e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12772ed0 .functor NOT 1, L_0x7fbc12772cb0, C4<0>, C4<0>, C4<0>;
L_0x7fbc12772f40 .functor AND 1, L_0x7fbc12772ed0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12772ff0 .functor AND 1, L_0x7fbc12772cb0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc127730a0 .functor NOR 1, L_0x7fbc12772f40, L_0x7fbc127731b0, C4<0>, C4<0>;
L_0x7fbc127731b0 .functor NOR 1, L_0x7fbc12772ff0, L_0x7fbc127730a0, C4<0>, C4<0>;
v0x7fbc1275f480_0 .net "and1", 0 0, L_0x7fbc12772f40;  1 drivers
v0x7fbc1275f520_0 .net "and2", 0 0, L_0x7fbc12772ff0;  1 drivers
v0x7fbc1275f5c0_0 .net "d", 0 0, L_0x7fbc12772cb0;  alias, 1 drivers
v0x7fbc1275f690_0 .net "d_n", 0 0, L_0x7fbc12772ed0;  1 drivers
v0x7fbc1275f720_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1275f7f0_0 .net "q", 0 0, L_0x7fbc127730a0;  alias, 1 drivers
v0x7fbc1275f880_0 .net "q_n", 0 0, L_0x7fbc127731b0;  1 drivers
S_0x7fbc1275fd20 .scope generate, "genblk1[4]" "genblk1[4]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc1275ff20 .param/l "i" 0 3 13, +C4<0100>;
S_0x7fbc1275ffa0 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc1275fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc127733f0 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc127610a0_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12761130_0 .net "clk_n", 0 0, L_0x7fbc127733f0;  1 drivers
v0x7fbc127611c0_0 .net "d", 0 0, L_0x7fbc12773ca0;  1 drivers
v0x7fbc12761250_0 .net "q", 0 0, L_0x7fbc12773a70;  1 drivers
v0x7fbc127612e0_0 .net "q_tmp", 0 0, L_0x7fbc12773690;  1 drivers
S_0x7fbc127601b0 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc1275ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12773460 .functor NOT 1, L_0x7fbc12773ca0, C4<0>, C4<0>, C4<0>;
L_0x7fbc127734d0 .functor AND 1, L_0x7fbc12773460, L_0x7fbc127733f0, C4<1>, C4<1>;
L_0x7fbc12773580 .functor AND 1, L_0x7fbc12773ca0, L_0x7fbc127733f0, C4<1>, C4<1>;
L_0x7fbc12773690 .functor NOR 1, L_0x7fbc127734d0, L_0x7fbc12773740, C4<0>, C4<0>;
L_0x7fbc12773740 .functor NOR 1, L_0x7fbc12773580, L_0x7fbc12773690, C4<0>, C4<0>;
v0x7fbc127603c0_0 .net "and1", 0 0, L_0x7fbc127734d0;  1 drivers
v0x7fbc12760470_0 .net "and2", 0 0, L_0x7fbc12773580;  1 drivers
v0x7fbc12760510_0 .net "d", 0 0, L_0x7fbc12773ca0;  alias, 1 drivers
v0x7fbc127605c0_0 .net "d_n", 0 0, L_0x7fbc12773460;  1 drivers
v0x7fbc12760660_0 .net "e", 0 0, L_0x7fbc127733f0;  alias, 1 drivers
v0x7fbc12760740_0 .net "q", 0 0, L_0x7fbc12773690;  alias, 1 drivers
v0x7fbc127607e0_0 .net "q_n", 0 0, L_0x7fbc12773740;  1 drivers
S_0x7fbc127608b0 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc1275ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc127738e0 .functor NOT 1, L_0x7fbc12773690, C4<0>, C4<0>, C4<0>;
L_0x7fbc12773950 .functor AND 1, L_0x7fbc127738e0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc127739c0 .functor AND 1, L_0x7fbc12773690, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12773a70 .functor NOR 1, L_0x7fbc12773950, L_0x7fbc12773b80, C4<0>, C4<0>;
L_0x7fbc12773b80 .functor NOR 1, L_0x7fbc127739c0, L_0x7fbc12773a70, C4<0>, C4<0>;
v0x7fbc12760ad0_0 .net "and1", 0 0, L_0x7fbc12773950;  1 drivers
v0x7fbc12760b70_0 .net "and2", 0 0, L_0x7fbc127739c0;  1 drivers
v0x7fbc12760c10_0 .net "d", 0 0, L_0x7fbc12773690;  alias, 1 drivers
v0x7fbc12760ce0_0 .net "d_n", 0 0, L_0x7fbc127738e0;  1 drivers
v0x7fbc12760d70_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12760f40_0 .net "q", 0 0, L_0x7fbc12773a70;  alias, 1 drivers
v0x7fbc12760fd0_0 .net "q_n", 0 0, L_0x7fbc12773b80;  1 drivers
S_0x7fbc127613f0 .scope generate, "genblk1[5]" "genblk1[5]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc127615b0 .param/l "i" 0 3 13, +C4<0101>;
S_0x7fbc12761630 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc127613f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12773dc0 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc12762650_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc127626f0_0 .net "clk_n", 0 0, L_0x7fbc12773dc0;  1 drivers
v0x7fbc12762790_0 .net "d", 0 0, L_0x7fbc12774690;  1 drivers
v0x7fbc12762860_0 .net "q", 0 0, L_0x7fbc12774460;  1 drivers
v0x7fbc12762910_0 .net "q_tmp", 0 0, L_0x7fbc12774080;  1 drivers
S_0x7fbc12761840 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc12761630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12773e30 .functor NOT 1, L_0x7fbc12774690, C4<0>, C4<0>, C4<0>;
L_0x7fbc12773ee0 .functor AND 1, L_0x7fbc12773e30, L_0x7fbc12773dc0, C4<1>, C4<1>;
L_0x7fbc12773f90 .functor AND 1, L_0x7fbc12774690, L_0x7fbc12773dc0, C4<1>, C4<1>;
L_0x7fbc12774080 .functor NOR 1, L_0x7fbc12773ee0, L_0x7fbc12774130, C4<0>, C4<0>;
L_0x7fbc12774130 .functor NOR 1, L_0x7fbc12773f90, L_0x7fbc12774080, C4<0>, C4<0>;
v0x7fbc12761a70_0 .net "and1", 0 0, L_0x7fbc12773ee0;  1 drivers
v0x7fbc12761b20_0 .net "and2", 0 0, L_0x7fbc12773f90;  1 drivers
v0x7fbc12761bc0_0 .net "d", 0 0, L_0x7fbc12774690;  alias, 1 drivers
v0x7fbc12761c70_0 .net "d_n", 0 0, L_0x7fbc12773e30;  1 drivers
v0x7fbc12761d10_0 .net "e", 0 0, L_0x7fbc12773dc0;  alias, 1 drivers
v0x7fbc12761df0_0 .net "q", 0 0, L_0x7fbc12774080;  alias, 1 drivers
v0x7fbc12761e90_0 .net "q_n", 0 0, L_0x7fbc12774130;  1 drivers
S_0x7fbc12761f60 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc12761630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc127742d0 .functor NOT 1, L_0x7fbc12774080, C4<0>, C4<0>, C4<0>;
L_0x7fbc12774340 .functor AND 1, L_0x7fbc127742d0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc127743b0 .functor AND 1, L_0x7fbc12774080, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12774460 .functor NOR 1, L_0x7fbc12774340, L_0x7fbc12774570, C4<0>, C4<0>;
L_0x7fbc12774570 .functor NOR 1, L_0x7fbc127743b0, L_0x7fbc12774460, C4<0>, C4<0>;
v0x7fbc12762180_0 .net "and1", 0 0, L_0x7fbc12774340;  1 drivers
v0x7fbc12762220_0 .net "and2", 0 0, L_0x7fbc127743b0;  1 drivers
v0x7fbc127622c0_0 .net "d", 0 0, L_0x7fbc12774080;  alias, 1 drivers
v0x7fbc12762390_0 .net "d_n", 0 0, L_0x7fbc127742d0;  1 drivers
v0x7fbc12762420_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc127624f0_0 .net "q", 0 0, L_0x7fbc12774460;  alias, 1 drivers
v0x7fbc12762580_0 .net "q_n", 0 0, L_0x7fbc12774570;  1 drivers
S_0x7fbc12762a20 .scope generate, "genblk1[6]" "genblk1[6]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc12762be0 .param/l "i" 0 3 13, +C4<0110>;
S_0x7fbc12762c60 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc12762a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc127747b0 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc12763c80_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12763d20_0 .net "clk_n", 0 0, L_0x7fbc127747b0;  1 drivers
v0x7fbc12763dc0_0 .net "d", 0 0, L_0x7fbc12775060;  1 drivers
v0x7fbc12763e90_0 .net "q", 0 0, L_0x7fbc12774e30;  1 drivers
v0x7fbc12763f40_0 .net "q_tmp", 0 0, L_0x7fbc12774a50;  1 drivers
S_0x7fbc12762e70 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc12762c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12774820 .functor NOT 1, L_0x7fbc12775060, C4<0>, C4<0>, C4<0>;
L_0x7fbc12774890 .functor AND 1, L_0x7fbc12774820, L_0x7fbc127747b0, C4<1>, C4<1>;
L_0x7fbc12774940 .functor AND 1, L_0x7fbc12775060, L_0x7fbc127747b0, C4<1>, C4<1>;
L_0x7fbc12774a50 .functor NOR 1, L_0x7fbc12774890, L_0x7fbc12774b00, C4<0>, C4<0>;
L_0x7fbc12774b00 .functor NOR 1, L_0x7fbc12774940, L_0x7fbc12774a50, C4<0>, C4<0>;
v0x7fbc127630a0_0 .net "and1", 0 0, L_0x7fbc12774890;  1 drivers
v0x7fbc12763150_0 .net "and2", 0 0, L_0x7fbc12774940;  1 drivers
v0x7fbc127631f0_0 .net "d", 0 0, L_0x7fbc12775060;  alias, 1 drivers
v0x7fbc127632a0_0 .net "d_n", 0 0, L_0x7fbc12774820;  1 drivers
v0x7fbc12763340_0 .net "e", 0 0, L_0x7fbc127747b0;  alias, 1 drivers
v0x7fbc12763420_0 .net "q", 0 0, L_0x7fbc12774a50;  alias, 1 drivers
v0x7fbc127634c0_0 .net "q_n", 0 0, L_0x7fbc12774b00;  1 drivers
S_0x7fbc12763590 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc12762c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12774ca0 .functor NOT 1, L_0x7fbc12774a50, C4<0>, C4<0>, C4<0>;
L_0x7fbc12774d10 .functor AND 1, L_0x7fbc12774ca0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12774d80 .functor AND 1, L_0x7fbc12774a50, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12774e30 .functor NOR 1, L_0x7fbc12774d10, L_0x7fbc12774f40, C4<0>, C4<0>;
L_0x7fbc12774f40 .functor NOR 1, L_0x7fbc12774d80, L_0x7fbc12774e30, C4<0>, C4<0>;
v0x7fbc127637b0_0 .net "and1", 0 0, L_0x7fbc12774d10;  1 drivers
v0x7fbc12763850_0 .net "and2", 0 0, L_0x7fbc12774d80;  1 drivers
v0x7fbc127638f0_0 .net "d", 0 0, L_0x7fbc12774a50;  alias, 1 drivers
v0x7fbc127639c0_0 .net "d_n", 0 0, L_0x7fbc12774ca0;  1 drivers
v0x7fbc12763a50_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12763b20_0 .net "q", 0 0, L_0x7fbc12774e30;  alias, 1 drivers
v0x7fbc12763bb0_0 .net "q_n", 0 0, L_0x7fbc12774f40;  1 drivers
S_0x7fbc12764050 .scope generate, "genblk1[7]" "genblk1[7]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc12764210 .param/l "i" 0 3 13, +C4<0111>;
S_0x7fbc12764290 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc12764050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc127729b0 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc127652b0_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12765350_0 .net "clk_n", 0 0, L_0x7fbc127729b0;  1 drivers
v0x7fbc127653f0_0 .net "d", 0 0, L_0x7fbc12775ad0;  1 drivers
v0x7fbc127654c0_0 .net "q", 0 0, L_0x7fbc127758a0;  1 drivers
v0x7fbc12765570_0 .net "q_tmp", 0 0, L_0x7fbc127754d0;  1 drivers
S_0x7fbc127644a0 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc12764290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12775280 .functor NOT 1, L_0x7fbc12775ad0, C4<0>, C4<0>, C4<0>;
L_0x7fbc12775330 .functor AND 1, L_0x7fbc12775280, L_0x7fbc127729b0, C4<1>, C4<1>;
L_0x7fbc127753e0 .functor AND 1, L_0x7fbc12775ad0, L_0x7fbc127729b0, C4<1>, C4<1>;
L_0x7fbc127754d0 .functor NOR 1, L_0x7fbc12775330, L_0x7fbc12775580, C4<0>, C4<0>;
L_0x7fbc12775580 .functor NOR 1, L_0x7fbc127753e0, L_0x7fbc127754d0, C4<0>, C4<0>;
v0x7fbc127646d0_0 .net "and1", 0 0, L_0x7fbc12775330;  1 drivers
v0x7fbc12764780_0 .net "and2", 0 0, L_0x7fbc127753e0;  1 drivers
v0x7fbc12764820_0 .net "d", 0 0, L_0x7fbc12775ad0;  alias, 1 drivers
v0x7fbc127648d0_0 .net "d_n", 0 0, L_0x7fbc12775280;  1 drivers
v0x7fbc12764970_0 .net "e", 0 0, L_0x7fbc127729b0;  alias, 1 drivers
v0x7fbc12764a50_0 .net "q", 0 0, L_0x7fbc127754d0;  alias, 1 drivers
v0x7fbc12764af0_0 .net "q_n", 0 0, L_0x7fbc12775580;  1 drivers
S_0x7fbc12764bc0 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc12764290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc127756f0 .functor NOT 1, L_0x7fbc127754d0, C4<0>, C4<0>, C4<0>;
L_0x7fbc12775760 .functor AND 1, L_0x7fbc127756f0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12775810 .functor AND 1, L_0x7fbc127754d0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc127758a0 .functor NOR 1, L_0x7fbc12775760, L_0x7fbc127759b0, C4<0>, C4<0>;
L_0x7fbc127759b0 .functor NOR 1, L_0x7fbc12775810, L_0x7fbc127758a0, C4<0>, C4<0>;
v0x7fbc12764de0_0 .net "and1", 0 0, L_0x7fbc12775760;  1 drivers
v0x7fbc12764e80_0 .net "and2", 0 0, L_0x7fbc12775810;  1 drivers
v0x7fbc12764f20_0 .net "d", 0 0, L_0x7fbc127754d0;  alias, 1 drivers
v0x7fbc12764ff0_0 .net "d_n", 0 0, L_0x7fbc127756f0;  1 drivers
v0x7fbc12765080_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12765150_0 .net "q", 0 0, L_0x7fbc127758a0;  alias, 1 drivers
v0x7fbc127651e0_0 .net "q_n", 0 0, L_0x7fbc127759b0;  1 drivers
S_0x7fbc12765680 .scope generate, "genblk1[8]" "genblk1[8]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc1275fee0 .param/l "i" 0 3 13, +C4<01000>;
S_0x7fbc12765900 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc12765680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12775bf0 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc12766a50_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12766ae0_0 .net "clk_n", 0 0, L_0x7fbc12775bf0;  1 drivers
v0x7fbc12766b70_0 .net "d", 0 0, L_0x7fbc127764a0;  1 drivers
v0x7fbc12766c40_0 .net "q", 0 0, L_0x7fbc12776270;  1 drivers
v0x7fbc12766cd0_0 .net "q_tmp", 0 0, L_0x7fbc12775e90;  1 drivers
S_0x7fbc12765b10 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc12765900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12775c60 .functor NOT 1, L_0x7fbc127764a0, C4<0>, C4<0>, C4<0>;
L_0x7fbc12775cd0 .functor AND 1, L_0x7fbc12775c60, L_0x7fbc12775bf0, C4<1>, C4<1>;
L_0x7fbc12775d80 .functor AND 1, L_0x7fbc127764a0, L_0x7fbc12775bf0, C4<1>, C4<1>;
L_0x7fbc12775e90 .functor NOR 1, L_0x7fbc12775cd0, L_0x7fbc12775f40, C4<0>, C4<0>;
L_0x7fbc12775f40 .functor NOR 1, L_0x7fbc12775d80, L_0x7fbc12775e90, C4<0>, C4<0>;
v0x7fbc12765d40_0 .net "and1", 0 0, L_0x7fbc12775cd0;  1 drivers
v0x7fbc12765df0_0 .net "and2", 0 0, L_0x7fbc12775d80;  1 drivers
v0x7fbc12765e90_0 .net "d", 0 0, L_0x7fbc127764a0;  alias, 1 drivers
v0x7fbc12765f40_0 .net "d_n", 0 0, L_0x7fbc12775c60;  1 drivers
v0x7fbc12765fe0_0 .net "e", 0 0, L_0x7fbc12775bf0;  alias, 1 drivers
v0x7fbc127660c0_0 .net "q", 0 0, L_0x7fbc12775e90;  alias, 1 drivers
v0x7fbc12766160_0 .net "q_n", 0 0, L_0x7fbc12775f40;  1 drivers
S_0x7fbc12766230 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc12765900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc127760e0 .functor NOT 1, L_0x7fbc12775e90, C4<0>, C4<0>, C4<0>;
L_0x7fbc12776150 .functor AND 1, L_0x7fbc127760e0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc127761c0 .functor AND 1, L_0x7fbc12775e90, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12776270 .functor NOR 1, L_0x7fbc12776150, L_0x7fbc12776380, C4<0>, C4<0>;
L_0x7fbc12776380 .functor NOR 1, L_0x7fbc127761c0, L_0x7fbc12776270, C4<0>, C4<0>;
v0x7fbc12766450_0 .net "and1", 0 0, L_0x7fbc12776150;  1 drivers
v0x7fbc127664f0_0 .net "and2", 0 0, L_0x7fbc127761c0;  1 drivers
v0x7fbc12766590_0 .net "d", 0 0, L_0x7fbc12775e90;  alias, 1 drivers
v0x7fbc12766660_0 .net "d_n", 0 0, L_0x7fbc127760e0;  1 drivers
v0x7fbc127666f0_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12760e40_0 .net "q", 0 0, L_0x7fbc12776270;  alias, 1 drivers
v0x7fbc127669c0_0 .net "q_n", 0 0, L_0x7fbc12776380;  1 drivers
S_0x7fbc12766de0 .scope generate, "genblk1[9]" "genblk1[9]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc12766fa0 .param/l "i" 0 3 13, +C4<01001>;
S_0x7fbc12767020 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc12766de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12776610 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc12768050_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc127680f0_0 .net "clk_n", 0 0, L_0x7fbc12776610;  1 drivers
v0x7fbc12768190_0 .net "d", 0 0, L_0x7fbc12776e80;  1 drivers
v0x7fbc12768260_0 .net "q", 0 0, L_0x7fbc12776c50;  1 drivers
v0x7fbc12768310_0 .net "q_tmp", 0 0, L_0x7fbc12776870;  1 drivers
S_0x7fbc12767230 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc12767020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12776680 .functor NOT 1, L_0x7fbc12776e80, C4<0>, C4<0>, C4<0>;
L_0x7fbc127766f0 .functor AND 1, L_0x7fbc12776680, L_0x7fbc12776610, C4<1>, C4<1>;
L_0x7fbc12776760 .functor AND 1, L_0x7fbc12776e80, L_0x7fbc12776610, C4<1>, C4<1>;
L_0x7fbc12776870 .functor NOR 1, L_0x7fbc127766f0, L_0x7fbc12776920, C4<0>, C4<0>;
L_0x7fbc12776920 .functor NOR 1, L_0x7fbc12776760, L_0x7fbc12776870, C4<0>, C4<0>;
v0x7fbc12767470_0 .net "and1", 0 0, L_0x7fbc127766f0;  1 drivers
v0x7fbc12767520_0 .net "and2", 0 0, L_0x7fbc12776760;  1 drivers
v0x7fbc127675c0_0 .net "d", 0 0, L_0x7fbc12776e80;  alias, 1 drivers
v0x7fbc12767670_0 .net "d_n", 0 0, L_0x7fbc12776680;  1 drivers
v0x7fbc12767710_0 .net "e", 0 0, L_0x7fbc12776610;  alias, 1 drivers
v0x7fbc127677f0_0 .net "q", 0 0, L_0x7fbc12776870;  alias, 1 drivers
v0x7fbc12767890_0 .net "q_n", 0 0, L_0x7fbc12776920;  1 drivers
S_0x7fbc12767960 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc12767020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12776ac0 .functor NOT 1, L_0x7fbc12776870, C4<0>, C4<0>, C4<0>;
L_0x7fbc12776b30 .functor AND 1, L_0x7fbc12776ac0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12776ba0 .functor AND 1, L_0x7fbc12776870, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12776c50 .functor NOR 1, L_0x7fbc12776b30, L_0x7fbc12776d60, C4<0>, C4<0>;
L_0x7fbc12776d60 .functor NOR 1, L_0x7fbc12776ba0, L_0x7fbc12776c50, C4<0>, C4<0>;
v0x7fbc12767b80_0 .net "and1", 0 0, L_0x7fbc12776b30;  1 drivers
v0x7fbc12767c20_0 .net "and2", 0 0, L_0x7fbc12776ba0;  1 drivers
v0x7fbc12767cc0_0 .net "d", 0 0, L_0x7fbc12776870;  alias, 1 drivers
v0x7fbc12767d90_0 .net "d_n", 0 0, L_0x7fbc12776ac0;  1 drivers
v0x7fbc12767e20_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12767ef0_0 .net "q", 0 0, L_0x7fbc12776c50;  alias, 1 drivers
v0x7fbc12767f80_0 .net "q_n", 0 0, L_0x7fbc12776d60;  1 drivers
S_0x7fbc12768420 .scope generate, "genblk1[10]" "genblk1[10]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc127685e0 .param/l "i" 0 3 13, +C4<01010>;
S_0x7fbc12768660 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc12768420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12776fa0 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc12769680_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12769720_0 .net "clk_n", 0 0, L_0x7fbc12776fa0;  1 drivers
v0x7fbc127697c0_0 .net "d", 0 0, L_0x7fbc12777850;  1 drivers
v0x7fbc12769890_0 .net "q", 0 0, L_0x7fbc12777620;  1 drivers
v0x7fbc12769940_0 .net "q_tmp", 0 0, L_0x7fbc12777240;  1 drivers
S_0x7fbc12768870 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc12768660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12777010 .functor NOT 1, L_0x7fbc12777850, C4<0>, C4<0>, C4<0>;
L_0x7fbc12777080 .functor AND 1, L_0x7fbc12777010, L_0x7fbc12776fa0, C4<1>, C4<1>;
L_0x7fbc12777130 .functor AND 1, L_0x7fbc12777850, L_0x7fbc12776fa0, C4<1>, C4<1>;
L_0x7fbc12777240 .functor NOR 1, L_0x7fbc12777080, L_0x7fbc127772f0, C4<0>, C4<0>;
L_0x7fbc127772f0 .functor NOR 1, L_0x7fbc12777130, L_0x7fbc12777240, C4<0>, C4<0>;
v0x7fbc12768aa0_0 .net "and1", 0 0, L_0x7fbc12777080;  1 drivers
v0x7fbc12768b50_0 .net "and2", 0 0, L_0x7fbc12777130;  1 drivers
v0x7fbc12768bf0_0 .net "d", 0 0, L_0x7fbc12777850;  alias, 1 drivers
v0x7fbc12768ca0_0 .net "d_n", 0 0, L_0x7fbc12777010;  1 drivers
v0x7fbc12768d40_0 .net "e", 0 0, L_0x7fbc12776fa0;  alias, 1 drivers
v0x7fbc12768e20_0 .net "q", 0 0, L_0x7fbc12777240;  alias, 1 drivers
v0x7fbc12768ec0_0 .net "q_n", 0 0, L_0x7fbc127772f0;  1 drivers
S_0x7fbc12768f90 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc12768660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12777490 .functor NOT 1, L_0x7fbc12777240, C4<0>, C4<0>, C4<0>;
L_0x7fbc12777500 .functor AND 1, L_0x7fbc12777490, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12777570 .functor AND 1, L_0x7fbc12777240, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12777620 .functor NOR 1, L_0x7fbc12777500, L_0x7fbc12777730, C4<0>, C4<0>;
L_0x7fbc12777730 .functor NOR 1, L_0x7fbc12777570, L_0x7fbc12777620, C4<0>, C4<0>;
v0x7fbc127691b0_0 .net "and1", 0 0, L_0x7fbc12777500;  1 drivers
v0x7fbc12769250_0 .net "and2", 0 0, L_0x7fbc12777570;  1 drivers
v0x7fbc127692f0_0 .net "d", 0 0, L_0x7fbc12777240;  alias, 1 drivers
v0x7fbc127693c0_0 .net "d_n", 0 0, L_0x7fbc12777490;  1 drivers
v0x7fbc12769450_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12769520_0 .net "q", 0 0, L_0x7fbc12777620;  alias, 1 drivers
v0x7fbc127695b0_0 .net "q_n", 0 0, L_0x7fbc12777730;  1 drivers
S_0x7fbc12769a50 .scope generate, "genblk1[11]" "genblk1[11]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc12769c10 .param/l "i" 0 3 13, +C4<01011>;
S_0x7fbc12769c90 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc12769a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc127779d0 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc1276acb0_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1276ad50_0 .net "clk_n", 0 0, L_0x7fbc127779d0;  1 drivers
v0x7fbc1276adf0_0 .net "d", 0 0, L_0x7fbc12778240;  1 drivers
v0x7fbc1276aec0_0 .net "q", 0 0, L_0x7fbc12778010;  1 drivers
v0x7fbc1276af70_0 .net "q_tmp", 0 0, L_0x7fbc12777c30;  1 drivers
S_0x7fbc12769ea0 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc12769c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12777a40 .functor NOT 1, L_0x7fbc12778240, C4<0>, C4<0>, C4<0>;
L_0x7fbc12777ab0 .functor AND 1, L_0x7fbc12777a40, L_0x7fbc127779d0, C4<1>, C4<1>;
L_0x7fbc12777b20 .functor AND 1, L_0x7fbc12778240, L_0x7fbc127779d0, C4<1>, C4<1>;
L_0x7fbc12777c30 .functor NOR 1, L_0x7fbc12777ab0, L_0x7fbc12777ce0, C4<0>, C4<0>;
L_0x7fbc12777ce0 .functor NOR 1, L_0x7fbc12777b20, L_0x7fbc12777c30, C4<0>, C4<0>;
v0x7fbc1276a0d0_0 .net "and1", 0 0, L_0x7fbc12777ab0;  1 drivers
v0x7fbc1276a180_0 .net "and2", 0 0, L_0x7fbc12777b20;  1 drivers
v0x7fbc1276a220_0 .net "d", 0 0, L_0x7fbc12778240;  alias, 1 drivers
v0x7fbc1276a2d0_0 .net "d_n", 0 0, L_0x7fbc12777a40;  1 drivers
v0x7fbc1276a370_0 .net "e", 0 0, L_0x7fbc127779d0;  alias, 1 drivers
v0x7fbc1276a450_0 .net "q", 0 0, L_0x7fbc12777c30;  alias, 1 drivers
v0x7fbc1276a4f0_0 .net "q_n", 0 0, L_0x7fbc12777ce0;  1 drivers
S_0x7fbc1276a5c0 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc12769c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12777e80 .functor NOT 1, L_0x7fbc12777c30, C4<0>, C4<0>, C4<0>;
L_0x7fbc12777ef0 .functor AND 1, L_0x7fbc12777e80, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12777f60 .functor AND 1, L_0x7fbc12777c30, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12778010 .functor NOR 1, L_0x7fbc12777ef0, L_0x7fbc12778120, C4<0>, C4<0>;
L_0x7fbc12778120 .functor NOR 1, L_0x7fbc12777f60, L_0x7fbc12778010, C4<0>, C4<0>;
v0x7fbc1276a7e0_0 .net "and1", 0 0, L_0x7fbc12777ef0;  1 drivers
v0x7fbc1276a880_0 .net "and2", 0 0, L_0x7fbc12777f60;  1 drivers
v0x7fbc1276a920_0 .net "d", 0 0, L_0x7fbc12777c30;  alias, 1 drivers
v0x7fbc1276a9f0_0 .net "d_n", 0 0, L_0x7fbc12777e80;  1 drivers
v0x7fbc1276aa80_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1276ab50_0 .net "q", 0 0, L_0x7fbc12778010;  alias, 1 drivers
v0x7fbc1276abe0_0 .net "q_n", 0 0, L_0x7fbc12778120;  1 drivers
S_0x7fbc1276b080 .scope generate, "genblk1[12]" "genblk1[12]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc1276b240 .param/l "i" 0 3 13, +C4<01100>;
S_0x7fbc1276b2c0 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc1276b080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12778360 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc1276c2e0_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1276c380_0 .net "clk_n", 0 0, L_0x7fbc12778360;  1 drivers
v0x7fbc1276c420_0 .net "d", 0 0, L_0x7fbc12778c10;  1 drivers
v0x7fbc1276c4f0_0 .net "q", 0 0, L_0x7fbc127789e0;  1 drivers
v0x7fbc1276c5a0_0 .net "q_tmp", 0 0, L_0x7fbc12778600;  1 drivers
S_0x7fbc1276b4d0 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc1276b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc127783d0 .functor NOT 1, L_0x7fbc12778c10, C4<0>, C4<0>, C4<0>;
L_0x7fbc12778440 .functor AND 1, L_0x7fbc127783d0, L_0x7fbc12778360, C4<1>, C4<1>;
L_0x7fbc127784f0 .functor AND 1, L_0x7fbc12778c10, L_0x7fbc12778360, C4<1>, C4<1>;
L_0x7fbc12778600 .functor NOR 1, L_0x7fbc12778440, L_0x7fbc127786b0, C4<0>, C4<0>;
L_0x7fbc127786b0 .functor NOR 1, L_0x7fbc127784f0, L_0x7fbc12778600, C4<0>, C4<0>;
v0x7fbc1276b700_0 .net "and1", 0 0, L_0x7fbc12778440;  1 drivers
v0x7fbc1276b7b0_0 .net "and2", 0 0, L_0x7fbc127784f0;  1 drivers
v0x7fbc1276b850_0 .net "d", 0 0, L_0x7fbc12778c10;  alias, 1 drivers
v0x7fbc1276b900_0 .net "d_n", 0 0, L_0x7fbc127783d0;  1 drivers
v0x7fbc1276b9a0_0 .net "e", 0 0, L_0x7fbc12778360;  alias, 1 drivers
v0x7fbc1276ba80_0 .net "q", 0 0, L_0x7fbc12778600;  alias, 1 drivers
v0x7fbc1276bb20_0 .net "q_n", 0 0, L_0x7fbc127786b0;  1 drivers
S_0x7fbc1276bbf0 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc1276b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12778850 .functor NOT 1, L_0x7fbc12778600, C4<0>, C4<0>, C4<0>;
L_0x7fbc127788c0 .functor AND 1, L_0x7fbc12778850, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12778930 .functor AND 1, L_0x7fbc12778600, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc127789e0 .functor NOR 1, L_0x7fbc127788c0, L_0x7fbc12778af0, C4<0>, C4<0>;
L_0x7fbc12778af0 .functor NOR 1, L_0x7fbc12778930, L_0x7fbc127789e0, C4<0>, C4<0>;
v0x7fbc1276be10_0 .net "and1", 0 0, L_0x7fbc127788c0;  1 drivers
v0x7fbc1276beb0_0 .net "and2", 0 0, L_0x7fbc12778930;  1 drivers
v0x7fbc1276bf50_0 .net "d", 0 0, L_0x7fbc12778600;  alias, 1 drivers
v0x7fbc1276c020_0 .net "d_n", 0 0, L_0x7fbc12778850;  1 drivers
v0x7fbc1276c0b0_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1276c180_0 .net "q", 0 0, L_0x7fbc127789e0;  alias, 1 drivers
v0x7fbc1276c210_0 .net "q_n", 0 0, L_0x7fbc12778af0;  1 drivers
S_0x7fbc1276c6b0 .scope generate, "genblk1[13]" "genblk1[13]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc1276c870 .param/l "i" 0 3 13, +C4<01101>;
S_0x7fbc1276c8f0 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc1276c6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12778da0 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc1276d910_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1276d9b0_0 .net "clk_n", 0 0, L_0x7fbc12778da0;  1 drivers
v0x7fbc1276da50_0 .net "d", 0 0, L_0x7fbc127795f0;  1 drivers
v0x7fbc1276db20_0 .net "q", 0 0, L_0x7fbc127793c0;  1 drivers
v0x7fbc1276dbd0_0 .net "q_tmp", 0 0, L_0x7fbc12778fe0;  1 drivers
S_0x7fbc1276cb00 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc1276c8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12778e10 .functor NOT 1, L_0x7fbc127795f0, C4<0>, C4<0>, C4<0>;
L_0x7fbc12778e80 .functor AND 1, L_0x7fbc12778e10, L_0x7fbc12778da0, C4<1>, C4<1>;
L_0x7fbc12778ef0 .functor AND 1, L_0x7fbc127795f0, L_0x7fbc12778da0, C4<1>, C4<1>;
L_0x7fbc12778fe0 .functor NOR 1, L_0x7fbc12778e80, L_0x7fbc12779090, C4<0>, C4<0>;
L_0x7fbc12779090 .functor NOR 1, L_0x7fbc12778ef0, L_0x7fbc12778fe0, C4<0>, C4<0>;
v0x7fbc1276cd30_0 .net "and1", 0 0, L_0x7fbc12778e80;  1 drivers
v0x7fbc1276cde0_0 .net "and2", 0 0, L_0x7fbc12778ef0;  1 drivers
v0x7fbc1276ce80_0 .net "d", 0 0, L_0x7fbc127795f0;  alias, 1 drivers
v0x7fbc1276cf30_0 .net "d_n", 0 0, L_0x7fbc12778e10;  1 drivers
v0x7fbc1276cfd0_0 .net "e", 0 0, L_0x7fbc12778da0;  alias, 1 drivers
v0x7fbc1276d0b0_0 .net "q", 0 0, L_0x7fbc12778fe0;  alias, 1 drivers
v0x7fbc1276d150_0 .net "q_n", 0 0, L_0x7fbc12779090;  1 drivers
S_0x7fbc1276d220 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc1276c8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12779230 .functor NOT 1, L_0x7fbc12778fe0, C4<0>, C4<0>, C4<0>;
L_0x7fbc127792a0 .functor AND 1, L_0x7fbc12779230, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12779310 .functor AND 1, L_0x7fbc12778fe0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc127793c0 .functor NOR 1, L_0x7fbc127792a0, L_0x7fbc127794d0, C4<0>, C4<0>;
L_0x7fbc127794d0 .functor NOR 1, L_0x7fbc12779310, L_0x7fbc127793c0, C4<0>, C4<0>;
v0x7fbc1276d440_0 .net "and1", 0 0, L_0x7fbc127792a0;  1 drivers
v0x7fbc1276d4e0_0 .net "and2", 0 0, L_0x7fbc12779310;  1 drivers
v0x7fbc1276d580_0 .net "d", 0 0, L_0x7fbc12778fe0;  alias, 1 drivers
v0x7fbc1276d650_0 .net "d_n", 0 0, L_0x7fbc12779230;  1 drivers
v0x7fbc1276d6e0_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1276d7b0_0 .net "q", 0 0, L_0x7fbc127793c0;  alias, 1 drivers
v0x7fbc1276d840_0 .net "q_n", 0 0, L_0x7fbc127794d0;  1 drivers
S_0x7fbc1276dce0 .scope generate, "genblk1[14]" "genblk1[14]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc1276dea0 .param/l "i" 0 3 13, +C4<01110>;
S_0x7fbc1276df20 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc1276dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12779710 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc1276ef40_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1276efe0_0 .net "clk_n", 0 0, L_0x7fbc12779710;  1 drivers
v0x7fbc1276f080_0 .net "d", 0 0, L_0x7fbc12779fc0;  1 drivers
v0x7fbc1276f150_0 .net "q", 0 0, L_0x7fbc12779d90;  1 drivers
v0x7fbc1276f200_0 .net "q_tmp", 0 0, L_0x7fbc127799b0;  1 drivers
S_0x7fbc1276e130 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc1276df20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12779780 .functor NOT 1, L_0x7fbc12779fc0, C4<0>, C4<0>, C4<0>;
L_0x7fbc127797f0 .functor AND 1, L_0x7fbc12779780, L_0x7fbc12779710, C4<1>, C4<1>;
L_0x7fbc127798a0 .functor AND 1, L_0x7fbc12779fc0, L_0x7fbc12779710, C4<1>, C4<1>;
L_0x7fbc127799b0 .functor NOR 1, L_0x7fbc127797f0, L_0x7fbc12779a60, C4<0>, C4<0>;
L_0x7fbc12779a60 .functor NOR 1, L_0x7fbc127798a0, L_0x7fbc127799b0, C4<0>, C4<0>;
v0x7fbc1276e360_0 .net "and1", 0 0, L_0x7fbc127797f0;  1 drivers
v0x7fbc1276e410_0 .net "and2", 0 0, L_0x7fbc127798a0;  1 drivers
v0x7fbc1276e4b0_0 .net "d", 0 0, L_0x7fbc12779fc0;  alias, 1 drivers
v0x7fbc1276e560_0 .net "d_n", 0 0, L_0x7fbc12779780;  1 drivers
v0x7fbc1276e600_0 .net "e", 0 0, L_0x7fbc12779710;  alias, 1 drivers
v0x7fbc1276e6e0_0 .net "q", 0 0, L_0x7fbc127799b0;  alias, 1 drivers
v0x7fbc1276e780_0 .net "q_n", 0 0, L_0x7fbc12779a60;  1 drivers
S_0x7fbc1276e850 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc1276df20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12779c00 .functor NOT 1, L_0x7fbc127799b0, C4<0>, C4<0>, C4<0>;
L_0x7fbc12779c70 .functor AND 1, L_0x7fbc12779c00, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12779ce0 .functor AND 1, L_0x7fbc127799b0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc12779d90 .functor NOR 1, L_0x7fbc12779c70, L_0x7fbc12779ea0, C4<0>, C4<0>;
L_0x7fbc12779ea0 .functor NOR 1, L_0x7fbc12779ce0, L_0x7fbc12779d90, C4<0>, C4<0>;
v0x7fbc1276ea70_0 .net "and1", 0 0, L_0x7fbc12779c70;  1 drivers
v0x7fbc1276eb10_0 .net "and2", 0 0, L_0x7fbc12779ce0;  1 drivers
v0x7fbc1276ebb0_0 .net "d", 0 0, L_0x7fbc127799b0;  alias, 1 drivers
v0x7fbc1276ec80_0 .net "d_n", 0 0, L_0x7fbc12779c00;  1 drivers
v0x7fbc1276ed10_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc1276ede0_0 .net "q", 0 0, L_0x7fbc12779d90;  alias, 1 drivers
v0x7fbc1276ee70_0 .net "q_n", 0 0, L_0x7fbc12779ea0;  1 drivers
S_0x7fbc1276f310 .scope generate, "genblk1[15]" "genblk1[15]" 3 13, 3 13 0, S_0x7fbc1273c1a0;
 .timescale 0 0;
P_0x7fbc1276f4d0 .param/l "i" 0 3 13, +C4<01111>;
S_0x7fbc1276f550 .scope module, "dff" "d_flip_flop" 3 14, 4 3 0, S_0x7fbc1276f310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12778d30 .functor NOT 1, v0x7fbc127668a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbc12770570_0 .net "clk", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12770610_0 .net "clk_n", 0 0, L_0x7fbc12778d30;  1 drivers
v0x7fbc127706b0_0 .net "d", 0 0, L_0x7fbc1277aab0;  1 drivers
v0x7fbc12770780_0 .net "q", 0 0, L_0x7fbc1277a880;  1 drivers
v0x7fbc12770830_0 .net "q_tmp", 0 0, L_0x7fbc1277a4a0;  1 drivers
S_0x7fbc1276f760 .scope module, "master" "d_latch" 4 10, 5 1 0, S_0x7fbc1276f550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc12775200 .functor NOT 1, L_0x7fbc1277aab0, C4<0>, C4<0>, C4<0>;
L_0x7fbc1277a2e0 .functor AND 1, L_0x7fbc12775200, L_0x7fbc12778d30, C4<1>, C4<1>;
L_0x7fbc1277a390 .functor AND 1, L_0x7fbc1277aab0, L_0x7fbc12778d30, C4<1>, C4<1>;
L_0x7fbc1277a4a0 .functor NOR 1, L_0x7fbc1277a2e0, L_0x7fbc1277a550, C4<0>, C4<0>;
L_0x7fbc1277a550 .functor NOR 1, L_0x7fbc1277a390, L_0x7fbc1277a4a0, C4<0>, C4<0>;
v0x7fbc1276f990_0 .net "and1", 0 0, L_0x7fbc1277a2e0;  1 drivers
v0x7fbc1276fa40_0 .net "and2", 0 0, L_0x7fbc1277a390;  1 drivers
v0x7fbc1276fae0_0 .net "d", 0 0, L_0x7fbc1277aab0;  alias, 1 drivers
v0x7fbc1276fb90_0 .net "d_n", 0 0, L_0x7fbc12775200;  1 drivers
v0x7fbc1276fc30_0 .net "e", 0 0, L_0x7fbc12778d30;  alias, 1 drivers
v0x7fbc1276fd10_0 .net "q", 0 0, L_0x7fbc1277a4a0;  alias, 1 drivers
v0x7fbc1276fdb0_0 .net "q_n", 0 0, L_0x7fbc1277a550;  1 drivers
S_0x7fbc1276fe80 .scope module, "slave" "d_latch" 4 11, 5 1 0, S_0x7fbc1276f550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
L_0x7fbc1277a6f0 .functor NOT 1, L_0x7fbc1277a4a0, C4<0>, C4<0>, C4<0>;
L_0x7fbc1277a760 .functor AND 1, L_0x7fbc1277a6f0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc1277a7d0 .functor AND 1, L_0x7fbc1277a4a0, v0x7fbc127668a0_0, C4<1>, C4<1>;
L_0x7fbc1277a880 .functor NOR 1, L_0x7fbc1277a760, L_0x7fbc1277a990, C4<0>, C4<0>;
L_0x7fbc1277a990 .functor NOR 1, L_0x7fbc1277a7d0, L_0x7fbc1277a880, C4<0>, C4<0>;
v0x7fbc127700a0_0 .net "and1", 0 0, L_0x7fbc1277a760;  1 drivers
v0x7fbc12770140_0 .net "and2", 0 0, L_0x7fbc1277a7d0;  1 drivers
v0x7fbc127701e0_0 .net "d", 0 0, L_0x7fbc1277a4a0;  alias, 1 drivers
v0x7fbc127702b0_0 .net "d_n", 0 0, L_0x7fbc1277a6f0;  1 drivers
v0x7fbc12770340_0 .net "e", 0 0, v0x7fbc127668a0_0;  alias, 1 drivers
v0x7fbc12770410_0 .net "q", 0 0, L_0x7fbc1277a880;  alias, 1 drivers
v0x7fbc127704a0_0 .net "q_n", 0 0, L_0x7fbc1277a990;  1 drivers
    .scope S_0x7fbc1273d500;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbc127668a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fbc1273d500;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x7fbc127668a0_0;
    %nor/r;
    %store/vec4 v0x7fbc127668a0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbc1273d500;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "register.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbc1273d500 {0 0 0};
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x7fbc12770a60_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 9, 0, 16;
    %store/vec4 v0x7fbc12770a60_0, 0, 16;
    %delay 3, 0;
    %pushi/vec4 32817, 0, 16;
    %store/vec4 v0x7fbc12770a60_0, 0, 16;
    %delay 1, 0;
    %pushi/vec4 6, 0, 16;
    %store/vec4 v0x7fbc12770a60_0, 0, 16;
    %delay 4, 0;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x7fbc12770a60_0, 0, 16;
    %delay 8, 0;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7fbc12770a60_0, 0, 16;
    %delay 6, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7fbc12770a60_0, 0, 16;
    %delay 7, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbc12770a60_0, 0, 16;
    %delay 7, 0;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x7fbc12770a60_0, 0, 16;
    %delay 20, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fbc1273d500;
T_3 ;
    %vpi_call 2 38 "$monitor", "At time %t, q = %h", $time, v0x7fbc12770af0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "register_tb.v";
    "../../modules/register.v";
    "../../modules/d_flip_flop.v";
    "../../modules/d_latch.v";
