#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd1c3209d10 .scope module, "testbench" "testbench" 2 131;
 .timescale 0 0;
v0x7fd1c1d17660_0 .net "Aout", 3 0, v0x7fd1c1d15560_0;  1 drivers
v0x7fd1c1d176f0_0 .net "BUS", 3 0, L_0x7fd1c1e04fc0;  1 drivers
v0x7fd1c1d17780_0 .net "Bout", 3 0, v0x7fd1c1d15b70_0;  1 drivers
v0x7fd1c1d17810_0 .var "CK", 0 0;
v0x7fd1c1d178a0_0 .net "Dcf", 0 0, v0x7fd1c1d14040_0;  1 drivers
v0x7fd1c1d179b0_0 .net "IM", 3 0, L_0x7fd1c1e15d30;  1 drivers
v0x7fd1c1d17a80_0 .net "LD_A", 0 0, L_0x7fd1c1e0dad0;  1 drivers
v0x7fd1c1d17b10_0 .net "LD_B", 0 0, L_0x7fd1c1e0b580;  1 drivers
v0x7fd1c1d17ba0_0 .net "LD_PC", 0 0, L_0x7fd1c1e16b50;  1 drivers
v0x7fd1c1d17cb0_0 .net "LD_out", 0 0, L_0x7fd1c1e16620;  1 drivers
v0x7fd1c1d17d40_0 .net "OP", 3 0, L_0x7fd1c1e14850;  1 drivers
v0x7fd1c1d17dd0_0 .net "Oout", 3 0, L_0x7fd1c1e07d80;  1 drivers
v0x7fd1c1d17ea0_0 .net "S", 1 0, L_0x7fd1c1e16bf0;  1 drivers
v0x7fd1c1d17f70_0 .net "Y", 3 0, L_0x7fd1c1e06620;  1 drivers
v0x7fd1c1d18040_0 .net *"_ivl_2", 7 0, L_0x7fd1c1e147b0;  1 drivers
v0x7fd1c1d180d0_0 .net *"_ivl_4", 3 0, L_0x7fd1c1e14690;  1 drivers
L_0x7fd1c3163050 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d18160_0 .net *"_ivl_6", 3 0, L_0x7fd1c3163050;  1 drivers
v0x7fd1c1d182f0_0 .net "address", 3 0, v0x7fd1c1d14cb0_0;  1 drivers
v0x7fd1c1d183c0_0 .net "cFlag", 0 0, L_0x7fd1c1e05100;  1 drivers
v0x7fd1c1d18450_0 .net "op_im", 7 0, L_0x7fd1c1e15fd0;  1 drivers
L_0x7fd1c1e15d30 .part L_0x7fd1c1e15fd0, 0, 4;
L_0x7fd1c1e14690 .part L_0x7fd1c1e15fd0, 4, 4;
L_0x7fd1c1e147b0 .concat [ 4 4 0 0], L_0x7fd1c1e14690, L_0x7fd1c3163050;
L_0x7fd1c1e14850 .part L_0x7fd1c1e147b0, 0, 4;
S_0x7fd1c3209470 .scope module, "alu" "adder_4bit" 2 154, 2 66 0, S_0x7fd1c3209d10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Y";
    .port_info 1 /INPUT 4 "IM";
    .port_info 2 /OUTPUT 4 "BUS";
    .port_info 3 /OUTPUT 1 "cFlag";
v0x7fd1c320a2d0_0 .net "BUS", 3 0, L_0x7fd1c1e04fc0;  alias, 1 drivers
v0x7fd1c1d11250_0 .net "IM", 3 0, L_0x7fd1c1e15d30;  alias, 1 drivers
v0x7fd1c1d11310_0 .net "Y", 3 0, L_0x7fd1c1e06620;  alias, 1 drivers
v0x7fd1c1d113c0_0 .net *"_ivl_0", 4 0, L_0x7fd1c1e066c0;  1 drivers
L_0x7fd1c3163290 .functor BUFT 1, C4<01111>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d11450_0 .net/2u *"_ivl_12", 4 0, L_0x7fd1c3163290;  1 drivers
v0x7fd1c1d11540_0 .net *"_ivl_14", 0 0, L_0x7fd1c1e05060;  1 drivers
L_0x7fd1c31632d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d115e0_0 .net/2u *"_ivl_16", 0 0, L_0x7fd1c31632d8;  1 drivers
L_0x7fd1c3163320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d11690_0 .net/2u *"_ivl_18", 0 0, L_0x7fd1c3163320;  1 drivers
L_0x7fd1c3163200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d11740_0 .net *"_ivl_3", 0 0, L_0x7fd1c3163200;  1 drivers
v0x7fd1c1d11850_0 .net *"_ivl_4", 4 0, L_0x7fd1c1e06760;  1 drivers
L_0x7fd1c3163248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d11900_0 .net *"_ivl_7", 0 0, L_0x7fd1c3163248;  1 drivers
v0x7fd1c1d119b0_0 .net "add", 4 0, L_0x7fd1c1e04f20;  1 drivers
v0x7fd1c1d11a60_0 .net "cFlag", 0 0, L_0x7fd1c1e05100;  alias, 1 drivers
L_0x7fd1c1e066c0 .concat [ 4 1 0 0], L_0x7fd1c1e06620, L_0x7fd1c3163200;
L_0x7fd1c1e06760 .concat [ 4 1 0 0], L_0x7fd1c1e15d30, L_0x7fd1c3163248;
L_0x7fd1c1e04f20 .arith/sum 5, L_0x7fd1c1e066c0, L_0x7fd1c1e06760;
L_0x7fd1c1e04fc0 .part L_0x7fd1c1e04f20, 0, 4;
L_0x7fd1c1e05060 .cmp/gt 5, L_0x7fd1c1e04f20, L_0x7fd1c3163290;
L_0x7fd1c1e05100 .functor MUXZ 1, L_0x7fd1c3163320, L_0x7fd1c31632d8, L_0x7fd1c1e05060, C4<>;
S_0x7fd1c1d11b60 .scope module, "decoder" "decoder" 2 156, 2 87 0, S_0x7fd1c3209d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "LD_A";
    .port_info 1 /OUTPUT 1 "LD_B";
    .port_info 2 /OUTPUT 1 "LD_out";
    .port_info 3 /OUTPUT 1 "LD_PC";
    .port_info 4 /OUTPUT 2 "S";
    .port_info 5 /INPUT 4 "OP";
    .port_info 6 /INPUT 1 "Dcf";
v0x7fd1c1d11de0_0 .net "Dcf", 0 0, v0x7fd1c1d14040_0;  alias, 1 drivers
v0x7fd1c1d11e90_0 .net "LD_A", 0 0, L_0x7fd1c1e0dad0;  alias, 1 drivers
v0x7fd1c1d11f30_0 .net "LD_B", 0 0, L_0x7fd1c1e0b580;  alias, 1 drivers
v0x7fd1c1d11fe0_0 .net "LD_PC", 0 0, L_0x7fd1c1e16b50;  alias, 1 drivers
v0x7fd1c1d12080_0 .net "LD_out", 0 0, L_0x7fd1c1e16620;  alias, 1 drivers
v0x7fd1c1d12160_0 .net "OP", 3 0, L_0x7fd1c1e14850;  alias, 1 drivers
v0x7fd1c1d12210_0 .net "S", 1 0, L_0x7fd1c1e16bf0;  alias, 1 drivers
v0x7fd1c1d122c0_0 .net *"_ivl_0", 5 0, L_0x7fd1c1e0c940;  1 drivers
v0x7fd1c1d12370_0 .net *"_ivl_10", 0 0, L_0x7fd1c1e0cba0;  1 drivers
L_0x7fd1c31633b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d12480_0 .net *"_ivl_12", 4 0, L_0x7fd1c31633b0;  1 drivers
v0x7fd1c1d12530_0 .net *"_ivl_16", 5 0, L_0x7fd1c1e0dbf0;  1 drivers
v0x7fd1c1d125e0_0 .net *"_ivl_18", 4 0, L_0x7fd1c1e0dc90;  1 drivers
v0x7fd1c1d12690_0 .net *"_ivl_2", 4 0, L_0x7fd1c1e0c9e0;  1 drivers
v0x7fd1c1d12740_0 .net *"_ivl_20", 5 0, L_0x7fd1c1e0b3a0;  1 drivers
L_0x7fd1c31633f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d127f0_0 .net *"_ivl_23", 0 0, L_0x7fd1c31633f8;  1 drivers
v0x7fd1c1d128a0_0 .net *"_ivl_24", 5 0, L_0x7fd1c1e0b4e0;  1 drivers
v0x7fd1c1d12950_0 .net *"_ivl_26", 1 0, L_0x7fd1c1e0b440;  1 drivers
L_0x7fd1c3163440 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d12ae0_0 .net *"_ivl_28", 3 0, L_0x7fd1c3163440;  1 drivers
v0x7fd1c1d12b70_0 .net *"_ivl_32", 5 0, L_0x7fd1c1e16120;  1 drivers
v0x7fd1c1d12c20_0 .net *"_ivl_34", 4 0, L_0x7fd1c1e16230;  1 drivers
v0x7fd1c1d12cd0_0 .net *"_ivl_36", 5 0, L_0x7fd1c1e162d0;  1 drivers
L_0x7fd1c3163488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d12d80_0 .net *"_ivl_39", 0 0, L_0x7fd1c3163488;  1 drivers
v0x7fd1c1d12e30_0 .net *"_ivl_4", 5 0, L_0x7fd1c1e0cb00;  1 drivers
v0x7fd1c1d12ee0_0 .net *"_ivl_40", 5 0, L_0x7fd1c1e06880;  1 drivers
v0x7fd1c1d12f90_0 .net *"_ivl_42", 2 0, L_0x7fd1c1e164f0;  1 drivers
L_0x7fd1c31634d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d13040_0 .net *"_ivl_44", 2 0, L_0x7fd1c31634d0;  1 drivers
v0x7fd1c1d130f0_0 .net *"_ivl_48", 5 0, L_0x7fd1c1e166c0;  1 drivers
v0x7fd1c1d131a0_0 .net *"_ivl_50", 4 0, L_0x7fd1c1e16800;  1 drivers
v0x7fd1c1d13250_0 .net *"_ivl_52", 5 0, L_0x7fd1c1e168a0;  1 drivers
L_0x7fd1c3163518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d13300_0 .net *"_ivl_55", 0 0, L_0x7fd1c3163518;  1 drivers
v0x7fd1c1d133b0_0 .net *"_ivl_56", 5 0, L_0x7fd1c1e169f0;  1 drivers
v0x7fd1c1d13460_0 .net *"_ivl_58", 3 0, L_0x7fd1c1e16760;  1 drivers
L_0x7fd1c3163560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d13510_0 .net *"_ivl_60", 1 0, L_0x7fd1c3163560;  1 drivers
v0x7fd1c1d12a00_0 .net *"_ivl_64", 5 0, L_0x7fd1c1e16940;  1 drivers
v0x7fd1c1d137a0_0 .net *"_ivl_66", 4 0, L_0x7fd1c1e16cc0;  1 drivers
v0x7fd1c1d13830_0 .net *"_ivl_68", 5 0, L_0x7fd1c1e16a90;  1 drivers
L_0x7fd1c3163368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d138d0_0 .net *"_ivl_7", 0 0, L_0x7fd1c3163368;  1 drivers
L_0x7fd1c31635a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d13980_0 .net *"_ivl_71", 0 0, L_0x7fd1c31635a8;  1 drivers
v0x7fd1c1d13a30_0 .net *"_ivl_8", 5 0, L_0x7fd1c1e0da30;  1 drivers
v0x7fd1c1d13ae0 .array "mem", 25 0, 5 0;
L_0x7fd1c1e0c940 .array/port v0x7fd1c1d13ae0, L_0x7fd1c1e0cb00;
L_0x7fd1c1e0c9e0 .concat [ 1 4 0 0], v0x7fd1c1d14040_0, L_0x7fd1c1e14850;
L_0x7fd1c1e0cb00 .concat [ 5 1 0 0], L_0x7fd1c1e0c9e0, L_0x7fd1c3163368;
L_0x7fd1c1e0cba0 .part L_0x7fd1c1e0c940, 5, 1;
L_0x7fd1c1e0da30 .concat [ 1 5 0 0], L_0x7fd1c1e0cba0, L_0x7fd1c31633b0;
L_0x7fd1c1e0dad0 .part L_0x7fd1c1e0da30, 0, 1;
L_0x7fd1c1e0dbf0 .array/port v0x7fd1c1d13ae0, L_0x7fd1c1e0b3a0;
L_0x7fd1c1e0dc90 .concat [ 1 4 0 0], v0x7fd1c1d14040_0, L_0x7fd1c1e14850;
L_0x7fd1c1e0b3a0 .concat [ 5 1 0 0], L_0x7fd1c1e0dc90, L_0x7fd1c31633f8;
L_0x7fd1c1e0b440 .part L_0x7fd1c1e0dbf0, 4, 2;
L_0x7fd1c1e0b4e0 .concat [ 2 4 0 0], L_0x7fd1c1e0b440, L_0x7fd1c3163440;
L_0x7fd1c1e0b580 .part L_0x7fd1c1e0b4e0, 0, 1;
L_0x7fd1c1e16120 .array/port v0x7fd1c1d13ae0, L_0x7fd1c1e162d0;
L_0x7fd1c1e16230 .concat [ 1 4 0 0], v0x7fd1c1d14040_0, L_0x7fd1c1e14850;
L_0x7fd1c1e162d0 .concat [ 5 1 0 0], L_0x7fd1c1e16230, L_0x7fd1c3163488;
L_0x7fd1c1e164f0 .part L_0x7fd1c1e16120, 3, 3;
L_0x7fd1c1e06880 .concat [ 3 3 0 0], L_0x7fd1c1e164f0, L_0x7fd1c31634d0;
L_0x7fd1c1e16620 .part L_0x7fd1c1e06880, 0, 1;
L_0x7fd1c1e166c0 .array/port v0x7fd1c1d13ae0, L_0x7fd1c1e168a0;
L_0x7fd1c1e16800 .concat [ 1 4 0 0], v0x7fd1c1d14040_0, L_0x7fd1c1e14850;
L_0x7fd1c1e168a0 .concat [ 5 1 0 0], L_0x7fd1c1e16800, L_0x7fd1c3163518;
L_0x7fd1c1e16760 .part L_0x7fd1c1e166c0, 2, 4;
L_0x7fd1c1e169f0 .concat [ 4 2 0 0], L_0x7fd1c1e16760, L_0x7fd1c3163560;
L_0x7fd1c1e16b50 .part L_0x7fd1c1e169f0, 0, 1;
L_0x7fd1c1e16940 .array/port v0x7fd1c1d13ae0, L_0x7fd1c1e16a90;
L_0x7fd1c1e16cc0 .concat [ 1 4 0 0], v0x7fd1c1d14040_0, L_0x7fd1c1e14850;
L_0x7fd1c1e16a90 .concat [ 5 1 0 0], L_0x7fd1c1e16cc0, L_0x7fd1c31635a8;
L_0x7fd1c1e16bf0 .part L_0x7fd1c1e16940, 0, 2;
S_0x7fd1c1d13c30 .scope module, "dff" "dff" 2 155, 2 77 0, S_0x7fd1c3209d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CK";
    .port_info 2 /OUTPUT 1 "DCF";
v0x7fd1c1d13e20_0 .net "CK", 0 0, v0x7fd1c1d17810_0;  1 drivers
v0x7fd1c1d13eb0_0 .net "D", 0 0, L_0x7fd1c1e05100;  alias, 1 drivers
v0x7fd1c1d13f70_0 .net "DCF", 0 0, v0x7fd1c1d14040_0;  alias, 1 drivers
v0x7fd1c1d14040_0 .var "q", 0 0;
E_0x7fd1c1d13df0 .event posedge, v0x7fd1c1d13e20_0;
S_0x7fd1c1d140f0 .scope module, "memory" "rom_8bit_16word" 2 149, 2 1 0, S_0x7fd1c3209d10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "AD";
    .port_info 1 /OUTPUT 8 "Q";
L_0x7fd1c1e15fd0 .functor BUFZ 8, L_0x7fd1c1d184e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fd1c1d142f0_0 .net "AD", 3 0, v0x7fd1c1d14cb0_0;  alias, 1 drivers
v0x7fd1c1d143b0_0 .net "Q", 7 0, L_0x7fd1c1e15fd0;  alias, 1 drivers
v0x7fd1c1d14450_0 .net *"_ivl_0", 7 0, L_0x7fd1c1d184e0;  1 drivers
v0x7fd1c1d14500_0 .net *"_ivl_2", 5 0, L_0x7fd1c1d18580;  1 drivers
L_0x7fd1c3163008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d145b0_0 .net *"_ivl_5", 1 0, L_0x7fd1c3163008;  1 drivers
v0x7fd1c1d146a0 .array "q", 15 0, 7 0;
L_0x7fd1c1d184e0 .array/port v0x7fd1c1d146a0, L_0x7fd1c1d18580;
L_0x7fd1c1d18580 .concat [ 4 2 0 0], v0x7fd1c1d14cb0_0, L_0x7fd1c3163008;
S_0x7fd1c1d14770 .scope module, "programCounter" "programCounter" 2 157, 2 16 0, S_0x7fd1c3209d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD_PC";
    .port_info 2 /INPUT 4 "AD";
    .port_info 3 /OUTPUT 4 "OUT";
v0x7fd1c1d149d0_0 .net "AD", 3 0, L_0x7fd1c1e15d30;  alias, 1 drivers
v0x7fd1c1d14a80_0 .net "CK", 0 0, v0x7fd1c1d17810_0;  alias, 1 drivers
v0x7fd1c1d14b30_0 .net "LD_PC", 0 0, L_0x7fd1c1e16b50;  alias, 1 drivers
v0x7fd1c1d14c00_0 .net "OUT", 3 0, v0x7fd1c1d14cb0_0;  alias, 1 drivers
v0x7fd1c1d14cb0_0 .var "q", 3 0;
S_0x7fd1c1d14d90 .scope module, "registers" "registers" 2 152, 2 55 0, S_0x7fd1c3209d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD_A";
    .port_info 2 /INPUT 1 "LD_B";
    .port_info 3 /INPUT 1 "LD_out";
    .port_info 4 /INPUT 4 "BUS";
    .port_info 5 /OUTPUT 4 "A_out";
    .port_info 6 /OUTPUT 4 "B_out";
    .port_info 7 /OUTPUT 4 "O_out";
v0x7fd1c1d162d0_0 .net "A_out", 3 0, v0x7fd1c1d15560_0;  alias, 1 drivers
v0x7fd1c1d16380_0 .net "BUS", 3 0, L_0x7fd1c1e04fc0;  alias, 1 drivers
v0x7fd1c1d16490_0 .net "B_out", 3 0, v0x7fd1c1d15b70_0;  alias, 1 drivers
v0x7fd1c1d16540_0 .net "CK", 0 0, v0x7fd1c1d17810_0;  alias, 1 drivers
v0x7fd1c1d165d0_0 .net "LD_A", 0 0, L_0x7fd1c1e0dad0;  alias, 1 drivers
v0x7fd1c1d166e0_0 .net "LD_B", 0 0, L_0x7fd1c1e0b580;  alias, 1 drivers
v0x7fd1c1d167b0_0 .net "LD_out", 0 0, L_0x7fd1c1e16620;  alias, 1 drivers
v0x7fd1c1d16880_0 .net "O_out", 3 0, L_0x7fd1c1e07d80;  alias, 1 drivers
S_0x7fd1c1d15050 .scope module, "A_register" "register" 2 61, 2 29 0, S_0x7fd1c1d14d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 4 "BUS";
    .port_info 3 /OUTPUT 4 "OUT";
v0x7fd1c1d15280_0 .net "BUS", 3 0, L_0x7fd1c1e04fc0;  alias, 1 drivers
v0x7fd1c1d15350_0 .net "CK", 0 0, v0x7fd1c1d17810_0;  alias, 1 drivers
v0x7fd1c1d15420_0 .net "LD", 0 0, L_0x7fd1c1e0dad0;  alias, 1 drivers
v0x7fd1c1d154d0_0 .net "OUT", 3 0, v0x7fd1c1d15560_0;  alias, 1 drivers
v0x7fd1c1d15560_0 .var "q", 3 0;
S_0x7fd1c1d15680 .scope module, "B_register" "register" 2 62, 2 29 0, S_0x7fd1c1d14d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 4 "BUS";
    .port_info 3 /OUTPUT 4 "OUT";
v0x7fd1c1d158b0_0 .net "BUS", 3 0, L_0x7fd1c1e04fc0;  alias, 1 drivers
v0x7fd1c1d15990_0 .net "CK", 0 0, v0x7fd1c1d17810_0;  alias, 1 drivers
v0x7fd1c1d15a30_0 .net "LD", 0 0, L_0x7fd1c1e0b580;  alias, 1 drivers
v0x7fd1c1d15ae0_0 .net "OUT", 3 0, v0x7fd1c1d15b70_0;  alias, 1 drivers
v0x7fd1c1d15b70_0 .var "q", 3 0;
S_0x7fd1c1d15c90 .scope module, "output_register" "register" 2 63, 2 29 0, S_0x7fd1c1d14d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 4 "BUS";
    .port_info 3 /OUTPUT 4 "OUT";
L_0x7fd1c1e07d80 .functor BUFZ 4, v0x7fd1c1d161d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7fd1c1d15ed0_0 .net "BUS", 3 0, L_0x7fd1c1e04fc0;  alias, 1 drivers
v0x7fd1c1d15f70_0 .net "CK", 0 0, v0x7fd1c1d17810_0;  alias, 1 drivers
v0x7fd1c1d16090_0 .net "LD", 0 0, L_0x7fd1c1e16620;  alias, 1 drivers
v0x7fd1c1d16140_0 .net "OUT", 3 0, L_0x7fd1c1e07d80;  alias, 1 drivers
v0x7fd1c1d161d0_0 .var "q", 3 0;
S_0x7fd1c1d16950 .scope module, "selector" "selector" 2 153, 2 44 0, S_0x7fd1c3209d10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "C0";
    .port_info 1 /INPUT 4 "C1";
    .port_info 2 /INPUT 4 "C2";
    .port_info 3 /INPUT 4 "C3";
    .port_info 4 /INPUT 2 "S";
    .port_info 5 /OUTPUT 4 "Y";
v0x7fd1c1d16bd0_0 .net "C0", 3 0, v0x7fd1c1d15560_0;  alias, 1 drivers
v0x7fd1c1d16c70_0 .net "C1", 3 0, v0x7fd1c1d15b70_0;  alias, 1 drivers
L_0x7fd1c3163170 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d16d50_0 .net "C2", 3 0, L_0x7fd1c3163170;  1 drivers
L_0x7fd1c31631b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d16de0_0 .net "C3", 3 0, L_0x7fd1c31631b8;  1 drivers
v0x7fd1c1d16e80_0 .net "S", 1 0, L_0x7fd1c1e16bf0;  alias, 1 drivers
v0x7fd1c1d16f60_0 .net "Y", 3 0, L_0x7fd1c1e06620;  alias, 1 drivers
L_0x7fd1c3163098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d17010_0 .net/2u *"_ivl_0", 1 0, L_0x7fd1c3163098;  1 drivers
v0x7fd1c1d170b0_0 .net *"_ivl_10", 0 0, L_0x7fd1c1e094f0;  1 drivers
v0x7fd1c1d17150_0 .net *"_ivl_12", 3 0, L_0x7fd1c1e09590;  1 drivers
v0x7fd1c1d17280_0 .net *"_ivl_14", 3 0, L_0x7fd1c1e09630;  1 drivers
v0x7fd1c1d17330_0 .net *"_ivl_2", 0 0, L_0x7fd1c1e07df0;  1 drivers
L_0x7fd1c31630e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d173d0_0 .net/2u *"_ivl_4", 1 0, L_0x7fd1c31630e0;  1 drivers
v0x7fd1c1d17480_0 .net *"_ivl_6", 0 0, L_0x7fd1c1e09450;  1 drivers
L_0x7fd1c3163128 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fd1c1d17520_0 .net/2u *"_ivl_8", 1 0, L_0x7fd1c3163128;  1 drivers
L_0x7fd1c1e07df0 .cmp/eq 2, L_0x7fd1c1e16bf0, L_0x7fd1c3163098;
L_0x7fd1c1e09450 .cmp/eq 2, L_0x7fd1c1e16bf0, L_0x7fd1c31630e0;
L_0x7fd1c1e094f0 .cmp/eq 2, L_0x7fd1c1e16bf0, L_0x7fd1c3163128;
L_0x7fd1c1e09590 .functor MUXZ 4, L_0x7fd1c31631b8, L_0x7fd1c3163170, L_0x7fd1c1e094f0, C4<>;
L_0x7fd1c1e09630 .functor MUXZ 4, L_0x7fd1c1e09590, v0x7fd1c1d15b70_0, L_0x7fd1c1e09450, C4<>;
L_0x7fd1c1e06620 .functor MUXZ 4, L_0x7fd1c1e09630, v0x7fd1c1d15560_0, L_0x7fd1c1e07df0, C4<>;
    .scope S_0x7fd1c1d140f0;
T_0 ;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d146a0, 0, 4;
    %pushi/vec4 80, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d146a0, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d146a0, 0, 4;
    %pushi/vec4 179, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d146a0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7fd1c1d15050;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd1c1d15560_0, 0;
    %end;
    .thread T_1;
    .scope S_0x7fd1c1d15050;
T_2 ;
    %wait E_0x7fd1c1d13df0;
    %load/vec4 v0x7fd1c1d15420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fd1c1d15280_0;
    %assign/vec4 v0x7fd1c1d15560_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd1c1d15680;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd1c1d15b70_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7fd1c1d15680;
T_4 ;
    %wait E_0x7fd1c1d13df0;
    %load/vec4 v0x7fd1c1d15a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fd1c1d158b0_0;
    %assign/vec4 v0x7fd1c1d15b70_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd1c1d15c90;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd1c1d161d0_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7fd1c1d15c90;
T_6 ;
    %wait E_0x7fd1c1d13df0;
    %load/vec4 v0x7fd1c1d16090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fd1c1d15ed0_0;
    %assign/vec4 v0x7fd1c1d161d0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd1c1d13c30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd1c1d14040_0, 0;
    %end;
    .thread T_7;
    .scope S_0x7fd1c1d13c30;
T_8 ;
    %wait E_0x7fd1c1d13df0;
    %load/vec4 v0x7fd1c1d13eb0_0;
    %assign/vec4 v0x7fd1c1d14040_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fd1c1d11b60;
T_9 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 32, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 32, 0, 6;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 33, 0, 6;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 33, 0, 6;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 34, 0, 6;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 34, 0, 6;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 35, 0, 6;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 35, 0, 6;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 16, 0, 6;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 16, 0, 6;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 17, 0, 6;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 17, 0, 6;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 18, 0, 6;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 18, 0, 6;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 19, 0, 6;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 19, 0, 6;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 9, 0, 6;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 9, 0, 6;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 11, 0, 6;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 11, 0, 6;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 7, 0, 6;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 7, 0, 6;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 7, 0, 6;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd1c1d13ae0, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x7fd1c1d14770;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd1c1d14cb0_0, 0;
    %end;
    .thread T_10;
    .scope S_0x7fd1c1d14770;
T_11 ;
    %wait E_0x7fd1c1d13df0;
    %load/vec4 v0x7fd1c1d14b30_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x7fd1c1d149d0_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x7fd1c1d14cb0_0;
    %addi 1, 0, 4;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %assign/vec4 v0x7fd1c1d14cb0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fd1c3209d10;
T_12 ;
    %vpi_call 2 139 "$monitor", "Address:%d OP:%b IM:%b S:%b LD_A:%b LD_B:%b LD_out:%b LD_PC:%b Aout:%b Bout:%b Oout:%b cFlag: %b, Dcf:%b", v0x7fd1c1d182f0_0, v0x7fd1c1d17d40_0, v0x7fd1c1d179b0_0, v0x7fd1c1d17ea0_0, v0x7fd1c1d17a80_0, v0x7fd1c1d17b10_0, v0x7fd1c1d17cb0_0, v0x7fd1c1d17ba0_0, v0x7fd1c1d17660_0, v0x7fd1c1d17780_0, v0x7fd1c1d17dd0_0, v0x7fd1c1d183c0_0, v0x7fd1c1d178a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd1c1d17810_0, 0;
    %delay 99999, 0;
    %vpi_call 2 143 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fd1c3209d10;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0x7fd1c1d17810_0;
    %inv;
    %assign/vec4 v0x7fd1c1d17810_0, 0;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "1.v";
