$version Generated by simsys.py $end
$date Saturday, 20 Mar 2021 at 17:52:35 $end
$timescale 1ns $end
$scope module SYSTEM $end
	$scope module clk0 $end
		$var wire 1 W0 clk0_Q $end
	$upscope $end
	$scope module clk1 $end
		$var wire 1 W1 clk1_Q $end
	$upscope $end
	$scope module cnt0 $end
		$var wire 1 W2 cnt0_clk $end
		$var wire 1 W3 cnt0_clr $end
		$var wire 2 W4 cnt0_Q[1:0] $end
	$upscope $end
	$scope module rom0 $end
		$var wire 2 W5 rom0_A0[1:0] $end
		$var wire 2 W6 rom0_Q[1:0] $end
	$upscope $end
$upscope $end
$enddefinitions $end
#0000 0W0 0W1 0W2 0W3 b00 W4 b00 W5 b00 W6 
#0005 1W1 1W3 
#0010 1W0 1W2 
#0011 b01 W4 b01 W5 
#0012 b11 W6 
#0020 0W0 0W2 
#0030 1W0 1W2 
#0031 b10 W4 b10 W5 
#0032 b00 W6 
#0040 0W0 0W2 
#0050 1W0 1W2 
#0051 b11 W4 b11 W5 
#0052 b11 W6 
#0060 0W0 0W2 
#0070 1W0 1W2 
#0071 b00 W4 b00 W5 
#0072 b00 W6 
#0080 0W0 0W2 
#0090 1W0 1W2 
#0091 b01 W4 b01 W5 
#0092 b11 W6 
#0100 0W0 0W2 
#0110 1W0 1W2 
#0111 b10 W4 b10 W5 
#0112 b00 W6 
#0120 0W0 0W2 
#0130 1W0 1W2 
#0131 b11 W4 b11 W5 
#0132 b11 W6 
#0140 0W0 0W2 
#0150 1W0 1W2 
#0151 b00 W4 b00 W5 
#0152 b00 W6 
#0160 0W0 0W2 
#0170 1W0 1W2 
#0171 b01 W4 b01 W5 
#0172 b11 W6 
#0180 0W0 0W2 
#0190 1W0 1W2 
#0191 b10 W4 b10 W5 
#0192 b00 W6 
