M:sleep
F:G$sleepInit$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$ISR_ST$0$0({2}DF,SV:S),Z,0,0,1,5,1
F:G$switchToRCOSC$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$sleepMode1$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$sleepMode2$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$sleepMode3$0$0({2}DF,SV:S),Z,0,0,0,0,0
T:Fsleep$__00010000[({0}S:S$SRCADDRH$0$0({1}SC:U),Z,0,0)({1}S:S$SRCADDRL$0$0({1}SC:U),Z,0,0)({2}S:S$DESTADDRH$0$0({1}SC:U),Z,0,0)({3}S:S$DESTADDRL$0$0({1}SC:U),Z,0,0)({4}S:S$VLEN_LENH$0$0({1}SC:U),Z,0,0)({5}S:S$LENL$0$0({1}SC:U),Z,0,0)({6}S:S$DC6$0$0({1}SC:U),Z,0,0)({7}S:S$DC7$0$0({1}SC:U),Z,0,0)]
S:Lsleep.sleepMode2$storedDma0Armed$1$1({1}SB0$1:U),H,0,0
S:Lsleep.sleepMode3$storedDma0Armed$1$1({1}SB0$1:U),H,0,0
S:Lsleep.sleepMode1$seconds$1$1({2}SI:U),R,0,0,[]
S:Lsleep.sleepMode1$temp$1$1({1}SC:U),R,0,0,[r5]
S:Lsleep.sleepMode1$desired_event0$1$1({2}SI:U),R,0,0,[r6,r7]
S:Lsleep.sleepMode2$seconds$1$1({2}SI:U),R,0,0,[]
S:Lsleep.sleepMode2$temp$1$1({1}SC:U),R,0,0,[r0]
S:Lsleep.sleepMode2$desired_event0$1$1({2}SI:U),R,0,0,[r6,r7]
S:Lsleep.sleepMode2$storedDescHigh$1$1({1}SC:U),R,0,0,[r5]
S:Lsleep.sleepMode2$storedDescLow$1$1({1}SC:U),R,0,0,[r4]
S:Lsleep.sleepMode2$storedIEN0$1$1({1}SC:U),R,0,0,[r3]
S:Lsleep.sleepMode2$storedIEN1$1$1({1}SC:U),R,0,0,[r2]
S:Lsleep.sleepMode2$storedIEN2$1$1({1}SC:U),R,0,0,[r1]
S:Lsleep.sleepMode3$storedDescHigh$1$1({1}SC:U),R,0,0,[r7]
S:Lsleep.sleepMode3$storedDescLow$1$1({1}SC:U),R,0,0,[r6]
S:Fsleep$SYNC1$0$0({1}SC:U),F,0,0
S:Fsleep$SYNC0$0$0({1}SC:U),F,0,0
S:Fsleep$PKTLEN$0$0({1}SC:U),F,0,0
S:Fsleep$PKTCTRL1$0$0({1}SC:U),F,0,0
S:Fsleep$PKTCTRL0$0$0({1}SC:U),F,0,0
S:Fsleep$ADDR$0$0({1}SC:U),F,0,0
S:Fsleep$CHANNR$0$0({1}SC:U),F,0,0
S:Fsleep$FSCTRL1$0$0({1}SC:U),F,0,0
S:Fsleep$FSCTRL0$0$0({1}SC:U),F,0,0
S:Fsleep$FREQ2$0$0({1}SC:U),F,0,0
S:Fsleep$FREQ1$0$0({1}SC:U),F,0,0
S:Fsleep$FREQ0$0$0({1}SC:U),F,0,0
S:Fsleep$MDMCFG4$0$0({1}SC:U),F,0,0
S:Fsleep$MDMCFG3$0$0({1}SC:U),F,0,0
S:Fsleep$MDMCFG2$0$0({1}SC:U),F,0,0
S:Fsleep$MDMCFG1$0$0({1}SC:U),F,0,0
S:Fsleep$MDMCFG0$0$0({1}SC:U),F,0,0
S:Fsleep$DEVIATN$0$0({1}SC:U),F,0,0
S:Fsleep$MCSM2$0$0({1}SC:U),F,0,0
S:Fsleep$MCSM1$0$0({1}SC:U),F,0,0
S:Fsleep$MCSM0$0$0({1}SC:U),F,0,0
S:Fsleep$FOCCFG$0$0({1}SC:U),F,0,0
S:Fsleep$BSCFG$0$0({1}SC:U),F,0,0
S:Fsleep$AGCCTRL2$0$0({1}SC:U),F,0,0
S:Fsleep$AGCCTRL1$0$0({1}SC:U),F,0,0
S:Fsleep$AGCCTRL0$0$0({1}SC:U),F,0,0
S:Fsleep$FREND1$0$0({1}SC:U),F,0,0
S:Fsleep$FREND0$0$0({1}SC:U),F,0,0
S:Fsleep$FSCAL3$0$0({1}SC:U),F,0,0
S:Fsleep$FSCAL2$0$0({1}SC:U),F,0,0
S:Fsleep$FSCAL1$0$0({1}SC:U),F,0,0
S:Fsleep$FSCAL0$0$0({1}SC:U),F,0,0
S:Fsleep$TEST2$0$0({1}SC:U),F,0,0
S:Fsleep$TEST1$0$0({1}SC:U),F,0,0
S:Fsleep$TEST0$0$0({1}SC:U),F,0,0
S:Fsleep$PA_TABLE0$0$0({1}SC:U),F,0,0
S:Fsleep$IOCFG2$0$0({1}SC:U),F,0,0
S:Fsleep$IOCFG1$0$0({1}SC:U),F,0,0
S:Fsleep$IOCFG0$0$0({1}SC:U),F,0,0
S:Fsleep$PARTNUM$0$0({1}SC:U),F,0,0
S:Fsleep$VERSION$0$0({1}SC:U),F,0,0
S:Fsleep$FREQEST$0$0({1}SC:U),F,0,0
S:Fsleep$LQI$0$0({1}SC:U),F,0,0
S:Fsleep$RSSI$0$0({1}SC:U),F,0,0
S:Fsleep$MARCSTATE$0$0({1}SC:U),F,0,0
S:Fsleep$PKTSTATUS$0$0({1}SC:U),F,0,0
S:Fsleep$VCO_VC_DAC$0$0({1}SC:U),F,0,0
S:Fsleep$I2SCFG0$0$0({1}SC:U),F,0,0
S:Fsleep$I2SCFG1$0$0({1}SC:U),F,0,0
S:Fsleep$I2SDATL$0$0({1}SC:U),F,0,0
S:Fsleep$I2SDATH$0$0({1}SC:U),F,0,0
S:Fsleep$I2SWCNT$0$0({1}SC:U),F,0,0
S:Fsleep$I2SSTAT$0$0({1}SC:U),F,0,0
S:Fsleep$I2SCLKF0$0$0({1}SC:U),F,0,0
S:Fsleep$I2SCLKF1$0$0({1}SC:U),F,0,0
S:Fsleep$I2SCLKF2$0$0({1}SC:U),F,0,0
S:Fsleep$USBADDR$0$0({1}SC:U),F,0,0
S:Fsleep$USBPOW$0$0({1}SC:U),F,0,0
S:Fsleep$USBIIF$0$0({1}SC:U),F,0,0
S:Fsleep$USBOIF$0$0({1}SC:U),F,0,0
S:Fsleep$USBCIF$0$0({1}SC:U),F,0,0
S:Fsleep$USBIIE$0$0({1}SC:U),F,0,0
S:Fsleep$USBOIE$0$0({1}SC:U),F,0,0
S:Fsleep$USBCIE$0$0({1}SC:U),F,0,0
S:Fsleep$USBFRML$0$0({1}SC:U),F,0,0
S:Fsleep$USBFRMH$0$0({1}SC:U),F,0,0
S:Fsleep$USBINDEX$0$0({1}SC:U),F,0,0
S:Fsleep$USBMAXI$0$0({1}SC:U),F,0,0
S:Fsleep$USBCSIL$0$0({1}SC:U),F,0,0
S:Fsleep$USBCSIH$0$0({1}SC:U),F,0,0
S:Fsleep$USBMAXO$0$0({1}SC:U),F,0,0
S:Fsleep$USBCSOL$0$0({1}SC:U),F,0,0
S:Fsleep$USBCSOH$0$0({1}SC:U),F,0,0
S:Fsleep$USBCNTL$0$0({1}SC:U),F,0,0
S:Fsleep$USBCNTH$0$0({1}SC:U),F,0,0
S:Fsleep$USBF0$0$0({1}SC:U),F,0,0
S:Fsleep$USBF1$0$0({1}SC:U),F,0,0
S:Fsleep$USBF2$0$0({1}SC:U),F,0,0
S:Fsleep$USBF3$0$0({1}SC:U),F,0,0
S:Fsleep$USBF4$0$0({1}SC:U),F,0,0
S:Fsleep$USBF5$0$0({1}SC:U),F,0,0
S:G$PM2_BUF$0$0({7}DA7,SC:U),F,0,0
S:G$PM3_BUF$0$0({7}DA7,SC:U),F,0,0
S:G$dmaDesc$0$0({8}DA8,SC:U),F,0,0
S:Fsleep$P0$0$0({1}SC:U),I,0,0
S:Fsleep$SP$0$0({1}SC:U),I,0,0
S:Fsleep$DPL0$0$0({1}SC:U),I,0,0
S:Fsleep$DPH0$0$0({1}SC:U),I,0,0
S:Fsleep$DPL1$0$0({1}SC:U),I,0,0
S:Fsleep$DPH1$0$0({1}SC:U),I,0,0
S:Fsleep$U0CSR$0$0({1}SC:U),I,0,0
S:Fsleep$PCON$0$0({1}SC:U),I,0,0
S:Fsleep$TCON$0$0({1}SC:U),I,0,0
S:Fsleep$P0IFG$0$0({1}SC:U),I,0,0
S:Fsleep$P1IFG$0$0({1}SC:U),I,0,0
S:Fsleep$P2IFG$0$0({1}SC:U),I,0,0
S:Fsleep$PICTL$0$0({1}SC:U),I,0,0
S:Fsleep$P1IEN$0$0({1}SC:U),I,0,0
S:Fsleep$P0INP$0$0({1}SC:U),I,0,0
S:Fsleep$P1$0$0({1}SC:U),I,0,0
S:Fsleep$RFIM$0$0({1}SC:U),I,0,0
S:Fsleep$DPS$0$0({1}SC:U),I,0,0
S:Fsleep$MPAGE$0$0({1}SC:U),I,0,0
S:Fsleep$ENDIAN$0$0({1}SC:U),I,0,0
S:Fsleep$S0CON$0$0({1}SC:U),I,0,0
S:Fsleep$IEN2$0$0({1}SC:U),I,0,0
S:Fsleep$S1CON$0$0({1}SC:U),I,0,0
S:Fsleep$T2CT$0$0({1}SC:U),I,0,0
S:Fsleep$T2PR$0$0({1}SC:U),I,0,0
S:Fsleep$T2CTL$0$0({1}SC:U),I,0,0
S:Fsleep$P2$0$0({1}SC:U),I,0,0
S:Fsleep$WORIRQ$0$0({1}SC:U),I,0,0
S:Fsleep$WORCTRL$0$0({1}SC:U),I,0,0
S:Fsleep$WOREVT0$0$0({1}SC:U),I,0,0
S:Fsleep$WOREVT1$0$0({1}SC:U),I,0,0
S:Fsleep$WORTIME0$0$0({1}SC:U),I,0,0
S:Fsleep$WORTIME1$0$0({1}SC:U),I,0,0
S:Fsleep$IEN0$0$0({1}SC:U),I,0,0
S:Fsleep$IP0$0$0({1}SC:U),I,0,0
S:Fsleep$FWT$0$0({1}SC:U),I,0,0
S:Fsleep$FADDRL$0$0({1}SC:U),I,0,0
S:Fsleep$FADDRH$0$0({1}SC:U),I,0,0
S:Fsleep$FCTL$0$0({1}SC:U),I,0,0
S:Fsleep$FWDATA$0$0({1}SC:U),I,0,0
S:Fsleep$ENCDI$0$0({1}SC:U),I,0,0
S:Fsleep$ENCDO$0$0({1}SC:U),I,0,0
S:Fsleep$ENCCS$0$0({1}SC:U),I,0,0
S:Fsleep$ADCCON1$0$0({1}SC:U),I,0,0
S:Fsleep$ADCCON2$0$0({1}SC:U),I,0,0
S:Fsleep$ADCCON3$0$0({1}SC:U),I,0,0
S:Fsleep$IEN1$0$0({1}SC:U),I,0,0
S:Fsleep$IP1$0$0({1}SC:U),I,0,0
S:Fsleep$ADCL$0$0({1}SC:U),I,0,0
S:Fsleep$ADCH$0$0({1}SC:U),I,0,0
S:Fsleep$RNDL$0$0({1}SC:U),I,0,0
S:Fsleep$RNDH$0$0({1}SC:U),I,0,0
S:Fsleep$SLEEP$0$0({1}SC:U),I,0,0
S:Fsleep$IRCON$0$0({1}SC:U),I,0,0
S:Fsleep$U0DBUF$0$0({1}SC:U),I,0,0
S:Fsleep$U0BAUD$0$0({1}SC:U),I,0,0
S:Fsleep$U0UCR$0$0({1}SC:U),I,0,0
S:Fsleep$U0GCR$0$0({1}SC:U),I,0,0
S:Fsleep$CLKCON$0$0({1}SC:U),I,0,0
S:Fsleep$MEMCTR$0$0({1}SC:U),I,0,0
S:Fsleep$WDCTL$0$0({1}SC:U),I,0,0
S:Fsleep$T3CNT$0$0({1}SC:U),I,0,0
S:Fsleep$T3CTL$0$0({1}SC:U),I,0,0
S:Fsleep$T3CCTL0$0$0({1}SC:U),I,0,0
S:Fsleep$T3CC0$0$0({1}SC:U),I,0,0
S:Fsleep$T3CCTL1$0$0({1}SC:U),I,0,0
S:Fsleep$T3CC1$0$0({1}SC:U),I,0,0
S:Fsleep$PSW$0$0({1}SC:U),I,0,0
S:Fsleep$DMAIRQ$0$0({1}SC:U),I,0,0
S:Fsleep$DMA1CFGL$0$0({1}SC:U),I,0,0
S:Fsleep$DMA1CFGH$0$0({1}SC:U),I,0,0
S:Fsleep$DMA0CFGL$0$0({1}SC:U),I,0,0
S:Fsleep$DMA0CFGH$0$0({1}SC:U),I,0,0
S:Fsleep$DMAARM$0$0({1}SC:U),I,0,0
S:Fsleep$DMAREQ$0$0({1}SC:U),I,0,0
S:Fsleep$TIMIF$0$0({1}SC:U),I,0,0
S:Fsleep$RFD$0$0({1}SC:U),I,0,0
S:Fsleep$T1CC0L$0$0({1}SC:U),I,0,0
S:Fsleep$T1CC0H$0$0({1}SC:U),I,0,0
S:Fsleep$T1CC1L$0$0({1}SC:U),I,0,0
S:Fsleep$T1CC1H$0$0({1}SC:U),I,0,0
S:Fsleep$T1CC2L$0$0({1}SC:U),I,0,0
S:Fsleep$T1CC2H$0$0({1}SC:U),I,0,0
S:Fsleep$ACC$0$0({1}SC:U),I,0,0
S:Fsleep$RFST$0$0({1}SC:U),I,0,0
S:Fsleep$T1CNTL$0$0({1}SC:U),I,0,0
S:Fsleep$T1CNTH$0$0({1}SC:U),I,0,0
S:Fsleep$T1CTL$0$0({1}SC:U),I,0,0
S:Fsleep$T1CCTL0$0$0({1}SC:U),I,0,0
S:Fsleep$T1CCTL1$0$0({1}SC:U),I,0,0
S:Fsleep$T1CCTL2$0$0({1}SC:U),I,0,0
S:Fsleep$IRCON2$0$0({1}SC:U),I,0,0
S:Fsleep$RFIF$0$0({1}SC:U),I,0,0
S:Fsleep$T4CNT$0$0({1}SC:U),I,0,0
S:Fsleep$T4CTL$0$0({1}SC:U),I,0,0
S:Fsleep$T4CCTL0$0$0({1}SC:U),I,0,0
S:Fsleep$T4CC0$0$0({1}SC:U),I,0,0
S:Fsleep$T4CCTL1$0$0({1}SC:U),I,0,0
S:Fsleep$T4CC1$0$0({1}SC:U),I,0,0
S:Fsleep$B$0$0({1}SC:U),I,0,0
S:Fsleep$PERCFG$0$0({1}SC:U),I,0,0
S:Fsleep$ADCCFG$0$0({1}SC:U),I,0,0
S:Fsleep$P0SEL$0$0({1}SC:U),I,0,0
S:Fsleep$P1SEL$0$0({1}SC:U),I,0,0
S:Fsleep$P2SEL$0$0({1}SC:U),I,0,0
S:Fsleep$P1INP$0$0({1}SC:U),I,0,0
S:Fsleep$P2INP$0$0({1}SC:U),I,0,0
S:Fsleep$U1CSR$0$0({1}SC:U),I,0,0
S:Fsleep$U1DBUF$0$0({1}SC:U),I,0,0
S:Fsleep$U1BAUD$0$0({1}SC:U),I,0,0
S:Fsleep$U1UCR$0$0({1}SC:U),I,0,0
S:Fsleep$U1GCR$0$0({1}SC:U),I,0,0
S:Fsleep$P0DIR$0$0({1}SC:U),I,0,0
S:Fsleep$P1DIR$0$0({1}SC:U),I,0,0
S:Fsleep$P2DIR$0$0({1}SC:U),I,0,0
S:Fsleep$DMA0CFG$0$0({2}SI:U),I,0,0
S:Fsleep$DMA1CFG$0$0({2}SI:U),I,0,0
S:Fsleep$FADDR$0$0({2}SI:U),I,0,0
S:Fsleep$ADC$0$0({2}SI:U),I,0,0
S:Fsleep$T1CC0$0$0({2}SI:U),I,0,0
S:Fsleep$T1CC1$0$0({2}SI:U),I,0,0
S:Fsleep$T1CC2$0$0({2}SI:U),I,0,0
S:Fsleep$P0_0$0$0({1}SX:U),J,0,0
S:Fsleep$P0_1$0$0({1}SX:U),J,0,0
S:Fsleep$P0_2$0$0({1}SX:U),J,0,0
S:Fsleep$P0_3$0$0({1}SX:U),J,0,0
S:Fsleep$P0_4$0$0({1}SX:U),J,0,0
S:Fsleep$P0_5$0$0({1}SX:U),J,0,0
S:Fsleep$P0_6$0$0({1}SX:U),J,0,0
S:Fsleep$P0_7$0$0({1}SX:U),J,0,0
S:Fsleep$_TCON_0$0$0({1}SX:U),J,0,0
S:Fsleep$RFTXRXIF$0$0({1}SX:U),J,0,0
S:Fsleep$_TCON_2$0$0({1}SX:U),J,0,0
S:Fsleep$URX0IF$0$0({1}SX:U),J,0,0
S:Fsleep$_TCON_4$0$0({1}SX:U),J,0,0
S:Fsleep$ADCIF$0$0({1}SX:U),J,0,0
S:Fsleep$_TCON_6$0$0({1}SX:U),J,0,0
S:Fsleep$URX1IF$0$0({1}SX:U),J,0,0
S:Fsleep$P1_0$0$0({1}SX:U),J,0,0
S:Fsleep$P1_1$0$0({1}SX:U),J,0,0
S:Fsleep$P1_2$0$0({1}SX:U),J,0,0
S:Fsleep$P1_3$0$0({1}SX:U),J,0,0
S:Fsleep$P1_4$0$0({1}SX:U),J,0,0
S:Fsleep$P1_5$0$0({1}SX:U),J,0,0
S:Fsleep$P1_6$0$0({1}SX:U),J,0,0
S:Fsleep$P1_7$0$0({1}SX:U),J,0,0
S:Fsleep$ENCIF_0$0$0({1}SX:U),J,0,0
S:Fsleep$ENCIF_1$0$0({1}SX:U),J,0,0
S:Fsleep$_SOCON2$0$0({1}SX:U),J,0,0
S:Fsleep$_SOCON3$0$0({1}SX:U),J,0,0
S:Fsleep$_SOCON4$0$0({1}SX:U),J,0,0
S:Fsleep$_SOCON5$0$0({1}SX:U),J,0,0
S:Fsleep$_SOCON6$0$0({1}SX:U),J,0,0
S:Fsleep$_SOCON7$0$0({1}SX:U),J,0,0
S:Fsleep$P2_0$0$0({1}SX:U),J,0,0
S:Fsleep$P2_1$0$0({1}SX:U),J,0,0
S:Fsleep$P2_2$0$0({1}SX:U),J,0,0
S:Fsleep$P2_3$0$0({1}SX:U),J,0,0
S:Fsleep$P2_4$0$0({1}SX:U),J,0,0
S:Fsleep$P2_5$0$0({1}SX:U),J,0,0
S:Fsleep$P2_6$0$0({1}SX:U),J,0,0
S:Fsleep$P2_7$0$0({1}SX:U),J,0,0
S:Fsleep$RFTXRXIE$0$0({1}SX:U),J,0,0
S:Fsleep$ADCIE$0$0({1}SX:U),J,0,0
S:Fsleep$URX0IE$0$0({1}SX:U),J,0,0
S:Fsleep$URX1IE$0$0({1}SX:U),J,0,0
S:Fsleep$ENCIE$0$0({1}SX:U),J,0,0
S:Fsleep$STIE$0$0({1}SX:U),J,0,0
S:Fsleep$_IEN06$0$0({1}SX:U),J,0,0
S:Fsleep$EA$0$0({1}SX:U),J,0,0
S:Fsleep$DMAIE$0$0({1}SX:U),J,0,0
S:Fsleep$T1IE$0$0({1}SX:U),J,0,0
S:Fsleep$T2IE$0$0({1}SX:U),J,0,0
S:Fsleep$T3IE$0$0({1}SX:U),J,0,0
S:Fsleep$T4IE$0$0({1}SX:U),J,0,0
S:Fsleep$P0IE$0$0({1}SX:U),J,0,0
S:Fsleep$_IEN16$0$0({1}SX:U),J,0,0
S:Fsleep$_IEN17$0$0({1}SX:U),J,0,0
S:Fsleep$DMAIF$0$0({1}SX:U),J,0,0
S:Fsleep$T1IF$0$0({1}SX:U),J,0,0
S:Fsleep$T2IF$0$0({1}SX:U),J,0,0
S:Fsleep$T3IF$0$0({1}SX:U),J,0,0
S:Fsleep$T4IF$0$0({1}SX:U),J,0,0
S:Fsleep$P0IF$0$0({1}SX:U),J,0,0
S:Fsleep$_IRCON6$0$0({1}SX:U),J,0,0
S:Fsleep$STIF$0$0({1}SX:U),J,0,0
S:Fsleep$P$0$0({1}SX:U),J,0,0
S:Fsleep$F1$0$0({1}SX:U),J,0,0
S:Fsleep$OV$0$0({1}SX:U),J,0,0
S:Fsleep$RS0$0$0({1}SX:U),J,0,0
S:Fsleep$RS1$0$0({1}SX:U),J,0,0
S:Fsleep$F0$0$0({1}SX:U),J,0,0
S:Fsleep$AC$0$0({1}SX:U),J,0,0
S:Fsleep$CY$0$0({1}SX:U),J,0,0
S:Fsleep$T3OVFIF$0$0({1}SX:U),J,0,0
S:Fsleep$T3CH0IF$0$0({1}SX:U),J,0,0
S:Fsleep$T3CH1IF$0$0({1}SX:U),J,0,0
S:Fsleep$T4OVFIF$0$0({1}SX:U),J,0,0
S:Fsleep$T4CH0IF$0$0({1}SX:U),J,0,0
S:Fsleep$T4CH1IF$0$0({1}SX:U),J,0,0
S:Fsleep$OVFIM$0$0({1}SX:U),J,0,0
S:Fsleep$_TIMIF7$0$0({1}SX:U),J,0,0
S:Fsleep$ACC_0$0$0({1}SX:U),J,0,0
S:Fsleep$ACC_1$0$0({1}SX:U),J,0,0
S:Fsleep$ACC_2$0$0({1}SX:U),J,0,0
S:Fsleep$ACC_3$0$0({1}SX:U),J,0,0
S:Fsleep$ACC_4$0$0({1}SX:U),J,0,0
S:Fsleep$ACC_5$0$0({1}SX:U),J,0,0
S:Fsleep$ACC_6$0$0({1}SX:U),J,0,0
S:Fsleep$ACC_7$0$0({1}SX:U),J,0,0
S:Fsleep$P2IF$0$0({1}SX:U),J,0,0
S:Fsleep$UTX0IF$0$0({1}SX:U),J,0,0
S:Fsleep$UTX1IF$0$0({1}SX:U),J,0,0
S:Fsleep$P1IF$0$0({1}SX:U),J,0,0
S:Fsleep$WDTIF$0$0({1}SX:U),J,0,0
S:Fsleep$_IRCON25$0$0({1}SX:U),J,0,0
S:Fsleep$_IRCON26$0$0({1}SX:U),J,0,0
S:Fsleep$_IRCON27$0$0({1}SX:U),J,0,0
S:Fsleep$B_0$0$0({1}SX:U),J,0,0
S:Fsleep$B_1$0$0({1}SX:U),J,0,0
S:Fsleep$B_2$0$0({1}SX:U),J,0,0
S:Fsleep$B_3$0$0({1}SX:U),J,0,0
S:Fsleep$B_4$0$0({1}SX:U),J,0,0
S:Fsleep$B_5$0$0({1}SX:U),J,0,0
S:Fsleep$B_6$0$0({1}SX:U),J,0,0
S:Fsleep$B_7$0$0({1}SX:U),J,0,0
S:Fsleep$U1ACTIVE$0$0({1}SX:U),J,0,0
S:Fsleep$U1TX_BYTE$0$0({1}SX:U),J,0,0
S:Fsleep$U1RX_BYTE$0$0({1}SX:U),J,0,0
S:Fsleep$U1ERR$0$0({1}SX:U),J,0,0
S:Fsleep$U1FE$0$0({1}SX:U),J,0,0
S:Fsleep$U1SLAVE$0$0({1}SX:U),J,0,0
S:Fsleep$U1RE$0$0({1}SX:U),J,0,0
S:Fsleep$U1MODE$0$0({1}SX:U),J,0,0
S:G$systemInit$0$0({2}DF,SV:S),C,0,0
S:G$boardIoInit$0$0({2}DF,SV:S),C,0,0
S:G$boardClockInit$0$0({2}DF,SV:S),C,0,0
S:G$boardService$0$0({2}DF,SV:S),C,0,0
S:G$boardStartBootloaderIfNeeded$0$0({2}DF,SV:S),C,0,0
S:G$boardStartBootloader$0$0({2}DF,SV:S),C,0,0
S:G$usbPowerPresent$0$0({2}DF,SB0$1:U),C,0,0
S:G$vinPowerPresent$0$0({2}DF,SB0$1:U),C,0,0
S:G$enableUsbPullup$0$0({2}DF,SV:S),C,0,0
S:G$disableUsbPullup$0$0({2}DF,SV:S),C,0,0
S:G$serialNumber$0$0({4}DA4,SC:U),D,0,0
S:G$serialNumberStringDescriptor$0$0({0}DA0,SI:U),D,0,0
S:Fsleep$__xinit_PM2_BUF$0$0({7}DA7,SC:U),C,0,0
S:Fsleep$__xinit_PM3_BUF$0$0({7}DA7,SC:U),C,0,0
S:Fsleep$__xinit_dmaDesc$0$0({8}DA8,SC:U),C,0,0
