// Seed: 244872001
module module_0;
  assign id_1 = 1;
  assign module_1.type_4 = 0;
  wire  id_2;
  uwire id_3;
  assign id_1 = id_3;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1
    , id_9,
    output wand id_2,
    input supply0 id_3,
    output tri0 id_4,
    input uwire id_5,
    output tri id_6,
    output supply1 id_7
);
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
  wire id_12;
  wire id_13;
endmodule
module module_2 (
    input  logic id_0,
    input  logic id_1,
    input  logic id_2,
    output logic id_3
);
  assign id_3 = id_0;
  logic id_5;
  assign id_3 = id_1 ? 1 : 1 - 1 ? 1 !=? ~id_5 : id_5;
  assign id_3 = id_0 == 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  initial begin : LABEL_0
    id_5 = id_5;
    `define pp_6 0
    id_5 <= 1;
    id_3 = id_2;
    id_5 <= id_1;
  end
endmodule
