$date
	Thu Mar 24 14:48:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module XORgate_tb $end
$var wire 1 ! out $end
$var reg 2 " clock [1:0] $end
$scope module xr1 $end
$var wire 2 # a [1:0] $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#1
1!
b1 "
b1 #
#2
b10 "
b10 #
#3
0!
b11 "
b11 #
#4
b0 "
b0 #
