0.7
2020.2
Nov  8 2024
22:36:57
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/AESL_autofifo_alpha_transmit_line.v,1740070664,systemVerilog,,,,AESL_autofifo_alpha_transmit_line,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/AESL_axi_slave_control.v,1740070664,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/csv_file_dump.svh,1740070664,verilog,,,,,,,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/dataflow_monitor.sv,1740070664,systemVerilog,C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/nodf_module_interface.svh;C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/upc_loop_interface.svh,,C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/dump_file_agent.svh;C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/csv_file_dump.svh;C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/sample_agent.svh;C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/loop_sample_agent.svh;C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/sample_manager.svh;C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/nodf_module_interface.svh;C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/nodf_module_monitor.svh;C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/upc_loop_interface.svh;C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/dump_file_agent.svh,1740070664,verilog,,,,,,,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/example_acc.autotb.v,1740070664,systemVerilog,,,C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/fifo_para.vh,apatb_example_acc_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/example_acc.v,1740070626,systemVerilog,,,,example_acc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/example_acc_bitselect_1ns_32ns_32ns_1_1_1.v,1740070625,systemVerilog,,,,example_acc_bitselect_1ns_32ns_32ns_1_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/example_acc_control_s_axi.v,1740070626,systemVerilog,,,,example_acc_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/example_acc_example_acc_Pipeline_VITIS_LOOP_11_1.v,1740070625,systemVerilog,,,,example_acc_example_acc_Pipeline_VITIS_LOOP_11_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/example_acc_example_acc_Pipeline_VITIS_LOOP_31_1.v,1740070625,systemVerilog,,,,example_acc_example_acc_Pipeline_VITIS_LOOP_31_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/example_acc_flow_control_loop_pipe_sequential_init.v,1740070626,systemVerilog,,,,example_acc_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/example_acc_regslice_both.v,1740070626,systemVerilog,,,,example_acc_regslice_both,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/fifo_para.vh,1740070664,verilog,,,,,,,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/loop_sample_agent.svh,1740070664,verilog,,,,,,,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/nodf_module_interface.svh,1740070664,verilog,,,,nodf_module_intf,,,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/nodf_module_monitor.svh,1740070664,verilog,,,,,,,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/sample_agent.svh,1740070664,verilog,,,,,,,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/sample_manager.svh,1740070664,verilog,,,,,,,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/upc_loop_interface.svh,1740070664,verilog,,,,upc_loop_intf,,,,,,,,
C:/GIM/hls_ltr/example_acc/example_acc/hls/sim/verilog/upc_loop_monitor.svh,1740070664,verilog,,,,,,,,,,,,
