<!doctype HTML public "-//W3C//DTD HTML 4.0 Frameset//EN">

<html>

<head>
<title>Z80 Microprocessor</title>
<meta http-equiv="content-type" content="text/html; charset=windows-1252">
<meta name="generator" content="RoboHelp by eHelp Corporation www.ehelp.com">
<link rel="StyleSheet" href="MS_Help.css"><style title="hcp" type="text/css">
<!--
p.hcp1 { font-weight:bold; }
p.hcp2 { margin-left:0px; }
tr.hcp3 { x-cell-content-align:top; }
td.hcp4 { border-left-width:1px; border-left-color:#000000; border-left-style:Solid; border-right-width:1px; border-right-color:#000000; border-right-style:Solid; border-bottom-style:Solid; border-bottom-color:#000000; border-bottom-width:1px; padding-right:10px; padding-left:10px; }
td.hcp5 { border-right-width:1px; border-right-color:#000000; border-right-style:Solid; border-bottom-style:Solid; border-bottom-color:#000000; border-bottom-width:1px; padding-right:10px; padding-left:10px; }
p.hcp6 { font-style:italic; }
-->
</style>
</head>
<body>
<h1>Z80 Microprocessor</h1>

<p style="text-align: center;"
	align=center><img src="z80.bmp"
						alt="Z80 Microprocessor"
						x-maintain-ratio=TRUE
						style="margin-left: 1px;
								margin-right: 1px;
								margin-top: 1px;
								margin-bottom: 1px;
								width: 326px;
								height: 521px;
								border-left-style: Solid;
								border-left-width: 1px;
								border-right-style: Solid;
								border-right-width: 1px;
								border-top-style: Solid;
								border-top-width: 1px;
								border-bottom-style: Solid;
								border-bottom-width: 1px;
								float: none;"
						width=326
						height=521
						border=1></p>

<p class="hcp1"><span style="font-weight: bold;">Function:</span></p>

<p class="hcp2">This gate is programmed to emulate the Z80 
 microprocessor as described in the &quot;1982/83 Data Book&quot; Copyrighted 
 1982 and 1982 by Zilog. Both the instruction emulation and the waveforms 
 generated by the outputs try to be correct with respect to the book. &nbsp;All 
 official opcodes are emulated. &nbsp;The 
 following descriptions have been copied out of the &quot;1982/83 Data 
 Book&quot;</p>

<table x-use-null-cells
		style="x-cell-content-align: top;
				width: 100%;
				border-spacing: 0px;"
		cellspacing=0
		width=100%>
<col style="width: 38.162%;">
<col style="width: 61.838%;">

<tr valign="top" class="hcp3">
<td style="border-left-width: 1px;
			border-left-color: #000000;
			border-left-style: Solid;
			border-top-style: Solid;
			border-top-color: #000000;
			border-top-width: 1px;
			border-right-width: 1px;
			border-right-color: #000000;
			border-right-style: Solid;
			border-bottom-style: Solid;
			border-bottom-color: #000000;
			border-bottom-width: 1px;
			padding-right: 10px;
			padding-left: 10px;"
	width=38.162%>
<p class="hcp1">Pin(s)</td>
<td rowspan=1
	colspan=1
	style="border-top-style: Solid;
			border-top-color: #000000;
			border-top-width: 1px;
			border-right-width: 1px;
			border-right-color: #000000;
			border-right-style: Solid;
			border-bottom-style: Solid;
			border-bottom-color: #000000;
			border-bottom-width: 1px;
			padding-right: 10px;
			padding-left: 10px;"
	width=61.838%>
<p class="hcp1">Function</td></tr>

<tr valign="top" class="hcp3">
<td width="38.162%" class="hcp4">
<p>A0-A15 <br>
(Address Bus: output, active High, 3-state )</td>
<td rowspan="1" colspan="1" width="61.838%" class="hcp5">
<p>A0-A15 form a 16 bit address bus. &nbsp;The 
 Address Bus provides the address for memory data bus exchanges (up to 
 64K bytes) and for I/O devices exchanges.</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/BUSACK ( Bus Acknowledge: output, active Low)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>Bus Acknowledge indicates to the requesting device that the CPU address 
 bus, data bus, and control signals /MREQ, /IORQ, /RD, and /WR have entered 
 their high-impedance states. &nbsp;The 
 external circuitry can now control these lines.</p>
<p class="hcp6">Note: Due to time constraints and priorities, 
 this has not been implemented at this time.</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/BUSREQ. &nbsp;(Bus 
 Request: input, active Low)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>Bus Request has a higher priority then /NMI and is always recognized 
 at the end of the current machine cycle. /BUSREQ forces the CPU address 
 bus, data bus, and control singals /MREQ, /IORQ, /RD and /WR to go to 
 a high impedance state so that other devices can control these lines...</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>D0-D7 <br>
(Data Bus: input/output, active Hight, 3-state)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>D0-D7 constitute an 8-bit bidirectional data bus, used for data exchanges 
 with memory and I/O</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/HALT (Halt State: output, active Low)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>/HALT indicates that the CPU has executed a Halt instruction and is 
 awaiting either a non-maskable or a maskable interrupt (with the mask 
 enabled) before operation can resume. &nbsp;While 
 halted, the CPU executes NOPs to maintain memory refresh.</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/INT (Interrupt Request: input, active Low)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>Interrupt Request is generated by I/O devices. The CPU honors a request 
 at the end of the current instruction if the internal software controlled 
 interrupt enabled flip-flop (IFF) is enabled...</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/IORQ (Input/Output Request: output, active Low, 3-state)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>/IORQ indicates that the lower half of the address bus holds a valid 
 I/O address for an I/O read or write operation. /IORQ is also generated 
 concurrently with /M1 during an interrupt acknowledge cycle to indicate 
 that an interrupt response vector can be placed on the data bus.</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/M1 <br>
(Machine Cycle One: output, active Low)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>/M1, together with /MREQ, indicates that the current machine cycle is 
 the opcode fetch cycle of an instruction execution. M1, together with 
 IORQ, indicates an interrupt acknowledge cycle.</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/MREQ <br>
(Memory Request: output, active Low, 3-state)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>/MREQ indicates that the address bus holds a valid address for a memory 
 read or memory write operation.</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/NMI <br>
(Non-Maskable Interrupt: input, active Low, edge-triggered)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>/NMI has a higher priority then /INT. /NMI is always recognized at the 
 end of the current instruction, independent of the status of the interrupt 
 enable flip-flop, and automatically forces the CPU to restart at location 
 0066H.</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/RD (Read: output, active Low, 3-state)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>/RD indicates that the CPU wants to read data from memory or an I/O 
 device. &nbsp;The 
 addressed I/O device or memory should use this signal to gate data onto 
 the CPU data bus.</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/RESET (Reset: input, active Low)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>/RESET initializes the CPU as follows: it resets the interrupt enable 
 flip-flop, clears the PC and Registers I and R, and sets the interrupt 
 status to Mode 0. &nbsp;During 
 reset time, the address and data bus go to a high-impedance state, and 
 all control output signals go to the inactive state. &nbsp;Note 
 that /RESET must be active for a minimum of three full clock cycles before 
 the reset operation is complete.</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/RFSH (Refresh: output, active Low)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>/RFSH together with /MREQ, indicates that the lower seven bits of the 
 system's address bus can be used as a refresh address to the system's 
 dynamic memories.</p>
<p class="hcp6">Note: This has not been implemented. Because 
 current memory technology no longer needs refreshing, and implementation 
 &nbsp;of this 
 concept would provide more of a distraction then a help on the waveforms.</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/WAIT (Wait: input, active Low)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>/WAIT indicates to the CPU that the addressed memory or I/O devices 
 are not ready for a data transfer. &nbsp;The 
 CPU continues to enter a Wait state as long as this signal is active...</td></tr>

<tr valign="top" class="hcp3">
<td colspan="1" rowspan="1" width="38.162%" class="hcp4">
<p>/WR (Write: output, active Low, 3-state)</td>
<td colspan="1" rowspan="1" width="61.838%" class="hcp5">
<p>/WR indicates that the CPU data bus holds valid data to be stored at 
 the addressed memory or I/O location.</td></tr>
</table>

<p class="hcp2">&nbsp;</p>

<p class="hcp2">&nbsp;</p>

<p>&nbsp;</p>

</body>
</html>
