CORE buechi
../../verilog/SVA/if1.sv
--buechi --bdd
^\[main\.p0\] always \(if\(main\.counter == 0\) nexttime main\.counter == 1\): PROVED$
^\[main\.p1\] always \(if\(main\.counter == 0\) nexttime main\.counter == 1 else nexttime main\.counter == 3\): REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
