
avProj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c6ac  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  0800c844  0800c844  0001c844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c8d0  0800c8d0  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  0800c8d0  0800c8d0  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c8d0  0800c8d0  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c8d0  0800c8d0  0001c8d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c8d4  0800c8d4  0001c8d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  0800c8d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
 10 .bss          00001624  20000014  20000014  00020014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001638  20001638  00020014  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001ce9d  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004367  00000000  00000000  0003cf1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ab0  00000000  00000000  00041288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001483  00000000  00000000  00042d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000251ba  00000000  00000000  000441bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002d4e9  00000000  00000000  00069375  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d9095  00000000  00000000  0009685e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006d4c  00000000  00000000  0016f8f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  00176640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000014 	.word	0x20000014
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800c82c 	.word	0x0800c82c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000018 	.word	0x20000018
 80001d4:	0800c82c 	.word	0x0800c82c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2uiz>:
 8000974:	004a      	lsls	r2, r1, #1
 8000976:	d211      	bcs.n	800099c <__aeabi_d2uiz+0x28>
 8000978:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800097c:	d211      	bcs.n	80009a2 <__aeabi_d2uiz+0x2e>
 800097e:	d50d      	bpl.n	800099c <__aeabi_d2uiz+0x28>
 8000980:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000984:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000988:	d40e      	bmi.n	80009a8 <__aeabi_d2uiz+0x34>
 800098a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800098e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000992:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000996:	fa23 f002 	lsr.w	r0, r3, r2
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d102      	bne.n	80009ae <__aeabi_d2uiz+0x3a>
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ac:	4770      	bx	lr
 80009ae:	f04f 0000 	mov.w	r0, #0
 80009b2:	4770      	bx	lr

080009b4 <__aeabi_frsub>:
 80009b4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80009b8:	e002      	b.n	80009c0 <__addsf3>
 80009ba:	bf00      	nop

080009bc <__aeabi_fsub>:
 80009bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080009c0 <__addsf3>:
 80009c0:	0042      	lsls	r2, r0, #1
 80009c2:	bf1f      	itttt	ne
 80009c4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009c8:	ea92 0f03 	teqne	r2, r3
 80009cc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009d0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009d4:	d06a      	beq.n	8000aac <__addsf3+0xec>
 80009d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009da:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009de:	bfc1      	itttt	gt
 80009e0:	18d2      	addgt	r2, r2, r3
 80009e2:	4041      	eorgt	r1, r0
 80009e4:	4048      	eorgt	r0, r1
 80009e6:	4041      	eorgt	r1, r0
 80009e8:	bfb8      	it	lt
 80009ea:	425b      	neglt	r3, r3
 80009ec:	2b19      	cmp	r3, #25
 80009ee:	bf88      	it	hi
 80009f0:	4770      	bxhi	lr
 80009f2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009fe:	bf18      	it	ne
 8000a00:	4240      	negne	r0, r0
 8000a02:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a06:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a0a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a0e:	bf18      	it	ne
 8000a10:	4249      	negne	r1, r1
 8000a12:	ea92 0f03 	teq	r2, r3
 8000a16:	d03f      	beq.n	8000a98 <__addsf3+0xd8>
 8000a18:	f1a2 0201 	sub.w	r2, r2, #1
 8000a1c:	fa41 fc03 	asr.w	ip, r1, r3
 8000a20:	eb10 000c 	adds.w	r0, r0, ip
 8000a24:	f1c3 0320 	rsb	r3, r3, #32
 8000a28:	fa01 f103 	lsl.w	r1, r1, r3
 8000a2c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a30:	d502      	bpl.n	8000a38 <__addsf3+0x78>
 8000a32:	4249      	negs	r1, r1
 8000a34:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a38:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a3c:	d313      	bcc.n	8000a66 <__addsf3+0xa6>
 8000a3e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a42:	d306      	bcc.n	8000a52 <__addsf3+0x92>
 8000a44:	0840      	lsrs	r0, r0, #1
 8000a46:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a4a:	f102 0201 	add.w	r2, r2, #1
 8000a4e:	2afe      	cmp	r2, #254	; 0xfe
 8000a50:	d251      	bcs.n	8000af6 <__addsf3+0x136>
 8000a52:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a56:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a5a:	bf08      	it	eq
 8000a5c:	f020 0001 	biceq.w	r0, r0, #1
 8000a60:	ea40 0003 	orr.w	r0, r0, r3
 8000a64:	4770      	bx	lr
 8000a66:	0049      	lsls	r1, r1, #1
 8000a68:	eb40 0000 	adc.w	r0, r0, r0
 8000a6c:	3a01      	subs	r2, #1
 8000a6e:	bf28      	it	cs
 8000a70:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a74:	d2ed      	bcs.n	8000a52 <__addsf3+0x92>
 8000a76:	fab0 fc80 	clz	ip, r0
 8000a7a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a7e:	ebb2 020c 	subs.w	r2, r2, ip
 8000a82:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a86:	bfaa      	itet	ge
 8000a88:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a8c:	4252      	neglt	r2, r2
 8000a8e:	4318      	orrge	r0, r3
 8000a90:	bfbc      	itt	lt
 8000a92:	40d0      	lsrlt	r0, r2
 8000a94:	4318      	orrlt	r0, r3
 8000a96:	4770      	bx	lr
 8000a98:	f092 0f00 	teq	r2, #0
 8000a9c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000aa0:	bf06      	itte	eq
 8000aa2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000aa6:	3201      	addeq	r2, #1
 8000aa8:	3b01      	subne	r3, #1
 8000aaa:	e7b5      	b.n	8000a18 <__addsf3+0x58>
 8000aac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ab0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ab4:	bf18      	it	ne
 8000ab6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aba:	d021      	beq.n	8000b00 <__addsf3+0x140>
 8000abc:	ea92 0f03 	teq	r2, r3
 8000ac0:	d004      	beq.n	8000acc <__addsf3+0x10c>
 8000ac2:	f092 0f00 	teq	r2, #0
 8000ac6:	bf08      	it	eq
 8000ac8:	4608      	moveq	r0, r1
 8000aca:	4770      	bx	lr
 8000acc:	ea90 0f01 	teq	r0, r1
 8000ad0:	bf1c      	itt	ne
 8000ad2:	2000      	movne	r0, #0
 8000ad4:	4770      	bxne	lr
 8000ad6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ada:	d104      	bne.n	8000ae6 <__addsf3+0x126>
 8000adc:	0040      	lsls	r0, r0, #1
 8000ade:	bf28      	it	cs
 8000ae0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ae4:	4770      	bx	lr
 8000ae6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000aea:	bf3c      	itt	cc
 8000aec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000af0:	4770      	bxcc	lr
 8000af2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000af6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000afa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000afe:	4770      	bx	lr
 8000b00:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b04:	bf16      	itet	ne
 8000b06:	4608      	movne	r0, r1
 8000b08:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b0c:	4601      	movne	r1, r0
 8000b0e:	0242      	lsls	r2, r0, #9
 8000b10:	bf06      	itte	eq
 8000b12:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b16:	ea90 0f01 	teqeq	r0, r1
 8000b1a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b1e:	4770      	bx	lr

08000b20 <__aeabi_ui2f>:
 8000b20:	f04f 0300 	mov.w	r3, #0
 8000b24:	e004      	b.n	8000b30 <__aeabi_i2f+0x8>
 8000b26:	bf00      	nop

08000b28 <__aeabi_i2f>:
 8000b28:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b2c:	bf48      	it	mi
 8000b2e:	4240      	negmi	r0, r0
 8000b30:	ea5f 0c00 	movs.w	ip, r0
 8000b34:	bf08      	it	eq
 8000b36:	4770      	bxeq	lr
 8000b38:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b3c:	4601      	mov	r1, r0
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	e01c      	b.n	8000b7e <__aeabi_l2f+0x2a>

08000b44 <__aeabi_ul2f>:
 8000b44:	ea50 0201 	orrs.w	r2, r0, r1
 8000b48:	bf08      	it	eq
 8000b4a:	4770      	bxeq	lr
 8000b4c:	f04f 0300 	mov.w	r3, #0
 8000b50:	e00a      	b.n	8000b68 <__aeabi_l2f+0x14>
 8000b52:	bf00      	nop

08000b54 <__aeabi_l2f>:
 8000b54:	ea50 0201 	orrs.w	r2, r0, r1
 8000b58:	bf08      	it	eq
 8000b5a:	4770      	bxeq	lr
 8000b5c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b60:	d502      	bpl.n	8000b68 <__aeabi_l2f+0x14>
 8000b62:	4240      	negs	r0, r0
 8000b64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b68:	ea5f 0c01 	movs.w	ip, r1
 8000b6c:	bf02      	ittt	eq
 8000b6e:	4684      	moveq	ip, r0
 8000b70:	4601      	moveq	r1, r0
 8000b72:	2000      	moveq	r0, #0
 8000b74:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b78:	bf08      	it	eq
 8000b7a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b7e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b82:	fabc f28c 	clz	r2, ip
 8000b86:	3a08      	subs	r2, #8
 8000b88:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b8c:	db10      	blt.n	8000bb0 <__aeabi_l2f+0x5c>
 8000b8e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b92:	4463      	add	r3, ip
 8000b94:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b98:	f1c2 0220 	rsb	r2, r2, #32
 8000b9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ba0:	fa20 f202 	lsr.w	r2, r0, r2
 8000ba4:	eb43 0002 	adc.w	r0, r3, r2
 8000ba8:	bf08      	it	eq
 8000baa:	f020 0001 	biceq.w	r0, r0, #1
 8000bae:	4770      	bx	lr
 8000bb0:	f102 0220 	add.w	r2, r2, #32
 8000bb4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bb8:	f1c2 0220 	rsb	r2, r2, #32
 8000bbc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000bc0:	fa21 f202 	lsr.w	r2, r1, r2
 8000bc4:	eb43 0002 	adc.w	r0, r3, r2
 8000bc8:	bf08      	it	eq
 8000bca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bce:	4770      	bx	lr

08000bd0 <__aeabi_fmul>:
 8000bd0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bd4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bd8:	bf1e      	ittt	ne
 8000bda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bde:	ea92 0f0c 	teqne	r2, ip
 8000be2:	ea93 0f0c 	teqne	r3, ip
 8000be6:	d06f      	beq.n	8000cc8 <__aeabi_fmul+0xf8>
 8000be8:	441a      	add	r2, r3
 8000bea:	ea80 0c01 	eor.w	ip, r0, r1
 8000bee:	0240      	lsls	r0, r0, #9
 8000bf0:	bf18      	it	ne
 8000bf2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bf6:	d01e      	beq.n	8000c36 <__aeabi_fmul+0x66>
 8000bf8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bfc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c00:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c04:	fba0 3101 	umull	r3, r1, r0, r1
 8000c08:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c0c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000c10:	bf3e      	ittt	cc
 8000c12:	0049      	lslcc	r1, r1, #1
 8000c14:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c18:	005b      	lslcc	r3, r3, #1
 8000c1a:	ea40 0001 	orr.w	r0, r0, r1
 8000c1e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c22:	2afd      	cmp	r2, #253	; 0xfd
 8000c24:	d81d      	bhi.n	8000c62 <__aeabi_fmul+0x92>
 8000c26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c2e:	bf08      	it	eq
 8000c30:	f020 0001 	biceq.w	r0, r0, #1
 8000c34:	4770      	bx	lr
 8000c36:	f090 0f00 	teq	r0, #0
 8000c3a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c3e:	bf08      	it	eq
 8000c40:	0249      	lsleq	r1, r1, #9
 8000c42:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c46:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c4a:	3a7f      	subs	r2, #127	; 0x7f
 8000c4c:	bfc2      	ittt	gt
 8000c4e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c52:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c56:	4770      	bxgt	lr
 8000c58:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c5c:	f04f 0300 	mov.w	r3, #0
 8000c60:	3a01      	subs	r2, #1
 8000c62:	dc5d      	bgt.n	8000d20 <__aeabi_fmul+0x150>
 8000c64:	f112 0f19 	cmn.w	r2, #25
 8000c68:	bfdc      	itt	le
 8000c6a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c6e:	4770      	bxle	lr
 8000c70:	f1c2 0200 	rsb	r2, r2, #0
 8000c74:	0041      	lsls	r1, r0, #1
 8000c76:	fa21 f102 	lsr.w	r1, r1, r2
 8000c7a:	f1c2 0220 	rsb	r2, r2, #32
 8000c7e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c82:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c86:	f140 0000 	adc.w	r0, r0, #0
 8000c8a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c8e:	bf08      	it	eq
 8000c90:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c94:	4770      	bx	lr
 8000c96:	f092 0f00 	teq	r2, #0
 8000c9a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c9e:	bf02      	ittt	eq
 8000ca0:	0040      	lsleq	r0, r0, #1
 8000ca2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ca6:	3a01      	subeq	r2, #1
 8000ca8:	d0f9      	beq.n	8000c9e <__aeabi_fmul+0xce>
 8000caa:	ea40 000c 	orr.w	r0, r0, ip
 8000cae:	f093 0f00 	teq	r3, #0
 8000cb2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000cb6:	bf02      	ittt	eq
 8000cb8:	0049      	lsleq	r1, r1, #1
 8000cba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000cbe:	3b01      	subeq	r3, #1
 8000cc0:	d0f9      	beq.n	8000cb6 <__aeabi_fmul+0xe6>
 8000cc2:	ea41 010c 	orr.w	r1, r1, ip
 8000cc6:	e78f      	b.n	8000be8 <__aeabi_fmul+0x18>
 8000cc8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ccc:	ea92 0f0c 	teq	r2, ip
 8000cd0:	bf18      	it	ne
 8000cd2:	ea93 0f0c 	teqne	r3, ip
 8000cd6:	d00a      	beq.n	8000cee <__aeabi_fmul+0x11e>
 8000cd8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cdc:	bf18      	it	ne
 8000cde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ce2:	d1d8      	bne.n	8000c96 <__aeabi_fmul+0xc6>
 8000ce4:	ea80 0001 	eor.w	r0, r0, r1
 8000ce8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cec:	4770      	bx	lr
 8000cee:	f090 0f00 	teq	r0, #0
 8000cf2:	bf17      	itett	ne
 8000cf4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cf8:	4608      	moveq	r0, r1
 8000cfa:	f091 0f00 	teqne	r1, #0
 8000cfe:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000d02:	d014      	beq.n	8000d2e <__aeabi_fmul+0x15e>
 8000d04:	ea92 0f0c 	teq	r2, ip
 8000d08:	d101      	bne.n	8000d0e <__aeabi_fmul+0x13e>
 8000d0a:	0242      	lsls	r2, r0, #9
 8000d0c:	d10f      	bne.n	8000d2e <__aeabi_fmul+0x15e>
 8000d0e:	ea93 0f0c 	teq	r3, ip
 8000d12:	d103      	bne.n	8000d1c <__aeabi_fmul+0x14c>
 8000d14:	024b      	lsls	r3, r1, #9
 8000d16:	bf18      	it	ne
 8000d18:	4608      	movne	r0, r1
 8000d1a:	d108      	bne.n	8000d2e <__aeabi_fmul+0x15e>
 8000d1c:	ea80 0001 	eor.w	r0, r0, r1
 8000d20:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d24:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d28:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d2c:	4770      	bx	lr
 8000d2e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d32:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d36:	4770      	bx	lr

08000d38 <__aeabi_fdiv>:
 8000d38:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d40:	bf1e      	ittt	ne
 8000d42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d46:	ea92 0f0c 	teqne	r2, ip
 8000d4a:	ea93 0f0c 	teqne	r3, ip
 8000d4e:	d069      	beq.n	8000e24 <__aeabi_fdiv+0xec>
 8000d50:	eba2 0203 	sub.w	r2, r2, r3
 8000d54:	ea80 0c01 	eor.w	ip, r0, r1
 8000d58:	0249      	lsls	r1, r1, #9
 8000d5a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d5e:	d037      	beq.n	8000dd0 <__aeabi_fdiv+0x98>
 8000d60:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d64:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d68:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d70:	428b      	cmp	r3, r1
 8000d72:	bf38      	it	cc
 8000d74:	005b      	lslcc	r3, r3, #1
 8000d76:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d7a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	bf24      	itt	cs
 8000d82:	1a5b      	subcs	r3, r3, r1
 8000d84:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d88:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d8c:	bf24      	itt	cs
 8000d8e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d92:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d96:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d9a:	bf24      	itt	cs
 8000d9c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000da0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000da4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000da8:	bf24      	itt	cs
 8000daa:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000dae:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000db2:	011b      	lsls	r3, r3, #4
 8000db4:	bf18      	it	ne
 8000db6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000dba:	d1e0      	bne.n	8000d7e <__aeabi_fdiv+0x46>
 8000dbc:	2afd      	cmp	r2, #253	; 0xfd
 8000dbe:	f63f af50 	bhi.w	8000c62 <__aeabi_fmul+0x92>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dc8:	bf08      	it	eq
 8000dca:	f020 0001 	biceq.w	r0, r0, #1
 8000dce:	4770      	bx	lr
 8000dd0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dd4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dd8:	327f      	adds	r2, #127	; 0x7f
 8000dda:	bfc2      	ittt	gt
 8000ddc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000de0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000de4:	4770      	bxgt	lr
 8000de6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dea:	f04f 0300 	mov.w	r3, #0
 8000dee:	3a01      	subs	r2, #1
 8000df0:	e737      	b.n	8000c62 <__aeabi_fmul+0x92>
 8000df2:	f092 0f00 	teq	r2, #0
 8000df6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dfa:	bf02      	ittt	eq
 8000dfc:	0040      	lsleq	r0, r0, #1
 8000dfe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e02:	3a01      	subeq	r2, #1
 8000e04:	d0f9      	beq.n	8000dfa <__aeabi_fdiv+0xc2>
 8000e06:	ea40 000c 	orr.w	r0, r0, ip
 8000e0a:	f093 0f00 	teq	r3, #0
 8000e0e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0049      	lsleq	r1, r1, #1
 8000e16:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e1a:	3b01      	subeq	r3, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fdiv+0xda>
 8000e1e:	ea41 010c 	orr.w	r1, r1, ip
 8000e22:	e795      	b.n	8000d50 <__aeabi_fdiv+0x18>
 8000e24:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e28:	ea92 0f0c 	teq	r2, ip
 8000e2c:	d108      	bne.n	8000e40 <__aeabi_fdiv+0x108>
 8000e2e:	0242      	lsls	r2, r0, #9
 8000e30:	f47f af7d 	bne.w	8000d2e <__aeabi_fmul+0x15e>
 8000e34:	ea93 0f0c 	teq	r3, ip
 8000e38:	f47f af70 	bne.w	8000d1c <__aeabi_fmul+0x14c>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	e776      	b.n	8000d2e <__aeabi_fmul+0x15e>
 8000e40:	ea93 0f0c 	teq	r3, ip
 8000e44:	d104      	bne.n	8000e50 <__aeabi_fdiv+0x118>
 8000e46:	024b      	lsls	r3, r1, #9
 8000e48:	f43f af4c 	beq.w	8000ce4 <__aeabi_fmul+0x114>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	e76e      	b.n	8000d2e <__aeabi_fmul+0x15e>
 8000e50:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e54:	bf18      	it	ne
 8000e56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e5a:	d1ca      	bne.n	8000df2 <__aeabi_fdiv+0xba>
 8000e5c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e60:	f47f af5c 	bne.w	8000d1c <__aeabi_fmul+0x14c>
 8000e64:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e68:	f47f af3c 	bne.w	8000ce4 <__aeabi_fmul+0x114>
 8000e6c:	e75f      	b.n	8000d2e <__aeabi_fmul+0x15e>
 8000e6e:	bf00      	nop

08000e70 <__gesf2>:
 8000e70:	f04f 3cff 	mov.w	ip, #4294967295
 8000e74:	e006      	b.n	8000e84 <__cmpsf2+0x4>
 8000e76:	bf00      	nop

08000e78 <__lesf2>:
 8000e78:	f04f 0c01 	mov.w	ip, #1
 8000e7c:	e002      	b.n	8000e84 <__cmpsf2+0x4>
 8000e7e:	bf00      	nop

08000e80 <__cmpsf2>:
 8000e80:	f04f 0c01 	mov.w	ip, #1
 8000e84:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e88:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e94:	bf18      	it	ne
 8000e96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e9a:	d011      	beq.n	8000ec0 <__cmpsf2+0x40>
 8000e9c:	b001      	add	sp, #4
 8000e9e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ea2:	bf18      	it	ne
 8000ea4:	ea90 0f01 	teqne	r0, r1
 8000ea8:	bf58      	it	pl
 8000eaa:	ebb2 0003 	subspl.w	r0, r2, r3
 8000eae:	bf88      	it	hi
 8000eb0:	17c8      	asrhi	r0, r1, #31
 8000eb2:	bf38      	it	cc
 8000eb4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000eb8:	bf18      	it	ne
 8000eba:	f040 0001 	orrne.w	r0, r0, #1
 8000ebe:	4770      	bx	lr
 8000ec0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ec4:	d102      	bne.n	8000ecc <__cmpsf2+0x4c>
 8000ec6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000eca:	d105      	bne.n	8000ed8 <__cmpsf2+0x58>
 8000ecc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ed0:	d1e4      	bne.n	8000e9c <__cmpsf2+0x1c>
 8000ed2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ed6:	d0e1      	beq.n	8000e9c <__cmpsf2+0x1c>
 8000ed8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <__aeabi_cfrcmple>:
 8000ee0:	4684      	mov	ip, r0
 8000ee2:	4608      	mov	r0, r1
 8000ee4:	4661      	mov	r1, ip
 8000ee6:	e7ff      	b.n	8000ee8 <__aeabi_cfcmpeq>

08000ee8 <__aeabi_cfcmpeq>:
 8000ee8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000eea:	f7ff ffc9 	bl	8000e80 <__cmpsf2>
 8000eee:	2800      	cmp	r0, #0
 8000ef0:	bf48      	it	mi
 8000ef2:	f110 0f00 	cmnmi.w	r0, #0
 8000ef6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ef8 <__aeabi_fcmpeq>:
 8000ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000efc:	f7ff fff4 	bl	8000ee8 <__aeabi_cfcmpeq>
 8000f00:	bf0c      	ite	eq
 8000f02:	2001      	moveq	r0, #1
 8000f04:	2000      	movne	r0, #0
 8000f06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0a:	bf00      	nop

08000f0c <__aeabi_fcmplt>:
 8000f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f10:	f7ff ffea 	bl	8000ee8 <__aeabi_cfcmpeq>
 8000f14:	bf34      	ite	cc
 8000f16:	2001      	movcc	r0, #1
 8000f18:	2000      	movcs	r0, #0
 8000f1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1e:	bf00      	nop

08000f20 <__aeabi_fcmple>:
 8000f20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f24:	f7ff ffe0 	bl	8000ee8 <__aeabi_cfcmpeq>
 8000f28:	bf94      	ite	ls
 8000f2a:	2001      	movls	r0, #1
 8000f2c:	2000      	movhi	r0, #0
 8000f2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f32:	bf00      	nop

08000f34 <__aeabi_fcmpge>:
 8000f34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f38:	f7ff ffd2 	bl	8000ee0 <__aeabi_cfrcmple>
 8000f3c:	bf94      	ite	ls
 8000f3e:	2001      	movls	r0, #1
 8000f40:	2000      	movhi	r0, #0
 8000f42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f46:	bf00      	nop

08000f48 <__aeabi_fcmpgt>:
 8000f48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f4c:	f7ff ffc8 	bl	8000ee0 <__aeabi_cfrcmple>
 8000f50:	bf34      	ite	cc
 8000f52:	2001      	movcc	r0, #1
 8000f54:	2000      	movcs	r0, #0
 8000f56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5a:	bf00      	nop

08000f5c <__aeabi_f2uiz>:
 8000f5c:	0042      	lsls	r2, r0, #1
 8000f5e:	d20e      	bcs.n	8000f7e <__aeabi_f2uiz+0x22>
 8000f60:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f64:	d30b      	bcc.n	8000f7e <__aeabi_f2uiz+0x22>
 8000f66:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f6a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f6e:	d409      	bmi.n	8000f84 <__aeabi_f2uiz+0x28>
 8000f70:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f78:	fa23 f002 	lsr.w	r0, r3, r2
 8000f7c:	4770      	bx	lr
 8000f7e:	f04f 0000 	mov.w	r0, #0
 8000f82:	4770      	bx	lr
 8000f84:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f88:	d101      	bne.n	8000f8e <__aeabi_f2uiz+0x32>
 8000f8a:	0242      	lsls	r2, r0, #9
 8000f8c:	d102      	bne.n	8000f94 <__aeabi_f2uiz+0x38>
 8000f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8000f92:	4770      	bx	lr
 8000f94:	f04f 0000 	mov.w	r0, #0
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <Access_Init>:
/**
  * @brief	Access module initialization function
  * @return	None
  */
void Access_Init(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Access_InitDone_b = TRUE;
 8000fa0:	4b03      	ldr	r3, [pc, #12]	; (8000fb0 <Access_Init+0x14>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	701a      	strb	r2, [r3, #0]
}
 8000fa6:	bf00      	nop
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	20000030 	.word	0x20000030

08000fb4 <Access_MainFunction>:
/**
  * @brief	Access module main function (runs in task)
  * @return	None
  */
void Access_MainFunction(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Access_InitDone_b)
	{

	}
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr

08000fc0 <Brakes_OnAutobrakesEnabled>:
/**
  * @brief	Triggers the actions for Autobrakes enabled state
  * @return	None
  */
static void Brakes_OnAutobrakesEnabled(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
	/* Check critical distance */
	if((g_Brakes_Ultrasonic_Distance_cm_f32 < BRAKES_CRITICAL_DISTANCE_CM_F32) && (g_Brakes_Autobrakes_Enable_Cnt_u8 >= BRAKES_AUTOBRAKES_STATE_CNT_U8))
 8000fc4:	4b16      	ldr	r3, [pc, #88]	; (8001020 <Brakes_OnAutobrakesEnabled+0x60>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4916      	ldr	r1, [pc, #88]	; (8001024 <Brakes_OnAutobrakesEnabled+0x64>)
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff ff9e 	bl	8000f0c <__aeabi_fcmplt>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d00f      	beq.n	8000ff6 <Brakes_OnAutobrakesEnabled+0x36>
 8000fd6:	4b14      	ldr	r3, [pc, #80]	; (8001028 <Brakes_OnAutobrakesEnabled+0x68>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b09      	cmp	r3, #9
 8000fdc:	d90b      	bls.n	8000ff6 <Brakes_OnAutobrakesEnabled+0x36>
	{
		/* Set Autobrakes flag */
		g_Brakes_Autobrakes_Status_b = TRUE;
 8000fde:	4b13      	ldr	r3, [pc, #76]	; (800102c <Brakes_OnAutobrakesEnabled+0x6c>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	701a      	strb	r2, [r3, #0]
		/* Reset Autobrakes enable counter */
		g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
 8000fe4:	4b10      	ldr	r3, [pc, #64]	; (8001028 <Brakes_OnAutobrakesEnabled+0x68>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	701a      	strb	r2, [r3, #0]
		/* Set Autobrakes */
		Rte_Write_Autobrakes_State_b(g_Brakes_Autobrakes_Status_b);
 8000fea:	4b10      	ldr	r3, [pc, #64]	; (800102c <Brakes_OnAutobrakesEnabled+0x6c>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f00b fa9e 	bl	800c530 <Rte_Write_DIO_Autobrakes_State_b>
	else
	{
		/* Reset Autobrakes enable counter */
		g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
	}
}
 8000ff4:	e012      	b.n	800101c <Brakes_OnAutobrakesEnabled+0x5c>
	else if (g_Brakes_Ultrasonic_Distance_cm_f32 < BRAKES_CRITICAL_DISTANCE_CM_F32)
 8000ff6:	4b0a      	ldr	r3, [pc, #40]	; (8001020 <Brakes_OnAutobrakesEnabled+0x60>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	490a      	ldr	r1, [pc, #40]	; (8001024 <Brakes_OnAutobrakesEnabled+0x64>)
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ff85 	bl	8000f0c <__aeabi_fcmplt>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d006      	beq.n	8001016 <Brakes_OnAutobrakesEnabled+0x56>
		g_Brakes_Autobrakes_Enable_Cnt_u8++;
 8001008:	4b07      	ldr	r3, [pc, #28]	; (8001028 <Brakes_OnAutobrakesEnabled+0x68>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	3301      	adds	r3, #1
 800100e:	b2da      	uxtb	r2, r3
 8001010:	4b05      	ldr	r3, [pc, #20]	; (8001028 <Brakes_OnAutobrakesEnabled+0x68>)
 8001012:	701a      	strb	r2, [r3, #0]
}
 8001014:	e002      	b.n	800101c <Brakes_OnAutobrakesEnabled+0x5c>
		g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
 8001016:	4b04      	ldr	r3, [pc, #16]	; (8001028 <Brakes_OnAutobrakesEnabled+0x68>)
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20000038 	.word	0x20000038
 8001024:	41f00000 	.word	0x41f00000
 8001028:	20000040 	.word	0x20000040
 800102c:	2000003e 	.word	0x2000003e

08001030 <Brakes_OnAutobrakesDisabled>:
/**
  * @brief	Triggers the actions for Autobrakes disabled state
  * @return	None
  */
static void Brakes_OnAutobrakesDisabled(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
	/* Check Autobrakes disable distance */
	if((g_Brakes_Ultrasonic_Distance_cm_f32 > BRAKES_AUTOBRAKES_DISABLE_DISTANCE_CM_F32) && (g_Brakes_Autobrakes_Disable_Cnt_u8 >= BRAKES_AUTOBRAKES_STATE_CNT_U8))
 8001034:	4b16      	ldr	r3, [pc, #88]	; (8001090 <Brakes_OnAutobrakesDisabled+0x60>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4916      	ldr	r1, [pc, #88]	; (8001094 <Brakes_OnAutobrakesDisabled+0x64>)
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff ff84 	bl	8000f48 <__aeabi_fcmpgt>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00f      	beq.n	8001066 <Brakes_OnAutobrakesDisabled+0x36>
 8001046:	4b14      	ldr	r3, [pc, #80]	; (8001098 <Brakes_OnAutobrakesDisabled+0x68>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b09      	cmp	r3, #9
 800104c:	d90b      	bls.n	8001066 <Brakes_OnAutobrakesDisabled+0x36>
	{
		/* Reset Autobrakes flag */
		g_Brakes_Autobrakes_Status_b = FALSE;
 800104e:	4b13      	ldr	r3, [pc, #76]	; (800109c <Brakes_OnAutobrakesDisabled+0x6c>)
 8001050:	2200      	movs	r2, #0
 8001052:	701a      	strb	r2, [r3, #0]
		/* Reset Autobrakes disable counter */
		g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
 8001054:	4b10      	ldr	r3, [pc, #64]	; (8001098 <Brakes_OnAutobrakesDisabled+0x68>)
 8001056:	2200      	movs	r2, #0
 8001058:	701a      	strb	r2, [r3, #0]
		/* Reset Autobrakes */
		Rte_Write_Autobrakes_State_b(g_Brakes_Autobrakes_Status_b);
 800105a:	4b10      	ldr	r3, [pc, #64]	; (800109c <Brakes_OnAutobrakesDisabled+0x6c>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	4618      	mov	r0, r3
 8001060:	f00b fa66 	bl	800c530 <Rte_Write_DIO_Autobrakes_State_b>
	else
	{
		/* Reset Autobrakes disable counter */
		g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
	}
}
 8001064:	e012      	b.n	800108c <Brakes_OnAutobrakesDisabled+0x5c>
	else if(g_Brakes_Ultrasonic_Distance_cm_f32 > BRAKES_AUTOBRAKES_DISABLE_DISTANCE_CM_F32)
 8001066:	4b0a      	ldr	r3, [pc, #40]	; (8001090 <Brakes_OnAutobrakesDisabled+0x60>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	490a      	ldr	r1, [pc, #40]	; (8001094 <Brakes_OnAutobrakesDisabled+0x64>)
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff ff6b 	bl	8000f48 <__aeabi_fcmpgt>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d006      	beq.n	8001086 <Brakes_OnAutobrakesDisabled+0x56>
		g_Brakes_Autobrakes_Disable_Cnt_u8++;
 8001078:	4b07      	ldr	r3, [pc, #28]	; (8001098 <Brakes_OnAutobrakesDisabled+0x68>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	3301      	adds	r3, #1
 800107e:	b2da      	uxtb	r2, r3
 8001080:	4b05      	ldr	r3, [pc, #20]	; (8001098 <Brakes_OnAutobrakesDisabled+0x68>)
 8001082:	701a      	strb	r2, [r3, #0]
}
 8001084:	e002      	b.n	800108c <Brakes_OnAutobrakesDisabled+0x5c>
		g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
 8001086:	4b04      	ldr	r3, [pc, #16]	; (8001098 <Brakes_OnAutobrakesDisabled+0x68>)
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]
}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000038 	.word	0x20000038
 8001094:	428c0000 	.word	0x428c0000
 8001098:	2000003f 	.word	0x2000003f
 800109c:	2000003e 	.word	0x2000003e

080010a0 <Brakes_OnDistance>:

static uint8 Brakes_OnDistance(float32 distance)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	if(distance <= BRAKES_CRITICAL_DISTANCE_CM_F32 && g_Informative_Dist_Status_Cnt_u8 < BRAKES_LED_STATE_CNT_U8)
 80010a8:	4942      	ldr	r1, [pc, #264]	; (80011b4 <Brakes_OnDistance+0x114>)
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff ff38 	bl	8000f20 <__aeabi_fcmple>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d00b      	beq.n	80010ce <Brakes_OnDistance+0x2e>
 80010b6:	4b40      	ldr	r3, [pc, #256]	; (80011b8 <Brakes_OnDistance+0x118>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b09      	cmp	r3, #9
 80010bc:	d807      	bhi.n	80010ce <Brakes_OnDistance+0x2e>
	{
		g_Informative_Dist_Status_Cnt_u8++;
 80010be:	4b3e      	ldr	r3, [pc, #248]	; (80011b8 <Brakes_OnDistance+0x118>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	3301      	adds	r3, #1
 80010c4:	b2da      	uxtb	r2, r3
 80010c6:	4b3c      	ldr	r3, [pc, #240]	; (80011b8 <Brakes_OnDistance+0x118>)
 80010c8:	701a      	strb	r2, [r3, #0]
		return 3;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e06d      	b.n	80011aa <Brakes_OnDistance+0x10a>
	}
	else if(distance <= BRAKES_CRITICAL_DISTANCE_CM_F32 && g_Informative_Dist_Status_Cnt_u8 >= BRAKES_LED_STATE_CNT_U8)
 80010ce:	4939      	ldr	r1, [pc, #228]	; (80011b4 <Brakes_OnDistance+0x114>)
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff25 	bl	8000f20 <__aeabi_fcmple>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d00b      	beq.n	80010f4 <Brakes_OnDistance+0x54>
 80010dc:	4b36      	ldr	r3, [pc, #216]	; (80011b8 <Brakes_OnDistance+0x118>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b09      	cmp	r3, #9
 80010e2:	d907      	bls.n	80010f4 <Brakes_OnDistance+0x54>
	{
		g_Warning_Dist_Status_Cnt_u8 = 0u;
 80010e4:	4b35      	ldr	r3, [pc, #212]	; (80011bc <Brakes_OnDistance+0x11c>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	701a      	strb	r2, [r3, #0]
		g_Critical_Dist_Status_Cnt_u8 = 0u;
 80010ea:	4b35      	ldr	r3, [pc, #212]	; (80011c0 <Brakes_OnDistance+0x120>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]
		return 2;
 80010f0:	2302      	movs	r3, #2
 80010f2:	e05a      	b.n	80011aa <Brakes_OnDistance+0x10a>
	}
	else if((BRAKES_CRITICAL_DISTANCE_CM_F32 < distance) && (distance <= BRAKES_WARNING_DISTANCE_CM_F32) && g_Warning_Dist_Status_Cnt_u8 < BRAKES_LED_STATE_CNT_U8)
 80010f4:	492f      	ldr	r1, [pc, #188]	; (80011b4 <Brakes_OnDistance+0x114>)
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff ff26 	bl	8000f48 <__aeabi_fcmpgt>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d012      	beq.n	8001128 <Brakes_OnDistance+0x88>
 8001102:	4930      	ldr	r1, [pc, #192]	; (80011c4 <Brakes_OnDistance+0x124>)
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f7ff ff0b 	bl	8000f20 <__aeabi_fcmple>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d00b      	beq.n	8001128 <Brakes_OnDistance+0x88>
 8001110:	4b2a      	ldr	r3, [pc, #168]	; (80011bc <Brakes_OnDistance+0x11c>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b09      	cmp	r3, #9
 8001116:	d807      	bhi.n	8001128 <Brakes_OnDistance+0x88>
	{
		g_Warning_Dist_Status_Cnt_u8++;
 8001118:	4b28      	ldr	r3, [pc, #160]	; (80011bc <Brakes_OnDistance+0x11c>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	3301      	adds	r3, #1
 800111e:	b2da      	uxtb	r2, r3
 8001120:	4b26      	ldr	r3, [pc, #152]	; (80011bc <Brakes_OnDistance+0x11c>)
 8001122:	701a      	strb	r2, [r3, #0]
		return 3;
 8001124:	2303      	movs	r3, #3
 8001126:	e040      	b.n	80011aa <Brakes_OnDistance+0x10a>
	}
	else if((BRAKES_CRITICAL_DISTANCE_CM_F32 < distance) && (distance <= BRAKES_WARNING_DISTANCE_CM_F32) && g_Warning_Dist_Status_Cnt_u8 >= BRAKES_LED_STATE_CNT_U8)
 8001128:	4922      	ldr	r1, [pc, #136]	; (80011b4 <Brakes_OnDistance+0x114>)
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ff0c 	bl	8000f48 <__aeabi_fcmpgt>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d012      	beq.n	800115c <Brakes_OnDistance+0xbc>
 8001136:	4923      	ldr	r1, [pc, #140]	; (80011c4 <Brakes_OnDistance+0x124>)
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7ff fef1 	bl	8000f20 <__aeabi_fcmple>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d00b      	beq.n	800115c <Brakes_OnDistance+0xbc>
 8001144:	4b1d      	ldr	r3, [pc, #116]	; (80011bc <Brakes_OnDistance+0x11c>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b09      	cmp	r3, #9
 800114a:	d907      	bls.n	800115c <Brakes_OnDistance+0xbc>
	{
		g_Informative_Dist_Status_Cnt_u8 = 0u;
 800114c:	4b1a      	ldr	r3, [pc, #104]	; (80011b8 <Brakes_OnDistance+0x118>)
 800114e:	2200      	movs	r2, #0
 8001150:	701a      	strb	r2, [r3, #0]
		g_Critical_Dist_Status_Cnt_u8 = 0u;
 8001152:	4b1b      	ldr	r3, [pc, #108]	; (80011c0 <Brakes_OnDistance+0x120>)
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]
		return 1;
 8001158:	2301      	movs	r3, #1
 800115a:	e026      	b.n	80011aa <Brakes_OnDistance+0x10a>
	}
	else if(BRAKES_WARNING_DISTANCE_CM_F32 < distance && g_Critical_Dist_Status_Cnt_u8 < BRAKES_LED_STATE_CNT_U8)
 800115c:	4919      	ldr	r1, [pc, #100]	; (80011c4 <Brakes_OnDistance+0x124>)
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f7ff fef2 	bl	8000f48 <__aeabi_fcmpgt>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d00b      	beq.n	8001182 <Brakes_OnDistance+0xe2>
 800116a:	4b15      	ldr	r3, [pc, #84]	; (80011c0 <Brakes_OnDistance+0x120>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b09      	cmp	r3, #9
 8001170:	d807      	bhi.n	8001182 <Brakes_OnDistance+0xe2>
	{
		g_Critical_Dist_Status_Cnt_u8++;
 8001172:	4b13      	ldr	r3, [pc, #76]	; (80011c0 <Brakes_OnDistance+0x120>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	3301      	adds	r3, #1
 8001178:	b2da      	uxtb	r2, r3
 800117a:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <Brakes_OnDistance+0x120>)
 800117c:	701a      	strb	r2, [r3, #0]
		return 3;
 800117e:	2303      	movs	r3, #3
 8001180:	e013      	b.n	80011aa <Brakes_OnDistance+0x10a>
	}
	else if(BRAKES_WARNING_DISTANCE_CM_F32 < distance && g_Critical_Dist_Status_Cnt_u8 >= BRAKES_LED_STATE_CNT_U8)
 8001182:	4910      	ldr	r1, [pc, #64]	; (80011c4 <Brakes_OnDistance+0x124>)
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff fedf 	bl	8000f48 <__aeabi_fcmpgt>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d00b      	beq.n	80011a8 <Brakes_OnDistance+0x108>
 8001190:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <Brakes_OnDistance+0x120>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b09      	cmp	r3, #9
 8001196:	d907      	bls.n	80011a8 <Brakes_OnDistance+0x108>
	{
		g_Informative_Dist_Status_Cnt_u8 = 0u;
 8001198:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <Brakes_OnDistance+0x118>)
 800119a:	2200      	movs	r2, #0
 800119c:	701a      	strb	r2, [r3, #0]
		g_Warning_Dist_Status_Cnt_u8 = 0u;
 800119e:	4b07      	ldr	r3, [pc, #28]	; (80011bc <Brakes_OnDistance+0x11c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	701a      	strb	r2, [r3, #0]
		return 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	e000      	b.n	80011aa <Brakes_OnDistance+0x10a>
	}
	else
	{
		return 3;
 80011a8:	2303      	movs	r3, #3
	}
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	41f00000 	.word	0x41f00000
 80011b8:	20000065 	.word	0x20000065
 80011bc:	20000066 	.word	0x20000066
 80011c0:	20000067 	.word	0x20000067
 80011c4:	42700000 	.word	0x42700000

080011c8 <Brakes_Init>:
/**
  * @brief	Brakes module initialization function
  * @return	None
  */
void Brakes_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
	/* Initialize variables */
	g_Brakes_AN0_Voltage_mV_u16 = 0u;
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <Brakes_Init+0x44>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	801a      	strh	r2, [r3, #0]
	g_Brakes_AN2_Voltage_mV_u16 = 0u;
 80011d2:	4b0f      	ldr	r3, [pc, #60]	; (8001210 <Brakes_Init+0x48>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	801a      	strh	r2, [r3, #0]
	g_Brakes_SW_u8 = 0u;
 80011d8:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <Brakes_Init+0x4c>)
 80011da:	2200      	movs	r2, #0
 80011dc:	701a      	strb	r2, [r3, #0]
	g_Brakes_Ultrasonic_Distance_cm_f32 = 0.0f;
 80011de:	4b0e      	ldr	r3, [pc, #56]	; (8001218 <Brakes_Init+0x50>)
 80011e0:	f04f 0200 	mov.w	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
	g_Brakes_Autobrakes_Status_b = FALSE;
 80011e6:	4b0d      	ldr	r3, [pc, #52]	; (800121c <Brakes_Init+0x54>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	701a      	strb	r2, [r3, #0]
	g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
 80011ec:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <Brakes_Init+0x58>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	701a      	strb	r2, [r3, #0]
	g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
 80011f2:	4b0c      	ldr	r3, [pc, #48]	; (8001224 <Brakes_Init+0x5c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	701a      	strb	r2, [r3, #0]
	//initilalizare cu 0 a noi var
	/* Read Brakes NvM block */
	Rte_Read_NvM_Brakes_Block(g_Brakes_NvMBlock_a);
 80011f8:	490b      	ldr	r1, [pc, #44]	; (8001228 <Brakes_Init+0x60>)
 80011fa:	2001      	movs	r0, #1
 80011fc:	f00b f9b6 	bl	800c56c <Rte_Read_NvM_Block>
	/* Set initialization flag to done */
	g_Brakes_InitDone_b = TRUE;
 8001200:	4b0a      	ldr	r3, [pc, #40]	; (800122c <Brakes_Init+0x64>)
 8001202:	2201      	movs	r2, #1
 8001204:	701a      	strb	r2, [r3, #0]
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000032 	.word	0x20000032
 8001210:	20000034 	.word	0x20000034
 8001214:	20000036 	.word	0x20000036
 8001218:	20000038 	.word	0x20000038
 800121c:	2000003e 	.word	0x2000003e
 8001220:	2000003f 	.word	0x2000003f
 8001224:	20000040 	.word	0x20000040
 8001228:	20000044 	.word	0x20000044
 800122c:	20000031 	.word	0x20000031

08001230 <Brakes_MainFunction>:
/**
  * @brief	Brakes module main function (runs in task)
  * @return	None
  */
void Brakes_MainFunction(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(FALSE != g_Brakes_InitDone_b)
 8001234:	4b1a      	ldr	r3, [pc, #104]	; (80012a0 <Brakes_MainFunction+0x70>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d02f      	beq.n	800129c <Brakes_MainFunction+0x6c>
	{
		/* Read AN0 analog voltage (mV) */
		Rte_Read_ADC_AN0_Voltage_u16(&g_Brakes_AN0_Voltage_mV_u16);
 800123c:	4819      	ldr	r0, [pc, #100]	; (80012a4 <Brakes_MainFunction+0x74>)
 800123e:	f00b f9cf 	bl	800c5e0 <Rte_Read_AN0_Voltage_u16>
		/* Read AN2 analog voltage (mV) */
		Rte_Read_ADC_AN2_Voltage_u16(&g_Brakes_AN2_Voltage_mV_u16);
 8001242:	4819      	ldr	r0, [pc, #100]	; (80012a8 <Brakes_MainFunction+0x78>)
 8001244:	f00b f9f0 	bl	800c628 <Rte_Read_AN2_Voltage_u16>
		/* Read SWITCH analog voltage (mV) */
		Rte_Switch_Joystick(&g_Brakes_SW_u8);
 8001248:	4818      	ldr	r0, [pc, #96]	; (80012ac <Brakes_MainFunction+0x7c>)
 800124a:	f00b f8fb 	bl	800c444 <Rte_Read_PC6_Pin_State>
		/* Read distance from ultrasonic sensor */
		Rte_Read_Ultrasonic_Distance_f32(&g_Brakes_Ultrasonic_Distance_cm_f32);
 800124e:	4818      	ldr	r0, [pc, #96]	; (80012b0 <Brakes_MainFunction+0x80>)
 8001250:	f00b f8ca 	bl	800c3e8 <Rte_Read_Cdd_Ultrasonic_Distance_f32>
		/* Check Autobrakes condition */
		if(FALSE == g_Brakes_Autobrakes_Status_b)
 8001254:	4b17      	ldr	r3, [pc, #92]	; (80012b4 <Brakes_MainFunction+0x84>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d102      	bne.n	8001262 <Brakes_MainFunction+0x32>
		{
			/* Autobrakes enabled actions */
			Brakes_OnAutobrakesEnabled();
 800125c:	f7ff feb0 	bl	8000fc0 <Brakes_OnAutobrakesEnabled>
 8001260:	e001      	b.n	8001266 <Brakes_MainFunction+0x36>
		}
		else
		{
			/* Autobrakes disabled actions */
			Brakes_OnAutobrakesDisabled();
 8001262:	f7ff fee5 	bl	8001030 <Brakes_OnAutobrakesDisabled>
		}
		/* rte write */
		g_Brakes_Ultrasonic_Distance_cm_u16 = (uint16) g_Brakes_Ultrasonic_Distance_cm_f32;
 8001266:	4b12      	ldr	r3, [pc, #72]	; (80012b0 <Brakes_MainFunction+0x80>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff fe76 	bl	8000f5c <__aeabi_f2uiz>
 8001270:	4603      	mov	r3, r0
 8001272:	b29a      	uxth	r2, r3
 8001274:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <Brakes_MainFunction+0x88>)
 8001276:	801a      	strh	r2, [r3, #0]
		g_Brakes_CollisionWarning_Status_u8 = Brakes_OnDistance(g_Brakes_Ultrasonic_Distance_cm_u16);
 8001278:	4b0f      	ldr	r3, [pc, #60]	; (80012b8 <Brakes_MainFunction+0x88>)
 800127a:	881b      	ldrh	r3, [r3, #0]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff fc4f 	bl	8000b20 <__aeabi_ui2f>
 8001282:	4603      	mov	r3, r0
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff ff0b 	bl	80010a0 <Brakes_OnDistance>
 800128a:	4603      	mov	r3, r0
 800128c:	461a      	mov	r2, r3
 800128e:	4b0b      	ldr	r3, [pc, #44]	; (80012bc <Brakes_MainFunction+0x8c>)
 8001290:	701a      	strb	r2, [r3, #0]
		Rte_Write_Brakes_Collission_Status(g_Brakes_CollisionWarning_Status_u8);
 8001292:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <Brakes_MainFunction+0x8c>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	4618      	mov	r0, r3
 8001298:	f00b f8f6 	bl	800c488 <Rte_Write_g_CollisionWarning_Status>
	}
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	20000031 	.word	0x20000031
 80012a4:	20000032 	.word	0x20000032
 80012a8:	20000034 	.word	0x20000034
 80012ac:	20000036 	.word	0x20000036
 80012b0:	20000038 	.word	0x20000038
 80012b4:	2000003e 	.word	0x2000003e
 80012b8:	2000003c 	.word	0x2000003c
 80012bc:	20000064 	.word	0x20000064

080012c0 <Brakes_Shutdown>:
/**
  * @brief  Shutdown the Brakes module
  * @return None
  */
void Brakes_Shutdown(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
	/* Write Brakes NvM block */
	Rte_Write_NvM_Brakes_Block(g_Brakes_NvMBlock_a);
 80012c4:	4904      	ldr	r1, [pc, #16]	; (80012d8 <Brakes_Shutdown+0x18>)
 80012c6:	2001      	movs	r0, #1
 80012c8:	f00b f96a 	bl	800c5a0 <Rte_Write_NvM_Block>
	/* Reset initialization flag */
	g_Brakes_InitDone_b = FALSE;
 80012cc:	4b03      	ldr	r3, [pc, #12]	; (80012dc <Brakes_Shutdown+0x1c>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000044 	.word	0x20000044
 80012dc:	20000031 	.word	0x20000031

080012e0 <move_Forward_Remote>:

/* STATIC FUNCTIONS: */

/* Move forward remote control */
void move_Forward_Remote(uint8 *current_Status, uint8 *previous_Status, sint8 *speed_0, sint8 *speed_1, uint8 increment)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b085      	sub	sp, #20
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
 80012ec:	603b      	str	r3, [r7, #0]
	if(*current_Status == 1 && *previous_Status == 0)
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d13c      	bne.n	8001370 <move_Forward_Remote+0x90>
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d138      	bne.n	8001370 <move_Forward_Remote+0x90>
	{
		if(*speed_0 < 100 && *speed_1 < 100)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f993 3000 	ldrsb.w	r3, [r3]
 8001304:	2b63      	cmp	r3, #99	; 0x63
 8001306:	dc2f      	bgt.n	8001368 <move_Forward_Remote+0x88>
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	f993 3000 	ldrsb.w	r3, [r3]
 800130e:	2b63      	cmp	r3, #99	; 0x63
 8001310:	dc2a      	bgt.n	8001368 <move_Forward_Remote+0x88>
		{
			if(*speed_0 == 0 && *speed_1 == 0)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f993 3000 	ldrsb.w	r3, [r3]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d116      	bne.n	800134a <move_Forward_Remote+0x6a>
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	f993 3000 	ldrsb.w	r3, [r3]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d111      	bne.n	800134a <move_Forward_Remote+0x6a>
			{
				*speed_0 = *speed_0 + 2*increment;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f993 3000 	ldrsb.w	r3, [r3]
 800132c:	b2da      	uxtb	r2, r3
 800132e:	7e3b      	ldrb	r3, [r7, #24]
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	b2db      	uxtb	r3, r3
 8001334:	4413      	add	r3, r2
 8001336:	b2db      	uxtb	r3, r3
 8001338:	b25a      	sxtb	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	701a      	strb	r2, [r3, #0]
				*speed_1 = *speed_0;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f993 2000 	ldrsb.w	r2, [r3]
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	701a      	strb	r2, [r3, #0]
 8001348:	e00e      	b.n	8001368 <move_Forward_Remote+0x88>
			}
			else
			{
				*speed_0 = *speed_0 + increment;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f993 3000 	ldrsb.w	r3, [r3]
 8001350:	b2da      	uxtb	r2, r3
 8001352:	7e3b      	ldrb	r3, [r7, #24]
 8001354:	4413      	add	r3, r2
 8001356:	b2db      	uxtb	r3, r3
 8001358:	b25a      	sxtb	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	701a      	strb	r2, [r3, #0]
				*speed_1 = *speed_0;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	f993 2000 	ldrsb.w	r2, [r3]
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	701a      	strb	r2, [r3, #0]
		}
		else
		{

		}
		*previous_Status = 1;
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	2201      	movs	r2, #1
 800136c:	701a      	strb	r2, [r3, #0]
	}
	else
	{

	}
}
 800136e:	e00a      	b.n	8001386 <move_Forward_Remote+0xa6>
	else if(*current_Status == 0 && *previous_Status == 1)
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d106      	bne.n	8001386 <move_Forward_Remote+0xa6>
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b01      	cmp	r3, #1
 800137e:	d102      	bne.n	8001386 <move_Forward_Remote+0xa6>
		*previous_Status = 0;
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	2200      	movs	r2, #0
 8001384:	701a      	strb	r2, [r3, #0]
}
 8001386:	bf00      	nop
 8001388:	3714      	adds	r7, #20
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr

08001390 <move_Right_Remote>:

/* Move right remote control */
void move_Right_Remote(uint8 *current_Status, uint8 *previous_Status, sint8 *speed_0, sint8 *speed_1, sint8 *speed_Before_Turn)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
 800139c:	603b      	str	r3, [r7, #0]
	if(*current_Status == 1 && *previous_Status == 0)
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d10c      	bne.n	80013c0 <move_Right_Remote+0x30>
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d108      	bne.n	80013c0 <move_Right_Remote+0x30>
	{
		*speed_Before_Turn = *speed_0;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f993 2000 	ldrsb.w	r2, [r3]
 80013b4:	69bb      	ldr	r3, [r7, #24]
 80013b6:	701a      	strb	r2, [r3, #0]
		*previous_Status = 1;
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	2201      	movs	r2, #1
 80013bc:	701a      	strb	r2, [r3, #0]
 80013be:	e029      	b.n	8001414 <move_Right_Remote+0x84>
	}
	else if(*current_Status == 0 && *previous_Status == 1)
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d111      	bne.n	80013ec <move_Right_Remote+0x5c>
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d10d      	bne.n	80013ec <move_Right_Remote+0x5c>
	{
		*speed_0 = *speed_Before_Turn;
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	f993 2000 	ldrsb.w	r2, [r3]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	701a      	strb	r2, [r3, #0]
		*speed_1 = *speed_Before_Turn;
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	f993 2000 	ldrsb.w	r2, [r3]
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	701a      	strb	r2, [r3, #0]
		*previous_Status = 0;
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	2200      	movs	r2, #0
 80013e8:	701a      	strb	r2, [r3, #0]
 80013ea:	e013      	b.n	8001414 <move_Right_Remote+0x84>
	}
	else if(*current_Status == 1 && *previous_Status == 1)
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d10f      	bne.n	8001414 <move_Right_Remote+0x84>
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d10b      	bne.n	8001414 <move_Right_Remote+0x84>
	{
		*speed_1 = *speed_Before_Turn;
 80013fc:	69bb      	ldr	r3, [r7, #24]
 80013fe:	f993 2000 	ldrsb.w	r2, [r3]
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	701a      	strb	r2, [r3, #0]
		*speed_0 = 0;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	701a      	strb	r2, [r3, #0]
		*previous_Status = 1;
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	2201      	movs	r2, #1
 8001410:	701a      	strb	r2, [r3, #0]
	}
	else
	{

	}
}
 8001412:	e7ff      	b.n	8001414 <move_Right_Remote+0x84>
 8001414:	bf00      	nop
 8001416:	3714      	adds	r7, #20
 8001418:	46bd      	mov	sp, r7
 800141a:	bc80      	pop	{r7}
 800141c:	4770      	bx	lr

0800141e <move_Left_Remote>:

/* Move left remote control */
void move_Left_Remote(uint8 *current_Status, uint8 *previous_Status, sint8 *speed_0, sint8 *speed_1, sint8 *speed_Before_Turn)
{
 800141e:	b480      	push	{r7}
 8001420:	b085      	sub	sp, #20
 8001422:	af00      	add	r7, sp, #0
 8001424:	60f8      	str	r0, [r7, #12]
 8001426:	60b9      	str	r1, [r7, #8]
 8001428:	607a      	str	r2, [r7, #4]
 800142a:	603b      	str	r3, [r7, #0]
	if(*current_Status == 1 && *previous_Status == 0)
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	2b01      	cmp	r3, #1
 8001432:	d10c      	bne.n	800144e <move_Left_Remote+0x30>
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d108      	bne.n	800144e <move_Left_Remote+0x30>
	{
		*speed_Before_Turn = *speed_0;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f993 2000 	ldrsb.w	r2, [r3]
 8001442:	69bb      	ldr	r3, [r7, #24]
 8001444:	701a      	strb	r2, [r3, #0]
		*previous_Status = 1;
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	2201      	movs	r2, #1
 800144a:	701a      	strb	r2, [r3, #0]
 800144c:	e029      	b.n	80014a2 <move_Left_Remote+0x84>
	}
	else if(*current_Status == 0 && *previous_Status == 1)
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d111      	bne.n	800147a <move_Left_Remote+0x5c>
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d10d      	bne.n	800147a <move_Left_Remote+0x5c>
	{
		*speed_0 = *speed_Before_Turn;
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	f993 2000 	ldrsb.w	r2, [r3]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	701a      	strb	r2, [r3, #0]
		*speed_1 = *speed_Before_Turn;
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	f993 2000 	ldrsb.w	r2, [r3]
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	701a      	strb	r2, [r3, #0]
		*previous_Status = 0;
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	2200      	movs	r2, #0
 8001476:	701a      	strb	r2, [r3, #0]
 8001478:	e013      	b.n	80014a2 <move_Left_Remote+0x84>
	}
	else if(*current_Status == 1 && *previous_Status == 1)
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	2b01      	cmp	r3, #1
 8001480:	d10f      	bne.n	80014a2 <move_Left_Remote+0x84>
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	2b01      	cmp	r3, #1
 8001488:	d10b      	bne.n	80014a2 <move_Left_Remote+0x84>
	{
		*speed_0 = *speed_Before_Turn;
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	f993 2000 	ldrsb.w	r2, [r3]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	701a      	strb	r2, [r3, #0]
		*speed_1 = 0;
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	2200      	movs	r2, #0
 8001498:	701a      	strb	r2, [r3, #0]
		*previous_Status = 1;
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	2201      	movs	r2, #1
 800149e:	701a      	strb	r2, [r3, #0]
	}
	else
	{

	}
}
 80014a0:	e7ff      	b.n	80014a2 <move_Left_Remote+0x84>
 80014a2:	bf00      	nop
 80014a4:	3714      	adds	r7, #20
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bc80      	pop	{r7}
 80014aa:	4770      	bx	lr

080014ac <move_Backward_Remote>:

/* Move backward remote control */
void move_Backward_Remote(uint8 *current_Status, uint8 *previous_Status, sint8 *speed_0, sint8 *speed_1, uint8 decrement)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
 80014b8:	603b      	str	r3, [r7, #0]
	if(*current_Status == 1 && *previous_Status == 0)
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d13e      	bne.n	8001540 <move_Backward_Remote+0x94>
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d13a      	bne.n	8001540 <move_Backward_Remote+0x94>
	{
		if(*speed_0 >= -90 && *speed_1 >= -90)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	f993 3000 	ldrsb.w	r3, [r3]
 80014d0:	f113 0f5a 	cmn.w	r3, #90	; 0x5a
 80014d4:	db30      	blt.n	8001538 <move_Backward_Remote+0x8c>
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	f993 3000 	ldrsb.w	r3, [r3]
 80014dc:	f113 0f5a 	cmn.w	r3, #90	; 0x5a
 80014e0:	db2a      	blt.n	8001538 <move_Backward_Remote+0x8c>
		{
			if(*speed_0 == 0 && *speed_1 == 0)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	f993 3000 	ldrsb.w	r3, [r3]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d116      	bne.n	800151a <move_Backward_Remote+0x6e>
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	f993 3000 	ldrsb.w	r3, [r3]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d111      	bne.n	800151a <move_Backward_Remote+0x6e>
			{
				*speed_0 = *speed_0 - 2*decrement;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f993 3000 	ldrsb.w	r3, [r3]
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	7e3b      	ldrb	r3, [r7, #24]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	b2db      	uxtb	r3, r3
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	b2db      	uxtb	r3, r3
 8001508:	b25a      	sxtb	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	701a      	strb	r2, [r3, #0]
				*speed_1 = *speed_0;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f993 2000 	ldrsb.w	r2, [r3]
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	701a      	strb	r2, [r3, #0]
 8001518:	e00e      	b.n	8001538 <move_Backward_Remote+0x8c>
			}
			else
			{
				*speed_0 = *speed_0 - decrement;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	f993 3000 	ldrsb.w	r3, [r3]
 8001520:	b2da      	uxtb	r2, r3
 8001522:	7e3b      	ldrb	r3, [r7, #24]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	b2db      	uxtb	r3, r3
 8001528:	b25a      	sxtb	r2, r3
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	701a      	strb	r2, [r3, #0]
				*speed_1 = *speed_0;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	f993 2000 	ldrsb.w	r2, [r3]
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	701a      	strb	r2, [r3, #0]
		}
		else
		{

		}
		*previous_Status = 1;
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	2201      	movs	r2, #1
 800153c:	701a      	strb	r2, [r3, #0]
	}
	else
	{

	}
}
 800153e:	e00a      	b.n	8001556 <move_Backward_Remote+0xaa>
	else if(*current_Status == 0 && *previous_Status == 1)
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d106      	bne.n	8001556 <move_Backward_Remote+0xaa>
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d102      	bne.n	8001556 <move_Backward_Remote+0xaa>
		*previous_Status = 0;
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	2200      	movs	r2, #0
 8001554:	701a      	strb	r2, [r3, #0]
}
 8001556:	bf00      	nop
 8001558:	3714      	adds	r7, #20
 800155a:	46bd      	mov	sp, r7
 800155c:	bc80      	pop	{r7}
 800155e:	4770      	bx	lr

08001560 <mV_To_DutyCycle>:

/* Conversion from mV to duty cycle */
void mV_To_DutyCycle(uint16 *mV_Value, uint8 *duty_Cylce_Value)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
	*duty_Cylce_Value = *mV_Value * 0.030303;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	4618      	mov	r0, r3
 8001570:	f7fe ff84 	bl	800047c <__aeabi_i2d>
 8001574:	a30a      	add	r3, pc, #40	; (adr r3, 80015a0 <mV_To_DutyCycle+0x40>)
 8001576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157a:	f7fe ffe9 	bl	8000550 <__aeabi_dmul>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4610      	mov	r0, r2
 8001584:	4619      	mov	r1, r3
 8001586:	f7ff f9f5 	bl	8000974 <__aeabi_d2uiz>
 800158a:	4603      	mov	r3, r0
 800158c:	b2da      	uxtb	r2, r3
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	701a      	strb	r2, [r3, #0]
}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	f3af 8000 	nop.w
 80015a0:	e7e1fc09 	.word	0xe7e1fc09
 80015a4:	3f9f07bf 	.word	0x3f9f07bf

080015a8 <move_From_Joystick>:

/* Move commanded by joystick */
void move_From_Joystick(uint8 *horizontal_Axis_Duty, uint8 *vertical_Axis_Duty, sint8 *speed_0, sint8 *speed_1)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
 80015b4:	603b      	str	r3, [r7, #0]
	if(*vertical_Axis_Duty < TRESHOLD_FORWARD)
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	2b2c      	cmp	r3, #44	; 0x2c
 80015bc:	d81e      	bhi.n	80015fc <move_From_Joystick+0x54>
	{
		*speed_0 = 100 - (*vertical_Axis_Duty * 2);
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	b25a      	sxtb	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	701a      	strb	r2, [r3, #0]
		*speed_1 = *speed_0;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f993 2000 	ldrsb.w	r2, [r3]
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	701a      	strb	r2, [r3, #0]
		if(*horizontal_Axis_Duty < TRESHOLD_RIGHT)
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b2c      	cmp	r3, #44	; 0x2c
 80015e2:	d803      	bhi.n	80015ec <move_From_Joystick+0x44>
		{
			*speed_0 = 0;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	701a      	strb	r2, [r3, #0]
	else
	{
		*speed_0 = 0;
		*speed_1 = 0;
	}
}
 80015ea:	e030      	b.n	800164e <move_From_Joystick+0xa6>
		else if(*horizontal_Axis_Duty > TRESHOLD_LEFT)
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b41      	cmp	r3, #65	; 0x41
 80015f2:	d92c      	bls.n	800164e <move_From_Joystick+0xa6>
			*speed_1 = 0;
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	2200      	movs	r2, #0
 80015f8:	701a      	strb	r2, [r3, #0]
}
 80015fa:	e028      	b.n	800164e <move_From_Joystick+0xa6>
	else if(*vertical_Axis_Duty > TRESHOLD_BACKWARD)
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b3c      	cmp	r3, #60	; 0x3c
 8001602:	d91e      	bls.n	8001642 <move_From_Joystick+0x9a>
		*speed_0 = -(*vertical_Axis_Duty - 50) * 2;
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 800160c:	b2db      	uxtb	r3, r3
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	b25a      	sxtb	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	701a      	strb	r2, [r3, #0]
		*speed_1 = *speed_0;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f993 2000 	ldrsb.w	r2, [r3]
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	701a      	strb	r2, [r3, #0]
		if(*horizontal_Axis_Duty < TRESHOLD_RIGHT)
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	2b2c      	cmp	r3, #44	; 0x2c
 8001628:	d803      	bhi.n	8001632 <move_From_Joystick+0x8a>
			*speed_0 = 0;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	701a      	strb	r2, [r3, #0]
}
 8001630:	e00d      	b.n	800164e <move_From_Joystick+0xa6>
		else if(*horizontal_Axis_Duty > TRESHOLD_LEFT)
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b41      	cmp	r3, #65	; 0x41
 8001638:	d909      	bls.n	800164e <move_From_Joystick+0xa6>
			*speed_1 = 0;
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	2200      	movs	r2, #0
 800163e:	701a      	strb	r2, [r3, #0]
}
 8001640:	e005      	b.n	800164e <move_From_Joystick+0xa6>
		*speed_0 = 0;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2200      	movs	r2, #0
 8001646:	701a      	strb	r2, [r3, #0]
		*speed_1 = 0;
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	2200      	movs	r2, #0
 800164c:	701a      	strb	r2, [r3, #0]
}
 800164e:	bf00      	nop
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr

08001658 <set_Speed_And_Direction>:

/* Set speed and direction */
void set_Speed_And_Direction(sint8 *speed_0_s8, sint8 *speed_1_s8, uint8 *speed_0_u8, uint8 *speed_1_u8, uint8 *direction)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
 8001664:	603b      	str	r3, [r7, #0]
	if(*speed_0_s8 == 0)
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	f993 3000 	ldrsb.w	r3, [r3]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d135      	bne.n	80016dc <set_Speed_And_Direction+0x84>
	{
		if(*speed_1_s8 == 0)
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	f993 3000 	ldrsb.w	r3, [r3]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d109      	bne.n	800168e <set_Speed_And_Direction+0x36>
		{
			*speed_0_u8 = 0;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]
			*speed_1_u8 = 0;
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	2200      	movs	r2, #0
 8001684:	701a      	strb	r2, [r3, #0]
			*direction = DC_MOTOR_DIR_CW;
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	2200      	movs	r2, #0
 800168a:	701a      	strb	r2, [r3, #0]
	}
	else
	{

	}
}
 800168c:	e0b1      	b.n	80017f2 <set_Speed_And_Direction+0x19a>
		else if(*speed_1_s8 > 0)
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	f993 3000 	ldrsb.w	r3, [r3]
 8001694:	2b00      	cmp	r3, #0
 8001696:	dd0c      	ble.n	80016b2 <set_Speed_And_Direction+0x5a>
			*speed_0_u8 = 0;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]
			*speed_1_u8 = *speed_1_s8;
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	f993 3000 	ldrsb.w	r3, [r3]
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	701a      	strb	r2, [r3, #0]
			*direction = DC_MOTOR_DIR_CW;
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	2200      	movs	r2, #0
 80016ae:	701a      	strb	r2, [r3, #0]
}
 80016b0:	e09f      	b.n	80017f2 <set_Speed_And_Direction+0x19a>
		else if(*speed_1_s8 < 0)
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	f993 3000 	ldrsb.w	r3, [r3]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	f280 809a 	bge.w	80017f2 <set_Speed_And_Direction+0x19a>
			*speed_0_u8 = 0;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2200      	movs	r2, #0
 80016c2:	701a      	strb	r2, [r3, #0]
			*speed_1_u8 = -*speed_1_s8;
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	f993 3000 	ldrsb.w	r3, [r3]
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	425b      	negs	r3, r3
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	701a      	strb	r2, [r3, #0]
			*direction = DC_MOTOR_DIR_CCW;
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	2201      	movs	r2, #1
 80016d8:	701a      	strb	r2, [r3, #0]
}
 80016da:	e08a      	b.n	80017f2 <set_Speed_And_Direction+0x19a>
	else if(*speed_0_s8 > 0)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f993 3000 	ldrsb.w	r3, [r3]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	dd3d      	ble.n	8001762 <set_Speed_And_Direction+0x10a>
		if(*speed_1_s8 == 0)
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	f993 3000 	ldrsb.w	r3, [r3]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d10c      	bne.n	800170a <set_Speed_And_Direction+0xb2>
			*speed_0_u8 = *speed_0_s8;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f993 3000 	ldrsb.w	r3, [r3]
 80016f6:	b2da      	uxtb	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	701a      	strb	r2, [r3, #0]
			*speed_1_u8 = 0;
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]
			*direction = DC_MOTOR_DIR_CW;
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	2200      	movs	r2, #0
 8001706:	701a      	strb	r2, [r3, #0]
}
 8001708:	e073      	b.n	80017f2 <set_Speed_And_Direction+0x19a>
		else if(*speed_1_s8 > 0)
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	f993 3000 	ldrsb.w	r3, [r3]
 8001710:	2b00      	cmp	r3, #0
 8001712:	dd0f      	ble.n	8001734 <set_Speed_And_Direction+0xdc>
			*speed_0_u8 = *speed_0_s8;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f993 3000 	ldrsb.w	r3, [r3]
 800171a:	b2da      	uxtb	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	701a      	strb	r2, [r3, #0]
			*speed_1_u8 = *speed_1_s8;
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	f993 3000 	ldrsb.w	r3, [r3]
 8001726:	b2da      	uxtb	r2, r3
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	701a      	strb	r2, [r3, #0]
			*direction = DC_MOTOR_DIR_CW;
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	2200      	movs	r2, #0
 8001730:	701a      	strb	r2, [r3, #0]
}
 8001732:	e05e      	b.n	80017f2 <set_Speed_And_Direction+0x19a>
		else if(*speed_1_s8 < 0)
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	f993 3000 	ldrsb.w	r3, [r3]
 800173a:	2b00      	cmp	r3, #0
 800173c:	da59      	bge.n	80017f2 <set_Speed_And_Direction+0x19a>
			*speed_0_u8 = *speed_0_s8;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f993 3000 	ldrsb.w	r3, [r3]
 8001744:	b2da      	uxtb	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	701a      	strb	r2, [r3, #0]
			*speed_1_u8 = -*speed_1_s8;
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	f993 3000 	ldrsb.w	r3, [r3]
 8001750:	b2db      	uxtb	r3, r3
 8001752:	425b      	negs	r3, r3
 8001754:	b2da      	uxtb	r2, r3
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	701a      	strb	r2, [r3, #0]
			*direction = DC_MOTOR_DIR_CCW;
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	2201      	movs	r2, #1
 800175e:	701a      	strb	r2, [r3, #0]
}
 8001760:	e047      	b.n	80017f2 <set_Speed_And_Direction+0x19a>
	else if(*speed_0_s8 < 0)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	f993 3000 	ldrsb.w	r3, [r3]
 8001768:	2b00      	cmp	r3, #0
 800176a:	da42      	bge.n	80017f2 <set_Speed_And_Direction+0x19a>
		if(*speed_1_s8 == 0)
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	f993 3000 	ldrsb.w	r3, [r3]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d10e      	bne.n	8001794 <set_Speed_And_Direction+0x13c>
			*speed_0_u8 = -*speed_0_s8;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f993 3000 	ldrsb.w	r3, [r3]
 800177c:	b2db      	uxtb	r3, r3
 800177e:	425b      	negs	r3, r3
 8001780:	b2da      	uxtb	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	701a      	strb	r2, [r3, #0]
			*speed_1_u8 = 0;
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	2200      	movs	r2, #0
 800178a:	701a      	strb	r2, [r3, #0]
			*direction = DC_MOTOR_DIR_CCW;
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	2201      	movs	r2, #1
 8001790:	701a      	strb	r2, [r3, #0]
}
 8001792:	e02e      	b.n	80017f2 <set_Speed_And_Direction+0x19a>
		else if(*speed_1_s8 > 0)
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	f993 3000 	ldrsb.w	r3, [r3]
 800179a:	2b00      	cmp	r3, #0
 800179c:	dd11      	ble.n	80017c2 <set_Speed_And_Direction+0x16a>
			*speed_0_u8 = -*speed_0_s8;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	f993 3000 	ldrsb.w	r3, [r3]
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	425b      	negs	r3, r3
 80017a8:	b2da      	uxtb	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	701a      	strb	r2, [r3, #0]
			*speed_1_u8 = *speed_1_s8;
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	f993 3000 	ldrsb.w	r3, [r3]
 80017b4:	b2da      	uxtb	r2, r3
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	701a      	strb	r2, [r3, #0]
			*direction = DC_MOTOR_DIR_CW;
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	2200      	movs	r2, #0
 80017be:	701a      	strb	r2, [r3, #0]
}
 80017c0:	e017      	b.n	80017f2 <set_Speed_And_Direction+0x19a>
		else if(*speed_1_s8 < 0)
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	f993 3000 	ldrsb.w	r3, [r3]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	da12      	bge.n	80017f2 <set_Speed_And_Direction+0x19a>
			*speed_0_u8 = -*speed_0_s8;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	f993 3000 	ldrsb.w	r3, [r3]
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	425b      	negs	r3, r3
 80017d6:	b2da      	uxtb	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	701a      	strb	r2, [r3, #0]
			*speed_1_u8 = -*speed_1_s8;
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	f993 3000 	ldrsb.w	r3, [r3]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	425b      	negs	r3, r3
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	701a      	strb	r2, [r3, #0]
			*direction = DC_MOTOR_DIR_CCW;
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	2201      	movs	r2, #1
 80017f0:	701a      	strb	r2, [r3, #0]
}
 80017f2:	bf00      	nop
 80017f4:	3714      	adds	r7, #20
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr

080017fc <Engine_Init>:
/**
  * @brief	Engine module initialization function
  * @return	None
  */
void Engine_Init(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Engine_InitDone_b = TRUE;
 8001800:	4b03      	ldr	r3, [pc, #12]	; (8001810 <Engine_Init+0x14>)
 8001802:	2201      	movs	r2, #1
 8001804:	701a      	strb	r2, [r3, #0]
}
 8001806:	bf00      	nop
 8001808:	46bd      	mov	sp, r7
 800180a:	bc80      	pop	{r7}
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	20000068 	.word	0x20000068

08001814 <Engine_MainFunction>:
/**
  * @brief	Engine module main function (runs in task)
  * @return	None
  */
void Engine_MainFunction(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af02      	add	r7, sp, #8
	/* Check if initialization is done */
	if(TRUE == g_Engine_InitDone_b)
 800181a:	4b60      	ldr	r3, [pc, #384]	; (800199c <Engine_MainFunction+0x188>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b01      	cmp	r3, #1
 8001820:	f040 80b9 	bne.w	8001996 <Engine_MainFunction+0x182>
	{
		/* Read RT module */
		Rte_Read_Remote_Channel0(&g_Remote_Control_Status_D0_u8);
 8001824:	485e      	ldr	r0, [pc, #376]	; (80019a0 <Engine_MainFunction+0x18c>)
 8001826:	f00a ff13 	bl	800c650 <Rte_Read_Remote_D0>
		Rte_Read_Remote_Channel1(&g_Remote_Control_Status_D1_u8);
 800182a:	485e      	ldr	r0, [pc, #376]	; (80019a4 <Engine_MainFunction+0x190>)
 800182c:	f00a ff22 	bl	800c674 <Rte_Read_Remote_D1>
		Rte_Read_Remote_Channel2(&g_Remote_Control_Status_D2_u8);
 8001830:	485d      	ldr	r0, [pc, #372]	; (80019a8 <Engine_MainFunction+0x194>)
 8001832:	f00a ff31 	bl	800c698 <Rte_Read_Remote_D2>
		Rte_Read_Remote_Channel3(&g_Remote_Control_Status_D3_u8);
 8001836:	485d      	ldr	r0, [pc, #372]	; (80019ac <Engine_MainFunction+0x198>)
 8001838:	f00a ff42 	bl	800c6c0 <Rte_Read_Remote_D3>

		/* Read Joystick */
		Rte_Engine_Switch_Joystick(&g_Engine_SW_u8);
 800183c:	485c      	ldr	r0, [pc, #368]	; (80019b0 <Engine_MainFunction+0x19c>)
 800183e:	f00a fe01 	bl	800c444 <Rte_Read_PC6_Pin_State>
		Rte_Read_ADC_0_Joystick_Voltage_u16(&g_Engine_Joystick_0_Voltage_mV_u16);
 8001842:	485c      	ldr	r0, [pc, #368]	; (80019b4 <Engine_MainFunction+0x1a0>)
 8001844:	f00a fecc 	bl	800c5e0 <Rte_Read_AN0_Voltage_u16>
		Rte_Read_ADC_1_Joystick_Voltage_u16(&g_Engine_Joystick_1_Voltage_mV_u16);
 8001848:	485b      	ldr	r0, [pc, #364]	; (80019b8 <Engine_MainFunction+0x1a4>)
 800184a:	f00a feed 	bl	800c628 <Rte_Read_AN2_Voltage_u16>
		mV_To_DutyCycle(&g_Engine_Joystick_0_Voltage_mV_u16, &g_Engine_Joystick_0_Duty_Cycle_u8);
 800184e:	495b      	ldr	r1, [pc, #364]	; (80019bc <Engine_MainFunction+0x1a8>)
 8001850:	4858      	ldr	r0, [pc, #352]	; (80019b4 <Engine_MainFunction+0x1a0>)
 8001852:	f7ff fe85 	bl	8001560 <mV_To_DutyCycle>
		mV_To_DutyCycle(&g_Engine_Joystick_1_Voltage_mV_u16, &g_Engine_Joystick_1_Duty_Cycle_u8);
 8001856:	495a      	ldr	r1, [pc, #360]	; (80019c0 <Engine_MainFunction+0x1ac>)
 8001858:	4857      	ldr	r0, [pc, #348]	; (80019b8 <Engine_MainFunction+0x1a4>)
 800185a:	f7ff fe81 	bl	8001560 <mV_To_DutyCycle>

		/* Read Ultrasonic distance */
		Rte_Read_Ultrasonic(&g_Engine_Ultrasonic_Distance_cm_f32);
 800185e:	4859      	ldr	r0, [pc, #356]	; (80019c4 <Engine_MainFunction+0x1b0>)
 8001860:	f00a fdc2 	bl	800c3e8 <Rte_Read_Cdd_Ultrasonic_Distance_f32>
		/* Convert ultrasonic distance value to uint16 */
		g_Engine_Ultrasonic_Distance_cm_u16 = (uint16) g_Engine_Ultrasonic_Distance_cm_f32;
 8001864:	4b57      	ldr	r3, [pc, #348]	; (80019c4 <Engine_MainFunction+0x1b0>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff fb77 	bl	8000f5c <__aeabi_f2uiz>
 800186e:	4603      	mov	r3, r0
 8001870:	b29a      	uxth	r2, r3
 8001872:	4b55      	ldr	r3, [pc, #340]	; (80019c8 <Engine_MainFunction+0x1b4>)
 8001874:	801a      	strh	r2, [r3, #0]

		/* The selection that shows whether the instructions are given from the remote control or from the joystick */
		if(g_Engine_SW_u8 == 0 && g_Engine_SW_Previous_State_u8 == 1)
 8001876:	4b4e      	ldr	r3, [pc, #312]	; (80019b0 <Engine_MainFunction+0x19c>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d114      	bne.n	80018a8 <Engine_MainFunction+0x94>
 800187e:	4b53      	ldr	r3, [pc, #332]	; (80019cc <Engine_MainFunction+0x1b8>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d110      	bne.n	80018a8 <Engine_MainFunction+0x94>
		{
			if(g_Switch_CNT_u8 == 2)
 8001886:	4b52      	ldr	r3, [pc, #328]	; (80019d0 <Engine_MainFunction+0x1bc>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b02      	cmp	r3, #2
 800188c:	d102      	bne.n	8001894 <Engine_MainFunction+0x80>
			{
				g_Switch_CNT_u8 = 0;
 800188e:	4b50      	ldr	r3, [pc, #320]	; (80019d0 <Engine_MainFunction+0x1bc>)
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]
			}
			g_Switch_CNT_u8++;
 8001894:	4b4e      	ldr	r3, [pc, #312]	; (80019d0 <Engine_MainFunction+0x1bc>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	3301      	adds	r3, #1
 800189a:	b2da      	uxtb	r2, r3
 800189c:	4b4c      	ldr	r3, [pc, #304]	; (80019d0 <Engine_MainFunction+0x1bc>)
 800189e:	701a      	strb	r2, [r3, #0]
			g_Engine_SW_Previous_State_u8 = 0;
 80018a0:	4b4a      	ldr	r3, [pc, #296]	; (80019cc <Engine_MainFunction+0x1b8>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	701a      	strb	r2, [r3, #0]
 80018a6:	e00a      	b.n	80018be <Engine_MainFunction+0xaa>
		}
		else if(g_Engine_SW_u8 == 1 && g_Engine_SW_Previous_State_u8 == 0)
 80018a8:	4b41      	ldr	r3, [pc, #260]	; (80019b0 <Engine_MainFunction+0x19c>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d106      	bne.n	80018be <Engine_MainFunction+0xaa>
 80018b0:	4b46      	ldr	r3, [pc, #280]	; (80019cc <Engine_MainFunction+0x1b8>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d102      	bne.n	80018be <Engine_MainFunction+0xaa>
		{
			g_Engine_SW_Previous_State_u8 = 1;
 80018b8:	4b44      	ldr	r3, [pc, #272]	; (80019cc <Engine_MainFunction+0x1b8>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	701a      	strb	r2, [r3, #0]
		else
		{

		}

		if(g_Engine_Ultrasonic_Distance_cm_u16 < ENGINE_CRITICAL_DISTANCE_CM_F32 && !g_Direction_u8)
 80018be:	4b42      	ldr	r3, [pc, #264]	; (80019c8 <Engine_MainFunction+0x1b4>)
 80018c0:	881b      	ldrh	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff f930 	bl	8000b28 <__aeabi_i2f>
 80018c8:	4603      	mov	r3, r0
 80018ca:	4942      	ldr	r1, [pc, #264]	; (80019d4 <Engine_MainFunction+0x1c0>)
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff fb1d 	bl	8000f0c <__aeabi_fcmplt>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d00a      	beq.n	80018ee <Engine_MainFunction+0xda>
 80018d8:	4b3f      	ldr	r3, [pc, #252]	; (80019d8 <Engine_MainFunction+0x1c4>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d106      	bne.n	80018ee <Engine_MainFunction+0xda>
		{
			g_Speed_0_s8 = 0;
 80018e0:	4b3e      	ldr	r3, [pc, #248]	; (80019dc <Engine_MainFunction+0x1c8>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
			g_Speed_1_s8 = 0;
 80018e6:	4b3e      	ldr	r3, [pc, #248]	; (80019e0 <Engine_MainFunction+0x1cc>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
 80018ec:	e033      	b.n	8001956 <Engine_MainFunction+0x142>
		}
		else
		{
			if( g_Switch_CNT_u8 % 2 == 0)
 80018ee:	4b38      	ldr	r3, [pc, #224]	; (80019d0 <Engine_MainFunction+0x1bc>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	b2db      	uxtb	r3, r3
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d123      	bne.n	8001944 <Engine_MainFunction+0x130>
			{
				/* Turn off the LED that shows that the joystick is giving the command and indicates that the instructions are given by the remote control now */
				Rte_Write_Green_LED_Status(FALSE);
 80018fc:	2000      	movs	r0, #0
 80018fe:	f00a fef1 	bl	800c6e4 <Rte_Write_PB_13>
				/* Moves from remote control */
				move_Forward_Remote(&g_Remote_Control_Status_D2_u8, &g_Remote_Control_Previous_Status_D2_u8, &g_Speed_0_s8, &g_Speed_1_s8, INCREMENT_SPEED);
 8001902:	230a      	movs	r3, #10
 8001904:	9300      	str	r3, [sp, #0]
 8001906:	4b36      	ldr	r3, [pc, #216]	; (80019e0 <Engine_MainFunction+0x1cc>)
 8001908:	4a34      	ldr	r2, [pc, #208]	; (80019dc <Engine_MainFunction+0x1c8>)
 800190a:	4936      	ldr	r1, [pc, #216]	; (80019e4 <Engine_MainFunction+0x1d0>)
 800190c:	4826      	ldr	r0, [pc, #152]	; (80019a8 <Engine_MainFunction+0x194>)
 800190e:	f7ff fce7 	bl	80012e0 <move_Forward_Remote>
				move_Right_Remote(&g_Remote_Control_Status_D0_u8, &g_Remote_Control_Previous_Status_D0_u8, &g_Speed_0_s8, &g_Speed_1_s8, &g_Speed_Before_s8);
 8001912:	4b35      	ldr	r3, [pc, #212]	; (80019e8 <Engine_MainFunction+0x1d4>)
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	4b32      	ldr	r3, [pc, #200]	; (80019e0 <Engine_MainFunction+0x1cc>)
 8001918:	4a30      	ldr	r2, [pc, #192]	; (80019dc <Engine_MainFunction+0x1c8>)
 800191a:	4934      	ldr	r1, [pc, #208]	; (80019ec <Engine_MainFunction+0x1d8>)
 800191c:	4820      	ldr	r0, [pc, #128]	; (80019a0 <Engine_MainFunction+0x18c>)
 800191e:	f7ff fd37 	bl	8001390 <move_Right_Remote>
				move_Left_Remote(&g_Remote_Control_Status_D3_u8, &g_Remote_Control_Previous_Status_D3_u8, &g_Speed_0_s8, &g_Speed_1_s8, &g_Speed_Before_s8);
 8001922:	4b31      	ldr	r3, [pc, #196]	; (80019e8 <Engine_MainFunction+0x1d4>)
 8001924:	9300      	str	r3, [sp, #0]
 8001926:	4b2e      	ldr	r3, [pc, #184]	; (80019e0 <Engine_MainFunction+0x1cc>)
 8001928:	4a2c      	ldr	r2, [pc, #176]	; (80019dc <Engine_MainFunction+0x1c8>)
 800192a:	4931      	ldr	r1, [pc, #196]	; (80019f0 <Engine_MainFunction+0x1dc>)
 800192c:	481f      	ldr	r0, [pc, #124]	; (80019ac <Engine_MainFunction+0x198>)
 800192e:	f7ff fd76 	bl	800141e <move_Left_Remote>
				move_Backward_Remote(&g_Remote_Control_Status_D1_u8, &g_Remote_Control_Previous_Status_D1_u8, &g_Speed_0_s8, &g_Speed_1_s8, DECREMENT_SPEED);
 8001932:	230a      	movs	r3, #10
 8001934:	9300      	str	r3, [sp, #0]
 8001936:	4b2a      	ldr	r3, [pc, #168]	; (80019e0 <Engine_MainFunction+0x1cc>)
 8001938:	4a28      	ldr	r2, [pc, #160]	; (80019dc <Engine_MainFunction+0x1c8>)
 800193a:	492e      	ldr	r1, [pc, #184]	; (80019f4 <Engine_MainFunction+0x1e0>)
 800193c:	4819      	ldr	r0, [pc, #100]	; (80019a4 <Engine_MainFunction+0x190>)
 800193e:	f7ff fdb5 	bl	80014ac <move_Backward_Remote>
 8001942:	e008      	b.n	8001956 <Engine_MainFunction+0x142>
			}
			else
			{
				/* Lights up a LED that indicates that the joystick is giving the command now */
				Rte_Write_Green_LED_Status(TRUE);
 8001944:	2001      	movs	r0, #1
 8001946:	f00a fecd 	bl	800c6e4 <Rte_Write_PB_13>
				/* Moves from joystick */
				move_From_Joystick(&g_Engine_Joystick_0_Duty_Cycle_u8, &g_Engine_Joystick_1_Duty_Cycle_u8, &g_Speed_0_s8, &g_Speed_1_s8);
 800194a:	4b25      	ldr	r3, [pc, #148]	; (80019e0 <Engine_MainFunction+0x1cc>)
 800194c:	4a23      	ldr	r2, [pc, #140]	; (80019dc <Engine_MainFunction+0x1c8>)
 800194e:	491c      	ldr	r1, [pc, #112]	; (80019c0 <Engine_MainFunction+0x1ac>)
 8001950:	481a      	ldr	r0, [pc, #104]	; (80019bc <Engine_MainFunction+0x1a8>)
 8001952:	f7ff fe29 	bl	80015a8 <move_From_Joystick>
			}
		}


		/* Set speed and direction */
		set_Speed_And_Direction(&g_Speed_0_s8, &g_Speed_1_s8, &g_Speed_0_u8, &g_Speed_1_u8, &g_Direction_u8);
 8001956:	4b20      	ldr	r3, [pc, #128]	; (80019d8 <Engine_MainFunction+0x1c4>)
 8001958:	9300      	str	r3, [sp, #0]
 800195a:	4b27      	ldr	r3, [pc, #156]	; (80019f8 <Engine_MainFunction+0x1e4>)
 800195c:	4a27      	ldr	r2, [pc, #156]	; (80019fc <Engine_MainFunction+0x1e8>)
 800195e:	4920      	ldr	r1, [pc, #128]	; (80019e0 <Engine_MainFunction+0x1cc>)
 8001960:	481e      	ldr	r0, [pc, #120]	; (80019dc <Engine_MainFunction+0x1c8>)
 8001962:	f7ff fe79 	bl	8001658 <set_Speed_And_Direction>
        /* Write on DC motor */
		Rte_Speed_DCMotor(DC_MOTOR_ID_0, g_Speed_0_u8);
 8001966:	4b25      	ldr	r3, [pc, #148]	; (80019fc <Engine_MainFunction+0x1e8>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	4619      	mov	r1, r3
 800196c:	2000      	movs	r0, #0
 800196e:	f00a ff0d 	bl	800c78c <Rte_Call_DCMotor_Set_Speed>
		Rte_Speed_DCMotor(DC_MOTOR_ID_1, g_Speed_1_u8);
 8001972:	4b21      	ldr	r3, [pc, #132]	; (80019f8 <Engine_MainFunction+0x1e4>)
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	4619      	mov	r1, r3
 8001978:	2001      	movs	r0, #1
 800197a:	f00a ff07 	bl	800c78c <Rte_Call_DCMotor_Set_Speed>
		Rte_Direction_DCMotor(DC_MOTOR_ID_0, g_Direction_u8);
 800197e:	4b16      	ldr	r3, [pc, #88]	; (80019d8 <Engine_MainFunction+0x1c4>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	4619      	mov	r1, r3
 8001984:	2000      	movs	r0, #0
 8001986:	f00a ff13 	bl	800c7b0 <Rte_Call_DCMotor_Set_Dir>
		Rte_Direction_DCMotor(DC_MOTOR_ID_1, g_Direction_u8);
 800198a:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <Engine_MainFunction+0x1c4>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	4619      	mov	r1, r3
 8001990:	2001      	movs	r0, #1
 8001992:	f00a ff0d 	bl	800c7b0 <Rte_Call_DCMotor_Set_Dir>
	}
}
 8001996:	bf00      	nop
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000068 	.word	0x20000068
 80019a0:	2000007a 	.word	0x2000007a
 80019a4:	2000007b 	.word	0x2000007b
 80019a8:	2000007c 	.word	0x2000007c
 80019ac:	2000007d 	.word	0x2000007d
 80019b0:	20000069 	.word	0x20000069
 80019b4:	2000006c 	.word	0x2000006c
 80019b8:	2000006e 	.word	0x2000006e
 80019bc:	20000071 	.word	0x20000071
 80019c0:	20000072 	.word	0x20000072
 80019c4:	20000074 	.word	0x20000074
 80019c8:	20000078 	.word	0x20000078
 80019cc:	2000006a 	.word	0x2000006a
 80019d0:	20000070 	.word	0x20000070
 80019d4:	41f00000 	.word	0x41f00000
 80019d8:	20000087 	.word	0x20000087
 80019dc:	20000084 	.word	0x20000084
 80019e0:	20000085 	.word	0x20000085
 80019e4:	20000080 	.word	0x20000080
 80019e8:	20000086 	.word	0x20000086
 80019ec:	2000007e 	.word	0x2000007e
 80019f0:	20000081 	.word	0x20000081
 80019f4:	2000007f 	.word	0x2000007f
 80019f8:	20000083 	.word	0x20000083
 80019fc:	20000082 	.word	0x20000082

08001a00 <LED_UpdatePulseDirection>:
/**
  * @brief  Updates the PWM pulse direction
  * @return None
  */
static void LED_UpdatePulseDirection(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
	/* Check is pulse value reached the maximum allowed value */
	if(g_LED_Pulse_u16 >= LED_FADE_MAX_PULSE_U16)
 8001a04:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <LED_UpdatePulseDirection+0x30>)
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001a0c:	d302      	bcc.n	8001a14 <LED_UpdatePulseDirection+0x14>
	{
		/* Switch pulse direction to downward */
		g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_DOWN_U8;
 8001a0e:	4b09      	ldr	r3, [pc, #36]	; (8001a34 <LED_UpdatePulseDirection+0x34>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	701a      	strb	r2, [r3, #0]
	}
	/* Check is pulse value reached the minimum allowed value */
	if(g_LED_Pulse_u16 <= LED_FADE_MIN_PULSE_U16)
 8001a14:	4b06      	ldr	r3, [pc, #24]	; (8001a30 <LED_UpdatePulseDirection+0x30>)
 8001a16:	881b      	ldrh	r3, [r3, #0]
 8001a18:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d802      	bhi.n	8001a26 <LED_UpdatePulseDirection+0x26>
	{
		/* Switch pulse direction to upward */
		g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_UP_U8;
 8001a20:	4b04      	ldr	r3, [pc, #16]	; (8001a34 <LED_UpdatePulseDirection+0x34>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	701a      	strb	r2, [r3, #0]
	}
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bc80      	pop	{r7}
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	2000008a 	.word	0x2000008a
 8001a34:	2000008c 	.word	0x2000008c

08001a38 <LED_UpdatePulseWidth>:
/**
  * @brief  Updates the PWM pulse step
  * @return None
  */
static void LED_UpdatePulseWidth(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
	/* Check if pulse direction is upward */
	if(LED_PULSE_DIRECTION_UP_U8 == g_LED_Pulse_Direction_u8)
 8001a3c:	4b10      	ldr	r3, [pc, #64]	; (8001a80 <LED_UpdatePulseWidth+0x48>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d10c      	bne.n	8001a5e <LED_UpdatePulseWidth+0x26>
	{
		if(g_LED_Pulse_u16 <= LED_FADE_MAX_PULSE_U16)
 8001a44:	4b0f      	ldr	r3, [pc, #60]	; (8001a84 <LED_UpdatePulseWidth+0x4c>)
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001a4c:	d813      	bhi.n	8001a76 <LED_UpdatePulseWidth+0x3e>
		{
			/* Increment the pulse width */
			g_LED_Pulse_u16 = g_LED_Pulse_u16 + LED_FADE_PULSE_STEP_U16;
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	; (8001a84 <LED_UpdatePulseWidth+0x4c>)
 8001a50:	881b      	ldrh	r3, [r3, #0]
 8001a52:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001a56:	b29a      	uxth	r2, r3
 8001a58:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <LED_UpdatePulseWidth+0x4c>)
 8001a5a:	801a      	strh	r2, [r3, #0]
 8001a5c:	e00b      	b.n	8001a76 <LED_UpdatePulseWidth+0x3e>
		}
	}
	else
	{
		if(g_LED_Pulse_u16 >= LED_FADE_PULSE_STEP_U16)
 8001a5e:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <LED_UpdatePulseWidth+0x4c>)
 8001a60:	881b      	ldrh	r3, [r3, #0]
 8001a62:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a66:	d306      	bcc.n	8001a76 <LED_UpdatePulseWidth+0x3e>
		{
			/* Decrement the pulse width */
			g_LED_Pulse_u16 = g_LED_Pulse_u16 - LED_FADE_PULSE_STEP_U16;
 8001a68:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <LED_UpdatePulseWidth+0x4c>)
 8001a6a:	881b      	ldrh	r3, [r3, #0]
 8001a6c:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	4b04      	ldr	r3, [pc, #16]	; (8001a84 <LED_UpdatePulseWidth+0x4c>)
 8001a74:	801a      	strh	r2, [r3, #0]
		}
	}
	/* Update pulse direction */
	LED_UpdatePulseDirection();
 8001a76:	f7ff ffc3 	bl	8001a00 <LED_UpdatePulseDirection>
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	2000008c 	.word	0x2000008c
 8001a84:	2000008a 	.word	0x2000008a

08001a88 <LED_Init>:
/**
  * @brief  Initializes the LED module
  * @return None
  */
void LED_Init(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
	g_LED_ButtonState_b = FALSE;
 8001a8c:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <LED_Init+0x34>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	701a      	strb	r2, [r3, #0]
	g_LED_Pulse_u16 = 0u;
 8001a92:	4b0b      	ldr	r3, [pc, #44]	; (8001ac0 <LED_Init+0x38>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	801a      	strh	r2, [r3, #0]
	g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_UP_U8;
 8001a98:	4b0a      	ldr	r3, [pc, #40]	; (8001ac4 <LED_Init+0x3c>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
	/* Set servo initial position */
	Rte_Write_Servo_RawPulseWidth_u16(g_LED_Pulse_u16);
 8001a9e:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <LED_Init+0x38>)
 8001aa0:	881b      	ldrh	r3, [r3, #0]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f00a fd54 	bl	800c550 <Rte_Cdd_Servo_RawMove>
	/* Read LED NvM block */
	Rte_Read_NvM_LED_Block(g_LED_NvMBlock_a);
 8001aa8:	4907      	ldr	r1, [pc, #28]	; (8001ac8 <LED_Init+0x40>)
 8001aaa:	2000      	movs	r0, #0
 8001aac:	f00a fd5e 	bl	800c56c <Rte_Read_NvM_Block>
	/* Set initialization flag to done */
	g_LED_InitDone_b = TRUE;
 8001ab0:	4b06      	ldr	r3, [pc, #24]	; (8001acc <LED_Init+0x44>)
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	701a      	strb	r2, [r3, #0]
}
 8001ab6:	bf00      	nop
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	20000089 	.word	0x20000089
 8001ac0:	2000008a 	.word	0x2000008a
 8001ac4:	2000008c 	.word	0x2000008c
 8001ac8:	20000090 	.word	0x20000090
 8001acc:	20000088 	.word	0x20000088

08001ad0 <LED_MainFunction>:
/**
  * @brief  LED Main function (runs in periodic task)
  * @return None
  */
void LED_MainFunction(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(FALSE != g_LED_InitDone_b)
 8001ad4:	4b22      	ldr	r3, [pc, #136]	; (8001b60 <LED_MainFunction+0x90>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d03f      	beq.n	8001b5c <LED_MainFunction+0x8c>
	{
		/* Rte read the global variable */
		Rte_Read_LED_Collision_Status(&g_LED_CollisionWarning_Status);
 8001adc:	4821      	ldr	r0, [pc, #132]	; (8001b64 <LED_MainFunction+0x94>)
 8001ade:	f00a fcc3 	bl	800c468 <Rte_Read_g_CollisionWarning_Status>
		switch(g_LED_CollisionWarning_Status)
 8001ae2:	4b20      	ldr	r3, [pc, #128]	; (8001b64 <LED_MainFunction+0x94>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d014      	beq.n	8001b14 <LED_MainFunction+0x44>
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	dc19      	bgt.n	8001b22 <LED_MainFunction+0x52>
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d002      	beq.n	8001af8 <LED_MainFunction+0x28>
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d007      	beq.n	8001b06 <LED_MainFunction+0x36>
 8001af6:	e014      	b.n	8001b22 <LED_MainFunction+0x52>
		{
			case 0:
			{
				// Rte_Write_Green_LED_Status(TRUE);                               /* Green LED  */
				Rte_Write_Yellow_LED_Status(FALSE);                                /* Yellow LED */
 8001af8:	2000      	movs	r0, #0
 8001afa:	f00a fe0f 	bl	800c71c <Rte_Write_PB_14>
				Rte_Write_Red_LED_Status(FALSE);                                   /* Red LED    */
 8001afe:	2000      	movs	r0, #0
 8001b00:	f00a fe28 	bl	800c754 <Rte_Write_PB_15>
			}break;
 8001b04:	e014      	b.n	8001b30 <LED_MainFunction+0x60>
			case 1:
			{
				// Rte_Write_Green_LED_Status(FALSE);                              /* Green LED  */
				Rte_Write_Yellow_LED_Status(TRUE);                                 /* Yellow LED */
 8001b06:	2001      	movs	r0, #1
 8001b08:	f00a fe08 	bl	800c71c <Rte_Write_PB_14>
				Rte_Write_Red_LED_Status(FALSE);                                   /* Red LED    */
 8001b0c:	2000      	movs	r0, #0
 8001b0e:	f00a fe21 	bl	800c754 <Rte_Write_PB_15>
			}break;
 8001b12:	e00d      	b.n	8001b30 <LED_MainFunction+0x60>
			case 2:
			{
				// Rte_Write_Green_LED_Status(FALSE);                              /* Green LED  */
				Rte_Write_Yellow_LED_Status(FALSE);                                /* Yellow LED */
 8001b14:	2000      	movs	r0, #0
 8001b16:	f00a fe01 	bl	800c71c <Rte_Write_PB_14>
				Rte_Write_Red_LED_Status(TRUE);                                    /* Red LED    */
 8001b1a:	2001      	movs	r0, #1
 8001b1c:	f00a fe1a 	bl	800c754 <Rte_Write_PB_15>
			}break;
 8001b20:	e006      	b.n	8001b30 <LED_MainFunction+0x60>
			default:
			{
				// Rte_Write_Green_LED_Status(FALSE);                              /* Green LED  */
				Rte_Write_Yellow_LED_Status(FALSE);                                /* Yellow LED */
 8001b22:	2000      	movs	r0, #0
 8001b24:	f00a fdfa 	bl	800c71c <Rte_Write_PB_14>
				Rte_Write_Red_LED_Status(FALSE);                                   /* Red LED    */
 8001b28:	2000      	movs	r0, #0
 8001b2a:	f00a fe13 	bl	800c754 <Rte_Write_PB_15>
			}break;
 8001b2e:	bf00      	nop
		}
		/* Read the blue button state */
		Rte_Read_Button_State(&g_LED_ButtonState_b);
 8001b30:	480d      	ldr	r0, [pc, #52]	; (8001b68 <LED_MainFunction+0x98>)
 8001b32:	f00a fc67 	bl	800c404 <Rte_Read_PC13_Pin_State>
		/* Check if the button is released */
		if(FALSE != g_LED_ButtonState_b)
 8001b36:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <LED_MainFunction+0x98>)
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d007      	beq.n	8001b4e <LED_MainFunction+0x7e>
		{
			/* Update PWM pulse width */
			LED_UpdatePulseWidth();
 8001b3e:	f7ff ff7b 	bl	8001a38 <LED_UpdatePulseWidth>
			/* Call the Servo interface with the new pulse width */
			Rte_Write_Servo_RawPulseWidth_u16(g_LED_Pulse_u16);
 8001b42:	4b0a      	ldr	r3, [pc, #40]	; (8001b6c <LED_MainFunction+0x9c>)
 8001b44:	881b      	ldrh	r3, [r3, #0]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f00a fd02 	bl	800c550 <Rte_Cdd_Servo_RawMove>
			Rte_Write_NvM_LED_Block(g_LED_NvMBlock_a);
			/* Stop fading */
		}

	}
}
 8001b4c:	e006      	b.n	8001b5c <LED_MainFunction+0x8c>
			g_LED_NvMBlock_a[0] = 1u;
 8001b4e:	4b08      	ldr	r3, [pc, #32]	; (8001b70 <LED_MainFunction+0xa0>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]
			Rte_Write_NvM_LED_Block(g_LED_NvMBlock_a);
 8001b54:	4906      	ldr	r1, [pc, #24]	; (8001b70 <LED_MainFunction+0xa0>)
 8001b56:	2000      	movs	r0, #0
 8001b58:	f00a fd22 	bl	800c5a0 <Rte_Write_NvM_Block>
}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	20000088 	.word	0x20000088
 8001b64:	200000b0 	.word	0x200000b0
 8001b68:	20000089 	.word	0x20000089
 8001b6c:	2000008a 	.word	0x2000008a
 8001b70:	20000090 	.word	0x20000090

08001b74 <LED_Shutdown>:
/**
  * @brief  Shutdown the LED module
  * @return None
  */
void LED_Shutdown(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
	/* Write LED NvM block */
	Rte_Write_NvM_LED_Block(g_LED_NvMBlock_a);
 8001b78:	4904      	ldr	r1, [pc, #16]	; (8001b8c <LED_Shutdown+0x18>)
 8001b7a:	2000      	movs	r0, #0
 8001b7c:	f00a fd10 	bl	800c5a0 <Rte_Write_NvM_Block>
	/* Reset initialization flag */
	g_LED_InitDone_b = FALSE;
 8001b80:	4b03      	ldr	r3, [pc, #12]	; (8001b90 <LED_Shutdown+0x1c>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	701a      	strb	r2, [r3, #0]
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20000090 	.word	0x20000090
 8001b90:	20000088 	.word	0x20000088

08001b94 <Blinker_Init>:
/**
  * @brief	Blinker module initialization function
  * @return	None
  */
void Blinker_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
	g_Left_Blinker_Status_b = FALSE;
 8001b98:	4b0a      	ldr	r3, [pc, #40]	; (8001bc4 <Blinker_Init+0x30>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	701a      	strb	r2, [r3, #0]
	g_Right_Blinker_Status_b = FALSE;
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <Blinker_Init+0x34>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	701a      	strb	r2, [r3, #0]
	Rte_Write_Left_Blinker_Autobrakes_Status(g_Left_Blinker_Status_b);
 8001ba4:	4b07      	ldr	r3, [pc, #28]	; (8001bc4 <Blinker_Init+0x30>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f00a fc8d 	bl	800c4c8 <Rte_Write_PC_2>
	Rte_Write_Right_Blinker_Autobrakes_Status(g_Right_Blinker_Status_b);
 8001bae:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <Blinker_Init+0x34>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f00a fca2 	bl	800c4fc <Rte_Write_PC_3>
	/* Set initialization flag to done */
	g_Blinker_InitDone_b = TRUE;
 8001bb8:	4b04      	ldr	r3, [pc, #16]	; (8001bcc <Blinker_Init+0x38>)
 8001bba:	2201      	movs	r2, #1
 8001bbc:	701a      	strb	r2, [r3, #0]
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	200000b6 	.word	0x200000b6
 8001bc8:	200000b7 	.word	0x200000b7
 8001bcc:	200000b1 	.word	0x200000b1

08001bd0 <Blinker_MainFunction>:
/**
  * @brief	Blinker module main function (runs in task)
  * @return	None
  */
void Blinker_MainFunction(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0

	/* Check if initialization is done */
	if(TRUE == g_Blinker_InitDone_b)
 8001bd4:	4b36      	ldr	r3, [pc, #216]	; (8001cb0 <Blinker_MainFunction+0xe0>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d167      	bne.n	8001cac <Blinker_MainFunction+0xdc>
	{
		Rte_Read_Blinker_Autobrakes_Status(&g_Bliker_Autobrakes_Status);
 8001bdc:	4835      	ldr	r0, [pc, #212]	; (8001cb4 <Blinker_MainFunction+0xe4>)
 8001bde:	f00a fc63 	bl	800c4a8 <Rte_Read_DIO_Autobrakes_State_b>

		if(TRUE == g_Bliker_Autobrakes_Status && FALSE == g_Bliker_Autobrakes_Previous_Status)
 8001be2:	4b34      	ldr	r3, [pc, #208]	; (8001cb4 <Blinker_MainFunction+0xe4>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d10d      	bne.n	8001c06 <Blinker_MainFunction+0x36>
 8001bea:	4b33      	ldr	r3, [pc, #204]	; (8001cb8 <Blinker_MainFunction+0xe8>)
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d109      	bne.n	8001c06 <Blinker_MainFunction+0x36>
		{
			g_Left_Blinker_Status_b = TRUE;
 8001bf2:	4b32      	ldr	r3, [pc, #200]	; (8001cbc <Blinker_MainFunction+0xec>)
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	701a      	strb	r2, [r3, #0]
			g_Right_Blinker_Status_b = TRUE;
 8001bf8:	4b31      	ldr	r3, [pc, #196]	; (8001cc0 <Blinker_MainFunction+0xf0>)
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	701a      	strb	r2, [r3, #0]
			g_Bliker_Autobrakes_Previous_Status = TRUE;
 8001bfe:	4b2e      	ldr	r3, [pc, #184]	; (8001cb8 <Blinker_MainFunction+0xe8>)
 8001c00:	2201      	movs	r2, #1
 8001c02:	701a      	strb	r2, [r3, #0]
 8001c04:	e048      	b.n	8001c98 <Blinker_MainFunction+0xc8>
		}
		else if(TRUE == g_Bliker_Autobrakes_Status && TRUE == g_Bliker_Autobrakes_Previous_Status)
 8001c06:	4b2b      	ldr	r3, [pc, #172]	; (8001cb4 <Blinker_MainFunction+0xe4>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d136      	bne.n	8001c7c <Blinker_MainFunction+0xac>
 8001c0e:	4b2a      	ldr	r3, [pc, #168]	; (8001cb8 <Blinker_MainFunction+0xe8>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d132      	bne.n	8001c7c <Blinker_MainFunction+0xac>
		{
			if(g_Blinker_Counter_u16 < 45)
 8001c16:	4b2b      	ldr	r3, [pc, #172]	; (8001cc4 <Blinker_MainFunction+0xf4>)
 8001c18:	881b      	ldrh	r3, [r3, #0]
 8001c1a:	2b2c      	cmp	r3, #44	; 0x2c
 8001c1c:	d827      	bhi.n	8001c6e <Blinker_MainFunction+0x9e>
			{
				g_Blinker_Counter_u16++;
 8001c1e:	4b29      	ldr	r3, [pc, #164]	; (8001cc4 <Blinker_MainFunction+0xf4>)
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	3301      	adds	r3, #1
 8001c24:	b29a      	uxth	r2, r3
 8001c26:	4b27      	ldr	r3, [pc, #156]	; (8001cc4 <Blinker_MainFunction+0xf4>)
 8001c28:	801a      	strh	r2, [r3, #0]
				if(0 == g_Blinker_Counter_u16 % 5)
 8001c2a:	4b26      	ldr	r3, [pc, #152]	; (8001cc4 <Blinker_MainFunction+0xf4>)
 8001c2c:	881a      	ldrh	r2, [r3, #0]
 8001c2e:	4b26      	ldr	r3, [pc, #152]	; (8001cc8 <Blinker_MainFunction+0xf8>)
 8001c30:	fba3 1302 	umull	r1, r3, r3, r2
 8001c34:	0899      	lsrs	r1, r3, #2
 8001c36:	460b      	mov	r3, r1
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	440b      	add	r3, r1
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d128      	bne.n	8001c96 <Blinker_MainFunction+0xc6>
				{
					g_Left_Blinker_Status_b = !g_Left_Blinker_Status_b;
 8001c44:	4b1d      	ldr	r3, [pc, #116]	; (8001cbc <Blinker_MainFunction+0xec>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	bf0c      	ite	eq
 8001c4c:	2301      	moveq	r3, #1
 8001c4e:	2300      	movne	r3, #0
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	461a      	mov	r2, r3
 8001c54:	4b19      	ldr	r3, [pc, #100]	; (8001cbc <Blinker_MainFunction+0xec>)
 8001c56:	701a      	strb	r2, [r3, #0]
					g_Right_Blinker_Status_b = !g_Right_Blinker_Status_b;
 8001c58:	4b19      	ldr	r3, [pc, #100]	; (8001cc0 <Blinker_MainFunction+0xf0>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	bf0c      	ite	eq
 8001c60:	2301      	moveq	r3, #1
 8001c62:	2300      	movne	r3, #0
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	461a      	mov	r2, r3
 8001c68:	4b15      	ldr	r3, [pc, #84]	; (8001cc0 <Blinker_MainFunction+0xf0>)
 8001c6a:	701a      	strb	r2, [r3, #0]
			if(g_Blinker_Counter_u16 < 45)
 8001c6c:	e013      	b.n	8001c96 <Blinker_MainFunction+0xc6>
				}

			}
			else
			{
				g_Left_Blinker_Status_b = FALSE;
 8001c6e:	4b13      	ldr	r3, [pc, #76]	; (8001cbc <Blinker_MainFunction+0xec>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	701a      	strb	r2, [r3, #0]
				g_Right_Blinker_Status_b = FALSE;
 8001c74:	4b12      	ldr	r3, [pc, #72]	; (8001cc0 <Blinker_MainFunction+0xf0>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	701a      	strb	r2, [r3, #0]
			if(g_Blinker_Counter_u16 < 45)
 8001c7a:	e00c      	b.n	8001c96 <Blinker_MainFunction+0xc6>
			}
		}
		else
		{
			g_Bliker_Autobrakes_Previous_Status = FALSE;
 8001c7c:	4b0e      	ldr	r3, [pc, #56]	; (8001cb8 <Blinker_MainFunction+0xe8>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	701a      	strb	r2, [r3, #0]
			g_Blinker_Counter_u16 = 0;
 8001c82:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <Blinker_MainFunction+0xf4>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	801a      	strh	r2, [r3, #0]
			g_Left_Blinker_Status_b = FALSE;
 8001c88:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <Blinker_MainFunction+0xec>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	701a      	strb	r2, [r3, #0]
			g_Right_Blinker_Status_b = FALSE;
 8001c8e:	4b0c      	ldr	r3, [pc, #48]	; (8001cc0 <Blinker_MainFunction+0xf0>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	701a      	strb	r2, [r3, #0]
 8001c94:	e000      	b.n	8001c98 <Blinker_MainFunction+0xc8>
			if(g_Blinker_Counter_u16 < 45)
 8001c96:	bf00      	nop
		}

		Rte_Write_Left_Blinker_Autobrakes_Status(g_Left_Blinker_Status_b);
 8001c98:	4b08      	ldr	r3, [pc, #32]	; (8001cbc <Blinker_MainFunction+0xec>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f00a fc13 	bl	800c4c8 <Rte_Write_PC_2>
		Rte_Write_Right_Blinker_Autobrakes_Status(g_Right_Blinker_Status_b);
 8001ca2:	4b07      	ldr	r3, [pc, #28]	; (8001cc0 <Blinker_MainFunction+0xf0>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f00a fc28 	bl	800c4fc <Rte_Write_PC_3>
	}
}
 8001cac:	bf00      	nop
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	200000b1 	.word	0x200000b1
 8001cb4:	200000b2 	.word	0x200000b2
 8001cb8:	200000b3 	.word	0x200000b3
 8001cbc:	200000b6 	.word	0x200000b6
 8001cc0:	200000b7 	.word	0x200000b7
 8001cc4:	200000b4 	.word	0x200000b4
 8001cc8:	cccccccd 	.word	0xcccccccd

08001ccc <FrontLights_Init>:
/**
  * @brief	FrontLights module initialization function
  * @return	None
  */
void FrontLights_Init(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_FrontLights_InitDone_b = TRUE;
 8001cd0:	4b03      	ldr	r3, [pc, #12]	; (8001ce0 <FrontLights_Init+0x14>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	701a      	strb	r2, [r3, #0]
}
 8001cd6:	bf00      	nop
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bc80      	pop	{r7}
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	200000b8 	.word	0x200000b8

08001ce4 <FrontLights_MainFunction>:
/**
  * @brief	FrontLights module main function (runs in task)
  * @return	None
  */
void FrontLights_MainFunction(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_FrontLights_InitDone_b)
	{

	}
}
 8001ce8:	bf00      	nop
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr

08001cf0 <InteriorLights_Init>:
/**
  * @brief	InteriorLights module initialization function
  * @return	None
  */
void InteriorLights_Init(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_InteriorLights_InitDone_b = TRUE;
 8001cf4:	4b03      	ldr	r3, [pc, #12]	; (8001d04 <InteriorLights_Init+0x14>)
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	701a      	strb	r2, [r3, #0]
}
 8001cfa:	bf00      	nop
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	200000b9 	.word	0x200000b9

08001d08 <InteriorLights_MainFunction>:
/**
  * @brief	InteriorLights module main function (runs in task)
  * @return	None
  */
void InteriorLights_MainFunction(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_InteriorLights_InitDone_b)
	{

	}
}
 8001d0c:	bf00      	nop
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bc80      	pop	{r7}
 8001d12:	4770      	bx	lr

08001d14 <RearLights_Init>:
/**
  * @brief	RearLights module initialization function
  * @return	None
  */
void RearLights_Init(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_RearLights_InitDone_b = TRUE;
 8001d18:	4b03      	ldr	r3, [pc, #12]	; (8001d28 <RearLights_Init+0x14>)
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	701a      	strb	r2, [r3, #0]
}
 8001d1e:	bf00      	nop
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	200000ba 	.word	0x200000ba

08001d2c <RearLights_MainFunction>:
/**
  * @brief	RearLights module main function (runs in task)
  * @return	None
  */
void RearLights_MainFunction(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_RearLights_InitDone_b)
	{

	}
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bc80      	pop	{r7}
 8001d36:	4770      	bx	lr

08001d38 <Steering_Init>:
/**
  * @brief	Steering module initialization function
  * @return	None
  */
void Steering_Init(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Steering_InitDone_b = TRUE;
 8001d3c:	4b03      	ldr	r3, [pc, #12]	; (8001d4c <Steering_Init+0x14>)
 8001d3e:	2201      	movs	r2, #1
 8001d40:	701a      	strb	r2, [r3, #0]
}
 8001d42:	bf00      	nop
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bc80      	pop	{r7}
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	200000bb 	.word	0x200000bb

08001d50 <Steering_MainFunction>:
/**
  * @brief	Steering module main function (runs in task)
  * @return	None
  */
void Steering_MainFunction(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Steering_InitDone_b)
	{

	}
}
 8001d54:	bf00      	nop
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bc80      	pop	{r7}
 8001d5a:	4770      	bx	lr

08001d5c <Cdd_DCMotor_ConvertSpeedToARR>:
  * @brief	Cdd_DCMotor_ConvertSpeedToARR speed conversion function
  * @param	ub_Speed DC Motor speed in percents
  * @return	ARR speed value
  */
static uint16 Cdd_DCMotor_ConvertSpeedToARR(uint8 ub_Speed)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	71fb      	strb	r3, [r7, #7]
	uint16 Speed_u16;
	if(ub_Speed < 100u)
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	2b63      	cmp	r3, #99	; 0x63
 8001d6a:	d80b      	bhi.n	8001d84 <Cdd_DCMotor_ConvertSpeedToARR+0x28>
	{
		Speed_u16 = (uint16)(ub_Speed * 599);
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	461a      	mov	r2, r3
 8001d72:	0092      	lsls	r2, r2, #2
 8001d74:	441a      	add	r2, r3
 8001d76:	4611      	mov	r1, r2
 8001d78:	0109      	lsls	r1, r1, #4
 8001d7a:	1a8a      	subs	r2, r1, r2
 8001d7c:	00d2      	lsls	r2, r2, #3
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	81fb      	strh	r3, [r7, #14]
 8001d82:	e002      	b.n	8001d8a <Cdd_DCMotor_ConvertSpeedToARR+0x2e>
	}
	else
	{
		Speed_u16 = 59999;
 8001d84:	f64e 235f 	movw	r3, #59999	; 0xea5f
 8001d88:	81fb      	strh	r3, [r7, #14]
	}

	return Speed_u16;
 8001d8a:	89fb      	ldrh	r3, [r7, #14]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3714      	adds	r7, #20
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bc80      	pop	{r7}
 8001d94:	4770      	bx	lr

08001d96 <Cdd_DCMotor_Driver_Init>:
/**
  * @brief	Cdd_DCMotor module initialization function
  * @return	None
  */
void Cdd_DCMotor_Driver_Init(void)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	af00      	add	r7, sp, #0
    DC_MOTOR_Init(DC_MOTOR_ID_0);
 8001d9a:	2000      	movs	r0, #0
 8001d9c:	f000 f81a 	bl	8001dd4 <DC_MOTOR_Init>
    DC_MOTOR_Init(DC_MOTOR_ID_1);
 8001da0:	2001      	movs	r0, #1
 8001da2:	f000 f817 	bl	8001dd4 <DC_MOTOR_Init>
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
	...

08001dac <Cdd_DCMotor_Init>:
/**
  * @brief	Cdd_DCMotor module initialization function
  * @return	None
  */
void Cdd_DCMotor_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
    DC_MOTOR_Start(DC_MOTOR_ID_0, DC_MOTOR_DIR_CW, 0);
 8001db0:	2200      	movs	r2, #0
 8001db2:	2100      	movs	r1, #0
 8001db4:	2000      	movs	r0, #0
 8001db6:	f000 f9d1 	bl	800215c <DC_MOTOR_Start>
    DC_MOTOR_Start(DC_MOTOR_ID_1, DC_MOTOR_DIR_CW, 0);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	2001      	movs	r0, #1
 8001dc0:	f000 f9cc 	bl	800215c <DC_MOTOR_Start>
	/* Set initialization flag to done */
	g_Cdd_DCMotor_InitDone_b = TRUE;
 8001dc4:	4b02      	ldr	r3, [pc, #8]	; (8001dd0 <Cdd_DCMotor_Init+0x24>)
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	701a      	strb	r2, [r3, #0]
}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	200000bc 	.word	0x200000bc

08001dd4 <DC_MOTOR_Init>:

uint32 arr_val = 0;
void DC_MOTOR_Init(uint8 au8_MOTOR_Instance)
{
 8001dd4:	b5b0      	push	{r4, r5, r7, lr}
 8001dd6:	b0b0      	sub	sp, #192	; 0xc0
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dde:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	605a      	str	r2, [r3, #4]
 8001de8:	609a      	str	r2, [r3, #8]
 8001dea:	60da      	str	r2, [r3, #12]
 8001dec:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dee:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
 8001df8:	609a      	str	r2, [r3, #8]
 8001dfa:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dfc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8001e08:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]
 8001e18:	615a      	str	r2, [r3, #20]
 8001e1a:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32 PSC_Value = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    uint32 ARR_Value = 0;
 8001e22:	2300      	movs	r3, #0
 8001e24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

	/*--------[ Configure The 2 Direction Control GPIO Pins ]-------*/

    if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOA || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOA)
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	4a3b      	ldr	r2, [pc, #236]	; (8001f18 <DC_MOTOR_Init+0x144>)
 8001e2c:	015b      	lsls	r3, r3, #5
 8001e2e:	4413      	add	r3, r2
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e36:	d008      	beq.n	8001e4a <DC_MOTOR_Init+0x76>
 8001e38:	79fb      	ldrb	r3, [r7, #7]
 8001e3a:	4a37      	ldr	r2, [pc, #220]	; (8001f18 <DC_MOTOR_Init+0x144>)
 8001e3c:	015b      	lsls	r3, r3, #5
 8001e3e:	4413      	add	r3, r2
 8001e40:	3304      	adds	r3, #4
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e48:	d10c      	bne.n	8001e64 <DC_MOTOR_Init+0x90>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4a:	4b34      	ldr	r3, [pc, #208]	; (8001f1c <DC_MOTOR_Init+0x148>)
 8001e4c:	695b      	ldr	r3, [r3, #20]
 8001e4e:	4a33      	ldr	r2, [pc, #204]	; (8001f1c <DC_MOTOR_Init+0x148>)
 8001e50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e54:	6153      	str	r3, [r2, #20]
 8001e56:	4b31      	ldr	r3, [pc, #196]	; (8001f1c <DC_MOTOR_Init+0x148>)
 8001e58:	695b      	ldr	r3, [r3, #20]
 8001e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e5e:	61fb      	str	r3, [r7, #28]
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	e080      	b.n	8001f66 <DC_MOTOR_Init+0x192>
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOB || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOB)
 8001e64:	79fb      	ldrb	r3, [r7, #7]
 8001e66:	4a2c      	ldr	r2, [pc, #176]	; (8001f18 <DC_MOTOR_Init+0x144>)
 8001e68:	015b      	lsls	r3, r3, #5
 8001e6a:	4413      	add	r3, r2
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a2c      	ldr	r2, [pc, #176]	; (8001f20 <DC_MOTOR_Init+0x14c>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d008      	beq.n	8001e86 <DC_MOTOR_Init+0xb2>
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	4a28      	ldr	r2, [pc, #160]	; (8001f18 <DC_MOTOR_Init+0x144>)
 8001e78:	015b      	lsls	r3, r3, #5
 8001e7a:	4413      	add	r3, r2
 8001e7c:	3304      	adds	r3, #4
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a27      	ldr	r2, [pc, #156]	; (8001f20 <DC_MOTOR_Init+0x14c>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d10c      	bne.n	8001ea0 <DC_MOTOR_Init+0xcc>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001e86:	4b25      	ldr	r3, [pc, #148]	; (8001f1c <DC_MOTOR_Init+0x148>)
 8001e88:	695b      	ldr	r3, [r3, #20]
 8001e8a:	4a24      	ldr	r2, [pc, #144]	; (8001f1c <DC_MOTOR_Init+0x148>)
 8001e8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e90:	6153      	str	r3, [r2, #20]
 8001e92:	4b22      	ldr	r3, [pc, #136]	; (8001f1c <DC_MOTOR_Init+0x148>)
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e9a:	61bb      	str	r3, [r7, #24]
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	e062      	b.n	8001f66 <DC_MOTOR_Init+0x192>
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOC || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOC)
 8001ea0:	79fb      	ldrb	r3, [r7, #7]
 8001ea2:	4a1d      	ldr	r2, [pc, #116]	; (8001f18 <DC_MOTOR_Init+0x144>)
 8001ea4:	015b      	lsls	r3, r3, #5
 8001ea6:	4413      	add	r3, r2
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a1e      	ldr	r2, [pc, #120]	; (8001f24 <DC_MOTOR_Init+0x150>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d008      	beq.n	8001ec2 <DC_MOTOR_Init+0xee>
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	4a19      	ldr	r2, [pc, #100]	; (8001f18 <DC_MOTOR_Init+0x144>)
 8001eb4:	015b      	lsls	r3, r3, #5
 8001eb6:	4413      	add	r3, r2
 8001eb8:	3304      	adds	r3, #4
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a19      	ldr	r2, [pc, #100]	; (8001f24 <DC_MOTOR_Init+0x150>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d10c      	bne.n	8001edc <DC_MOTOR_Init+0x108>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ec2:	4b16      	ldr	r3, [pc, #88]	; (8001f1c <DC_MOTOR_Init+0x148>)
 8001ec4:	695b      	ldr	r3, [r3, #20]
 8001ec6:	4a15      	ldr	r2, [pc, #84]	; (8001f1c <DC_MOTOR_Init+0x148>)
 8001ec8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001ecc:	6153      	str	r3, [r2, #20]
 8001ece:	4b13      	ldr	r3, [pc, #76]	; (8001f1c <DC_MOTOR_Init+0x148>)
 8001ed0:	695b      	ldr	r3, [r3, #20]
 8001ed2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ed6:	617b      	str	r3, [r7, #20]
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	e044      	b.n	8001f66 <DC_MOTOR_Init+0x192>
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOD || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOD)
 8001edc:	79fb      	ldrb	r3, [r7, #7]
 8001ede:	4a0e      	ldr	r2, [pc, #56]	; (8001f18 <DC_MOTOR_Init+0x144>)
 8001ee0:	015b      	lsls	r3, r3, #5
 8001ee2:	4413      	add	r3, r2
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a10      	ldr	r2, [pc, #64]	; (8001f28 <DC_MOTOR_Init+0x154>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d008      	beq.n	8001efe <DC_MOTOR_Init+0x12a>
 8001eec:	79fb      	ldrb	r3, [r7, #7]
 8001eee:	4a0a      	ldr	r2, [pc, #40]	; (8001f18 <DC_MOTOR_Init+0x144>)
 8001ef0:	015b      	lsls	r3, r3, #5
 8001ef2:	4413      	add	r3, r2
 8001ef4:	3304      	adds	r3, #4
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a0b      	ldr	r2, [pc, #44]	; (8001f28 <DC_MOTOR_Init+0x154>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d116      	bne.n	8001f2c <DC_MOTOR_Init+0x158>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001efe:	4b07      	ldr	r3, [pc, #28]	; (8001f1c <DC_MOTOR_Init+0x148>)
 8001f00:	695b      	ldr	r3, [r3, #20]
 8001f02:	4a06      	ldr	r2, [pc, #24]	; (8001f1c <DC_MOTOR_Init+0x148>)
 8001f04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f08:	6153      	str	r3, [r2, #20]
 8001f0a:	4b04      	ldr	r3, [pc, #16]	; (8001f1c <DC_MOTOR_Init+0x148>)
 8001f0c:	695b      	ldr	r3, [r3, #20]
 8001f0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f12:	613b      	str	r3, [r7, #16]
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	e026      	b.n	8001f66 <DC_MOTOR_Init+0x192>
 8001f18:	0800c844 	.word	0x0800c844
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	48000400 	.word	0x48000400
 8001f24:	48000800 	.word	0x48000800
 8001f28:	48000c00 	.word	0x48000c00
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOE || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOE)
 8001f2c:	79fb      	ldrb	r3, [r7, #7]
 8001f2e:	4a85      	ldr	r2, [pc, #532]	; (8002144 <DC_MOTOR_Init+0x370>)
 8001f30:	015b      	lsls	r3, r3, #5
 8001f32:	4413      	add	r3, r2
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a84      	ldr	r2, [pc, #528]	; (8002148 <DC_MOTOR_Init+0x374>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d008      	beq.n	8001f4e <DC_MOTOR_Init+0x17a>
 8001f3c:	79fb      	ldrb	r3, [r7, #7]
 8001f3e:	4a81      	ldr	r2, [pc, #516]	; (8002144 <DC_MOTOR_Init+0x370>)
 8001f40:	015b      	lsls	r3, r3, #5
 8001f42:	4413      	add	r3, r2
 8001f44:	3304      	adds	r3, #4
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a7f      	ldr	r2, [pc, #508]	; (8002148 <DC_MOTOR_Init+0x374>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d10b      	bne.n	8001f66 <DC_MOTOR_Init+0x192>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f4e:	4b7f      	ldr	r3, [pc, #508]	; (800214c <DC_MOTOR_Init+0x378>)
 8001f50:	695b      	ldr	r3, [r3, #20]
 8001f52:	4a7e      	ldr	r2, [pc, #504]	; (800214c <DC_MOTOR_Init+0x378>)
 8001f54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f58:	6153      	str	r3, [r2, #20]
 8001f5a:	4b7c      	ldr	r3, [pc, #496]	; (800214c <DC_MOTOR_Init+0x378>)
 8001f5c:	695b      	ldr	r3, [r3, #20]
 8001f5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
    }
	GPIO_InitStruct.Pin = DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN;
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	4a76      	ldr	r2, [pc, #472]	; (8002144 <DC_MOTOR_Init+0x370>)
 8001f6a:	015b      	lsls	r3, r3, #5
 8001f6c:	4413      	add	r3, r2
 8001f6e:	3308      	adds	r3, #8
 8001f70:	881b      	ldrh	r3, [r3, #0]
 8001f72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f76:	2301      	movs	r3, #1
 8001f78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	HAL_GPIO_Init(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, &GPIO_InitStruct);
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	4a6f      	ldr	r2, [pc, #444]	; (8002144 <DC_MOTOR_Init+0x370>)
 8001f86:	015b      	lsls	r3, r3, #5
 8001f88:	4413      	add	r3, r2
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001f90:	4611      	mov	r1, r2
 8001f92:	4618      	mov	r0, r3
 8001f94:	f001 fee0 	bl	8003d58 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN;
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	4a6a      	ldr	r2, [pc, #424]	; (8002144 <DC_MOTOR_Init+0x370>)
 8001f9c:	015b      	lsls	r3, r3, #5
 8001f9e:	4413      	add	r3, r2
 8001fa0:	330a      	adds	r3, #10
 8001fa2:	881b      	ldrh	r3, [r3, #0]
 8001fa4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	HAL_GPIO_Init(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, &GPIO_InitStruct);
 8001fb4:	79fb      	ldrb	r3, [r7, #7]
 8001fb6:	4a63      	ldr	r2, [pc, #396]	; (8002144 <DC_MOTOR_Init+0x370>)
 8001fb8:	015b      	lsls	r3, r3, #5
 8001fba:	4413      	add	r3, r2
 8001fbc:	3304      	adds	r3, #4
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001fc4:	4611      	mov	r1, r2
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f001 fec6 	bl	8003d58 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 0);
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	4a5d      	ldr	r2, [pc, #372]	; (8002144 <DC_MOTOR_Init+0x370>)
 8001fd0:	015b      	lsls	r3, r3, #5
 8001fd2:	4413      	add	r3, r2
 8001fd4:	6818      	ldr	r0, [r3, #0]
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	4a5a      	ldr	r2, [pc, #360]	; (8002144 <DC_MOTOR_Init+0x370>)
 8001fda:	015b      	lsls	r3, r3, #5
 8001fdc:	4413      	add	r3, r2
 8001fde:	3308      	adds	r3, #8
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	f002 f858 	bl	800409a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 0);
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	4a55      	ldr	r2, [pc, #340]	; (8002144 <DC_MOTOR_Init+0x370>)
 8001fee:	015b      	lsls	r3, r3, #5
 8001ff0:	4413      	add	r3, r2
 8001ff2:	3304      	adds	r3, #4
 8001ff4:	6818      	ldr	r0, [r3, #0]
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	4a52      	ldr	r2, [pc, #328]	; (8002144 <DC_MOTOR_Init+0x370>)
 8001ffa:	015b      	lsls	r3, r3, #5
 8001ffc:	4413      	add	r3, r2
 8001ffe:	330a      	adds	r3, #10
 8002000:	881b      	ldrh	r3, [r3, #0]
 8002002:	2200      	movs	r2, #0
 8002004:	4619      	mov	r1, r3
 8002006:	f002 f848 	bl	800409a <HAL_GPIO_WritePin>
	}
	PSC_Value = (uint32_t) ((DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz*1000000) / (ARR_Value*DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_FREQ_Hz));
	PSC_Value--;
	ARR_Value -= 2;
*/
	PSC_Value = 23;//(uint32) (DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz / 3600000.0);
 800200a:	2317      	movs	r3, #23
 800200c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	ARR_Value = (uint32) ((DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz / (50*(PSC_Value+1.0)))-1.0);
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	4a4c      	ldr	r2, [pc, #304]	; (8002144 <DC_MOTOR_Init+0x370>)
 8002014:	015b      	lsls	r3, r3, #5
 8002016:	4413      	add	r3, r2
 8002018:	3314      	adds	r3, #20
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4618      	mov	r0, r3
 800201e:	f7fe fa1d 	bl	800045c <__aeabi_ui2d>
 8002022:	4604      	mov	r4, r0
 8002024:	460d      	mov	r5, r1
 8002026:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 800202a:	f7fe fa17 	bl	800045c <__aeabi_ui2d>
 800202e:	f04f 0200 	mov.w	r2, #0
 8002032:	4b47      	ldr	r3, [pc, #284]	; (8002150 <DC_MOTOR_Init+0x37c>)
 8002034:	f7fe f8d6 	bl	80001e4 <__adddf3>
 8002038:	4602      	mov	r2, r0
 800203a:	460b      	mov	r3, r1
 800203c:	4610      	mov	r0, r2
 800203e:	4619      	mov	r1, r3
 8002040:	f04f 0200 	mov.w	r2, #0
 8002044:	4b43      	ldr	r3, [pc, #268]	; (8002154 <DC_MOTOR_Init+0x380>)
 8002046:	f7fe fa83 	bl	8000550 <__aeabi_dmul>
 800204a:	4602      	mov	r2, r0
 800204c:	460b      	mov	r3, r1
 800204e:	4620      	mov	r0, r4
 8002050:	4629      	mov	r1, r5
 8002052:	f7fe fba7 	bl	80007a4 <__aeabi_ddiv>
 8002056:	4602      	mov	r2, r0
 8002058:	460b      	mov	r3, r1
 800205a:	4610      	mov	r0, r2
 800205c:	4619      	mov	r1, r3
 800205e:	f04f 0200 	mov.w	r2, #0
 8002062:	4b3b      	ldr	r3, [pc, #236]	; (8002150 <DC_MOTOR_Init+0x37c>)
 8002064:	f7fe f8bc 	bl	80001e0 <__aeabi_dsub>
 8002068:	4602      	mov	r2, r0
 800206a:	460b      	mov	r3, r1
 800206c:	4610      	mov	r0, r2
 800206e:	4619      	mov	r1, r3
 8002070:	f7fe fc80 	bl	8000974 <__aeabi_d2uiz>
 8002074:	4603      	mov	r3, r0
 8002076:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

	arr_val = ARR_Value;
 800207a:	4a37      	ldr	r2, [pc, #220]	; (8002158 <DC_MOTOR_Init+0x384>)
 800207c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002080:	6013      	str	r3, [r2, #0]
	/*--------[ Configure The DC Motor PWM Timer Channel ]-------*/

	htim.Instance = DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance;
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	4a2f      	ldr	r2, [pc, #188]	; (8002144 <DC_MOTOR_Init+0x370>)
 8002086:	015b      	lsls	r3, r3, #5
 8002088:	4413      	add	r3, r2
 800208a:	330c      	adds	r3, #12
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	623b      	str	r3, [r7, #32]
	htim.Init.Prescaler = PSC_Value;
 8002090:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
	htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002096:	2300      	movs	r3, #0
 8002098:	62bb      	str	r3, [r7, #40]	; 0x28
	htim.Init.Period = ARR_Value;
 800209a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800209e:	62fb      	str	r3, [r7, #44]	; 0x2c
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020a0:	2300      	movs	r3, #0
 80020a2:	633b      	str	r3, [r7, #48]	; 0x30
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020a4:	2380      	movs	r3, #128	; 0x80
 80020a6:	63bb      	str	r3, [r7, #56]	; 0x38
	HAL_TIM_Base_Init(&htim);
 80020a8:	f107 0320 	add.w	r3, r7, #32
 80020ac:	4618      	mov	r0, r3
 80020ae:	f002 fa61 	bl	8004574 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 80020ba:	f107 0294 	add.w	r2, r7, #148	; 0x94
 80020be:	f107 0320 	add.w	r3, r7, #32
 80020c2:	4611      	mov	r1, r2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f003 f8fb 	bl	80052c0 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 80020ca:	f107 0320 	add.w	r3, r7, #32
 80020ce:	4618      	mov	r0, r3
 80020d0:	f002 fb18 	bl	8004704 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020d4:	2300      	movs	r3, #0
 80020d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020da:	2300      	movs	r3, #0
 80020dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 80020e0:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80020e4:	f107 0320 	add.w	r3, r7, #32
 80020e8:	4611      	mov	r1, r2
 80020ea:	4618      	mov	r0, r3
 80020ec:	f003 ff88 	bl	8006000 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020f0:	2360      	movs	r3, #96	; 0x60
 80020f2:	66fb      	str	r3, [r7, #108]	; 0x6c
	sConfigOC.Pulse = 0;
 80020f4:	2300      	movs	r3, #0
 80020f6:	673b      	str	r3, [r7, #112]	; 0x70
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020f8:	2300      	movs	r3, #0
 80020fa:	677b      	str	r3, [r7, #116]	; 0x74
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020fc:	2300      	movs	r3, #0
 80020fe:	67fb      	str	r3, [r7, #124]	; 0x7c
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	4a10      	ldr	r2, [pc, #64]	; (8002144 <DC_MOTOR_Init+0x370>)
 8002104:	015b      	lsls	r3, r3, #5
 8002106:	4413      	add	r3, r2
 8002108:	3310      	adds	r3, #16
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8002110:	f107 0320 	add.w	r3, r7, #32
 8002114:	4618      	mov	r0, r3
 8002116:	f002 ffbf 	bl	8005098 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim);
 800211a:	f107 0320 	add.w	r3, r7, #32
 800211e:	4618      	mov	r0, r3
 8002120:	f006 fa40 	bl	80085a4 <HAL_TIM_MspPostInit>

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8002124:	79fb      	ldrb	r3, [r7, #7]
 8002126:	4a07      	ldr	r2, [pc, #28]	; (8002144 <DC_MOTOR_Init+0x370>)
 8002128:	015b      	lsls	r3, r3, #5
 800212a:	4413      	add	r3, r2
 800212c:	3310      	adds	r3, #16
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	f107 0320 	add.w	r3, r7, #32
 8002134:	4611      	mov	r1, r2
 8002136:	4618      	mov	r0, r3
 8002138:	f002 fb3c 	bl	80047b4 <HAL_TIM_PWM_Start>
}
 800213c:	bf00      	nop
 800213e:	37c0      	adds	r7, #192	; 0xc0
 8002140:	46bd      	mov	sp, r7
 8002142:	bdb0      	pop	{r4, r5, r7, pc}
 8002144:	0800c844 	.word	0x0800c844
 8002148:	48001000 	.word	0x48001000
 800214c:	40021000 	.word	0x40021000
 8002150:	3ff00000 	.word	0x3ff00000
 8002154:	40490000 	.word	0x40490000
 8002158:	200000c0 	.word	0x200000c0

0800215c <DC_MOTOR_Start>:

void DC_MOTOR_Start(uint8 au8_MOTOR_Instance, uint8 au8_DIR, uint8 au8_SPEED)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	4603      	mov	r3, r0
 8002164:	71fb      	strb	r3, [r7, #7]
 8002166:	460b      	mov	r3, r1
 8002168:	71bb      	strb	r3, [r7, #6]
 800216a:	4613      	mov	r3, r2
 800216c:	717b      	strb	r3, [r7, #5]
	uint16 au16_SPEED = Cdd_DCMotor_ConvertSpeedToARR(au8_SPEED);
 800216e:	797b      	ldrb	r3, [r7, #5]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff fdf3 	bl	8001d5c <Cdd_DCMotor_ConvertSpeedToARR>
 8002176:	4603      	mov	r3, r0
 8002178:	81fb      	strh	r3, [r7, #14]
	/* Write To The 2 Direction Control Pins */
	if(au8_DIR == DC_MOTOR_DIR_CW)
 800217a:	79bb      	ldrb	r3, [r7, #6]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d11f      	bne.n	80021c0 <DC_MOTOR_Start+0x64>
	{
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 1);
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	4a40      	ldr	r2, [pc, #256]	; (8002284 <DC_MOTOR_Start+0x128>)
 8002184:	015b      	lsls	r3, r3, #5
 8002186:	4413      	add	r3, r2
 8002188:	6818      	ldr	r0, [r3, #0]
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	4a3d      	ldr	r2, [pc, #244]	; (8002284 <DC_MOTOR_Start+0x128>)
 800218e:	015b      	lsls	r3, r3, #5
 8002190:	4413      	add	r3, r2
 8002192:	3308      	adds	r3, #8
 8002194:	881b      	ldrh	r3, [r3, #0]
 8002196:	2201      	movs	r2, #1
 8002198:	4619      	mov	r1, r3
 800219a:	f001 ff7e 	bl	800409a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 0);
 800219e:	79fb      	ldrb	r3, [r7, #7]
 80021a0:	4a38      	ldr	r2, [pc, #224]	; (8002284 <DC_MOTOR_Start+0x128>)
 80021a2:	015b      	lsls	r3, r3, #5
 80021a4:	4413      	add	r3, r2
 80021a6:	3304      	adds	r3, #4
 80021a8:	6818      	ldr	r0, [r3, #0]
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	4a35      	ldr	r2, [pc, #212]	; (8002284 <DC_MOTOR_Start+0x128>)
 80021ae:	015b      	lsls	r3, r3, #5
 80021b0:	4413      	add	r3, r2
 80021b2:	330a      	adds	r3, #10
 80021b4:	881b      	ldrh	r3, [r3, #0]
 80021b6:	2200      	movs	r2, #0
 80021b8:	4619      	mov	r1, r3
 80021ba:	f001 ff6e 	bl	800409a <HAL_GPIO_WritePin>
 80021be:	e021      	b.n	8002204 <DC_MOTOR_Start+0xa8>
	}
	else if(au8_DIR == DC_MOTOR_DIR_CCW)
 80021c0:	79bb      	ldrb	r3, [r7, #6]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d11e      	bne.n	8002204 <DC_MOTOR_Start+0xa8>
	{
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 0);
 80021c6:	79fb      	ldrb	r3, [r7, #7]
 80021c8:	4a2e      	ldr	r2, [pc, #184]	; (8002284 <DC_MOTOR_Start+0x128>)
 80021ca:	015b      	lsls	r3, r3, #5
 80021cc:	4413      	add	r3, r2
 80021ce:	6818      	ldr	r0, [r3, #0]
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	4a2c      	ldr	r2, [pc, #176]	; (8002284 <DC_MOTOR_Start+0x128>)
 80021d4:	015b      	lsls	r3, r3, #5
 80021d6:	4413      	add	r3, r2
 80021d8:	3308      	adds	r3, #8
 80021da:	881b      	ldrh	r3, [r3, #0]
 80021dc:	2200      	movs	r2, #0
 80021de:	4619      	mov	r1, r3
 80021e0:	f001 ff5b 	bl	800409a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 1);
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	4a27      	ldr	r2, [pc, #156]	; (8002284 <DC_MOTOR_Start+0x128>)
 80021e8:	015b      	lsls	r3, r3, #5
 80021ea:	4413      	add	r3, r2
 80021ec:	3304      	adds	r3, #4
 80021ee:	6818      	ldr	r0, [r3, #0]
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	4a24      	ldr	r2, [pc, #144]	; (8002284 <DC_MOTOR_Start+0x128>)
 80021f4:	015b      	lsls	r3, r3, #5
 80021f6:	4413      	add	r3, r2
 80021f8:	330a      	adds	r3, #10
 80021fa:	881b      	ldrh	r3, [r3, #0]
 80021fc:	2201      	movs	r2, #1
 80021fe:	4619      	mov	r1, r3
 8002200:	f001 ff4b 	bl	800409a <HAL_GPIO_WritePin>
	}

	/* Write The Speed Value To The PWM CH DutyCycle Register */
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	4a1f      	ldr	r2, [pc, #124]	; (8002284 <DC_MOTOR_Start+0x128>)
 8002208:	015b      	lsls	r3, r3, #5
 800220a:	4413      	add	r3, r2
 800220c:	3310      	adds	r3, #16
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d108      	bne.n	8002226 <DC_MOTOR_Start+0xca>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8002214:	79fb      	ldrb	r3, [r7, #7]
 8002216:	4a1b      	ldr	r2, [pc, #108]	; (8002284 <DC_MOTOR_Start+0x128>)
 8002218:	015b      	lsls	r3, r3, #5
 800221a:	4413      	add	r3, r2
 800221c:	330c      	adds	r3, #12
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	89fa      	ldrh	r2, [r7, #14]
 8002222:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 8002224:	e029      	b.n	800227a <DC_MOTOR_Start+0x11e>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 8002226:	79fb      	ldrb	r3, [r7, #7]
 8002228:	4a16      	ldr	r2, [pc, #88]	; (8002284 <DC_MOTOR_Start+0x128>)
 800222a:	015b      	lsls	r3, r3, #5
 800222c:	4413      	add	r3, r2
 800222e:	3310      	adds	r3, #16
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2b04      	cmp	r3, #4
 8002234:	d108      	bne.n	8002248 <DC_MOTOR_Start+0xec>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	4a12      	ldr	r2, [pc, #72]	; (8002284 <DC_MOTOR_Start+0x128>)
 800223a:	015b      	lsls	r3, r3, #5
 800223c:	4413      	add	r3, r2
 800223e:	330c      	adds	r3, #12
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	89fa      	ldrh	r2, [r7, #14]
 8002244:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002246:	e018      	b.n	800227a <DC_MOTOR_Start+0x11e>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 8002248:	79fb      	ldrb	r3, [r7, #7]
 800224a:	4a0e      	ldr	r2, [pc, #56]	; (8002284 <DC_MOTOR_Start+0x128>)
 800224c:	015b      	lsls	r3, r3, #5
 800224e:	4413      	add	r3, r2
 8002250:	3310      	adds	r3, #16
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b08      	cmp	r3, #8
 8002256:	d108      	bne.n	800226a <DC_MOTOR_Start+0x10e>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 8002258:	79fb      	ldrb	r3, [r7, #7]
 800225a:	4a0a      	ldr	r2, [pc, #40]	; (8002284 <DC_MOTOR_Start+0x128>)
 800225c:	015b      	lsls	r3, r3, #5
 800225e:	4413      	add	r3, r2
 8002260:	330c      	adds	r3, #12
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	89fa      	ldrh	r2, [r7, #14]
 8002266:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002268:	e007      	b.n	800227a <DC_MOTOR_Start+0x11e>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 800226a:	79fb      	ldrb	r3, [r7, #7]
 800226c:	4a05      	ldr	r2, [pc, #20]	; (8002284 <DC_MOTOR_Start+0x128>)
 800226e:	015b      	lsls	r3, r3, #5
 8002270:	4413      	add	r3, r2
 8002272:	330c      	adds	r3, #12
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	89fa      	ldrh	r2, [r7, #14]
 8002278:	641a      	str	r2, [r3, #64]	; 0x40
}
 800227a:	bf00      	nop
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	0800c844 	.word	0x0800c844

08002288 <DC_MOTOR_Set_Speed>:

void DC_MOTOR_Set_Speed(uint8 au8_MOTOR_Instance, uint8 au8_SPEED)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	4603      	mov	r3, r0
 8002290:	460a      	mov	r2, r1
 8002292:	71fb      	strb	r3, [r7, #7]
 8002294:	4613      	mov	r3, r2
 8002296:	71bb      	strb	r3, [r7, #6]
	uint16 au16_SPEED = Cdd_DCMotor_ConvertSpeedToARR(au8_SPEED);
 8002298:	79bb      	ldrb	r3, [r7, #6]
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff fd5e 	bl	8001d5c <Cdd_DCMotor_ConvertSpeedToARR>
 80022a0:	4603      	mov	r3, r0
 80022a2:	81fb      	strh	r3, [r7, #14]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	4a1f      	ldr	r2, [pc, #124]	; (8002324 <DC_MOTOR_Set_Speed+0x9c>)
 80022a8:	015b      	lsls	r3, r3, #5
 80022aa:	4413      	add	r3, r2
 80022ac:	3310      	adds	r3, #16
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d108      	bne.n	80022c6 <DC_MOTOR_Set_Speed+0x3e>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	4a1b      	ldr	r2, [pc, #108]	; (8002324 <DC_MOTOR_Set_Speed+0x9c>)
 80022b8:	015b      	lsls	r3, r3, #5
 80022ba:	4413      	add	r3, r2
 80022bc:	330c      	adds	r3, #12
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	89fa      	ldrh	r2, [r7, #14]
 80022c2:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 80022c4:	e029      	b.n	800231a <DC_MOTOR_Set_Speed+0x92>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	4a16      	ldr	r2, [pc, #88]	; (8002324 <DC_MOTOR_Set_Speed+0x9c>)
 80022ca:	015b      	lsls	r3, r3, #5
 80022cc:	4413      	add	r3, r2
 80022ce:	3310      	adds	r3, #16
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	d108      	bne.n	80022e8 <DC_MOTOR_Set_Speed+0x60>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 80022d6:	79fb      	ldrb	r3, [r7, #7]
 80022d8:	4a12      	ldr	r2, [pc, #72]	; (8002324 <DC_MOTOR_Set_Speed+0x9c>)
 80022da:	015b      	lsls	r3, r3, #5
 80022dc:	4413      	add	r3, r2
 80022de:	330c      	adds	r3, #12
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	89fa      	ldrh	r2, [r7, #14]
 80022e4:	639a      	str	r2, [r3, #56]	; 0x38
}
 80022e6:	e018      	b.n	800231a <DC_MOTOR_Set_Speed+0x92>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 80022e8:	79fb      	ldrb	r3, [r7, #7]
 80022ea:	4a0e      	ldr	r2, [pc, #56]	; (8002324 <DC_MOTOR_Set_Speed+0x9c>)
 80022ec:	015b      	lsls	r3, r3, #5
 80022ee:	4413      	add	r3, r2
 80022f0:	3310      	adds	r3, #16
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2b08      	cmp	r3, #8
 80022f6:	d108      	bne.n	800230a <DC_MOTOR_Set_Speed+0x82>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	4a0a      	ldr	r2, [pc, #40]	; (8002324 <DC_MOTOR_Set_Speed+0x9c>)
 80022fc:	015b      	lsls	r3, r3, #5
 80022fe:	4413      	add	r3, r2
 8002300:	330c      	adds	r3, #12
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	89fa      	ldrh	r2, [r7, #14]
 8002306:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002308:	e007      	b.n	800231a <DC_MOTOR_Set_Speed+0x92>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	4a05      	ldr	r2, [pc, #20]	; (8002324 <DC_MOTOR_Set_Speed+0x9c>)
 800230e:	015b      	lsls	r3, r3, #5
 8002310:	4413      	add	r3, r2
 8002312:	330c      	adds	r3, #12
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	89fa      	ldrh	r2, [r7, #14]
 8002318:	641a      	str	r2, [r3, #64]	; 0x40
}
 800231a:	bf00      	nop
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	0800c844 	.word	0x0800c844

08002328 <DC_MOTOR_Set_Dir>:

void DC_MOTOR_Set_Dir(uint8 au8_MOTOR_Instance, uint8 au8_DIR)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	460a      	mov	r2, r1
 8002332:	71fb      	strb	r3, [r7, #7]
 8002334:	4613      	mov	r3, r2
 8002336:	71bb      	strb	r3, [r7, #6]
	/* Write To The 2 Direction Control Pins */
	if(au8_DIR == DC_MOTOR_DIR_CW)
 8002338:	79bb      	ldrb	r3, [r7, #6]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d11f      	bne.n	800237e <DC_MOTOR_Set_Dir+0x56>
	{
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 1);
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	4a22      	ldr	r2, [pc, #136]	; (80023cc <DC_MOTOR_Set_Dir+0xa4>)
 8002342:	015b      	lsls	r3, r3, #5
 8002344:	4413      	add	r3, r2
 8002346:	6818      	ldr	r0, [r3, #0]
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	4a20      	ldr	r2, [pc, #128]	; (80023cc <DC_MOTOR_Set_Dir+0xa4>)
 800234c:	015b      	lsls	r3, r3, #5
 800234e:	4413      	add	r3, r2
 8002350:	3308      	adds	r3, #8
 8002352:	881b      	ldrh	r3, [r3, #0]
 8002354:	2201      	movs	r2, #1
 8002356:	4619      	mov	r1, r3
 8002358:	f001 fe9f 	bl	800409a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 0);
 800235c:	79fb      	ldrb	r3, [r7, #7]
 800235e:	4a1b      	ldr	r2, [pc, #108]	; (80023cc <DC_MOTOR_Set_Dir+0xa4>)
 8002360:	015b      	lsls	r3, r3, #5
 8002362:	4413      	add	r3, r2
 8002364:	3304      	adds	r3, #4
 8002366:	6818      	ldr	r0, [r3, #0]
 8002368:	79fb      	ldrb	r3, [r7, #7]
 800236a:	4a18      	ldr	r2, [pc, #96]	; (80023cc <DC_MOTOR_Set_Dir+0xa4>)
 800236c:	015b      	lsls	r3, r3, #5
 800236e:	4413      	add	r3, r2
 8002370:	330a      	adds	r3, #10
 8002372:	881b      	ldrh	r3, [r3, #0]
 8002374:	2200      	movs	r2, #0
 8002376:	4619      	mov	r1, r3
 8002378:	f001 fe8f 	bl	800409a <HAL_GPIO_WritePin>
	}
	else
	{

	}
}
 800237c:	e021      	b.n	80023c2 <DC_MOTOR_Set_Dir+0x9a>
	else if(au8_DIR == DC_MOTOR_DIR_CCW)
 800237e:	79bb      	ldrb	r3, [r7, #6]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d11e      	bne.n	80023c2 <DC_MOTOR_Set_Dir+0x9a>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 0);
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	4a11      	ldr	r2, [pc, #68]	; (80023cc <DC_MOTOR_Set_Dir+0xa4>)
 8002388:	015b      	lsls	r3, r3, #5
 800238a:	4413      	add	r3, r2
 800238c:	6818      	ldr	r0, [r3, #0]
 800238e:	79fb      	ldrb	r3, [r7, #7]
 8002390:	4a0e      	ldr	r2, [pc, #56]	; (80023cc <DC_MOTOR_Set_Dir+0xa4>)
 8002392:	015b      	lsls	r3, r3, #5
 8002394:	4413      	add	r3, r2
 8002396:	3308      	adds	r3, #8
 8002398:	881b      	ldrh	r3, [r3, #0]
 800239a:	2200      	movs	r2, #0
 800239c:	4619      	mov	r1, r3
 800239e:	f001 fe7c 	bl	800409a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 1);
 80023a2:	79fb      	ldrb	r3, [r7, #7]
 80023a4:	4a09      	ldr	r2, [pc, #36]	; (80023cc <DC_MOTOR_Set_Dir+0xa4>)
 80023a6:	015b      	lsls	r3, r3, #5
 80023a8:	4413      	add	r3, r2
 80023aa:	3304      	adds	r3, #4
 80023ac:	6818      	ldr	r0, [r3, #0]
 80023ae:	79fb      	ldrb	r3, [r7, #7]
 80023b0:	4a06      	ldr	r2, [pc, #24]	; (80023cc <DC_MOTOR_Set_Dir+0xa4>)
 80023b2:	015b      	lsls	r3, r3, #5
 80023b4:	4413      	add	r3, r2
 80023b6:	330a      	adds	r3, #10
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	2201      	movs	r2, #1
 80023bc:	4619      	mov	r1, r3
 80023be:	f001 fe6c 	bl	800409a <HAL_GPIO_WritePin>
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	0800c844 	.word	0x0800c844

080023d0 <Cdd_DCMotor_MainFunction>:
  */
int inc = 0;
uint32 freq = 0;
uint8 dir = 0;
void Cdd_DCMotor_MainFunction(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0

		DC_MOTOR_Set_Speed(DC_MOTOR_ID_0, inc);
		DC_MOTOR_Set_Speed(DC_MOTOR_ID_1, inc);*/

	}
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bc80      	pop	{r7}
 80023da:	4770      	bx	lr

080023dc <Cdd_Servo_Driver_Init>:
	0.0,
	20.0
};

void Cdd_Servo_Driver_Init(void)
{
 80023dc:	b5b0      	push	{r4, r5, r7, lr}
 80023de:	b09e      	sub	sp, #120	; 0x78
 80023e0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef l_GPIO_InitStruct_s = {0};
 80023e2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	605a      	str	r2, [r3, #4]
 80023ec:	609a      	str	r2, [r3, #8]
 80023ee:	60da      	str	r2, [r3, #12]
 80023f0:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef l_ClockSourceConfig_s = {0};
 80023f2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	605a      	str	r2, [r3, #4]
 80023fc:	609a      	str	r2, [r3, #8]
 80023fe:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef l_MasterConfig_s = {0};
 8002400:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	605a      	str	r2, [r3, #4]
 800240a:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef l_ConfigOC_s = {0};
 800240c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	605a      	str	r2, [r3, #4]
 8002416:	609a      	str	r2, [r3, #8]
 8002418:	60da      	str	r2, [r3, #12]
 800241a:	611a      	str	r2, [r3, #16]
 800241c:	615a      	str	r2, [r3, #20]
 800241e:	619a      	str	r2, [r3, #24]
    uint32 l_PSC_Value_u32 = 0UL;
 8002420:	2300      	movs	r3, #0
 8002422:	677b      	str	r3, [r7, #116]	; 0x74
    uint32 l_ARR_Value_u32 = 0UL;
 8002424:	2300      	movs	r3, #0
 8002426:	673b      	str	r3, [r7, #112]	; 0x70
    //DWT_Delay_Init();

	/*--------[ Configure The Servo PWM GPIO Pin ]-------*/

    if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOA)
 8002428:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800242c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002430:	d10c      	bne.n	800244c <Cdd_Servo_Driver_Init+0x70>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002432:	4b6c      	ldr	r3, [pc, #432]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 8002434:	695b      	ldr	r3, [r3, #20]
 8002436:	4a6b      	ldr	r2, [pc, #428]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 8002438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800243c:	6153      	str	r3, [r2, #20]
 800243e:	4b69      	ldr	r3, [pc, #420]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002446:	623b      	str	r3, [r7, #32]
 8002448:	6a3b      	ldr	r3, [r7, #32]
 800244a:	e046      	b.n	80024da <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOB)
 800244c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002450:	4b65      	ldr	r3, [pc, #404]	; (80025e8 <Cdd_Servo_Driver_Init+0x20c>)
 8002452:	429a      	cmp	r2, r3
 8002454:	d10c      	bne.n	8002470 <Cdd_Servo_Driver_Init+0x94>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002456:	4b63      	ldr	r3, [pc, #396]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	4a62      	ldr	r2, [pc, #392]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 800245c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002460:	6153      	str	r3, [r2, #20]
 8002462:	4b60      	ldr	r3, [pc, #384]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 8002464:	695b      	ldr	r3, [r3, #20]
 8002466:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800246a:	61fb      	str	r3, [r7, #28]
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	e034      	b.n	80024da <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOC)
 8002470:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002474:	4b5d      	ldr	r3, [pc, #372]	; (80025ec <Cdd_Servo_Driver_Init+0x210>)
 8002476:	429a      	cmp	r2, r3
 8002478:	d10c      	bne.n	8002494 <Cdd_Servo_Driver_Init+0xb8>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 800247a:	4b5a      	ldr	r3, [pc, #360]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	4a59      	ldr	r2, [pc, #356]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 8002480:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002484:	6153      	str	r3, [r2, #20]
 8002486:	4b57      	ldr	r3, [pc, #348]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800248e:	61bb      	str	r3, [r7, #24]
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	e022      	b.n	80024da <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOD)
 8002494:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002498:	4b55      	ldr	r3, [pc, #340]	; (80025f0 <Cdd_Servo_Driver_Init+0x214>)
 800249a:	429a      	cmp	r2, r3
 800249c:	d10c      	bne.n	80024b8 <Cdd_Servo_Driver_Init+0xdc>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 800249e:	4b51      	ldr	r3, [pc, #324]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	4a50      	ldr	r2, [pc, #320]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 80024a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024a8:	6153      	str	r3, [r2, #20]
 80024aa:	4b4e      	ldr	r3, [pc, #312]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 80024ac:	695b      	ldr	r3, [r3, #20]
 80024ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024b2:	617b      	str	r3, [r7, #20]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	e010      	b.n	80024da <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOE)
 80024b8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80024bc:	4b4d      	ldr	r3, [pc, #308]	; (80025f4 <Cdd_Servo_Driver_Init+0x218>)
 80024be:	429a      	cmp	r2, r3
 80024c0:	d10b      	bne.n	80024da <Cdd_Servo_Driver_Init+0xfe>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 80024c2:	4b48      	ldr	r3, [pc, #288]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	4a47      	ldr	r2, [pc, #284]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 80024c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80024cc:	6153      	str	r3, [r2, #20]
 80024ce:	4b45      	ldr	r3, [pc, #276]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024d6:	613b      	str	r3, [r7, #16]
 80024d8:	693b      	ldr	r3, [r7, #16]
    }
	l_GPIO_InitStruct_s.Pin = c_SERVO_CfgParam_s.SERVO_PIN;
 80024da:	2320      	movs	r3, #32
 80024dc:	65fb      	str	r3, [r7, #92]	; 0x5c
	l_GPIO_InitStruct_s.Mode = GPIO_MODE_AF_PP;
 80024de:	2302      	movs	r3, #2
 80024e0:	663b      	str	r3, [r7, #96]	; 0x60
	l_GPIO_InitStruct_s.Speed = GPIO_SPEED_FREQ_LOW;
 80024e2:	2300      	movs	r3, #0
 80024e4:	66bb      	str	r3, [r7, #104]	; 0x68
	l_GPIO_InitStruct_s.Alternate = GPIO_AF1_TIM2;
 80024e6:	2301      	movs	r3, #1
 80024e8:	66fb      	str	r3, [r7, #108]	; 0x6c
	HAL_GPIO_Init(c_SERVO_CfgParam_s.SERVO_GPIO, &l_GPIO_InitStruct_s);
 80024ea:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80024ee:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80024f2:	4619      	mov	r1, r3
 80024f4:	4610      	mov	r0, r2
 80024f6:	f001 fc2f 	bl	8003d58 <HAL_GPIO_Init>

	/*--------[ Calculate The PSC & ARR Values To Maximize PWM Resolution ]-------*/

	/* Those Equations Sets The F_pwm = 50Hz & Maximizes The Resolution*/
	l_PSC_Value_u32 = (uint32) (c_SERVO_CfgParam_s.TIM_CLK / 3276800.0);
 80024fa:	4b3f      	ldr	r3, [pc, #252]	; (80025f8 <Cdd_Servo_Driver_Init+0x21c>)
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7fd ffad 	bl	800045c <__aeabi_ui2d>
 8002502:	f04f 0200 	mov.w	r2, #0
 8002506:	4b3d      	ldr	r3, [pc, #244]	; (80025fc <Cdd_Servo_Driver_Init+0x220>)
 8002508:	f7fe f94c 	bl	80007a4 <__aeabi_ddiv>
 800250c:	4602      	mov	r2, r0
 800250e:	460b      	mov	r3, r1
 8002510:	4610      	mov	r0, r2
 8002512:	4619      	mov	r1, r3
 8002514:	f7fe fa2e 	bl	8000974 <__aeabi_d2uiz>
 8002518:	4603      	mov	r3, r0
 800251a:	677b      	str	r3, [r7, #116]	; 0x74
	l_ARR_Value_u32 = (uint32) ((c_SERVO_CfgParam_s.TIM_CLK / (50.0*(l_PSC_Value_u32+1.0)))-1.0);
 800251c:	4b36      	ldr	r3, [pc, #216]	; (80025f8 <Cdd_Servo_Driver_Init+0x21c>)
 800251e:	4618      	mov	r0, r3
 8002520:	f7fd ff9c 	bl	800045c <__aeabi_ui2d>
 8002524:	4604      	mov	r4, r0
 8002526:	460d      	mov	r5, r1
 8002528:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800252a:	f7fd ff97 	bl	800045c <__aeabi_ui2d>
 800252e:	f04f 0200 	mov.w	r2, #0
 8002532:	4b33      	ldr	r3, [pc, #204]	; (8002600 <Cdd_Servo_Driver_Init+0x224>)
 8002534:	f7fd fe56 	bl	80001e4 <__adddf3>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	4610      	mov	r0, r2
 800253e:	4619      	mov	r1, r3
 8002540:	f04f 0200 	mov.w	r2, #0
 8002544:	4b2f      	ldr	r3, [pc, #188]	; (8002604 <Cdd_Servo_Driver_Init+0x228>)
 8002546:	f7fe f803 	bl	8000550 <__aeabi_dmul>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4620      	mov	r0, r4
 8002550:	4629      	mov	r1, r5
 8002552:	f7fe f927 	bl	80007a4 <__aeabi_ddiv>
 8002556:	4602      	mov	r2, r0
 8002558:	460b      	mov	r3, r1
 800255a:	4610      	mov	r0, r2
 800255c:	4619      	mov	r1, r3
 800255e:	f04f 0200 	mov.w	r2, #0
 8002562:	4b27      	ldr	r3, [pc, #156]	; (8002600 <Cdd_Servo_Driver_Init+0x224>)
 8002564:	f7fd fe3c 	bl	80001e0 <__aeabi_dsub>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	4610      	mov	r0, r2
 800256e:	4619      	mov	r1, r3
 8002570:	f7fe fa00 	bl	8000974 <__aeabi_d2uiz>
 8002574:	4603      	mov	r3, r0
 8002576:	673b      	str	r3, [r7, #112]	; 0x70

	/*--------[ Configure The Servo PWM Timer Channel ]-------*/

	/*--[Check The Timer & Enable Its Clock]--*/
	if(c_SERVO_CfgParam_s.TIM_Instance == TIM1)
 8002578:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800257c:	4b22      	ldr	r3, [pc, #136]	; (8002608 <Cdd_Servo_Driver_Init+0x22c>)
 800257e:	429a      	cmp	r2, r3
 8002580:	d10c      	bne.n	800259c <Cdd_Servo_Driver_Init+0x1c0>
	{
		__HAL_RCC_TIM1_CLK_ENABLE();
 8002582:	4b18      	ldr	r3, [pc, #96]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	4a17      	ldr	r2, [pc, #92]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 8002588:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800258c:	6193      	str	r3, [r2, #24]
 800258e:	4b15      	ldr	r3, [pc, #84]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002596:	60fb      	str	r3, [r7, #12]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	e04a      	b.n	8002632 <Cdd_Servo_Driver_Init+0x256>
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM2)
 800259c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80025a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025a4:	d10c      	bne.n	80025c0 <Cdd_Servo_Driver_Init+0x1e4>
	{
		__HAL_RCC_TIM2_CLK_ENABLE();
 80025a6:	4b0f      	ldr	r3, [pc, #60]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	4a0e      	ldr	r2, [pc, #56]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 80025ac:	f043 0301 	orr.w	r3, r3, #1
 80025b0:	61d3      	str	r3, [r2, #28]
 80025b2:	4b0c      	ldr	r3, [pc, #48]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	60bb      	str	r3, [r7, #8]
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	e038      	b.n	8002632 <Cdd_Servo_Driver_Init+0x256>
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM3)
 80025c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025c4:	4b11      	ldr	r3, [pc, #68]	; (800260c <Cdd_Servo_Driver_Init+0x230>)
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d122      	bne.n	8002610 <Cdd_Servo_Driver_Init+0x234>
	{
		__HAL_RCC_TIM3_CLK_ENABLE();
 80025ca:	4b06      	ldr	r3, [pc, #24]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 80025cc:	69db      	ldr	r3, [r3, #28]
 80025ce:	4a05      	ldr	r2, [pc, #20]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 80025d0:	f043 0302 	orr.w	r3, r3, #2
 80025d4:	61d3      	str	r3, [r2, #28]
 80025d6:	4b03      	ldr	r3, [pc, #12]	; (80025e4 <Cdd_Servo_Driver_Init+0x208>)
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	607b      	str	r3, [r7, #4]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	e026      	b.n	8002632 <Cdd_Servo_Driver_Init+0x256>
 80025e4:	40021000 	.word	0x40021000
 80025e8:	48000400 	.word	0x48000400
 80025ec:	48000800 	.word	0x48000800
 80025f0:	48000c00 	.word	0x48000c00
 80025f4:	48001000 	.word	0x48001000
 80025f8:	044aa200 	.word	0x044aa200
 80025fc:	41490000 	.word	0x41490000
 8002600:	3ff00000 	.word	0x3ff00000
 8002604:	40490000 	.word	0x40490000
 8002608:	40012c00 	.word	0x40012c00
 800260c:	40000400 	.word	0x40000400
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM4)
 8002610:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002614:	4b45      	ldr	r3, [pc, #276]	; (800272c <Cdd_Servo_Driver_Init+0x350>)
 8002616:	429a      	cmp	r2, r3
 8002618:	d10b      	bne.n	8002632 <Cdd_Servo_Driver_Init+0x256>
	{
		__HAL_RCC_TIM4_CLK_ENABLE();
 800261a:	4b45      	ldr	r3, [pc, #276]	; (8002730 <Cdd_Servo_Driver_Init+0x354>)
 800261c:	69db      	ldr	r3, [r3, #28]
 800261e:	4a44      	ldr	r2, [pc, #272]	; (8002730 <Cdd_Servo_Driver_Init+0x354>)
 8002620:	f043 0304 	orr.w	r3, r3, #4
 8002624:	61d3      	str	r3, [r2, #28]
 8002626:	4b42      	ldr	r3, [pc, #264]	; (8002730 <Cdd_Servo_Driver_Init+0x354>)
 8002628:	69db      	ldr	r3, [r3, #28]
 800262a:	f003 0304 	and.w	r3, r3, #4
 800262e:	603b      	str	r3, [r7, #0]
 8002630:	683b      	ldr	r3, [r7, #0]
	}

	g_TimerHandler_s.Instance = c_SERVO_CfgParam_s.TIM_Instance;
 8002632:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002636:	4b3f      	ldr	r3, [pc, #252]	; (8002734 <Cdd_Servo_Driver_Init+0x358>)
 8002638:	601a      	str	r2, [r3, #0]
	g_TimerHandler_s.Init.Prescaler = l_PSC_Value_u32;
 800263a:	4a3e      	ldr	r2, [pc, #248]	; (8002734 <Cdd_Servo_Driver_Init+0x358>)
 800263c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800263e:	6053      	str	r3, [r2, #4]
	g_TimerHandler_s.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002640:	4b3c      	ldr	r3, [pc, #240]	; (8002734 <Cdd_Servo_Driver_Init+0x358>)
 8002642:	2200      	movs	r2, #0
 8002644:	609a      	str	r2, [r3, #8]
	g_TimerHandler_s.Init.Period = l_ARR_Value_u32;
 8002646:	4a3b      	ldr	r2, [pc, #236]	; (8002734 <Cdd_Servo_Driver_Init+0x358>)
 8002648:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800264a:	60d3      	str	r3, [r2, #12]
	g_TimerHandler_s.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800264c:	4b39      	ldr	r3, [pc, #228]	; (8002734 <Cdd_Servo_Driver_Init+0x358>)
 800264e:	2200      	movs	r2, #0
 8002650:	611a      	str	r2, [r3, #16]
	g_TimerHandler_s.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002652:	4b38      	ldr	r3, [pc, #224]	; (8002734 <Cdd_Servo_Driver_Init+0x358>)
 8002654:	2280      	movs	r2, #128	; 0x80
 8002656:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&g_TimerHandler_s);
 8002658:	4836      	ldr	r0, [pc, #216]	; (8002734 <Cdd_Servo_Driver_Init+0x358>)
 800265a:	f001 ff8b 	bl	8004574 <HAL_TIM_Base_Init>
	l_ClockSourceConfig_s.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800265e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002662:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_TIM_ConfigClockSource(&g_TimerHandler_s, &l_ClockSourceConfig_s);
 8002664:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002668:	4619      	mov	r1, r3
 800266a:	4832      	ldr	r0, [pc, #200]	; (8002734 <Cdd_Servo_Driver_Init+0x358>)
 800266c:	f002 fe28 	bl	80052c0 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&g_TimerHandler_s);
 8002670:	4830      	ldr	r0, [pc, #192]	; (8002734 <Cdd_Servo_Driver_Init+0x358>)
 8002672:	f002 f847 	bl	8004704 <HAL_TIM_PWM_Init>
	l_MasterConfig_s.MasterOutputTrigger = TIM_TRGO_RESET;
 8002676:	2300      	movs	r3, #0
 8002678:	643b      	str	r3, [r7, #64]	; 0x40
	l_MasterConfig_s.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800267a:	2300      	movs	r3, #0
 800267c:	64bb      	str	r3, [r7, #72]	; 0x48
	HAL_TIMEx_MasterConfigSynchronization(&g_TimerHandler_s, &l_MasterConfig_s);
 800267e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002682:	4619      	mov	r1, r3
 8002684:	482b      	ldr	r0, [pc, #172]	; (8002734 <Cdd_Servo_Driver_Init+0x358>)
 8002686:	f003 fcbb 	bl	8006000 <HAL_TIMEx_MasterConfigSynchronization>
	l_ConfigOC_s.OCMode = TIM_OCMODE_PWM1;
 800268a:	2360      	movs	r3, #96	; 0x60
 800268c:	627b      	str	r3, [r7, #36]	; 0x24
	l_ConfigOC_s.Pulse = 0;
 800268e:	2300      	movs	r3, #0
 8002690:	62bb      	str	r3, [r7, #40]	; 0x28
	l_ConfigOC_s.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002692:	2300      	movs	r3, #0
 8002694:	62fb      	str	r3, [r7, #44]	; 0x2c
	l_ConfigOC_s.OCFastMode = TIM_OCFAST_DISABLE;
 8002696:	2300      	movs	r3, #0
 8002698:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_PWM_ConfigChannel(&g_TimerHandler_s, &l_ConfigOC_s, c_SERVO_CfgParam_s.PWM_TIM_CH);
 800269a:	2200      	movs	r2, #0
 800269c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026a0:	4619      	mov	r1, r3
 80026a2:	4824      	ldr	r0, [pc, #144]	; (8002734 <Cdd_Servo_Driver_Init+0x358>)
 80026a4:	f002 fcf8 	bl	8005098 <HAL_TIM_PWM_ConfigChannel>

	/*--------[ Calculate & Save The Servo Pulse Information ]-------*/

	g_SERVO_info_s.Period_Min_u16 = (uint16) (l_ARR_Value_u32 * (c_SERVO_CfgParam_s.MinPulse/20.0));
 80026a8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80026aa:	f7fd fed7 	bl	800045c <__aeabi_ui2d>
 80026ae:	4604      	mov	r4, r0
 80026b0:	460d      	mov	r5, r1
 80026b2:	f04f 0300 	mov.w	r3, #0
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fd fef2 	bl	80004a0 <__aeabi_f2d>
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	4b1d      	ldr	r3, [pc, #116]	; (8002738 <Cdd_Servo_Driver_Init+0x35c>)
 80026c2:	f7fe f86f 	bl	80007a4 <__aeabi_ddiv>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4620      	mov	r0, r4
 80026cc:	4629      	mov	r1, r5
 80026ce:	f7fd ff3f 	bl	8000550 <__aeabi_dmul>
 80026d2:	4602      	mov	r2, r0
 80026d4:	460b      	mov	r3, r1
 80026d6:	4610      	mov	r0, r2
 80026d8:	4619      	mov	r1, r3
 80026da:	f7fe f94b 	bl	8000974 <__aeabi_d2uiz>
 80026de:	4603      	mov	r3, r0
 80026e0:	b29a      	uxth	r2, r3
 80026e2:	4b16      	ldr	r3, [pc, #88]	; (800273c <Cdd_Servo_Driver_Init+0x360>)
 80026e4:	801a      	strh	r2, [r3, #0]
	g_SERVO_info_s.Period_Max_u16 = (uint16) (l_ARR_Value_u32 * (c_SERVO_CfgParam_s.MaxPulse/20.0));
 80026e6:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80026e8:	f7fd feb8 	bl	800045c <__aeabi_ui2d>
 80026ec:	4604      	mov	r4, r0
 80026ee:	460d      	mov	r5, r1
 80026f0:	4b13      	ldr	r3, [pc, #76]	; (8002740 <Cdd_Servo_Driver_Init+0x364>)
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fd fed4 	bl	80004a0 <__aeabi_f2d>
 80026f8:	f04f 0200 	mov.w	r2, #0
 80026fc:	4b0e      	ldr	r3, [pc, #56]	; (8002738 <Cdd_Servo_Driver_Init+0x35c>)
 80026fe:	f7fe f851 	bl	80007a4 <__aeabi_ddiv>
 8002702:	4602      	mov	r2, r0
 8002704:	460b      	mov	r3, r1
 8002706:	4620      	mov	r0, r4
 8002708:	4629      	mov	r1, r5
 800270a:	f7fd ff21 	bl	8000550 <__aeabi_dmul>
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	4610      	mov	r0, r2
 8002714:	4619      	mov	r1, r3
 8002716:	f7fe f92d 	bl	8000974 <__aeabi_d2uiz>
 800271a:	4603      	mov	r3, r0
 800271c:	b29a      	uxth	r2, r3
 800271e:	4b07      	ldr	r3, [pc, #28]	; (800273c <Cdd_Servo_Driver_Init+0x360>)
 8002720:	805a      	strh	r2, [r3, #2]
}
 8002722:	bf00      	nop
 8002724:	3778      	adds	r7, #120	; 0x78
 8002726:	46bd      	mov	sp, r7
 8002728:	bdb0      	pop	{r4, r5, r7, pc}
 800272a:	bf00      	nop
 800272c:	40000800 	.word	0x40000800
 8002730:	40021000 	.word	0x40021000
 8002734:	200000c4 	.word	0x200000c4
 8002738:	40340000 	.word	0x40340000
 800273c:	20000110 	.word	0x20000110
 8002740:	41a00000 	.word	0x41a00000

08002744 <Cdd_Servo_Init>:

void Cdd_Servo_Init(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
	/*--------[ Start The PWM Channel ]-------*/
	HAL_TIM_PWM_Start(&g_TimerHandler_s, c_SERVO_CfgParam_s.PWM_TIM_CH);
 8002748:	2300      	movs	r3, #0
 800274a:	4619      	mov	r1, r3
 800274c:	4802      	ldr	r0, [pc, #8]	; (8002758 <Cdd_Servo_Init+0x14>)
 800274e:	f002 f831 	bl	80047b4 <HAL_TIM_PWM_Start>
}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	200000c4 	.word	0x200000c4

0800275c <Cdd_Servo_RawMove>:
	*(c_SERVO_CfgParam_s.TIM_CCRx) = l_Pulse_u16;
}

/* Moves A Specific Motor With A Raw Pulse Width Value */
void Cdd_Servo_RawMove(uint16 Pulse)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	80fb      	strh	r3, [r7, #6]
	if(Pulse <= g_SERVO_info_s.Period_Max_u16 && Pulse >= g_SERVO_info_s.Period_Min_u16)
 8002766:	4b09      	ldr	r3, [pc, #36]	; (800278c <Cdd_Servo_RawMove+0x30>)
 8002768:	885b      	ldrh	r3, [r3, #2]
 800276a:	88fa      	ldrh	r2, [r7, #6]
 800276c:	429a      	cmp	r2, r3
 800276e:	d807      	bhi.n	8002780 <Cdd_Servo_RawMove+0x24>
 8002770:	4b06      	ldr	r3, [pc, #24]	; (800278c <Cdd_Servo_RawMove+0x30>)
 8002772:	881b      	ldrh	r3, [r3, #0]
 8002774:	88fa      	ldrh	r2, [r7, #6]
 8002776:	429a      	cmp	r2, r3
 8002778:	d302      	bcc.n	8002780 <Cdd_Servo_RawMove+0x24>
	{
		*(c_SERVO_CfgParam_s.TIM_CCRx) = Pulse;
 800277a:	4a05      	ldr	r2, [pc, #20]	; (8002790 <Cdd_Servo_RawMove+0x34>)
 800277c:	88fb      	ldrh	r3, [r7, #6]
 800277e:	6013      	str	r3, [r2, #0]
	}
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	bc80      	pop	{r7}
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	20000110 	.word	0x20000110
 8002790:	40000034 	.word	0x40000034

08002794 <Cdd_Servo_MainFunction>:
		Cdd_Servo_MoveTo(l_Angle_u8--);
	}
}

void Cdd_Servo_MainFunction(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0

}
 8002798:	bf00      	nop
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr

080027a0 <Cdd_Ultrasonic_Trigger>:
/**
  * @brief	Cdd_Ultrasonic module trigger measurement function
  * @return	None
  */
static void Cdd_Ultrasonic_Trigger(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
	Rte_Call_TriggerUltrasonicMeasurement();
 80027a4:	f009 fe04 	bl	800c3b0 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement>
}
 80027a8:	bf00      	nop
 80027aa:	bd80      	pop	{r7, pc}

080027ac <Cdd_Ultrasonic_ISR_CaptureCallback>:
  * @brief	Cdd_Ultrasonic capture callback function
  * @return	None
  * @attention	Runs in ISR
  */
static void Cdd_Ultrasonic_ISR_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027ac:	b590      	push	{r4, r7, lr}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
	uint32 l_PS_u32 = 0UL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	60fb      	str	r3, [r7, #12]

	if((htim->Instance == c_Cdd_Ultrasonic_CfgType_s.TIM_Instance) && (htim->Channel == g_Cdd_Ultrasonic_Info_s.ACTIV_CH))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a89      	ldr	r2, [pc, #548]	; (80029e4 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	f040 810b 	bne.w	80029da <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	7f1a      	ldrb	r2, [r3, #28]
 80027c8:	4b87      	ldr	r3, [pc, #540]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80027ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ce:	429a      	cmp	r2, r3
 80027d0:	f040 8103 	bne.w	80029da <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
	{
		if (g_Cdd_Ultrasonic_Info_s.EDGE_STATE == 0u)
 80027d4:	4b84      	ldr	r3, [pc, #528]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d166      	bne.n	80028aa <Cdd_Ultrasonic_ISR_CaptureCallback+0xfe>
		{
			/* Capture T1 & Reverse The ICU Edge Polarity */
			g_Cdd_Ultrasonic_Info_s.T1 = HAL_TIM_ReadCapturedValue(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 80027dc:	2300      	movs	r3, #0
 80027de:	4619      	mov	r1, r3
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f002 fe37 	bl	8005454 <HAL_TIM_ReadCapturedValue>
 80027e6:	4603      	mov	r3, r0
 80027e8:	4a7f      	ldr	r2, [pc, #508]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80027ea:	60d3      	str	r3, [r2, #12]
			g_Cdd_Ultrasonic_Info_s.EDGE_STATE = 1u;
 80027ec:	4b7e      	ldr	r3, [pc, #504]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80027ee:	2201      	movs	r2, #1
 80027f0:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 80027f2:	2300      	movs	r3, #0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d108      	bne.n	800280a <Cdd_Ultrasonic_ISR_CaptureCallback+0x5e>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6a1a      	ldr	r2, [r3, #32]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 020a 	bic.w	r2, r2, #10
 8002806:	621a      	str	r2, [r3, #32]
 8002808:	e01f      	b.n	800284a <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 800280a:	2300      	movs	r3, #0
 800280c:	2b04      	cmp	r3, #4
 800280e:	d108      	bne.n	8002822 <Cdd_Ultrasonic_ISR_CaptureCallback+0x76>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6a1b      	ldr	r3, [r3, #32]
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	6812      	ldr	r2, [r2, #0]
 800281a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800281e:	6213      	str	r3, [r2, #32]
 8002820:	e013      	b.n	800284a <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 8002822:	2300      	movs	r3, #0
 8002824:	2b08      	cmp	r3, #8
 8002826:	d108      	bne.n	800283a <Cdd_Ultrasonic_ISR_CaptureCallback+0x8e>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6a1b      	ldr	r3, [r3, #32]
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8002836:	6213      	str	r3, [r2, #32]
 8002838:	e007      	b.n	800284a <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	6812      	ldr	r2, [r2, #0]
 8002844:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8002848:	6213      	str	r3, [r2, #32]
 800284a:	2300      	movs	r3, #0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d108      	bne.n	8002862 <Cdd_Ultrasonic_ISR_CaptureCallback+0xb6>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6a1a      	ldr	r2, [r3, #32]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f042 0202 	orr.w	r2, r2, #2
 800285e:	621a      	str	r2, [r3, #32]
 8002860:	e01f      	b.n	80028a2 <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 8002862:	2300      	movs	r3, #0
 8002864:	2b04      	cmp	r3, #4
 8002866:	d108      	bne.n	800287a <Cdd_Ultrasonic_ISR_CaptureCallback+0xce>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6812      	ldr	r2, [r2, #0]
 8002872:	f043 0320 	orr.w	r3, r3, #32
 8002876:	6213      	str	r3, [r2, #32]
 8002878:	e013      	b.n	80028a2 <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 800287a:	2300      	movs	r3, #0
 800287c:	2b08      	cmp	r3, #8
 800287e:	d108      	bne.n	8002892 <Cdd_Ultrasonic_ISR_CaptureCallback+0xe6>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	6a1b      	ldr	r3, [r3, #32]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	6812      	ldr	r2, [r2, #0]
 800288a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800288e:	6213      	str	r3, [r2, #32]
 8002890:	e007      	b.n	80028a2 <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	6a1b      	ldr	r3, [r3, #32]
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	6812      	ldr	r2, [r2, #0]
 800289c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028a0:	6213      	str	r3, [r2, #32]
			g_Cdd_Ultrasonic_Info_s.TMR_OVC = 0u;
 80028a2:	4b51      	ldr	r3, [pc, #324]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	805a      	strh	r2, [r3, #2]
		else
		{
			/* Nothing to do */
		}
	}
}
 80028a8:	e097      	b.n	80029da <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
		else if (g_Cdd_Ultrasonic_Info_s.EDGE_STATE == 1u)
 80028aa:	4b4f      	ldr	r3, [pc, #316]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	f040 8093 	bne.w	80029da <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			l_PS_u32 = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->PSC;
 80028b4:	4b4b      	ldr	r3, [pc, #300]	; (80029e4 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 80028b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b8:	60fb      	str	r3, [r7, #12]
			g_Cdd_Ultrasonic_Info_s.TMR_ARR = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->ARR;
 80028ba:	4b4a      	ldr	r3, [pc, #296]	; (80029e4 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 80028bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028be:	4a4a      	ldr	r2, [pc, #296]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80028c0:	6093      	str	r3, [r2, #8]
			g_Cdd_Ultrasonic_Info_s.T2 = HAL_TIM_ReadCapturedValue(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 80028c2:	2300      	movs	r3, #0
 80028c4:	4619      	mov	r1, r3
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f002 fdc4 	bl	8005454 <HAL_TIM_ReadCapturedValue>
 80028cc:	4603      	mov	r3, r0
 80028ce:	4a46      	ldr	r2, [pc, #280]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80028d0:	6113      	str	r3, [r2, #16]
			g_Cdd_Ultrasonic_Info_s.T2 += (g_Cdd_Ultrasonic_Info_s.TMR_OVC * (g_Cdd_Ultrasonic_Info_s.TMR_ARR+1u));
 80028d2:	4b45      	ldr	r3, [pc, #276]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80028d4:	691a      	ldr	r2, [r3, #16]
 80028d6:	4b44      	ldr	r3, [pc, #272]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80028d8:	885b      	ldrh	r3, [r3, #2]
 80028da:	4619      	mov	r1, r3
 80028dc:	4b42      	ldr	r3, [pc, #264]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	3301      	adds	r3, #1
 80028e2:	fb01 f303 	mul.w	r3, r1, r3
 80028e6:	4413      	add	r3, r2
 80028e8:	4a3f      	ldr	r2, [pc, #252]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80028ea:	6113      	str	r3, [r2, #16]
			g_Cdd_Ultrasonic_Info_s.DIFF = g_Cdd_Ultrasonic_Info_s.T2 - g_Cdd_Ultrasonic_Info_s.T1;
 80028ec:	4b3e      	ldr	r3, [pc, #248]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80028ee:	691a      	ldr	r2, [r3, #16]
 80028f0:	4b3d      	ldr	r3, [pc, #244]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	4a3c      	ldr	r2, [pc, #240]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80028f8:	6153      	str	r3, [r2, #20]
			g_Cdd_Ultrasonic_Info_s.DISTANCE = (g_Cdd_Ultrasonic_Info_s.DIFF * CDD_ULTRASONIC_DISTANCE_SCALE_FACTOR_F32)/(c_Cdd_Ultrasonic_CfgType_s.TIM_CLK_MHz/(l_PS_u32+1u));
 80028fa:	4b3b      	ldr	r3, [pc, #236]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	4618      	mov	r0, r3
 8002900:	f7fe f90e 	bl	8000b20 <__aeabi_ui2f>
 8002904:	4603      	mov	r3, r0
 8002906:	4939      	ldr	r1, [pc, #228]	; (80029ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x240>)
 8002908:	4618      	mov	r0, r3
 800290a:	f7fe f961 	bl	8000bd0 <__aeabi_fmul>
 800290e:	4603      	mov	r3, r0
 8002910:	461c      	mov	r4, r3
 8002912:	2248      	movs	r2, #72	; 0x48
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	3301      	adds	r3, #1
 8002918:	fbb2 f3f3 	udiv	r3, r2, r3
 800291c:	4618      	mov	r0, r3
 800291e:	f7fe f8ff 	bl	8000b20 <__aeabi_ui2f>
 8002922:	4603      	mov	r3, r0
 8002924:	4619      	mov	r1, r3
 8002926:	4620      	mov	r0, r4
 8002928:	f7fe fa06 	bl	8000d38 <__aeabi_fdiv>
 800292c:	4603      	mov	r3, r0
 800292e:	461a      	mov	r2, r3
 8002930:	4b2d      	ldr	r3, [pc, #180]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8002932:	619a      	str	r2, [r3, #24]
			g_Cdd_Ultrasonic_Info_s.EDGE_STATE = 0u;
 8002934:	4b2c      	ldr	r3, [pc, #176]	; (80029e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8002936:	2200      	movs	r2, #0
 8002938:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 800293a:	2300      	movs	r3, #0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d108      	bne.n	8002952 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1a6>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	6a1a      	ldr	r2, [r3, #32]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 020a 	bic.w	r2, r2, #10
 800294e:	621a      	str	r2, [r3, #32]
 8002950:	e01f      	b.n	8002992 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 8002952:	2300      	movs	r3, #0
 8002954:	2b04      	cmp	r3, #4
 8002956:	d108      	bne.n	800296a <Cdd_Ultrasonic_ISR_CaptureCallback+0x1be>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6a1b      	ldr	r3, [r3, #32]
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	6812      	ldr	r2, [r2, #0]
 8002962:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002966:	6213      	str	r3, [r2, #32]
 8002968:	e013      	b.n	8002992 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 800296a:	2300      	movs	r3, #0
 800296c:	2b08      	cmp	r3, #8
 800296e:	d108      	bne.n	8002982 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1d6>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6a1b      	ldr	r3, [r3, #32]
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	6812      	ldr	r2, [r2, #0]
 800297a:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800297e:	6213      	str	r3, [r2, #32]
 8002980:	e007      	b.n	8002992 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	6a1b      	ldr	r3, [r3, #32]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	6812      	ldr	r2, [r2, #0]
 800298c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8002990:	6213      	str	r3, [r2, #32]
 8002992:	2300      	movs	r3, #0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d106      	bne.n	80029a6 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1fa>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	6a12      	ldr	r2, [r2, #32]
 80029a2:	621a      	str	r2, [r3, #32]
}
 80029a4:	e019      	b.n	80029da <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 80029a6:	2300      	movs	r3, #0
 80029a8:	2b04      	cmp	r3, #4
 80029aa:	d106      	bne.n	80029ba <Cdd_Ultrasonic_ISR_CaptureCallback+0x20e>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	6812      	ldr	r2, [r2, #0]
 80029b4:	6a1b      	ldr	r3, [r3, #32]
 80029b6:	6213      	str	r3, [r2, #32]
}
 80029b8:	e00f      	b.n	80029da <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 80029ba:	2300      	movs	r3, #0
 80029bc:	2b08      	cmp	r3, #8
 80029be:	d106      	bne.n	80029ce <Cdd_Ultrasonic_ISR_CaptureCallback+0x222>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	6812      	ldr	r2, [r2, #0]
 80029c8:	6a1b      	ldr	r3, [r3, #32]
 80029ca:	6213      	str	r3, [r2, #32]
}
 80029cc:	e005      	b.n	80029da <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6812      	ldr	r2, [r2, #0]
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	6213      	str	r3, [r2, #32]
}
 80029da:	bf00      	nop
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd90      	pop	{r4, r7, pc}
 80029e2:	bf00      	nop
 80029e4:	40000400 	.word	0x40000400
 80029e8:	20000160 	.word	0x20000160
 80029ec:	3c8b4396 	.word	0x3c8b4396

080029f0 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback>:
  * @brief	Cdd_Ultrasonic period elapsed callback function
  * @return	None
  * @attention	Runs in ISR
  */
static void Cdd_Ultrasonic_ISR_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == c_Cdd_Ultrasonic_CfgType_s.TIM_Instance)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a06      	ldr	r2, [pc, #24]	; (8002a18 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x28>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d105      	bne.n	8002a0e <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x1e>
	{
		g_Cdd_Ultrasonic_Info_s.TMR_OVC++;
 8002a02:	4b06      	ldr	r3, [pc, #24]	; (8002a1c <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x2c>)
 8002a04:	885b      	ldrh	r3, [r3, #2]
 8002a06:	3301      	adds	r3, #1
 8002a08:	b29a      	uxth	r2, r3
 8002a0a:	4b04      	ldr	r3, [pc, #16]	; (8002a1c <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x2c>)
 8002a0c:	805a      	strh	r2, [r3, #2]
	}
}
 8002a0e:	bf00      	nop
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr
 8002a18:	40000400 	.word	0x40000400
 8002a1c:	20000160 	.word	0x20000160

08002a20 <Cdd_Ultrasonic_Init>:
/**
  * @brief	Cdd_Ultrasonic module initialization function
  * @return	None
  */
void Cdd_Ultrasonic_Init(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
	if(TRUE == g_Cdd_Ultrasonic_DriverInitDone_b)
 8002a24:	4b08      	ldr	r3, [pc, #32]	; (8002a48 <Cdd_Ultrasonic_Init+0x28>)
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d10a      	bne.n	8002a42 <Cdd_Ultrasonic_Init+0x22>
	{
		/*--------[ Start The ICU Channel ]-------*/
		HAL_TIM_Base_Start_IT(&htim3);
 8002a2c:	4807      	ldr	r0, [pc, #28]	; (8002a4c <Cdd_Ultrasonic_Init+0x2c>)
 8002a2e:	f001 fdf9 	bl	8004624 <HAL_TIM_Base_Start_IT>
		HAL_TIM_IC_Start_IT(&htim3, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 8002a32:	2300      	movs	r3, #0
 8002a34:	4619      	mov	r1, r3
 8002a36:	4805      	ldr	r0, [pc, #20]	; (8002a4c <Cdd_Ultrasonic_Init+0x2c>)
 8002a38:	f002 f828 	bl	8004a8c <HAL_TIM_IC_Start_IT>
		/* Set initialization flag to done */
		g_Cdd_Ultrasonic_InitDone_b = TRUE;
 8002a3c:	4b04      	ldr	r3, [pc, #16]	; (8002a50 <Cdd_Ultrasonic_Init+0x30>)
 8002a3e:	2201      	movs	r2, #1
 8002a40:	701a      	strb	r2, [r3, #0]
	}
}
 8002a42:	bf00      	nop
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	20000185 	.word	0x20000185
 8002a4c:	20000114 	.word	0x20000114
 8002a50:	20000184 	.word	0x20000184

08002a54 <Cdd_Ultrasonic_Driver_Init>:
/**
  * @brief	Cdd_Ultrasonic module driver initialization function
  * @return	None
  */
void Cdd_Ultrasonic_Driver_Init(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b096      	sub	sp, #88	; 0x58
 8002a58:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef TRIG_GPIO_InitStruct = {0};
 8002a5a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002a5e:	2200      	movs	r2, #0
 8002a60:	601a      	str	r2, [r3, #0]
 8002a62:	605a      	str	r2, [r3, #4]
 8002a64:	609a      	str	r2, [r3, #8]
 8002a66:	60da      	str	r2, [r3, #12]
 8002a68:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a6a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002a6e:	2200      	movs	r2, #0
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	605a      	str	r2, [r3, #4]
 8002a74:	609a      	str	r2, [r3, #8]
 8002a76:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a78:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	605a      	str	r2, [r3, #4]
 8002a82:	609a      	str	r2, [r3, #8]
	TIM_IC_InitTypeDef sConfigIC = {0};
 8002a84:	f107 0318 	add.w	r3, r7, #24
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]
 8002a8c:	605a      	str	r2, [r3, #4]
 8002a8e:	609a      	str	r2, [r3, #8]
 8002a90:	60da      	str	r2, [r3, #12]

    /*--------[ Configure The HCSR04 TRIGGER GPIO Pin ]-------*/

    if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOA)
 8002a92:	4b6e      	ldr	r3, [pc, #440]	; (8002c4c <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8002a94:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002a98:	d10c      	bne.n	8002ab4 <Cdd_Ultrasonic_Driver_Init+0x60>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002a9a:	4b6d      	ldr	r3, [pc, #436]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	4a6c      	ldr	r2, [pc, #432]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002aa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002aa4:	6153      	str	r3, [r2, #20]
 8002aa6:	4b6a      	ldr	r3, [pc, #424]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	e042      	b.n	8002b3a <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOB)
 8002ab4:	4a65      	ldr	r2, [pc, #404]	; (8002c4c <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8002ab6:	4b65      	ldr	r3, [pc, #404]	; (8002c4c <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d10c      	bne.n	8002ad6 <Cdd_Ultrasonic_Driver_Init+0x82>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002abc:	4b64      	ldr	r3, [pc, #400]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	4a63      	ldr	r2, [pc, #396]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002ac2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ac6:	6153      	str	r3, [r2, #20]
 8002ac8:	4b61      	ldr	r3, [pc, #388]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ad0:	613b      	str	r3, [r7, #16]
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	e031      	b.n	8002b3a <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOC)
 8002ad6:	4a5d      	ldr	r2, [pc, #372]	; (8002c4c <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8002ad8:	4b5e      	ldr	r3, [pc, #376]	; (8002c54 <Cdd_Ultrasonic_Driver_Init+0x200>)
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d10c      	bne.n	8002af8 <Cdd_Ultrasonic_Driver_Init+0xa4>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ade:	4b5c      	ldr	r3, [pc, #368]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	4a5b      	ldr	r2, [pc, #364]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002ae4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002ae8:	6153      	str	r3, [r2, #20]
 8002aea:	4b59      	ldr	r3, [pc, #356]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002aec:	695b      	ldr	r3, [r3, #20]
 8002aee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	e020      	b.n	8002b3a <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOD)
 8002af8:	4a54      	ldr	r2, [pc, #336]	; (8002c4c <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8002afa:	4b57      	ldr	r3, [pc, #348]	; (8002c58 <Cdd_Ultrasonic_Driver_Init+0x204>)
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d10c      	bne.n	8002b1a <Cdd_Ultrasonic_Driver_Init+0xc6>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b00:	4b53      	ldr	r3, [pc, #332]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002b02:	695b      	ldr	r3, [r3, #20]
 8002b04:	4a52      	ldr	r2, [pc, #328]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002b06:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b0a:	6153      	str	r3, [r2, #20]
 8002b0c:	4b50      	ldr	r3, [pc, #320]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	e00f      	b.n	8002b3a <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOE)
 8002b1a:	4a4c      	ldr	r2, [pc, #304]	; (8002c4c <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8002b1c:	4b4f      	ldr	r3, [pc, #316]	; (8002c5c <Cdd_Ultrasonic_Driver_Init+0x208>)
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d10b      	bne.n	8002b3a <Cdd_Ultrasonic_Driver_Init+0xe6>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b22:	4b4b      	ldr	r3, [pc, #300]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	4a4a      	ldr	r2, [pc, #296]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002b28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b2c:	6153      	str	r3, [r2, #20]
 8002b2e:	4b48      	ldr	r3, [pc, #288]	; (8002c50 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b36:	607b      	str	r3, [r7, #4]
 8002b38:	687b      	ldr	r3, [r7, #4]
    }
    TRIG_GPIO_InitStruct.Pin = c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN;
 8002b3a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b3e:	647b      	str	r3, [r7, #68]	; 0x44
    TRIG_GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b40:	2301      	movs	r3, #1
 8002b42:	64bb      	str	r3, [r7, #72]	; 0x48
    TRIG_GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b44:	2300      	movs	r3, #0
 8002b46:	64fb      	str	r3, [r7, #76]	; 0x4c
    TRIG_GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	653b      	str	r3, [r7, #80]	; 0x50
	HAL_GPIO_Init(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, &TRIG_GPIO_InitStruct);
 8002b4c:	4a3f      	ldr	r2, [pc, #252]	; (8002c4c <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8002b4e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002b52:	4619      	mov	r1, r3
 8002b54:	4610      	mov	r0, r2
 8002b56:	f001 f8ff 	bl	8003d58 <HAL_GPIO_Init>

	/*--------[ Initialize The HCSR04 Static Global Info ]-------*/

	g_Cdd_Ultrasonic_Info_s.TMR_PSC = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->PSC;
 8002b5a:	4b41      	ldr	r3, [pc, #260]	; (8002c60 <Cdd_Ultrasonic_Driver_Init+0x20c>)
 8002b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b5e:	4a41      	ldr	r2, [pc, #260]	; (8002c64 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002b60:	6053      	str	r3, [r2, #4]
	g_Cdd_Ultrasonic_Info_s.TMR_ARR = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->ARR;
 8002b62:	4b3f      	ldr	r3, [pc, #252]	; (8002c60 <Cdd_Ultrasonic_Driver_Init+0x20c>)
 8002b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b66:	4a3f      	ldr	r2, [pc, #252]	; (8002c64 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002b68:	6093      	str	r3, [r2, #8]
	g_Cdd_Ultrasonic_Info_s.TMR_OVC = 0u;
 8002b6a:	4b3e      	ldr	r3, [pc, #248]	; (8002c64 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	805a      	strh	r2, [r3, #2]
	g_Cdd_Ultrasonic_Info_s.HTIM = &htim3;
 8002b70:	4b3c      	ldr	r3, [pc, #240]	; (8002c64 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002b72:	4a3d      	ldr	r2, [pc, #244]	; (8002c68 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002b74:	61da      	str	r2, [r3, #28]
	if(g_Cdd_Ultrasonic_Info_s.TMR_ARR == 0u)
 8002b76:	4b3b      	ldr	r3, [pc, #236]	; (8002c64 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d103      	bne.n	8002b86 <Cdd_Ultrasonic_Driver_Init+0x132>
	{
		g_Cdd_Ultrasonic_Info_s.TMR_ARR = 65535u;
 8002b7e:	4b39      	ldr	r3, [pc, #228]	; (8002c64 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002b80:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b84:	609a      	str	r2, [r3, #8]
	}
	if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_1)
 8002b86:	2300      	movs	r3, #0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d104      	bne.n	8002b96 <Cdd_Ultrasonic_Driver_Init+0x142>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b8c:	4b35      	ldr	r3, [pc, #212]	; (8002c64 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 2020 	strb.w	r2, [r3, #32]
 8002b94:	e016      	b.n	8002bc4 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_2)
 8002b96:	2300      	movs	r3, #0
 8002b98:	2b04      	cmp	r3, #4
 8002b9a:	d104      	bne.n	8002ba6 <Cdd_Ultrasonic_Driver_Init+0x152>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b9c:	4b31      	ldr	r3, [pc, #196]	; (8002c64 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	f883 2020 	strb.w	r2, [r3, #32]
 8002ba4:	e00e      	b.n	8002bc4 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_3)
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	2b08      	cmp	r3, #8
 8002baa:	d104      	bne.n	8002bb6 <Cdd_Ultrasonic_Driver_Init+0x162>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bac:	4b2d      	ldr	r3, [pc, #180]	; (8002c64 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002bae:	2204      	movs	r2, #4
 8002bb0:	f883 2020 	strb.w	r2, [r3, #32]
 8002bb4:	e006      	b.n	8002bc4 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_4)
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	2b0c      	cmp	r3, #12
 8002bba:	d103      	bne.n	8002bc4 <Cdd_Ultrasonic_Driver_Init+0x170>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bbc:	4b29      	ldr	r3, [pc, #164]	; (8002c64 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002bbe:	2208      	movs	r2, #8
 8002bc0:	f883 2020 	strb.w	r2, [r3, #32]
	}

	/*--------[ Configure The HCSR04 IC Timer Channel ]-------*/
	htim3.Instance = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance;
 8002bc4:	4a26      	ldr	r2, [pc, #152]	; (8002c60 <Cdd_Ultrasonic_Driver_Init+0x20c>)
 8002bc6:	4b28      	ldr	r3, [pc, #160]	; (8002c68 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002bc8:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = g_Cdd_Ultrasonic_Info_s.TMR_PSC;
 8002bca:	4b26      	ldr	r3, [pc, #152]	; (8002c64 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	4a26      	ldr	r2, [pc, #152]	; (8002c68 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002bd0:	6053      	str	r3, [r2, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bd2:	4b25      	ldr	r3, [pc, #148]	; (8002c68 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = g_Cdd_Ultrasonic_Info_s.TMR_ARR;
 8002bd8:	4b22      	ldr	r3, [pc, #136]	; (8002c64 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	4a22      	ldr	r2, [pc, #136]	; (8002c68 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002bde:	60d3      	str	r3, [r2, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002be0:	4b21      	ldr	r3, [pc, #132]	; (8002c68 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002be6:	4b20      	ldr	r3, [pc, #128]	; (8002c68 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002be8:	2280      	movs	r2, #128	; 0x80
 8002bea:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&htim3);
 8002bec:	481e      	ldr	r0, [pc, #120]	; (8002c68 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002bee:	f001 fcc1 	bl	8004574 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bf2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bf6:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 8002bf8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	481a      	ldr	r0, [pc, #104]	; (8002c68 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002c00:	f002 fb5e 	bl	80052c0 <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(&htim3);
 8002c04:	4818      	ldr	r0, [pc, #96]	; (8002c68 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002c06:	f001 fee1 	bl	80049cc <HAL_TIM_IC_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	62bb      	str	r3, [r7, #40]	; 0x28
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 8002c12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c16:	4619      	mov	r1, r3
 8002c18:	4813      	ldr	r0, [pc, #76]	; (8002c68 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002c1a:	f003 f9f1 	bl	8006000 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	61bb      	str	r3, [r7, #24]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002c22:	2301      	movs	r3, #1
 8002c24:	61fb      	str	r3, [r7, #28]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002c26:	2300      	movs	r3, #0
 8002c28:	623b      	str	r3, [r7, #32]
	sConfigIC.ICFilter = 0u;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f107 0318 	add.w	r3, r7, #24
 8002c34:	4619      	mov	r1, r3
 8002c36:	480c      	ldr	r0, [pc, #48]	; (8002c68 <Cdd_Ultrasonic_Driver_Init+0x214>)
 8002c38:	f002 f991 	bl	8004f5e <HAL_TIM_IC_ConfigChannel>
	/* Set driver initialization flag to done */
	g_Cdd_Ultrasonic_DriverInitDone_b = TRUE;
 8002c3c:	4b0b      	ldr	r3, [pc, #44]	; (8002c6c <Cdd_Ultrasonic_Driver_Init+0x218>)
 8002c3e:	2201      	movs	r2, #1
 8002c40:	701a      	strb	r2, [r3, #0]
}
 8002c42:	bf00      	nop
 8002c44:	3758      	adds	r7, #88	; 0x58
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	48000400 	.word	0x48000400
 8002c50:	40021000 	.word	0x40021000
 8002c54:	48000800 	.word	0x48000800
 8002c58:	48000c00 	.word	0x48000c00
 8002c5c:	48001000 	.word	0x48001000
 8002c60:	40000400 	.word	0x40000400
 8002c64:	20000160 	.word	0x20000160
 8002c68:	20000114 	.word	0x20000114
 8002c6c:	20000185 	.word	0x20000185

08002c70 <Cdd_Ultrasonic_MainFunction>:
/**
  * @brief	Cdd_Ultrasonic module main function (runs in task)
  * @return	None
  */
void Cdd_Ultrasonic_MainFunction(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Cdd_Ultrasonic_InitDone_b)
 8002c74:	4b09      	ldr	r3, [pc, #36]	; (8002c9c <Cdd_Ultrasonic_MainFunction+0x2c>)
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d10c      	bne.n	8002c96 <Cdd_Ultrasonic_MainFunction+0x26>
	{
		/* Trigger measurement every 2nd cycle ( 20ms = 2 * task cycle ) */
		if(FALSE == g_Cdd_Ultrasonic_TriggerFlag_b)
 8002c7c:	4b08      	ldr	r3, [pc, #32]	; (8002ca0 <Cdd_Ultrasonic_MainFunction+0x30>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d103      	bne.n	8002c8c <Cdd_Ultrasonic_MainFunction+0x1c>
		{
			/* Trigger measurement next cycle */
			g_Cdd_Ultrasonic_TriggerFlag_b = TRUE;
 8002c84:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <Cdd_Ultrasonic_MainFunction+0x30>)
 8002c86:	2201      	movs	r2, #1
 8002c88:	701a      	strb	r2, [r3, #0]
			g_Cdd_Ultrasonic_TriggerFlag_b = FALSE;
			/* Call trigger function */
			Cdd_Ultrasonic_Trigger();
		}
	}
}
 8002c8a:	e004      	b.n	8002c96 <Cdd_Ultrasonic_MainFunction+0x26>
			g_Cdd_Ultrasonic_TriggerFlag_b = FALSE;
 8002c8c:	4b04      	ldr	r3, [pc, #16]	; (8002ca0 <Cdd_Ultrasonic_MainFunction+0x30>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	701a      	strb	r2, [r3, #0]
			Cdd_Ultrasonic_Trigger();
 8002c92:	f7ff fd85 	bl	80027a0 <Cdd_Ultrasonic_Trigger>
}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	20000184 	.word	0x20000184
 8002ca0:	20000186 	.word	0x20000186

08002ca4 <Cdd_Ultrasonic_ReadDistance>:
/**
  * @brief	Cdd_Ultrasonic module read distance function
  * @return	Last measured distance in centimeters
  */
float32 Cdd_Ultrasonic_ReadDistance(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
	float32 l_Distance_f32 = 0.0f;
 8002caa:	f04f 0300 	mov.w	r3, #0
 8002cae:	607b      	str	r3, [r7, #4]
	l_Distance_f32 = g_Cdd_Ultrasonic_Info_s.DISTANCE;
 8002cb0:	4b04      	ldr	r3, [pc, #16]	; (8002cc4 <Cdd_Ultrasonic_ReadDistance+0x20>)
 8002cb2:	699b      	ldr	r3, [r3, #24]
 8002cb4:	607b      	str	r3, [r7, #4]
	return l_Distance_f32;
 8002cb6:	687b      	ldr	r3, [r7, #4]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	20000160 	.word	0x20000160

08002cc8 <HAL_TIM_IC_CaptureCallback>:
  * @brief	Cdd_Ultrasonic external capture callback function
  * @return	None
  * @attention	Runs in ISR
  */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
	Cdd_Ultrasonic_ISR_CaptureCallback(htim);
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f7ff fd6b 	bl	80027ac <Cdd_Ultrasonic_ISR_CaptureCallback>
}
 8002cd6:	bf00      	nop
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}

08002cde <HAL_TIM_PeriodElapsedCallback>:
  * @brief	Cdd_Ultrasonic external period elapsed callback function
  * @return	None
  * @attention	Runs in ISR
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002cde:	b580      	push	{r7, lr}
 8002ce0:	b082      	sub	sp, #8
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]
	Cdd_Ultrasonic_ISR_PeriodElapsedCallback(htim);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f7ff fe82 	bl	80029f0 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback>
}
 8002cec:	bf00      	nop
 8002cee:	3708      	adds	r7, #8
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bc80      	pop	{r7}
 8002d04:	4770      	bx	lr

08002d06 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d06:	b480      	push	{r7}
 8002d08:	b083      	sub	sp, #12
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002d0e:	bf00      	nop
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bc80      	pop	{r7}
 8002d16:	4770      	bx	lr

08002d18 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b09a      	sub	sp, #104	; 0x68
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002d26:	2300      	movs	r3, #0
 8002d28:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e1e3      	b.n	8003100 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	f003 0310 	and.w	r3, r3, #16
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d176      	bne.n	8002e38 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d152      	bne.n	8002df8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f005 f9db 	bl	8008128 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d13b      	bne.n	8002df8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002d80:	6878      	ldr	r0, [r7, #4]
 8002d82:	f000 ff83 	bl	8003c8c <ADC_Disable>
 8002d86:	4603      	mov	r3, r0
 8002d88:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d90:	f003 0310 	and.w	r3, r3, #16
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d12f      	bne.n	8002df8 <HAL_ADC_Init+0xe0>
 8002d98:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d12b      	bne.n	8002df8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002da8:	f023 0302 	bic.w	r3, r3, #2
 8002dac:	f043 0202 	orr.w	r2, r3, #2
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002dc2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689a      	ldr	r2, [r3, #8]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002dd2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002dd4:	4b92      	ldr	r3, [pc, #584]	; (8003020 <HAL_ADC_Init+0x308>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a92      	ldr	r2, [pc, #584]	; (8003024 <HAL_ADC_Init+0x30c>)
 8002dda:	fba2 2303 	umull	r2, r3, r2, r3
 8002dde:	0c9a      	lsrs	r2, r3, #18
 8002de0:	4613      	mov	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002dea:	e002      	b.n	8002df2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	3b01      	subs	r3, #1
 8002df0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d1f9      	bne.n	8002dec <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d007      	beq.n	8002e16 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002e10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e14:	d110      	bne.n	8002e38 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1a:	f023 0312 	bic.w	r3, r3, #18
 8002e1e:	f043 0210 	orr.w	r2, r3, #16
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e2a:	f043 0201 	orr.w	r2, r3, #1
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e3c:	f003 0310 	and.w	r3, r3, #16
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	f040 8150 	bne.w	80030e6 <HAL_ADC_Init+0x3ce>
 8002e46:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	f040 814b 	bne.w	80030e6 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	f040 8143 	bne.w	80030e6 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e64:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002e68:	f043 0202 	orr.w	r2, r3, #2
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e78:	d004      	beq.n	8002e84 <HAL_ADC_Init+0x16c>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a6a      	ldr	r2, [pc, #424]	; (8003028 <HAL_ADC_Init+0x310>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d101      	bne.n	8002e88 <HAL_ADC_Init+0x170>
 8002e84:	4b69      	ldr	r3, [pc, #420]	; (800302c <HAL_ADC_Init+0x314>)
 8002e86:	e000      	b.n	8002e8a <HAL_ADC_Init+0x172>
 8002e88:	4b69      	ldr	r3, [pc, #420]	; (8003030 <HAL_ADC_Init+0x318>)
 8002e8a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e94:	d102      	bne.n	8002e9c <HAL_ADC_Init+0x184>
 8002e96:	4b64      	ldr	r3, [pc, #400]	; (8003028 <HAL_ADC_Init+0x310>)
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	e01a      	b.n	8002ed2 <HAL_ADC_Init+0x1ba>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a61      	ldr	r2, [pc, #388]	; (8003028 <HAL_ADC_Init+0x310>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d103      	bne.n	8002eae <HAL_ADC_Init+0x196>
 8002ea6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002eaa:	60fb      	str	r3, [r7, #12]
 8002eac:	e011      	b.n	8002ed2 <HAL_ADC_Init+0x1ba>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a60      	ldr	r2, [pc, #384]	; (8003034 <HAL_ADC_Init+0x31c>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d102      	bne.n	8002ebe <HAL_ADC_Init+0x1a6>
 8002eb8:	4b5f      	ldr	r3, [pc, #380]	; (8003038 <HAL_ADC_Init+0x320>)
 8002eba:	60fb      	str	r3, [r7, #12]
 8002ebc:	e009      	b.n	8002ed2 <HAL_ADC_Init+0x1ba>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a5d      	ldr	r2, [pc, #372]	; (8003038 <HAL_ADC_Init+0x320>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d102      	bne.n	8002ece <HAL_ADC_Init+0x1b6>
 8002ec8:	4b5a      	ldr	r3, [pc, #360]	; (8003034 <HAL_ADC_Init+0x31c>)
 8002eca:	60fb      	str	r3, [r7, #12]
 8002ecc:	e001      	b.n	8002ed2 <HAL_ADC_Init+0x1ba>
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f003 0303 	and.w	r3, r3, #3
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d108      	bne.n	8002ef2 <HAL_ADC_Init+0x1da>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d101      	bne.n	8002ef2 <HAL_ADC_Init+0x1da>
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e000      	b.n	8002ef4 <HAL_ADC_Init+0x1dc>
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d11c      	bne.n	8002f32 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002ef8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d010      	beq.n	8002f20 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f003 0303 	and.w	r3, r3, #3
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d107      	bne.n	8002f1a <HAL_ADC_Init+0x202>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_ADC_Init+0x202>
 8002f16:	2301      	movs	r3, #1
 8002f18:	e000      	b.n	8002f1c <HAL_ADC_Init+0x204>
 8002f1a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d108      	bne.n	8002f32 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002f20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	431a      	orrs	r2, r3
 8002f2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f30:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	7e5b      	ldrb	r3, [r3, #25]
 8002f36:	035b      	lsls	r3, r3, #13
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002f3c:	2a01      	cmp	r2, #1
 8002f3e:	d002      	beq.n	8002f46 <HAL_ADC_Init+0x22e>
 8002f40:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f44:	e000      	b.n	8002f48 <HAL_ADC_Init+0x230>
 8002f46:	2200      	movs	r2, #0
 8002f48:	431a      	orrs	r2, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d11b      	bne.n	8002f9e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	7e5b      	ldrb	r3, [r3, #25]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d109      	bne.n	8002f82 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f72:	3b01      	subs	r3, #1
 8002f74:	045a      	lsls	r2, r3, #17
 8002f76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f7e:	663b      	str	r3, [r7, #96]	; 0x60
 8002f80:	e00d      	b.n	8002f9e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f86:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002f8a:	f043 0220 	orr.w	r2, r3, #32
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f96:	f043 0201 	orr.w	r2, r3, #1
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d054      	beq.n	8003050 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a22      	ldr	r2, [pc, #136]	; (8003034 <HAL_ADC_Init+0x31c>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d004      	beq.n	8002fba <HAL_ADC_Init+0x2a2>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a20      	ldr	r2, [pc, #128]	; (8003038 <HAL_ADC_Init+0x320>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d140      	bne.n	800303c <HAL_ADC_Init+0x324>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fbe:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002fc2:	d02a      	beq.n	800301a <HAL_ADC_Init+0x302>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fcc:	d022      	beq.n	8003014 <HAL_ADC_Init+0x2fc>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002fd6:	d01a      	beq.n	800300e <HAL_ADC_Init+0x2f6>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fdc:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8002fe0:	d012      	beq.n	8003008 <HAL_ADC_Init+0x2f0>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe6:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8002fea:	d00a      	beq.n	8003002 <HAL_ADC_Init+0x2ea>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff0:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8002ff4:	d002      	beq.n	8002ffc <HAL_ADC_Init+0x2e4>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ffa:	e023      	b.n	8003044 <HAL_ADC_Init+0x32c>
 8002ffc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003000:	e020      	b.n	8003044 <HAL_ADC_Init+0x32c>
 8003002:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8003006:	e01d      	b.n	8003044 <HAL_ADC_Init+0x32c>
 8003008:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800300c:	e01a      	b.n	8003044 <HAL_ADC_Init+0x32c>
 800300e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003012:	e017      	b.n	8003044 <HAL_ADC_Init+0x32c>
 8003014:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8003018:	e014      	b.n	8003044 <HAL_ADC_Init+0x32c>
 800301a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800301e:	e011      	b.n	8003044 <HAL_ADC_Init+0x32c>
 8003020:	20000000 	.word	0x20000000
 8003024:	431bde83 	.word	0x431bde83
 8003028:	50000100 	.word	0x50000100
 800302c:	50000300 	.word	0x50000300
 8003030:	50000700 	.word	0x50000700
 8003034:	50000400 	.word	0x50000400
 8003038:	50000500 	.word	0x50000500
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003040:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003048:	4313      	orrs	r3, r2
 800304a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800304c:	4313      	orrs	r3, r2
 800304e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f003 030c 	and.w	r3, r3, #12
 800305a:	2b00      	cmp	r3, #0
 800305c:	d114      	bne.n	8003088 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	6812      	ldr	r2, [r2, #0]
 8003068:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800306c:	f023 0302 	bic.w	r3, r3, #2
 8003070:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	7e1b      	ldrb	r3, [r3, #24]
 8003076:	039a      	lsls	r2, r3, #14
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	4313      	orrs	r3, r2
 8003082:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003084:	4313      	orrs	r3, r2
 8003086:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68da      	ldr	r2, [r3, #12]
 800308e:	4b1e      	ldr	r3, [pc, #120]	; (8003108 <HAL_ADC_Init+0x3f0>)
 8003090:	4013      	ands	r3, r2
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6812      	ldr	r2, [r2, #0]
 8003096:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8003098:	430b      	orrs	r3, r1
 800309a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	691b      	ldr	r3, [r3, #16]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d10c      	bne.n	80030be <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	f023 010f 	bic.w	r1, r3, #15
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	1e5a      	subs	r2, r3, #1
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	631a      	str	r2, [r3, #48]	; 0x30
 80030bc:	e007      	b.n	80030ce <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f022 020f 	bic.w	r2, r2, #15
 80030cc:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d8:	f023 0303 	bic.w	r3, r3, #3
 80030dc:	f043 0201 	orr.w	r2, r3, #1
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	641a      	str	r2, [r3, #64]	; 0x40
 80030e4:	e00a      	b.n	80030fc <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	f023 0312 	bic.w	r3, r3, #18
 80030ee:	f043 0210 	orr.w	r2, r3, #16
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80030f6:	2301      	movs	r3, #1
 80030f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80030fc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003100:	4618      	mov	r0, r3
 8003102:	3768      	adds	r7, #104	; 0x68
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	fff0c007 	.word	0xfff0c007

0800310c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b086      	sub	sp, #24
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003118:	2300      	movs	r3, #0
 800311a:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f003 0304 	and.w	r3, r3, #4
 8003126:	2b00      	cmp	r3, #0
 8003128:	f040 80f7 	bne.w	800331a <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003132:	2b01      	cmp	r3, #1
 8003134:	d101      	bne.n	800313a <HAL_ADC_Start_DMA+0x2e>
 8003136:	2302      	movs	r3, #2
 8003138:	e0f2      	b.n	8003320 <HAL_ADC_Start_DMA+0x214>
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2201      	movs	r2, #1
 800313e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800314a:	d004      	beq.n	8003156 <HAL_ADC_Start_DMA+0x4a>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a75      	ldr	r2, [pc, #468]	; (8003328 <HAL_ADC_Start_DMA+0x21c>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d109      	bne.n	800316a <HAL_ADC_Start_DMA+0x5e>
 8003156:	4b75      	ldr	r3, [pc, #468]	; (800332c <HAL_ADC_Start_DMA+0x220>)
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 031f 	and.w	r3, r3, #31
 800315e:	2b00      	cmp	r3, #0
 8003160:	bf0c      	ite	eq
 8003162:	2301      	moveq	r3, #1
 8003164:	2300      	movne	r3, #0
 8003166:	b2db      	uxtb	r3, r3
 8003168:	e008      	b.n	800317c <HAL_ADC_Start_DMA+0x70>
 800316a:	4b71      	ldr	r3, [pc, #452]	; (8003330 <HAL_ADC_Start_DMA+0x224>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 031f 	and.w	r3, r3, #31
 8003172:	2b00      	cmp	r3, #0
 8003174:	bf0c      	ite	eq
 8003176:	2301      	moveq	r3, #1
 8003178:	2300      	movne	r3, #0
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b00      	cmp	r3, #0
 800317e:	f000 80c5 	beq.w	800330c <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f000 fd1e 	bl	8003bc4 <ADC_Enable>
 8003188:	4603      	mov	r3, r0
 800318a:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800318c:	7dfb      	ldrb	r3, [r7, #23]
 800318e:	2b00      	cmp	r3, #0
 8003190:	f040 80b7 	bne.w	8003302 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003198:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800319c:	f023 0301 	bic.w	r3, r3, #1
 80031a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031b0:	d004      	beq.n	80031bc <HAL_ADC_Start_DMA+0xb0>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a5c      	ldr	r2, [pc, #368]	; (8003328 <HAL_ADC_Start_DMA+0x21c>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d106      	bne.n	80031ca <HAL_ADC_Start_DMA+0xbe>
 80031bc:	4b5b      	ldr	r3, [pc, #364]	; (800332c <HAL_ADC_Start_DMA+0x220>)
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f003 031f 	and.w	r3, r3, #31
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d010      	beq.n	80031ea <HAL_ADC_Start_DMA+0xde>
 80031c8:	e005      	b.n	80031d6 <HAL_ADC_Start_DMA+0xca>
 80031ca:	4b59      	ldr	r3, [pc, #356]	; (8003330 <HAL_ADC_Start_DMA+0x224>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f003 031f 	and.w	r3, r3, #31
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d009      	beq.n	80031ea <HAL_ADC_Start_DMA+0xde>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031de:	d004      	beq.n	80031ea <HAL_ADC_Start_DMA+0xde>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a53      	ldr	r2, [pc, #332]	; (8003334 <HAL_ADC_Start_DMA+0x228>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d115      	bne.n	8003216 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ee:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d036      	beq.n	8003272 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003208:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800320c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003214:	e02d      	b.n	8003272 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800322a:	d004      	beq.n	8003236 <HAL_ADC_Start_DMA+0x12a>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a3d      	ldr	r2, [pc, #244]	; (8003328 <HAL_ADC_Start_DMA+0x21c>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d10a      	bne.n	800324c <HAL_ADC_Start_DMA+0x140>
 8003236:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003240:	2b00      	cmp	r3, #0
 8003242:	bf14      	ite	ne
 8003244:	2301      	movne	r3, #1
 8003246:	2300      	moveq	r3, #0
 8003248:	b2db      	uxtb	r3, r3
 800324a:	e008      	b.n	800325e <HAL_ADC_Start_DMA+0x152>
 800324c:	4b39      	ldr	r3, [pc, #228]	; (8003334 <HAL_ADC_Start_DMA+0x228>)
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003254:	2b00      	cmp	r3, #0
 8003256:	bf14      	ite	ne
 8003258:	2301      	movne	r3, #1
 800325a:	2300      	moveq	r3, #0
 800325c:	b2db      	uxtb	r3, r3
 800325e:	2b00      	cmp	r3, #0
 8003260:	d007      	beq.n	8003272 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003266:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800326a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003276:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800327a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800327e:	d106      	bne.n	800328e <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003284:	f023 0206 	bic.w	r2, r3, #6
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	645a      	str	r2, [r3, #68]	; 0x44
 800328c:	e002      	b.n	8003294 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a0:	4a25      	ldr	r2, [pc, #148]	; (8003338 <HAL_ADC_Start_DMA+0x22c>)
 80032a2:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a8:	4a24      	ldr	r2, [pc, #144]	; (800333c <HAL_ADC_Start_DMA+0x230>)
 80032aa:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b0:	4a23      	ldr	r2, [pc, #140]	; (8003340 <HAL_ADC_Start_DMA+0x234>)
 80032b2:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	221c      	movs	r2, #28
 80032ba:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	685a      	ldr	r2, [r3, #4]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f042 0210 	orr.w	r2, r2, #16
 80032ca:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68da      	ldr	r2, [r3, #12]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f042 0201 	orr.w	r2, r2, #1
 80032da:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	3340      	adds	r3, #64	; 0x40
 80032e6:	4619      	mov	r1, r3
 80032e8:	68ba      	ldr	r2, [r7, #8]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f000 ff4b 	bl	8004186 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	689a      	ldr	r2, [r3, #8]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f042 0204 	orr.w	r2, r2, #4
 80032fe:	609a      	str	r2, [r3, #8]
 8003300:	e00d      	b.n	800331e <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800330a:	e008      	b.n	800331e <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003318:	e001      	b.n	800331e <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800331a:	2302      	movs	r3, #2
 800331c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800331e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003320:	4618      	mov	r0, r3
 8003322:	3718      	adds	r7, #24
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	50000100 	.word	0x50000100
 800332c:	50000300 	.word	0x50000300
 8003330:	50000700 	.word	0x50000700
 8003334:	50000400 	.word	0x50000400
 8003338:	08003af9 	.word	0x08003af9
 800333c:	08003b73 	.word	0x08003b73
 8003340:	08003b8f 	.word	0x08003b8f

08003344 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003344:	b480      	push	{r7}
 8003346:	b09b      	sub	sp, #108	; 0x6c
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800334e:	2300      	movs	r3, #0
 8003350:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003354:	2300      	movs	r3, #0
 8003356:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800335e:	2b01      	cmp	r3, #1
 8003360:	d101      	bne.n	8003366 <HAL_ADC_ConfigChannel+0x22>
 8003362:	2302      	movs	r3, #2
 8003364:	e2c8      	b.n	80038f8 <HAL_ADC_ConfigChannel+0x5b4>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f003 0304 	and.w	r3, r3, #4
 8003378:	2b00      	cmp	r3, #0
 800337a:	f040 82ac 	bne.w	80038d6 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	2b04      	cmp	r3, #4
 8003384:	d81c      	bhi.n	80033c0 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	4613      	mov	r3, r2
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	4413      	add	r3, r2
 8003396:	005b      	lsls	r3, r3, #1
 8003398:	461a      	mov	r2, r3
 800339a:	231f      	movs	r3, #31
 800339c:	4093      	lsls	r3, r2
 800339e:	43db      	mvns	r3, r3
 80033a0:	4019      	ands	r1, r3
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	6818      	ldr	r0, [r3, #0]
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685a      	ldr	r2, [r3, #4]
 80033aa:	4613      	mov	r3, r2
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	4413      	add	r3, r2
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	fa00 f203 	lsl.w	r2, r0, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	631a      	str	r2, [r3, #48]	; 0x30
 80033be:	e063      	b.n	8003488 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	2b09      	cmp	r3, #9
 80033c6:	d81e      	bhi.n	8003406 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685a      	ldr	r2, [r3, #4]
 80033d2:	4613      	mov	r3, r2
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	4413      	add	r3, r2
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	3b1e      	subs	r3, #30
 80033dc:	221f      	movs	r2, #31
 80033de:	fa02 f303 	lsl.w	r3, r2, r3
 80033e2:	43db      	mvns	r3, r3
 80033e4:	4019      	ands	r1, r3
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	6818      	ldr	r0, [r3, #0]
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	4613      	mov	r3, r2
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	4413      	add	r3, r2
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	3b1e      	subs	r3, #30
 80033f8:	fa00 f203 	lsl.w	r2, r0, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	430a      	orrs	r2, r1
 8003402:	635a      	str	r2, [r3, #52]	; 0x34
 8003404:	e040      	b.n	8003488 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2b0e      	cmp	r3, #14
 800340c:	d81e      	bhi.n	800344c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	4613      	mov	r3, r2
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	4413      	add	r3, r2
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	3b3c      	subs	r3, #60	; 0x3c
 8003422:	221f      	movs	r2, #31
 8003424:	fa02 f303 	lsl.w	r3, r2, r3
 8003428:	43db      	mvns	r3, r3
 800342a:	4019      	ands	r1, r3
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	6818      	ldr	r0, [r3, #0]
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	4613      	mov	r3, r2
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	4413      	add	r3, r2
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	3b3c      	subs	r3, #60	; 0x3c
 800343e:	fa00 f203 	lsl.w	r2, r0, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	639a      	str	r2, [r3, #56]	; 0x38
 800344a:	e01d      	b.n	8003488 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	4413      	add	r3, r2
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	3b5a      	subs	r3, #90	; 0x5a
 8003460:	221f      	movs	r2, #31
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	43db      	mvns	r3, r3
 8003468:	4019      	ands	r1, r3
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	6818      	ldr	r0, [r3, #0]
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685a      	ldr	r2, [r3, #4]
 8003472:	4613      	mov	r3, r2
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	4413      	add	r3, r2
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	3b5a      	subs	r3, #90	; 0x5a
 800347c:	fa00 f203 	lsl.w	r2, r0, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	430a      	orrs	r2, r1
 8003486:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f003 030c 	and.w	r3, r3, #12
 8003492:	2b00      	cmp	r3, #0
 8003494:	f040 80e5 	bne.w	8003662 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2b09      	cmp	r3, #9
 800349e:	d91c      	bls.n	80034da <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6999      	ldr	r1, [r3, #24]
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	4613      	mov	r3, r2
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	4413      	add	r3, r2
 80034b0:	3b1e      	subs	r3, #30
 80034b2:	2207      	movs	r2, #7
 80034b4:	fa02 f303 	lsl.w	r3, r2, r3
 80034b8:	43db      	mvns	r3, r3
 80034ba:	4019      	ands	r1, r3
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	6898      	ldr	r0, [r3, #8]
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	4613      	mov	r3, r2
 80034c6:	005b      	lsls	r3, r3, #1
 80034c8:	4413      	add	r3, r2
 80034ca:	3b1e      	subs	r3, #30
 80034cc:	fa00 f203 	lsl.w	r2, r0, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	430a      	orrs	r2, r1
 80034d6:	619a      	str	r2, [r3, #24]
 80034d8:	e019      	b.n	800350e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	6959      	ldr	r1, [r3, #20]
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	4613      	mov	r3, r2
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	4413      	add	r3, r2
 80034ea:	2207      	movs	r2, #7
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	43db      	mvns	r3, r3
 80034f2:	4019      	ands	r1, r3
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	6898      	ldr	r0, [r3, #8]
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	4613      	mov	r3, r2
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	4413      	add	r3, r2
 8003502:	fa00 f203 	lsl.w	r2, r0, r3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	430a      	orrs	r2, r1
 800350c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	695a      	ldr	r2, [r3, #20]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	08db      	lsrs	r3, r3, #3
 800351a:	f003 0303 	and.w	r3, r3, #3
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	fa02 f303 	lsl.w	r3, r2, r3
 8003524:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	3b01      	subs	r3, #1
 800352c:	2b03      	cmp	r3, #3
 800352e:	d84f      	bhi.n	80035d0 <HAL_ADC_ConfigChannel+0x28c>
 8003530:	a201      	add	r2, pc, #4	; (adr r2, 8003538 <HAL_ADC_ConfigChannel+0x1f4>)
 8003532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003536:	bf00      	nop
 8003538:	08003549 	.word	0x08003549
 800353c:	0800356b 	.word	0x0800356b
 8003540:	0800358d 	.word	0x0800358d
 8003544:	080035af 	.word	0x080035af
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800354e:	4b99      	ldr	r3, [pc, #612]	; (80037b4 <HAL_ADC_ConfigChannel+0x470>)
 8003550:	4013      	ands	r3, r2
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	6812      	ldr	r2, [r2, #0]
 8003556:	0691      	lsls	r1, r2, #26
 8003558:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800355a:	430a      	orrs	r2, r1
 800355c:	431a      	orrs	r2, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003566:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003568:	e07b      	b.n	8003662 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003570:	4b90      	ldr	r3, [pc, #576]	; (80037b4 <HAL_ADC_ConfigChannel+0x470>)
 8003572:	4013      	ands	r3, r2
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	6812      	ldr	r2, [r2, #0]
 8003578:	0691      	lsls	r1, r2, #26
 800357a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800357c:	430a      	orrs	r2, r1
 800357e:	431a      	orrs	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003588:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800358a:	e06a      	b.n	8003662 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003592:	4b88      	ldr	r3, [pc, #544]	; (80037b4 <HAL_ADC_ConfigChannel+0x470>)
 8003594:	4013      	ands	r3, r2
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	6812      	ldr	r2, [r2, #0]
 800359a:	0691      	lsls	r1, r2, #26
 800359c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800359e:	430a      	orrs	r2, r1
 80035a0:	431a      	orrs	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80035aa:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80035ac:	e059      	b.n	8003662 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80035b4:	4b7f      	ldr	r3, [pc, #508]	; (80037b4 <HAL_ADC_ConfigChannel+0x470>)
 80035b6:	4013      	ands	r3, r2
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	6812      	ldr	r2, [r2, #0]
 80035bc:	0691      	lsls	r1, r2, #26
 80035be:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80035c0:	430a      	orrs	r2, r1
 80035c2:	431a      	orrs	r2, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80035cc:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80035ce:	e048      	b.n	8003662 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035d6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	069b      	lsls	r3, r3, #26
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d107      	bne.n	80035f4 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80035f2:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035fa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	069b      	lsls	r3, r3, #26
 8003604:	429a      	cmp	r2, r3
 8003606:	d107      	bne.n	8003618 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003616:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800361e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	069b      	lsls	r3, r3, #26
 8003628:	429a      	cmp	r2, r3
 800362a:	d107      	bne.n	800363c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800363a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003642:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	069b      	lsls	r3, r3, #26
 800364c:	429a      	cmp	r2, r3
 800364e:	d107      	bne.n	8003660 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800365e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003660:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f003 0303 	and.w	r3, r3, #3
 800366c:	2b01      	cmp	r3, #1
 800366e:	d108      	bne.n	8003682 <HAL_ADC_ConfigChannel+0x33e>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	2b01      	cmp	r3, #1
 800367c:	d101      	bne.n	8003682 <HAL_ADC_ConfigChannel+0x33e>
 800367e:	2301      	movs	r3, #1
 8003680:	e000      	b.n	8003684 <HAL_ADC_ConfigChannel+0x340>
 8003682:	2300      	movs	r3, #0
 8003684:	2b00      	cmp	r3, #0
 8003686:	f040 8131 	bne.w	80038ec <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d00f      	beq.n	80036b2 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2201      	movs	r2, #1
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	43da      	mvns	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	400a      	ands	r2, r1
 80036ac:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80036b0:	e049      	b.n	8003746 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2201      	movs	r2, #1
 80036c0:	409a      	lsls	r2, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	430a      	orrs	r2, r1
 80036c8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b09      	cmp	r3, #9
 80036d2:	d91c      	bls.n	800370e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	6999      	ldr	r1, [r3, #24]
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	4613      	mov	r3, r2
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	4413      	add	r3, r2
 80036e4:	3b1b      	subs	r3, #27
 80036e6:	2207      	movs	r2, #7
 80036e8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ec:	43db      	mvns	r3, r3
 80036ee:	4019      	ands	r1, r3
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	6898      	ldr	r0, [r3, #8]
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	4613      	mov	r3, r2
 80036fa:	005b      	lsls	r3, r3, #1
 80036fc:	4413      	add	r3, r2
 80036fe:	3b1b      	subs	r3, #27
 8003700:	fa00 f203 	lsl.w	r2, r0, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	430a      	orrs	r2, r1
 800370a:	619a      	str	r2, [r3, #24]
 800370c:	e01b      	b.n	8003746 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6959      	ldr	r1, [r3, #20]
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	1c5a      	adds	r2, r3, #1
 800371a:	4613      	mov	r3, r2
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	4413      	add	r3, r2
 8003720:	2207      	movs	r2, #7
 8003722:	fa02 f303 	lsl.w	r3, r2, r3
 8003726:	43db      	mvns	r3, r3
 8003728:	4019      	ands	r1, r3
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	6898      	ldr	r0, [r3, #8]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	1c5a      	adds	r2, r3, #1
 8003734:	4613      	mov	r3, r2
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	4413      	add	r3, r2
 800373a:	fa00 f203 	lsl.w	r2, r0, r3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	430a      	orrs	r2, r1
 8003744:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800374e:	d004      	beq.n	800375a <HAL_ADC_ConfigChannel+0x416>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a18      	ldr	r2, [pc, #96]	; (80037b8 <HAL_ADC_ConfigChannel+0x474>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d101      	bne.n	800375e <HAL_ADC_ConfigChannel+0x41a>
 800375a:	4b18      	ldr	r3, [pc, #96]	; (80037bc <HAL_ADC_ConfigChannel+0x478>)
 800375c:	e000      	b.n	8003760 <HAL_ADC_ConfigChannel+0x41c>
 800375e:	4b18      	ldr	r3, [pc, #96]	; (80037c0 <HAL_ADC_ConfigChannel+0x47c>)
 8003760:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2b10      	cmp	r3, #16
 8003768:	d105      	bne.n	8003776 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800376a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003772:	2b00      	cmp	r3, #0
 8003774:	d015      	beq.n	80037a2 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800377a:	2b11      	cmp	r3, #17
 800377c:	d105      	bne.n	800378a <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800377e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00b      	beq.n	80037a2 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800378e:	2b12      	cmp	r3, #18
 8003790:	f040 80ac 	bne.w	80038ec <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003794:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800379c:	2b00      	cmp	r3, #0
 800379e:	f040 80a5 	bne.w	80038ec <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037aa:	d10b      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x480>
 80037ac:	4b02      	ldr	r3, [pc, #8]	; (80037b8 <HAL_ADC_ConfigChannel+0x474>)
 80037ae:	60fb      	str	r3, [r7, #12]
 80037b0:	e023      	b.n	80037fa <HAL_ADC_ConfigChannel+0x4b6>
 80037b2:	bf00      	nop
 80037b4:	83fff000 	.word	0x83fff000
 80037b8:	50000100 	.word	0x50000100
 80037bc:	50000300 	.word	0x50000300
 80037c0:	50000700 	.word	0x50000700
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a4e      	ldr	r2, [pc, #312]	; (8003904 <HAL_ADC_ConfigChannel+0x5c0>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d103      	bne.n	80037d6 <HAL_ADC_ConfigChannel+0x492>
 80037ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80037d2:	60fb      	str	r3, [r7, #12]
 80037d4:	e011      	b.n	80037fa <HAL_ADC_ConfigChannel+0x4b6>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a4b      	ldr	r2, [pc, #300]	; (8003908 <HAL_ADC_ConfigChannel+0x5c4>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d102      	bne.n	80037e6 <HAL_ADC_ConfigChannel+0x4a2>
 80037e0:	4b4a      	ldr	r3, [pc, #296]	; (800390c <HAL_ADC_ConfigChannel+0x5c8>)
 80037e2:	60fb      	str	r3, [r7, #12]
 80037e4:	e009      	b.n	80037fa <HAL_ADC_ConfigChannel+0x4b6>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a48      	ldr	r2, [pc, #288]	; (800390c <HAL_ADC_ConfigChannel+0x5c8>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d102      	bne.n	80037f6 <HAL_ADC_ConfigChannel+0x4b2>
 80037f0:	4b45      	ldr	r3, [pc, #276]	; (8003908 <HAL_ADC_ConfigChannel+0x5c4>)
 80037f2:	60fb      	str	r3, [r7, #12]
 80037f4:	e001      	b.n	80037fa <HAL_ADC_ConfigChannel+0x4b6>
 80037f6:	2300      	movs	r3, #0
 80037f8:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f003 0303 	and.w	r3, r3, #3
 8003804:	2b01      	cmp	r3, #1
 8003806:	d108      	bne.n	800381a <HAL_ADC_ConfigChannel+0x4d6>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b01      	cmp	r3, #1
 8003814:	d101      	bne.n	800381a <HAL_ADC_ConfigChannel+0x4d6>
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <HAL_ADC_ConfigChannel+0x4d8>
 800381a:	2300      	movs	r3, #0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d150      	bne.n	80038c2 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003820:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003822:	2b00      	cmp	r3, #0
 8003824:	d010      	beq.n	8003848 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 0303 	and.w	r3, r3, #3
 800382e:	2b01      	cmp	r3, #1
 8003830:	d107      	bne.n	8003842 <HAL_ADC_ConfigChannel+0x4fe>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	2b01      	cmp	r3, #1
 800383c:	d101      	bne.n	8003842 <HAL_ADC_ConfigChannel+0x4fe>
 800383e:	2301      	movs	r3, #1
 8003840:	e000      	b.n	8003844 <HAL_ADC_ConfigChannel+0x500>
 8003842:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003844:	2b00      	cmp	r3, #0
 8003846:	d13c      	bne.n	80038c2 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2b10      	cmp	r3, #16
 800384e:	d11d      	bne.n	800388c <HAL_ADC_ConfigChannel+0x548>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003858:	d118      	bne.n	800388c <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800385a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003862:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003864:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003866:	4b2a      	ldr	r3, [pc, #168]	; (8003910 <HAL_ADC_ConfigChannel+0x5cc>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a2a      	ldr	r2, [pc, #168]	; (8003914 <HAL_ADC_ConfigChannel+0x5d0>)
 800386c:	fba2 2303 	umull	r2, r3, r2, r3
 8003870:	0c9a      	lsrs	r2, r3, #18
 8003872:	4613      	mov	r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	4413      	add	r3, r2
 8003878:	005b      	lsls	r3, r3, #1
 800387a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800387c:	e002      	b.n	8003884 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	3b01      	subs	r3, #1
 8003882:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1f9      	bne.n	800387e <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800388a:	e02e      	b.n	80038ea <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2b11      	cmp	r3, #17
 8003892:	d10b      	bne.n	80038ac <HAL_ADC_ConfigChannel+0x568>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800389c:	d106      	bne.n	80038ac <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800389e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80038a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038a8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80038aa:	e01e      	b.n	80038ea <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2b12      	cmp	r3, #18
 80038b2:	d11a      	bne.n	80038ea <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80038b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80038bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038be:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80038c0:	e013      	b.n	80038ea <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c6:	f043 0220 	orr.w	r2, r3, #32
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80038d4:	e00a      	b.n	80038ec <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	f043 0220 	orr.w	r2, r3, #32
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80038e8:	e000      	b.n	80038ec <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80038ea:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80038f4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	376c      	adds	r7, #108	; 0x6c
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bc80      	pop	{r7}
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	50000100 	.word	0x50000100
 8003908:	50000400 	.word	0x50000400
 800390c:	50000500 	.word	0x50000500
 8003910:	20000000 	.word	0x20000000
 8003914:	431bde83 	.word	0x431bde83

08003918 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003918:	b480      	push	{r7}
 800391a:	b099      	sub	sp, #100	; 0x64
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003922:	2300      	movs	r3, #0
 8003924:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003930:	d102      	bne.n	8003938 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003932:	4b6c      	ldr	r3, [pc, #432]	; (8003ae4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8003934:	60bb      	str	r3, [r7, #8]
 8003936:	e01a      	b.n	800396e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a69      	ldr	r2, [pc, #420]	; (8003ae4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d103      	bne.n	800394a <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8003942:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003946:	60bb      	str	r3, [r7, #8]
 8003948:	e011      	b.n	800396e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a66      	ldr	r2, [pc, #408]	; (8003ae8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d102      	bne.n	800395a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003954:	4b65      	ldr	r3, [pc, #404]	; (8003aec <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003956:	60bb      	str	r3, [r7, #8]
 8003958:	e009      	b.n	800396e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a63      	ldr	r2, [pc, #396]	; (8003aec <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d102      	bne.n	800396a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003964:	4b60      	ldr	r3, [pc, #384]	; (8003ae8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003966:	60bb      	str	r3, [r7, #8]
 8003968:	e001      	b.n	800396e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800396a:	2300      	movs	r3, #0
 800396c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d101      	bne.n	8003978 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e0b0      	b.n	8003ada <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800397e:	2b01      	cmp	r3, #1
 8003980:	d101      	bne.n	8003986 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003982:	2302      	movs	r3, #2
 8003984:	e0a9      	b.n	8003ada <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	f003 0304 	and.w	r3, r3, #4
 8003998:	2b00      	cmp	r3, #0
 800399a:	f040 808d 	bne.w	8003ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f003 0304 	and.w	r3, r3, #4
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f040 8086 	bne.w	8003ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039b4:	d004      	beq.n	80039c0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a4a      	ldr	r2, [pc, #296]	; (8003ae4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d101      	bne.n	80039c4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80039c0:	4b4b      	ldr	r3, [pc, #300]	; (8003af0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80039c2:	e000      	b.n	80039c6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80039c4:	4b4b      	ldr	r3, [pc, #300]	; (8003af4 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80039c6:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d040      	beq.n	8003a52 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80039d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	6859      	ldr	r1, [r3, #4]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80039e2:	035b      	lsls	r3, r3, #13
 80039e4:	430b      	orrs	r3, r1
 80039e6:	431a      	orrs	r2, r3
 80039e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039ea:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 0303 	and.w	r3, r3, #3
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d108      	bne.n	8003a0c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d101      	bne.n	8003a0c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e000      	b.n	8003a0e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d15c      	bne.n	8003acc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f003 0303 	and.w	r3, r3, #3
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d107      	bne.n	8003a2e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d101      	bne.n	8003a2e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e000      	b.n	8003a30 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8003a2e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d14b      	bne.n	8003acc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003a34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003a3c:	f023 030f 	bic.w	r3, r3, #15
 8003a40:	683a      	ldr	r2, [r7, #0]
 8003a42:	6811      	ldr	r1, [r2, #0]
 8003a44:	683a      	ldr	r2, [r7, #0]
 8003a46:	6892      	ldr	r2, [r2, #8]
 8003a48:	430a      	orrs	r2, r1
 8003a4a:	431a      	orrs	r2, r3
 8003a4c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a4e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a50:	e03c      	b.n	8003acc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003a52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a5c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f003 0303 	and.w	r3, r3, #3
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d108      	bne.n	8003a7e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d101      	bne.n	8003a7e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e000      	b.n	8003a80 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003a7e:	2300      	movs	r3, #0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d123      	bne.n	8003acc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f003 0303 	and.w	r3, r3, #3
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d107      	bne.n	8003aa0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d101      	bne.n	8003aa0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e000      	b.n	8003aa2 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003aa0:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d112      	bne.n	8003acc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003aa6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003aae:	f023 030f 	bic.w	r3, r3, #15
 8003ab2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ab4:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ab6:	e009      	b.n	8003acc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	f043 0220 	orr.w	r2, r3, #32
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003aca:	e000      	b.n	8003ace <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003acc:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003ad6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8003ada:	4618      	mov	r0, r3
 8003adc:	3764      	adds	r7, #100	; 0x64
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bc80      	pop	{r7}
 8003ae2:	4770      	bx	lr
 8003ae4:	50000100 	.word	0x50000100
 8003ae8:	50000400 	.word	0x50000400
 8003aec:	50000500 	.word	0x50000500
 8003af0:	50000300 	.word	0x50000300
 8003af4:	50000700 	.word	0x50000700

08003af8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b04:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d126      	bne.n	8003b60 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b16:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d115      	bne.n	8003b58 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d111      	bne.n	8003b58 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b38:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d105      	bne.n	8003b58 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b50:	f043 0201 	orr.w	r2, r3, #1
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f007 fd8d 	bl	800b678 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003b5e:	e004      	b.n	8003b6a <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	4798      	blx	r3
}
 8003b6a:	bf00      	nop
 8003b6c:	3710      	adds	r7, #16
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}

08003b72 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b084      	sub	sp, #16
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b7e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f7ff f8b7 	bl	8002cf4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8003b86:	bf00      	nop
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}

08003b8e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	b084      	sub	sp, #16
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bac:	f043 0204 	orr.w	r2, r3, #4
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	f7ff f8a6 	bl	8002d06 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bba:	bf00      	nop
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
	...

08003bc4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	f003 0303 	and.w	r3, r3, #3
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d108      	bne.n	8003bf0 <ADC_Enable+0x2c>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d101      	bne.n	8003bf0 <ADC_Enable+0x2c>
 8003bec:	2301      	movs	r3, #1
 8003bee:	e000      	b.n	8003bf2 <ADC_Enable+0x2e>
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d143      	bne.n	8003c7e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689a      	ldr	r2, [r3, #8]
 8003bfc:	4b22      	ldr	r3, [pc, #136]	; (8003c88 <ADC_Enable+0xc4>)
 8003bfe:	4013      	ands	r3, r2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00d      	beq.n	8003c20 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c08:	f043 0210 	orr.w	r2, r3, #16
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c14:	f043 0201 	orr.w	r2, r3, #1
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e02f      	b.n	8003c80 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f042 0201 	orr.w	r2, r2, #1
 8003c2e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003c30:	f004 f940 	bl	8007eb4 <HAL_GetTick>
 8003c34:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003c36:	e01b      	b.n	8003c70 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c38:	f004 f93c 	bl	8007eb4 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d914      	bls.n	8003c70 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d00d      	beq.n	8003c70 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c58:	f043 0210 	orr.w	r2, r3, #16
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c64:	f043 0201 	orr.w	r2, r3, #1
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e007      	b.n	8003c80 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d1dc      	bne.n	8003c38 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3710      	adds	r7, #16
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	8000003f 	.word	0x8000003f

08003c8c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c94:	2300      	movs	r3, #0
 8003c96:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f003 0303 	and.w	r3, r3, #3
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d108      	bne.n	8003cb8 <ADC_Disable+0x2c>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0301 	and.w	r3, r3, #1
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d101      	bne.n	8003cb8 <ADC_Disable+0x2c>
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e000      	b.n	8003cba <ADC_Disable+0x2e>
 8003cb8:	2300      	movs	r3, #0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d047      	beq.n	8003d4e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f003 030d 	and.w	r3, r3, #13
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d10f      	bne.n	8003cec <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	689a      	ldr	r2, [r3, #8]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f042 0202 	orr.w	r2, r2, #2
 8003cda:	609a      	str	r2, [r3, #8]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2203      	movs	r2, #3
 8003ce2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003ce4:	f004 f8e6 	bl	8007eb4 <HAL_GetTick>
 8003ce8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003cea:	e029      	b.n	8003d40 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf0:	f043 0210 	orr.w	r2, r3, #16
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfc:	f043 0201 	orr.w	r2, r3, #1
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e023      	b.n	8003d50 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003d08:	f004 f8d4 	bl	8007eb4 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d914      	bls.n	8003d40 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 0301 	and.w	r3, r3, #1
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d10d      	bne.n	8003d40 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d28:	f043 0210 	orr.w	r2, r3, #16
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d34:	f043 0201 	orr.w	r2, r3, #1
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e007      	b.n	8003d50 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d0dc      	beq.n	8003d08 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3710      	adds	r7, #16
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b087      	sub	sp, #28
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d62:	2300      	movs	r3, #0
 8003d64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d66:	e160      	b.n	800402a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	2101      	movs	r1, #1
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	fa01 f303 	lsl.w	r3, r1, r3
 8003d74:	4013      	ands	r3, r2
 8003d76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	f000 8152 	beq.w	8004024 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f003 0303 	and.w	r3, r3, #3
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d005      	beq.n	8003d98 <HAL_GPIO_Init+0x40>
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f003 0303 	and.w	r3, r3, #3
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d130      	bne.n	8003dfa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	2203      	movs	r2, #3
 8003da4:	fa02 f303 	lsl.w	r3, r2, r3
 8003da8:	43db      	mvns	r3, r3
 8003daa:	693a      	ldr	r2, [r7, #16]
 8003dac:	4013      	ands	r3, r2
 8003dae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	68da      	ldr	r2, [r3, #12]
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	005b      	lsls	r3, r3, #1
 8003db8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	693a      	ldr	r2, [r7, #16]
 8003dc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003dce:	2201      	movs	r2, #1
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd6:	43db      	mvns	r3, r3
 8003dd8:	693a      	ldr	r2, [r7, #16]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	091b      	lsrs	r3, r3, #4
 8003de4:	f003 0201 	and.w	r2, r3, #1
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	693a      	ldr	r2, [r7, #16]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	693a      	ldr	r2, [r7, #16]
 8003df8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f003 0303 	and.w	r3, r3, #3
 8003e02:	2b03      	cmp	r3, #3
 8003e04:	d017      	beq.n	8003e36 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	005b      	lsls	r3, r3, #1
 8003e10:	2203      	movs	r2, #3
 8003e12:	fa02 f303 	lsl.w	r3, r2, r3
 8003e16:	43db      	mvns	r3, r3
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	689a      	ldr	r2, [r3, #8]
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	005b      	lsls	r3, r3, #1
 8003e26:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	693a      	ldr	r2, [r7, #16]
 8003e34:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f003 0303 	and.w	r3, r3, #3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d123      	bne.n	8003e8a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	08da      	lsrs	r2, r3, #3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	3208      	adds	r2, #8
 8003e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	f003 0307 	and.w	r3, r3, #7
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	220f      	movs	r2, #15
 8003e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	4013      	ands	r3, r2
 8003e64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	691a      	ldr	r2, [r3, #16]
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	fa02 f303 	lsl.w	r3, r2, r3
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	08da      	lsrs	r2, r3, #3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	3208      	adds	r2, #8
 8003e84:	6939      	ldr	r1, [r7, #16]
 8003e86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	2203      	movs	r2, #3
 8003e96:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9a:	43db      	mvns	r3, r3
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f003 0203 	and.w	r2, r3, #3
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	005b      	lsls	r3, r3, #1
 8003eae:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 80ac 	beq.w	8004024 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ecc:	4b5e      	ldr	r3, [pc, #376]	; (8004048 <HAL_GPIO_Init+0x2f0>)
 8003ece:	699b      	ldr	r3, [r3, #24]
 8003ed0:	4a5d      	ldr	r2, [pc, #372]	; (8004048 <HAL_GPIO_Init+0x2f0>)
 8003ed2:	f043 0301 	orr.w	r3, r3, #1
 8003ed6:	6193      	str	r3, [r2, #24]
 8003ed8:	4b5b      	ldr	r3, [pc, #364]	; (8004048 <HAL_GPIO_Init+0x2f0>)
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	f003 0301 	and.w	r3, r3, #1
 8003ee0:	60bb      	str	r3, [r7, #8]
 8003ee2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003ee4:	4a59      	ldr	r2, [pc, #356]	; (800404c <HAL_GPIO_Init+0x2f4>)
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	089b      	lsrs	r3, r3, #2
 8003eea:	3302      	adds	r3, #2
 8003eec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	f003 0303 	and.w	r3, r3, #3
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	220f      	movs	r2, #15
 8003efc:	fa02 f303 	lsl.w	r3, r2, r3
 8003f00:	43db      	mvns	r3, r3
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	4013      	ands	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003f0e:	d025      	beq.n	8003f5c <HAL_GPIO_Init+0x204>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4a4f      	ldr	r2, [pc, #316]	; (8004050 <HAL_GPIO_Init+0x2f8>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d01f      	beq.n	8003f58 <HAL_GPIO_Init+0x200>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a4e      	ldr	r2, [pc, #312]	; (8004054 <HAL_GPIO_Init+0x2fc>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d019      	beq.n	8003f54 <HAL_GPIO_Init+0x1fc>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4a4d      	ldr	r2, [pc, #308]	; (8004058 <HAL_GPIO_Init+0x300>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d013      	beq.n	8003f50 <HAL_GPIO_Init+0x1f8>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a4c      	ldr	r2, [pc, #304]	; (800405c <HAL_GPIO_Init+0x304>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d00d      	beq.n	8003f4c <HAL_GPIO_Init+0x1f4>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a4b      	ldr	r2, [pc, #300]	; (8004060 <HAL_GPIO_Init+0x308>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d007      	beq.n	8003f48 <HAL_GPIO_Init+0x1f0>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a4a      	ldr	r2, [pc, #296]	; (8004064 <HAL_GPIO_Init+0x30c>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d101      	bne.n	8003f44 <HAL_GPIO_Init+0x1ec>
 8003f40:	2306      	movs	r3, #6
 8003f42:	e00c      	b.n	8003f5e <HAL_GPIO_Init+0x206>
 8003f44:	2307      	movs	r3, #7
 8003f46:	e00a      	b.n	8003f5e <HAL_GPIO_Init+0x206>
 8003f48:	2305      	movs	r3, #5
 8003f4a:	e008      	b.n	8003f5e <HAL_GPIO_Init+0x206>
 8003f4c:	2304      	movs	r3, #4
 8003f4e:	e006      	b.n	8003f5e <HAL_GPIO_Init+0x206>
 8003f50:	2303      	movs	r3, #3
 8003f52:	e004      	b.n	8003f5e <HAL_GPIO_Init+0x206>
 8003f54:	2302      	movs	r3, #2
 8003f56:	e002      	b.n	8003f5e <HAL_GPIO_Init+0x206>
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e000      	b.n	8003f5e <HAL_GPIO_Init+0x206>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	697a      	ldr	r2, [r7, #20]
 8003f60:	f002 0203 	and.w	r2, r2, #3
 8003f64:	0092      	lsls	r2, r2, #2
 8003f66:	4093      	lsls	r3, r2
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f6e:	4937      	ldr	r1, [pc, #220]	; (800404c <HAL_GPIO_Init+0x2f4>)
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	089b      	lsrs	r3, r3, #2
 8003f74:	3302      	adds	r3, #2
 8003f76:	693a      	ldr	r2, [r7, #16]
 8003f78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f7c:	4b3a      	ldr	r3, [pc, #232]	; (8004068 <HAL_GPIO_Init+0x310>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	43db      	mvns	r3, r3
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d003      	beq.n	8003fa0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003fa0:	4a31      	ldr	r2, [pc, #196]	; (8004068 <HAL_GPIO_Init+0x310>)
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003fa6:	4b30      	ldr	r3, [pc, #192]	; (8004068 <HAL_GPIO_Init+0x310>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003fca:	4a27      	ldr	r2, [pc, #156]	; (8004068 <HAL_GPIO_Init+0x310>)
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fd0:	4b25      	ldr	r3, [pc, #148]	; (8004068 <HAL_GPIO_Init+0x310>)
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	43db      	mvns	r3, r3
 8003fda:	693a      	ldr	r2, [r7, #16]
 8003fdc:	4013      	ands	r3, r2
 8003fde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d003      	beq.n	8003ff4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003ff4:	4a1c      	ldr	r2, [pc, #112]	; (8004068 <HAL_GPIO_Init+0x310>)
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ffa:	4b1b      	ldr	r3, [pc, #108]	; (8004068 <HAL_GPIO_Init+0x310>)
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	43db      	mvns	r3, r3
 8004004:	693a      	ldr	r2, [r7, #16]
 8004006:	4013      	ands	r3, r2
 8004008:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d003      	beq.n	800401e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8004016:	693a      	ldr	r2, [r7, #16]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	4313      	orrs	r3, r2
 800401c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800401e:	4a12      	ldr	r2, [pc, #72]	; (8004068 <HAL_GPIO_Init+0x310>)
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	3301      	adds	r3, #1
 8004028:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	fa22 f303 	lsr.w	r3, r2, r3
 8004034:	2b00      	cmp	r3, #0
 8004036:	f47f ae97 	bne.w	8003d68 <HAL_GPIO_Init+0x10>
  }
}
 800403a:	bf00      	nop
 800403c:	bf00      	nop
 800403e:	371c      	adds	r7, #28
 8004040:	46bd      	mov	sp, r7
 8004042:	bc80      	pop	{r7}
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	40021000 	.word	0x40021000
 800404c:	40010000 	.word	0x40010000
 8004050:	48000400 	.word	0x48000400
 8004054:	48000800 	.word	0x48000800
 8004058:	48000c00 	.word	0x48000c00
 800405c:	48001000 	.word	0x48001000
 8004060:	48001400 	.word	0x48001400
 8004064:	48001800 	.word	0x48001800
 8004068:	40010400 	.word	0x40010400

0800406c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800406c:	b480      	push	{r7}
 800406e:	b085      	sub	sp, #20
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	460b      	mov	r3, r1
 8004076:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	691a      	ldr	r2, [r3, #16]
 800407c:	887b      	ldrh	r3, [r7, #2]
 800407e:	4013      	ands	r3, r2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d002      	beq.n	800408a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004084:	2301      	movs	r3, #1
 8004086:	73fb      	strb	r3, [r7, #15]
 8004088:	e001      	b.n	800408e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800408a:	2300      	movs	r3, #0
 800408c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800408e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004090:	4618      	mov	r0, r3
 8004092:	3714      	adds	r7, #20
 8004094:	46bd      	mov	sp, r7
 8004096:	bc80      	pop	{r7}
 8004098:	4770      	bx	lr

0800409a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800409a:	b480      	push	{r7}
 800409c:	b083      	sub	sp, #12
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
 80040a2:	460b      	mov	r3, r1
 80040a4:	807b      	strh	r3, [r7, #2]
 80040a6:	4613      	mov	r3, r2
 80040a8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040aa:	787b      	ldrb	r3, [r7, #1]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d003      	beq.n	80040b8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040b0:	887a      	ldrh	r2, [r7, #2]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040b6:	e002      	b.n	80040be <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040b8:	887a      	ldrh	r2, [r7, #2]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80040be:	bf00      	nop
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bc80      	pop	{r7}
 80040c6:	4770      	bx	lr

080040c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	4603      	mov	r3, r0
 80040d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80040d2:	4b08      	ldr	r3, [pc, #32]	; (80040f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040d4:	695a      	ldr	r2, [r3, #20]
 80040d6:	88fb      	ldrh	r3, [r7, #6]
 80040d8:	4013      	ands	r3, r2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d006      	beq.n	80040ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80040de:	4a05      	ldr	r2, [pc, #20]	; (80040f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040e0:	88fb      	ldrh	r3, [r7, #6]
 80040e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80040e4:	88fb      	ldrh	r3, [r7, #6]
 80040e6:	4618      	mov	r0, r3
 80040e8:	f003 fe62 	bl	8007db0 <HAL_GPIO_EXTI_Callback>
  }
}
 80040ec:	bf00      	nop
 80040ee:	3708      	adds	r7, #8
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	40010400 	.word	0x40010400

080040f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004100:	2300      	movs	r3, #0
 8004102:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e037      	b.n	800417e <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2202      	movs	r2, #2
 8004112:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004124:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004128:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004132:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800413e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	695b      	ldr	r3, [r3, #20]
 8004144:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800414a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	69db      	ldr	r3, [r3, #28]
 8004150:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	4313      	orrs	r3, r2
 8004156:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68fa      	ldr	r2, [r7, #12]
 800415e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 f9c1 	bl	80044e8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}  
 800417e:	4618      	mov	r0, r3
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}

08004186 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004186:	b580      	push	{r7, lr}
 8004188:	b086      	sub	sp, #24
 800418a:	af00      	add	r7, sp, #0
 800418c:	60f8      	str	r0, [r7, #12]
 800418e:	60b9      	str	r1, [r7, #8]
 8004190:	607a      	str	r2, [r7, #4]
 8004192:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8004194:	2300      	movs	r3, #0
 8004196:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d101      	bne.n	80041a6 <HAL_DMA_Start_IT+0x20>
 80041a2:	2302      	movs	r3, #2
 80041a4:	e04a      	b.n	800423c <HAL_DMA_Start_IT+0xb6>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2201      	movs	r2, #1
 80041aa:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d13a      	bne.n	800422e <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2202      	movs	r2, #2
 80041bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f022 0201 	bic.w	r2, r2, #1
 80041d4:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	68b9      	ldr	r1, [r7, #8]
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f000 f956 	bl	800448e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d008      	beq.n	80041fc <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f042 020e 	orr.w	r2, r2, #14
 80041f8:	601a      	str	r2, [r3, #0]
 80041fa:	e00f      	b.n	800421c <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f042 020a 	orr.w	r2, r2, #10
 800420a:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f022 0204 	bic.w	r2, r2, #4
 800421a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f042 0201 	orr.w	r2, r2, #1
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	e005      	b.n	800423a <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004236:	2302      	movs	r3, #2
 8004238:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 800423a:	7dfb      	ldrb	r3, [r7, #23]
} 
 800423c:	4618      	mov	r0, r3
 800423e:	3718      	adds	r7, #24
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004252:	2b02      	cmp	r3, #2
 8004254:	d008      	beq.n	8004268 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2204      	movs	r2, #4
 800425a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e020      	b.n	80042aa <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f022 020e 	bic.w	r2, r2, #14
 8004276:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f022 0201 	bic.w	r2, r2, #1
 8004286:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004290:	2101      	movs	r1, #1
 8004292:	fa01 f202 	lsl.w	r2, r1, r2
 8004296:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80042a8:	2300      	movs	r3, #0
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bc80      	pop	{r7}
 80042b2:	4770      	bx	lr

080042b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042bc:	2300      	movs	r3, #0
 80042be:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d005      	beq.n	80042d6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2204      	movs	r2, #4
 80042ce:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	73fb      	strb	r3, [r7, #15]
 80042d4:	e027      	b.n	8004326 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 020e 	bic.w	r2, r2, #14
 80042e4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f022 0201 	bic.w	r2, r2, #1
 80042f4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042fe:	2101      	movs	r1, #1
 8004300:	fa01 f202 	lsl.w	r2, r1, r2
 8004304:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800431a:	2b00      	cmp	r3, #0
 800431c:	d003      	beq.n	8004326 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	4798      	blx	r3
    } 
  }
  return status;
 8004326:	7bfb      	ldrb	r3, [r7, #15]
}
 8004328:	4618      	mov	r0, r3
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434c:	2204      	movs	r2, #4
 800434e:	409a      	lsls	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	4013      	ands	r3, r2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d024      	beq.n	80043a2 <HAL_DMA_IRQHandler+0x72>
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	f003 0304 	and.w	r3, r3, #4
 800435e:	2b00      	cmp	r3, #0
 8004360:	d01f      	beq.n	80043a2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0320 	and.w	r3, r3, #32
 800436c:	2b00      	cmp	r3, #0
 800436e:	d107      	bne.n	8004380 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f022 0204 	bic.w	r2, r2, #4
 800437e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004388:	2104      	movs	r1, #4
 800438a:	fa01 f202 	lsl.w	r2, r1, r2
 800438e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004394:	2b00      	cmp	r3, #0
 8004396:	d06a      	beq.n	800446e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80043a0:	e065      	b.n	800446e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	2202      	movs	r2, #2
 80043a8:	409a      	lsls	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	4013      	ands	r3, r2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d02c      	beq.n	800440c <HAL_DMA_IRQHandler+0xdc>
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	f003 0302 	and.w	r3, r3, #2
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d027      	beq.n	800440c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0320 	and.w	r3, r3, #32
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d10b      	bne.n	80043e2 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681a      	ldr	r2, [r3, #0]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f022 020a 	bic.w	r2, r2, #10
 80043d8:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ea:	2102      	movs	r1, #2
 80043ec:	fa01 f202 	lsl.w	r2, r1, r2
 80043f0:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d035      	beq.n	800446e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800440a:	e030      	b.n	800446e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004410:	2208      	movs	r2, #8
 8004412:	409a      	lsls	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	4013      	ands	r3, r2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d028      	beq.n	800446e <HAL_DMA_IRQHandler+0x13e>
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	f003 0308 	and.w	r3, r3, #8
 8004422:	2b00      	cmp	r3, #0
 8004424:	d023      	beq.n	800446e <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 020e 	bic.w	r2, r2, #14
 8004434:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443e:	2101      	movs	r1, #1
 8004440:	fa01 f202 	lsl.w	r2, r1, r2
 8004444:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2201      	movs	r2, #1
 800444a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004460:	2b00      	cmp	r3, #0
 8004462:	d004      	beq.n	800446e <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	4798      	blx	r3
    }
  }
}  
 800446c:	e7ff      	b.n	800446e <HAL_DMA_IRQHandler+0x13e>
 800446e:	bf00      	nop
 8004470:	3710      	adds	r7, #16
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}

08004476 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004476:	b480      	push	{r7}
 8004478:	b083      	sub	sp, #12
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8004484:	4618      	mov	r0, r3
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	bc80      	pop	{r7}
 800448c:	4770      	bx	lr

0800448e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800448e:	b480      	push	{r7}
 8004490:	b085      	sub	sp, #20
 8004492:	af00      	add	r7, sp, #0
 8004494:	60f8      	str	r0, [r7, #12]
 8004496:	60b9      	str	r1, [r7, #8]
 8004498:	607a      	str	r2, [r7, #4]
 800449a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044a4:	2101      	movs	r1, #1
 80044a6:	fa01 f202 	lsl.w	r2, r1, r2
 80044aa:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	683a      	ldr	r2, [r7, #0]
 80044b2:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	2b10      	cmp	r3, #16
 80044ba:	d108      	bne.n	80044ce <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68ba      	ldr	r2, [r7, #8]
 80044ca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80044cc:	e007      	b.n	80044de <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	60da      	str	r2, [r3, #12]
}
 80044de:	bf00      	nop
 80044e0:	3714      	adds	r7, #20
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bc80      	pop	{r7}
 80044e6:	4770      	bx	lr

080044e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	461a      	mov	r2, r3
 80044f6:	4b13      	ldr	r3, [pc, #76]	; (8004544 <DMA_CalcBaseAndBitshift+0x5c>)
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d80f      	bhi.n	800451c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	461a      	mov	r2, r3
 8004502:	4b11      	ldr	r3, [pc, #68]	; (8004548 <DMA_CalcBaseAndBitshift+0x60>)
 8004504:	4413      	add	r3, r2
 8004506:	4a11      	ldr	r2, [pc, #68]	; (800454c <DMA_CalcBaseAndBitshift+0x64>)
 8004508:	fba2 2303 	umull	r2, r3, r2, r3
 800450c:	091b      	lsrs	r3, r3, #4
 800450e:	009a      	lsls	r2, r3, #2
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a0e      	ldr	r2, [pc, #56]	; (8004550 <DMA_CalcBaseAndBitshift+0x68>)
 8004518:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800451a:	e00e      	b.n	800453a <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	461a      	mov	r2, r3
 8004522:	4b0c      	ldr	r3, [pc, #48]	; (8004554 <DMA_CalcBaseAndBitshift+0x6c>)
 8004524:	4413      	add	r3, r2
 8004526:	4a09      	ldr	r2, [pc, #36]	; (800454c <DMA_CalcBaseAndBitshift+0x64>)
 8004528:	fba2 2303 	umull	r2, r3, r2, r3
 800452c:	091b      	lsrs	r3, r3, #4
 800452e:	009a      	lsls	r2, r3, #2
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a08      	ldr	r2, [pc, #32]	; (8004558 <DMA_CalcBaseAndBitshift+0x70>)
 8004538:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800453a:	bf00      	nop
 800453c:	370c      	adds	r7, #12
 800453e:	46bd      	mov	sp, r7
 8004540:	bc80      	pop	{r7}
 8004542:	4770      	bx	lr
 8004544:	40020407 	.word	0x40020407
 8004548:	bffdfff8 	.word	0xbffdfff8
 800454c:	cccccccd 	.word	0xcccccccd
 8004550:	40020000 	.word	0x40020000
 8004554:	bffdfbf8 	.word	0xbffdfbf8
 8004558:	40020400 	.word	0x40020400

0800455c <Gpt_Init>:
#include "Gpt.h"

static boolean g_Gpt_InitDone_b = FALSE;

void Gpt_Init(void)
{
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
	g_Gpt_InitDone_b = TRUE;
 8004560:	4b03      	ldr	r3, [pc, #12]	; (8004570 <Gpt_Init+0x14>)
 8004562:	2201      	movs	r2, #1
 8004564:	701a      	strb	r2, [r3, #0]
}
 8004566:	bf00      	nop
 8004568:	46bd      	mov	sp, r7
 800456a:	bc80      	pop	{r7}
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	20000187 	.word	0x20000187

08004574 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b082      	sub	sp, #8
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d101      	bne.n	8004586 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e049      	b.n	800461a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800458c:	b2db      	uxtb	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d106      	bne.n	80045a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f003 ff86 	bl	80084ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2202      	movs	r2, #2
 80045a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	3304      	adds	r3, #4
 80045b0:	4619      	mov	r1, r3
 80045b2:	4610      	mov	r0, r2
 80045b4:	f000 ffae 	bl	8005514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004618:	2300      	movs	r3, #0
}
 800461a:	4618      	mov	r0, r3
 800461c:	3708      	adds	r7, #8
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
	...

08004624 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004632:	b2db      	uxtb	r3, r3
 8004634:	2b01      	cmp	r3, #1
 8004636:	d001      	beq.n	800463c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e04f      	b.n	80046dc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68da      	ldr	r2, [r3, #12]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f042 0201 	orr.w	r2, r2, #1
 8004652:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a23      	ldr	r2, [pc, #140]	; (80046e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d01d      	beq.n	800469a <HAL_TIM_Base_Start_IT+0x76>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004666:	d018      	beq.n	800469a <HAL_TIM_Base_Start_IT+0x76>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a1f      	ldr	r2, [pc, #124]	; (80046ec <HAL_TIM_Base_Start_IT+0xc8>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d013      	beq.n	800469a <HAL_TIM_Base_Start_IT+0x76>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a1e      	ldr	r2, [pc, #120]	; (80046f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d00e      	beq.n	800469a <HAL_TIM_Base_Start_IT+0x76>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a1c      	ldr	r2, [pc, #112]	; (80046f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d009      	beq.n	800469a <HAL_TIM_Base_Start_IT+0x76>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a1b      	ldr	r2, [pc, #108]	; (80046f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d004      	beq.n	800469a <HAL_TIM_Base_Start_IT+0x76>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a19      	ldr	r2, [pc, #100]	; (80046fc <HAL_TIM_Base_Start_IT+0xd8>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d115      	bne.n	80046c6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	689a      	ldr	r2, [r3, #8]
 80046a0:	4b17      	ldr	r3, [pc, #92]	; (8004700 <HAL_TIM_Base_Start_IT+0xdc>)
 80046a2:	4013      	ands	r3, r2
 80046a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2b06      	cmp	r3, #6
 80046aa:	d015      	beq.n	80046d8 <HAL_TIM_Base_Start_IT+0xb4>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046b2:	d011      	beq.n	80046d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f042 0201 	orr.w	r2, r2, #1
 80046c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046c4:	e008      	b.n	80046d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f042 0201 	orr.w	r2, r2, #1
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	e000      	b.n	80046da <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046d8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3714      	adds	r7, #20
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bc80      	pop	{r7}
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop
 80046e8:	40012c00 	.word	0x40012c00
 80046ec:	40000400 	.word	0x40000400
 80046f0:	40000800 	.word	0x40000800
 80046f4:	40013400 	.word	0x40013400
 80046f8:	40014000 	.word	0x40014000
 80046fc:	40015000 	.word	0x40015000
 8004700:	00010007 	.word	0x00010007

08004704 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d101      	bne.n	8004716 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e049      	b.n	80047aa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d106      	bne.n	8004730 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f003 ff1c 	bl	8008568 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2202      	movs	r2, #2
 8004734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	3304      	adds	r3, #4
 8004740:	4619      	mov	r1, r3
 8004742:	4610      	mov	r0, r2
 8004744:	f000 fee6 	bl	8005514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047a8:	2300      	movs	r3, #0
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3708      	adds	r7, #8
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
	...

080047b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d109      	bne.n	80047d8 <HAL_TIM_PWM_Start+0x24>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	bf14      	ite	ne
 80047d0:	2301      	movne	r3, #1
 80047d2:	2300      	moveq	r3, #0
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	e03c      	b.n	8004852 <HAL_TIM_PWM_Start+0x9e>
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	2b04      	cmp	r3, #4
 80047dc:	d109      	bne.n	80047f2 <HAL_TIM_PWM_Start+0x3e>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	bf14      	ite	ne
 80047ea:	2301      	movne	r3, #1
 80047ec:	2300      	moveq	r3, #0
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	e02f      	b.n	8004852 <HAL_TIM_PWM_Start+0x9e>
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b08      	cmp	r3, #8
 80047f6:	d109      	bne.n	800480c <HAL_TIM_PWM_Start+0x58>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	2b01      	cmp	r3, #1
 8004802:	bf14      	ite	ne
 8004804:	2301      	movne	r3, #1
 8004806:	2300      	moveq	r3, #0
 8004808:	b2db      	uxtb	r3, r3
 800480a:	e022      	b.n	8004852 <HAL_TIM_PWM_Start+0x9e>
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	2b0c      	cmp	r3, #12
 8004810:	d109      	bne.n	8004826 <HAL_TIM_PWM_Start+0x72>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b01      	cmp	r3, #1
 800481c:	bf14      	ite	ne
 800481e:	2301      	movne	r3, #1
 8004820:	2300      	moveq	r3, #0
 8004822:	b2db      	uxtb	r3, r3
 8004824:	e015      	b.n	8004852 <HAL_TIM_PWM_Start+0x9e>
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	2b10      	cmp	r3, #16
 800482a:	d109      	bne.n	8004840 <HAL_TIM_PWM_Start+0x8c>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004832:	b2db      	uxtb	r3, r3
 8004834:	2b01      	cmp	r3, #1
 8004836:	bf14      	ite	ne
 8004838:	2301      	movne	r3, #1
 800483a:	2300      	moveq	r3, #0
 800483c:	b2db      	uxtb	r3, r3
 800483e:	e008      	b.n	8004852 <HAL_TIM_PWM_Start+0x9e>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b01      	cmp	r3, #1
 800484a:	bf14      	ite	ne
 800484c:	2301      	movne	r3, #1
 800484e:	2300      	moveq	r3, #0
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d001      	beq.n	800485a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e0a1      	b.n	800499e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d104      	bne.n	800486a <HAL_TIM_PWM_Start+0xb6>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004868:	e023      	b.n	80048b2 <HAL_TIM_PWM_Start+0xfe>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b04      	cmp	r3, #4
 800486e:	d104      	bne.n	800487a <HAL_TIM_PWM_Start+0xc6>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2202      	movs	r2, #2
 8004874:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004878:	e01b      	b.n	80048b2 <HAL_TIM_PWM_Start+0xfe>
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	2b08      	cmp	r3, #8
 800487e:	d104      	bne.n	800488a <HAL_TIM_PWM_Start+0xd6>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004888:	e013      	b.n	80048b2 <HAL_TIM_PWM_Start+0xfe>
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	2b0c      	cmp	r3, #12
 800488e:	d104      	bne.n	800489a <HAL_TIM_PWM_Start+0xe6>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2202      	movs	r2, #2
 8004894:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004898:	e00b      	b.n	80048b2 <HAL_TIM_PWM_Start+0xfe>
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	2b10      	cmp	r3, #16
 800489e:	d104      	bne.n	80048aa <HAL_TIM_PWM_Start+0xf6>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2202      	movs	r2, #2
 80048a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048a8:	e003      	b.n	80048b2 <HAL_TIM_PWM_Start+0xfe>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2202      	movs	r2, #2
 80048ae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2201      	movs	r2, #1
 80048b8:	6839      	ldr	r1, [r7, #0]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f001 fb7b 	bl	8005fb6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a38      	ldr	r2, [pc, #224]	; (80049a8 <HAL_TIM_PWM_Start+0x1f4>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d018      	beq.n	80048fc <HAL_TIM_PWM_Start+0x148>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a37      	ldr	r2, [pc, #220]	; (80049ac <HAL_TIM_PWM_Start+0x1f8>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d013      	beq.n	80048fc <HAL_TIM_PWM_Start+0x148>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a35      	ldr	r2, [pc, #212]	; (80049b0 <HAL_TIM_PWM_Start+0x1fc>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d00e      	beq.n	80048fc <HAL_TIM_PWM_Start+0x148>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a34      	ldr	r2, [pc, #208]	; (80049b4 <HAL_TIM_PWM_Start+0x200>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d009      	beq.n	80048fc <HAL_TIM_PWM_Start+0x148>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a32      	ldr	r2, [pc, #200]	; (80049b8 <HAL_TIM_PWM_Start+0x204>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d004      	beq.n	80048fc <HAL_TIM_PWM_Start+0x148>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a31      	ldr	r2, [pc, #196]	; (80049bc <HAL_TIM_PWM_Start+0x208>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d101      	bne.n	8004900 <HAL_TIM_PWM_Start+0x14c>
 80048fc:	2301      	movs	r3, #1
 80048fe:	e000      	b.n	8004902 <HAL_TIM_PWM_Start+0x14e>
 8004900:	2300      	movs	r3, #0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d007      	beq.n	8004916 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004914:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a23      	ldr	r2, [pc, #140]	; (80049a8 <HAL_TIM_PWM_Start+0x1f4>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d01d      	beq.n	800495c <HAL_TIM_PWM_Start+0x1a8>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004928:	d018      	beq.n	800495c <HAL_TIM_PWM_Start+0x1a8>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a24      	ldr	r2, [pc, #144]	; (80049c0 <HAL_TIM_PWM_Start+0x20c>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d013      	beq.n	800495c <HAL_TIM_PWM_Start+0x1a8>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a22      	ldr	r2, [pc, #136]	; (80049c4 <HAL_TIM_PWM_Start+0x210>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d00e      	beq.n	800495c <HAL_TIM_PWM_Start+0x1a8>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a1a      	ldr	r2, [pc, #104]	; (80049ac <HAL_TIM_PWM_Start+0x1f8>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d009      	beq.n	800495c <HAL_TIM_PWM_Start+0x1a8>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a18      	ldr	r2, [pc, #96]	; (80049b0 <HAL_TIM_PWM_Start+0x1fc>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d004      	beq.n	800495c <HAL_TIM_PWM_Start+0x1a8>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a19      	ldr	r2, [pc, #100]	; (80049bc <HAL_TIM_PWM_Start+0x208>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d115      	bne.n	8004988 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689a      	ldr	r2, [r3, #8]
 8004962:	4b19      	ldr	r3, [pc, #100]	; (80049c8 <HAL_TIM_PWM_Start+0x214>)
 8004964:	4013      	ands	r3, r2
 8004966:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2b06      	cmp	r3, #6
 800496c:	d015      	beq.n	800499a <HAL_TIM_PWM_Start+0x1e6>
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004974:	d011      	beq.n	800499a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f042 0201 	orr.w	r2, r2, #1
 8004984:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004986:	e008      	b.n	800499a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f042 0201 	orr.w	r2, r2, #1
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	e000      	b.n	800499c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800499a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800499c:	2300      	movs	r3, #0
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3710      	adds	r7, #16
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	40012c00 	.word	0x40012c00
 80049ac:	40013400 	.word	0x40013400
 80049b0:	40014000 	.word	0x40014000
 80049b4:	40014400 	.word	0x40014400
 80049b8:	40014800 	.word	0x40014800
 80049bc:	40015000 	.word	0x40015000
 80049c0:	40000400 	.word	0x40000400
 80049c4:	40000800 	.word	0x40000800
 80049c8:	00010007 	.word	0x00010007

080049cc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e049      	b.n	8004a72 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d106      	bne.n	80049f8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 f841 	bl	8004a7a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	3304      	adds	r3, #4
 8004a08:	4619      	mov	r1, r3
 8004a0a:	4610      	mov	r0, r2
 8004a0c:	f000 fd82 	bl	8005514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3708      	adds	r7, #8
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}

08004a7a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004a7a:	b480      	push	{r7}
 8004a7c:	b083      	sub	sp, #12
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004a82:	bf00      	nop
 8004a84:	370c      	adds	r7, #12
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bc80      	pop	{r7}
 8004a8a:	4770      	bx	lr

08004a8c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a96:	2300      	movs	r3, #0
 8004a98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d104      	bne.n	8004aaa <HAL_TIM_IC_Start_IT+0x1e>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	e023      	b.n	8004af2 <HAL_TIM_IC_Start_IT+0x66>
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	2b04      	cmp	r3, #4
 8004aae:	d104      	bne.n	8004aba <HAL_TIM_IC_Start_IT+0x2e>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	e01b      	b.n	8004af2 <HAL_TIM_IC_Start_IT+0x66>
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	2b08      	cmp	r3, #8
 8004abe:	d104      	bne.n	8004aca <HAL_TIM_IC_Start_IT+0x3e>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	e013      	b.n	8004af2 <HAL_TIM_IC_Start_IT+0x66>
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	2b0c      	cmp	r3, #12
 8004ace:	d104      	bne.n	8004ada <HAL_TIM_IC_Start_IT+0x4e>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	e00b      	b.n	8004af2 <HAL_TIM_IC_Start_IT+0x66>
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	2b10      	cmp	r3, #16
 8004ade:	d104      	bne.n	8004aea <HAL_TIM_IC_Start_IT+0x5e>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	e003      	b.n	8004af2 <HAL_TIM_IC_Start_IT+0x66>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d104      	bne.n	8004b04 <HAL_TIM_IC_Start_IT+0x78>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	e013      	b.n	8004b2c <HAL_TIM_IC_Start_IT+0xa0>
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	2b04      	cmp	r3, #4
 8004b08:	d104      	bne.n	8004b14 <HAL_TIM_IC_Start_IT+0x88>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	e00b      	b.n	8004b2c <HAL_TIM_IC_Start_IT+0xa0>
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	2b08      	cmp	r3, #8
 8004b18:	d104      	bne.n	8004b24 <HAL_TIM_IC_Start_IT+0x98>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	e003      	b.n	8004b2c <HAL_TIM_IC_Start_IT+0xa0>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b2e:	7bbb      	ldrb	r3, [r7, #14]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d102      	bne.n	8004b3a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b34:	7b7b      	ldrb	r3, [r7, #13]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d001      	beq.n	8004b3e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e0dd      	b.n	8004cfa <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d104      	bne.n	8004b4e <HAL_TIM_IC_Start_IT+0xc2>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2202      	movs	r2, #2
 8004b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b4c:	e023      	b.n	8004b96 <HAL_TIM_IC_Start_IT+0x10a>
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	2b04      	cmp	r3, #4
 8004b52:	d104      	bne.n	8004b5e <HAL_TIM_IC_Start_IT+0xd2>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b5c:	e01b      	b.n	8004b96 <HAL_TIM_IC_Start_IT+0x10a>
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	2b08      	cmp	r3, #8
 8004b62:	d104      	bne.n	8004b6e <HAL_TIM_IC_Start_IT+0xe2>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2202      	movs	r2, #2
 8004b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b6c:	e013      	b.n	8004b96 <HAL_TIM_IC_Start_IT+0x10a>
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	2b0c      	cmp	r3, #12
 8004b72:	d104      	bne.n	8004b7e <HAL_TIM_IC_Start_IT+0xf2>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2202      	movs	r2, #2
 8004b78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b7c:	e00b      	b.n	8004b96 <HAL_TIM_IC_Start_IT+0x10a>
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	2b10      	cmp	r3, #16
 8004b82:	d104      	bne.n	8004b8e <HAL_TIM_IC_Start_IT+0x102>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2202      	movs	r2, #2
 8004b88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b8c:	e003      	b.n	8004b96 <HAL_TIM_IC_Start_IT+0x10a>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2202      	movs	r2, #2
 8004b92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d104      	bne.n	8004ba6 <HAL_TIM_IC_Start_IT+0x11a>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2202      	movs	r2, #2
 8004ba0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ba4:	e013      	b.n	8004bce <HAL_TIM_IC_Start_IT+0x142>
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	2b04      	cmp	r3, #4
 8004baa:	d104      	bne.n	8004bb6 <HAL_TIM_IC_Start_IT+0x12a>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2202      	movs	r2, #2
 8004bb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004bb4:	e00b      	b.n	8004bce <HAL_TIM_IC_Start_IT+0x142>
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	2b08      	cmp	r3, #8
 8004bba:	d104      	bne.n	8004bc6 <HAL_TIM_IC_Start_IT+0x13a>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2202      	movs	r2, #2
 8004bc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004bc4:	e003      	b.n	8004bce <HAL_TIM_IC_Start_IT+0x142>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2202      	movs	r2, #2
 8004bca:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	2b0c      	cmp	r3, #12
 8004bd2:	d841      	bhi.n	8004c58 <HAL_TIM_IC_Start_IT+0x1cc>
 8004bd4:	a201      	add	r2, pc, #4	; (adr r2, 8004bdc <HAL_TIM_IC_Start_IT+0x150>)
 8004bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bda:	bf00      	nop
 8004bdc:	08004c11 	.word	0x08004c11
 8004be0:	08004c59 	.word	0x08004c59
 8004be4:	08004c59 	.word	0x08004c59
 8004be8:	08004c59 	.word	0x08004c59
 8004bec:	08004c23 	.word	0x08004c23
 8004bf0:	08004c59 	.word	0x08004c59
 8004bf4:	08004c59 	.word	0x08004c59
 8004bf8:	08004c59 	.word	0x08004c59
 8004bfc:	08004c35 	.word	0x08004c35
 8004c00:	08004c59 	.word	0x08004c59
 8004c04:	08004c59 	.word	0x08004c59
 8004c08:	08004c59 	.word	0x08004c59
 8004c0c:	08004c47 	.word	0x08004c47
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68da      	ldr	r2, [r3, #12]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f042 0202 	orr.w	r2, r2, #2
 8004c1e:	60da      	str	r2, [r3, #12]
      break;
 8004c20:	e01d      	b.n	8004c5e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	68da      	ldr	r2, [r3, #12]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f042 0204 	orr.w	r2, r2, #4
 8004c30:	60da      	str	r2, [r3, #12]
      break;
 8004c32:	e014      	b.n	8004c5e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68da      	ldr	r2, [r3, #12]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f042 0208 	orr.w	r2, r2, #8
 8004c42:	60da      	str	r2, [r3, #12]
      break;
 8004c44:	e00b      	b.n	8004c5e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68da      	ldr	r2, [r3, #12]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f042 0210 	orr.w	r2, r2, #16
 8004c54:	60da      	str	r2, [r3, #12]
      break;
 8004c56:	e002      	b.n	8004c5e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	73fb      	strb	r3, [r7, #15]
      break;
 8004c5c:	bf00      	nop
  }

  if (status == HAL_OK)
 8004c5e:	7bfb      	ldrb	r3, [r7, #15]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d149      	bne.n	8004cf8 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	6839      	ldr	r1, [r7, #0]
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f001 f9a2 	bl	8005fb6 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a23      	ldr	r2, [pc, #140]	; (8004d04 <HAL_TIM_IC_Start_IT+0x278>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d01d      	beq.n	8004cb8 <HAL_TIM_IC_Start_IT+0x22c>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c84:	d018      	beq.n	8004cb8 <HAL_TIM_IC_Start_IT+0x22c>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a1f      	ldr	r2, [pc, #124]	; (8004d08 <HAL_TIM_IC_Start_IT+0x27c>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d013      	beq.n	8004cb8 <HAL_TIM_IC_Start_IT+0x22c>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a1d      	ldr	r2, [pc, #116]	; (8004d0c <HAL_TIM_IC_Start_IT+0x280>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d00e      	beq.n	8004cb8 <HAL_TIM_IC_Start_IT+0x22c>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a1c      	ldr	r2, [pc, #112]	; (8004d10 <HAL_TIM_IC_Start_IT+0x284>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d009      	beq.n	8004cb8 <HAL_TIM_IC_Start_IT+0x22c>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a1a      	ldr	r2, [pc, #104]	; (8004d14 <HAL_TIM_IC_Start_IT+0x288>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d004      	beq.n	8004cb8 <HAL_TIM_IC_Start_IT+0x22c>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a19      	ldr	r2, [pc, #100]	; (8004d18 <HAL_TIM_IC_Start_IT+0x28c>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d115      	bne.n	8004ce4 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	689a      	ldr	r2, [r3, #8]
 8004cbe:	4b17      	ldr	r3, [pc, #92]	; (8004d1c <HAL_TIM_IC_Start_IT+0x290>)
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	2b06      	cmp	r3, #6
 8004cc8:	d015      	beq.n	8004cf6 <HAL_TIM_IC_Start_IT+0x26a>
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cd0:	d011      	beq.n	8004cf6 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f042 0201 	orr.w	r2, r2, #1
 8004ce0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ce2:	e008      	b.n	8004cf6 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f042 0201 	orr.w	r2, r2, #1
 8004cf2:	601a      	str	r2, [r3, #0]
 8004cf4:	e000      	b.n	8004cf8 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cf6:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	40012c00 	.word	0x40012c00
 8004d08:	40000400 	.word	0x40000400
 8004d0c:	40000800 	.word	0x40000800
 8004d10:	40013400 	.word	0x40013400
 8004d14:	40014000 	.word	0x40014000
 8004d18:	40015000 	.word	0x40015000
 8004d1c:	00010007 	.word	0x00010007

08004d20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d122      	bne.n	8004d7c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	f003 0302 	and.w	r3, r3, #2
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d11b      	bne.n	8004d7c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f06f 0202 	mvn.w	r2, #2
 8004d4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2201      	movs	r2, #1
 8004d52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	699b      	ldr	r3, [r3, #24]
 8004d5a:	f003 0303 	and.w	r3, r3, #3
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d003      	beq.n	8004d6a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f7fd ffb0 	bl	8002cc8 <HAL_TIM_IC_CaptureCallback>
 8004d68:	e005      	b.n	8004d76 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 fbb6 	bl	80054dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f000 fbbc 	bl	80054ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	691b      	ldr	r3, [r3, #16]
 8004d82:	f003 0304 	and.w	r3, r3, #4
 8004d86:	2b04      	cmp	r3, #4
 8004d88:	d122      	bne.n	8004dd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	f003 0304 	and.w	r3, r3, #4
 8004d94:	2b04      	cmp	r3, #4
 8004d96:	d11b      	bne.n	8004dd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f06f 0204 	mvn.w	r2, #4
 8004da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2202      	movs	r2, #2
 8004da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d003      	beq.n	8004dbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f7fd ff86 	bl	8002cc8 <HAL_TIM_IC_CaptureCallback>
 8004dbc:	e005      	b.n	8004dca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f000 fb8c 	bl	80054dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f000 fb92 	bl	80054ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	f003 0308 	and.w	r3, r3, #8
 8004dda:	2b08      	cmp	r3, #8
 8004ddc:	d122      	bne.n	8004e24 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f003 0308 	and.w	r3, r3, #8
 8004de8:	2b08      	cmp	r3, #8
 8004dea:	d11b      	bne.n	8004e24 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f06f 0208 	mvn.w	r2, #8
 8004df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2204      	movs	r2, #4
 8004dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	69db      	ldr	r3, [r3, #28]
 8004e02:	f003 0303 	and.w	r3, r3, #3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d003      	beq.n	8004e12 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f7fd ff5c 	bl	8002cc8 <HAL_TIM_IC_CaptureCallback>
 8004e10:	e005      	b.n	8004e1e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 fb62 	bl	80054dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 fb68 	bl	80054ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	f003 0310 	and.w	r3, r3, #16
 8004e2e:	2b10      	cmp	r3, #16
 8004e30:	d122      	bne.n	8004e78 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	f003 0310 	and.w	r3, r3, #16
 8004e3c:	2b10      	cmp	r3, #16
 8004e3e:	d11b      	bne.n	8004e78 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f06f 0210 	mvn.w	r2, #16
 8004e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2208      	movs	r2, #8
 8004e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	69db      	ldr	r3, [r3, #28]
 8004e56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d003      	beq.n	8004e66 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f7fd ff32 	bl	8002cc8 <HAL_TIM_IC_CaptureCallback>
 8004e64:	e005      	b.n	8004e72 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 fb38 	bl	80054dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f000 fb3e 	bl	80054ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d10e      	bne.n	8004ea4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	f003 0301 	and.w	r3, r3, #1
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d107      	bne.n	8004ea4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f06f 0201 	mvn.w	r2, #1
 8004e9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f7fd ff1d 	bl	8002cde <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eae:	2b80      	cmp	r3, #128	; 0x80
 8004eb0:	d10e      	bne.n	8004ed0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ebc:	2b80      	cmp	r3, #128	; 0x80
 8004ebe:	d107      	bne.n	8004ed0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f001 f92d 	bl	800612a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ede:	d10e      	bne.n	8004efe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eea:	2b80      	cmp	r3, #128	; 0x80
 8004eec:	d107      	bne.n	8004efe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004ef6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f001 f91f 	bl	800613c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	691b      	ldr	r3, [r3, #16]
 8004f04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f08:	2b40      	cmp	r3, #64	; 0x40
 8004f0a:	d10e      	bne.n	8004f2a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f16:	2b40      	cmp	r3, #64	; 0x40
 8004f18:	d107      	bne.n	8004f2a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f000 faeb 	bl	8005500 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	691b      	ldr	r3, [r3, #16]
 8004f30:	f003 0320 	and.w	r3, r3, #32
 8004f34:	2b20      	cmp	r3, #32
 8004f36:	d10e      	bne.n	8004f56 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	f003 0320 	and.w	r3, r3, #32
 8004f42:	2b20      	cmp	r3, #32
 8004f44:	d107      	bne.n	8004f56 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f06f 0220 	mvn.w	r2, #32
 8004f4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f001 f8e1 	bl	8006118 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f56:	bf00      	nop
 8004f58:	3708      	adds	r7, #8
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b086      	sub	sp, #24
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	60f8      	str	r0, [r7, #12]
 8004f66:	60b9      	str	r1, [r7, #8]
 8004f68:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d101      	bne.n	8004f7c <HAL_TIM_IC_ConfigChannel+0x1e>
 8004f78:	2302      	movs	r3, #2
 8004f7a:	e088      	b.n	800508e <HAL_TIM_IC_ConfigChannel+0x130>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d11b      	bne.n	8004fc2 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6818      	ldr	r0, [r3, #0]
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	6819      	ldr	r1, [r3, #0]
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	685a      	ldr	r2, [r3, #4]
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	f000 fe57 	bl	8005c4c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	699a      	ldr	r2, [r3, #24]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f022 020c 	bic.w	r2, r2, #12
 8004fac:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	6999      	ldr	r1, [r3, #24]
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	689a      	ldr	r2, [r3, #8]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	619a      	str	r2, [r3, #24]
 8004fc0:	e060      	b.n	8005084 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2b04      	cmp	r3, #4
 8004fc6:	d11c      	bne.n	8005002 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6818      	ldr	r0, [r3, #0]
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	6819      	ldr	r1, [r3, #0]
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	685a      	ldr	r2, [r3, #4]
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	f000 fed2 	bl	8005d80 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	699a      	ldr	r2, [r3, #24]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004fea:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6999      	ldr	r1, [r3, #24]
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	021a      	lsls	r2, r3, #8
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	619a      	str	r2, [r3, #24]
 8005000:	e040      	b.n	8005084 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2b08      	cmp	r3, #8
 8005006:	d11b      	bne.n	8005040 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6818      	ldr	r0, [r3, #0]
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	6819      	ldr	r1, [r3, #0]
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	f000 ff1d 	bl	8005e56 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	69da      	ldr	r2, [r3, #28]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f022 020c 	bic.w	r2, r2, #12
 800502a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	69d9      	ldr	r1, [r3, #28]
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	689a      	ldr	r2, [r3, #8]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	430a      	orrs	r2, r1
 800503c:	61da      	str	r2, [r3, #28]
 800503e:	e021      	b.n	8005084 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2b0c      	cmp	r3, #12
 8005044:	d11c      	bne.n	8005080 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6818      	ldr	r0, [r3, #0]
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	6819      	ldr	r1, [r3, #0]
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	685a      	ldr	r2, [r3, #4]
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	68db      	ldr	r3, [r3, #12]
 8005056:	f000 ff39 	bl	8005ecc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	69da      	ldr	r2, [r3, #28]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005068:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	69d9      	ldr	r1, [r3, #28]
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	021a      	lsls	r2, r3, #8
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	430a      	orrs	r2, r1
 800507c:	61da      	str	r2, [r3, #28]
 800507e:	e001      	b.n	8005084 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800508c:	7dfb      	ldrb	r3, [r7, #23]
}
 800508e:	4618      	mov	r0, r3
 8005090:	3718      	adds	r7, #24
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
	...

08005098 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b086      	sub	sp, #24
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050a4:	2300      	movs	r3, #0
 80050a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d101      	bne.n	80050b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80050b2:	2302      	movs	r3, #2
 80050b4:	e0ff      	b.n	80052b6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2201      	movs	r2, #1
 80050ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2b14      	cmp	r3, #20
 80050c2:	f200 80f0 	bhi.w	80052a6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80050c6:	a201      	add	r2, pc, #4	; (adr r2, 80050cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80050c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050cc:	08005121 	.word	0x08005121
 80050d0:	080052a7 	.word	0x080052a7
 80050d4:	080052a7 	.word	0x080052a7
 80050d8:	080052a7 	.word	0x080052a7
 80050dc:	08005161 	.word	0x08005161
 80050e0:	080052a7 	.word	0x080052a7
 80050e4:	080052a7 	.word	0x080052a7
 80050e8:	080052a7 	.word	0x080052a7
 80050ec:	080051a3 	.word	0x080051a3
 80050f0:	080052a7 	.word	0x080052a7
 80050f4:	080052a7 	.word	0x080052a7
 80050f8:	080052a7 	.word	0x080052a7
 80050fc:	080051e3 	.word	0x080051e3
 8005100:	080052a7 	.word	0x080052a7
 8005104:	080052a7 	.word	0x080052a7
 8005108:	080052a7 	.word	0x080052a7
 800510c:	08005225 	.word	0x08005225
 8005110:	080052a7 	.word	0x080052a7
 8005114:	080052a7 	.word	0x080052a7
 8005118:	080052a7 	.word	0x080052a7
 800511c:	08005265 	.word	0x08005265
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68b9      	ldr	r1, [r7, #8]
 8005126:	4618      	mov	r0, r3
 8005128:	f000 fa90 	bl	800564c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	699a      	ldr	r2, [r3, #24]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f042 0208 	orr.w	r2, r2, #8
 800513a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	699a      	ldr	r2, [r3, #24]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f022 0204 	bic.w	r2, r2, #4
 800514a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6999      	ldr	r1, [r3, #24]
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	691a      	ldr	r2, [r3, #16]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	430a      	orrs	r2, r1
 800515c:	619a      	str	r2, [r3, #24]
      break;
 800515e:	e0a5      	b.n	80052ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68b9      	ldr	r1, [r7, #8]
 8005166:	4618      	mov	r0, r3
 8005168:	f000 fb0a 	bl	8005780 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	699a      	ldr	r2, [r3, #24]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800517a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	699a      	ldr	r2, [r3, #24]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800518a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	6999      	ldr	r1, [r3, #24]
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	691b      	ldr	r3, [r3, #16]
 8005196:	021a      	lsls	r2, r3, #8
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	430a      	orrs	r2, r1
 800519e:	619a      	str	r2, [r3, #24]
      break;
 80051a0:	e084      	b.n	80052ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68b9      	ldr	r1, [r7, #8]
 80051a8:	4618      	mov	r0, r3
 80051aa:	f000 fb7b 	bl	80058a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	69da      	ldr	r2, [r3, #28]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f042 0208 	orr.w	r2, r2, #8
 80051bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69da      	ldr	r2, [r3, #28]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f022 0204 	bic.w	r2, r2, #4
 80051cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	69d9      	ldr	r1, [r3, #28]
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	691a      	ldr	r2, [r3, #16]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	430a      	orrs	r2, r1
 80051de:	61da      	str	r2, [r3, #28]
      break;
 80051e0:	e064      	b.n	80052ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	68b9      	ldr	r1, [r7, #8]
 80051e8:	4618      	mov	r0, r3
 80051ea:	f000 fbed 	bl	80059c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	69da      	ldr	r2, [r3, #28]
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	69da      	ldr	r2, [r3, #28]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800520c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	69d9      	ldr	r1, [r3, #28]
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	691b      	ldr	r3, [r3, #16]
 8005218:	021a      	lsls	r2, r3, #8
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	430a      	orrs	r2, r1
 8005220:	61da      	str	r2, [r3, #28]
      break;
 8005222:	e043      	b.n	80052ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68b9      	ldr	r1, [r7, #8]
 800522a:	4618      	mov	r0, r3
 800522c:	f000 fc3a 	bl	8005aa4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f042 0208 	orr.w	r2, r2, #8
 800523e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f022 0204 	bic.w	r2, r2, #4
 800524e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	691a      	ldr	r2, [r3, #16]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005262:	e023      	b.n	80052ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	68b9      	ldr	r1, [r7, #8]
 800526a:	4618      	mov	r0, r3
 800526c:	f000 fc84 	bl	8005b78 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800527e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800528e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	021a      	lsls	r2, r3, #8
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	430a      	orrs	r2, r1
 80052a2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80052a4:	e002      	b.n	80052ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	75fb      	strb	r3, [r7, #23]
      break;
 80052aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2200      	movs	r2, #0
 80052b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80052b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3718      	adds	r7, #24
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop

080052c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052ca:	2300      	movs	r3, #0
 80052cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d101      	bne.n	80052dc <HAL_TIM_ConfigClockSource+0x1c>
 80052d8:	2302      	movs	r3, #2
 80052da:	e0b6      	b.n	800544a <HAL_TIM_ConfigClockSource+0x18a>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2202      	movs	r2, #2
 80052e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80052fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005306:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68ba      	ldr	r2, [r7, #8]
 800530e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005318:	d03e      	beq.n	8005398 <HAL_TIM_ConfigClockSource+0xd8>
 800531a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800531e:	f200 8087 	bhi.w	8005430 <HAL_TIM_ConfigClockSource+0x170>
 8005322:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005326:	f000 8086 	beq.w	8005436 <HAL_TIM_ConfigClockSource+0x176>
 800532a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800532e:	d87f      	bhi.n	8005430 <HAL_TIM_ConfigClockSource+0x170>
 8005330:	2b70      	cmp	r3, #112	; 0x70
 8005332:	d01a      	beq.n	800536a <HAL_TIM_ConfigClockSource+0xaa>
 8005334:	2b70      	cmp	r3, #112	; 0x70
 8005336:	d87b      	bhi.n	8005430 <HAL_TIM_ConfigClockSource+0x170>
 8005338:	2b60      	cmp	r3, #96	; 0x60
 800533a:	d050      	beq.n	80053de <HAL_TIM_ConfigClockSource+0x11e>
 800533c:	2b60      	cmp	r3, #96	; 0x60
 800533e:	d877      	bhi.n	8005430 <HAL_TIM_ConfigClockSource+0x170>
 8005340:	2b50      	cmp	r3, #80	; 0x50
 8005342:	d03c      	beq.n	80053be <HAL_TIM_ConfigClockSource+0xfe>
 8005344:	2b50      	cmp	r3, #80	; 0x50
 8005346:	d873      	bhi.n	8005430 <HAL_TIM_ConfigClockSource+0x170>
 8005348:	2b40      	cmp	r3, #64	; 0x40
 800534a:	d058      	beq.n	80053fe <HAL_TIM_ConfigClockSource+0x13e>
 800534c:	2b40      	cmp	r3, #64	; 0x40
 800534e:	d86f      	bhi.n	8005430 <HAL_TIM_ConfigClockSource+0x170>
 8005350:	2b30      	cmp	r3, #48	; 0x30
 8005352:	d064      	beq.n	800541e <HAL_TIM_ConfigClockSource+0x15e>
 8005354:	2b30      	cmp	r3, #48	; 0x30
 8005356:	d86b      	bhi.n	8005430 <HAL_TIM_ConfigClockSource+0x170>
 8005358:	2b20      	cmp	r3, #32
 800535a:	d060      	beq.n	800541e <HAL_TIM_ConfigClockSource+0x15e>
 800535c:	2b20      	cmp	r3, #32
 800535e:	d867      	bhi.n	8005430 <HAL_TIM_ConfigClockSource+0x170>
 8005360:	2b00      	cmp	r3, #0
 8005362:	d05c      	beq.n	800541e <HAL_TIM_ConfigClockSource+0x15e>
 8005364:	2b10      	cmp	r3, #16
 8005366:	d05a      	beq.n	800541e <HAL_TIM_ConfigClockSource+0x15e>
 8005368:	e062      	b.n	8005430 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6818      	ldr	r0, [r3, #0]
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	6899      	ldr	r1, [r3, #8]
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	685a      	ldr	r2, [r3, #4]
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	f000 fdfd 	bl	8005f78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800538c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68ba      	ldr	r2, [r7, #8]
 8005394:	609a      	str	r2, [r3, #8]
      break;
 8005396:	e04f      	b.n	8005438 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6818      	ldr	r0, [r3, #0]
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	6899      	ldr	r1, [r3, #8]
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	685a      	ldr	r2, [r3, #4]
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	f000 fde6 	bl	8005f78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	689a      	ldr	r2, [r3, #8]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053ba:	609a      	str	r2, [r3, #8]
      break;
 80053bc:	e03c      	b.n	8005438 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6818      	ldr	r0, [r3, #0]
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	6859      	ldr	r1, [r3, #4]
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	461a      	mov	r2, r3
 80053cc:	f000 fcaa 	bl	8005d24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2150      	movs	r1, #80	; 0x50
 80053d6:	4618      	mov	r0, r3
 80053d8:	f000 fdb4 	bl	8005f44 <TIM_ITRx_SetConfig>
      break;
 80053dc:	e02c      	b.n	8005438 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6818      	ldr	r0, [r3, #0]
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	6859      	ldr	r1, [r3, #4]
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	461a      	mov	r2, r3
 80053ec:	f000 fd04 	bl	8005df8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	2160      	movs	r1, #96	; 0x60
 80053f6:	4618      	mov	r0, r3
 80053f8:	f000 fda4 	bl	8005f44 <TIM_ITRx_SetConfig>
      break;
 80053fc:	e01c      	b.n	8005438 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6818      	ldr	r0, [r3, #0]
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	6859      	ldr	r1, [r3, #4]
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	461a      	mov	r2, r3
 800540c:	f000 fc8a 	bl	8005d24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2140      	movs	r1, #64	; 0x40
 8005416:	4618      	mov	r0, r3
 8005418:	f000 fd94 	bl	8005f44 <TIM_ITRx_SetConfig>
      break;
 800541c:	e00c      	b.n	8005438 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4619      	mov	r1, r3
 8005428:	4610      	mov	r0, r2
 800542a:	f000 fd8b 	bl	8005f44 <TIM_ITRx_SetConfig>
      break;
 800542e:	e003      	b.n	8005438 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	73fb      	strb	r3, [r7, #15]
      break;
 8005434:	e000      	b.n	8005438 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005436:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005448:	7bfb      	ldrb	r3, [r7, #15]
}
 800544a:	4618      	mov	r0, r3
 800544c:	3710      	adds	r7, #16
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
	...

08005454 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005454:	b480      	push	{r7}
 8005456:	b085      	sub	sp, #20
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800545e:	2300      	movs	r3, #0
 8005460:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	2b0c      	cmp	r3, #12
 8005466:	d831      	bhi.n	80054cc <HAL_TIM_ReadCapturedValue+0x78>
 8005468:	a201      	add	r2, pc, #4	; (adr r2, 8005470 <HAL_TIM_ReadCapturedValue+0x1c>)
 800546a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800546e:	bf00      	nop
 8005470:	080054a5 	.word	0x080054a5
 8005474:	080054cd 	.word	0x080054cd
 8005478:	080054cd 	.word	0x080054cd
 800547c:	080054cd 	.word	0x080054cd
 8005480:	080054af 	.word	0x080054af
 8005484:	080054cd 	.word	0x080054cd
 8005488:	080054cd 	.word	0x080054cd
 800548c:	080054cd 	.word	0x080054cd
 8005490:	080054b9 	.word	0x080054b9
 8005494:	080054cd 	.word	0x080054cd
 8005498:	080054cd 	.word	0x080054cd
 800549c:	080054cd 	.word	0x080054cd
 80054a0:	080054c3 	.word	0x080054c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054aa:	60fb      	str	r3, [r7, #12]

      break;
 80054ac:	e00f      	b.n	80054ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b4:	60fb      	str	r3, [r7, #12]

      break;
 80054b6:	e00a      	b.n	80054ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054be:	60fb      	str	r3, [r7, #12]

      break;
 80054c0:	e005      	b.n	80054ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c8:	60fb      	str	r3, [r7, #12]

      break;
 80054ca:	e000      	b.n	80054ce <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80054cc:	bf00      	nop
  }

  return tmpreg;
 80054ce:	68fb      	ldr	r3, [r7, #12]
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3714      	adds	r7, #20
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bc80      	pop	{r7}
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop

080054dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bc80      	pop	{r7}
 80054ec:	4770      	bx	lr

080054ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054ee:	b480      	push	{r7}
 80054f0:	b083      	sub	sp, #12
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054f6:	bf00      	nop
 80054f8:	370c      	adds	r7, #12
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bc80      	pop	{r7}
 80054fe:	4770      	bx	lr

08005500 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005500:	b480      	push	{r7}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005508:	bf00      	nop
 800550a:	370c      	adds	r7, #12
 800550c:	46bd      	mov	sp, r7
 800550e:	bc80      	pop	{r7}
 8005510:	4770      	bx	lr
	...

08005514 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005514:	b480      	push	{r7}
 8005516:	b085      	sub	sp, #20
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a41      	ldr	r2, [pc, #260]	; (800562c <TIM_Base_SetConfig+0x118>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d013      	beq.n	8005554 <TIM_Base_SetConfig+0x40>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005532:	d00f      	beq.n	8005554 <TIM_Base_SetConfig+0x40>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a3e      	ldr	r2, [pc, #248]	; (8005630 <TIM_Base_SetConfig+0x11c>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d00b      	beq.n	8005554 <TIM_Base_SetConfig+0x40>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	4a3d      	ldr	r2, [pc, #244]	; (8005634 <TIM_Base_SetConfig+0x120>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d007      	beq.n	8005554 <TIM_Base_SetConfig+0x40>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a3c      	ldr	r2, [pc, #240]	; (8005638 <TIM_Base_SetConfig+0x124>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d003      	beq.n	8005554 <TIM_Base_SetConfig+0x40>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a3b      	ldr	r2, [pc, #236]	; (800563c <TIM_Base_SetConfig+0x128>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d108      	bne.n	8005566 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800555a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	4313      	orrs	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a30      	ldr	r2, [pc, #192]	; (800562c <TIM_Base_SetConfig+0x118>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d01f      	beq.n	80055ae <TIM_Base_SetConfig+0x9a>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005574:	d01b      	beq.n	80055ae <TIM_Base_SetConfig+0x9a>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a2d      	ldr	r2, [pc, #180]	; (8005630 <TIM_Base_SetConfig+0x11c>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d017      	beq.n	80055ae <TIM_Base_SetConfig+0x9a>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a2c      	ldr	r2, [pc, #176]	; (8005634 <TIM_Base_SetConfig+0x120>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d013      	beq.n	80055ae <TIM_Base_SetConfig+0x9a>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a2b      	ldr	r2, [pc, #172]	; (8005638 <TIM_Base_SetConfig+0x124>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d00f      	beq.n	80055ae <TIM_Base_SetConfig+0x9a>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a2b      	ldr	r2, [pc, #172]	; (8005640 <TIM_Base_SetConfig+0x12c>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d00b      	beq.n	80055ae <TIM_Base_SetConfig+0x9a>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a2a      	ldr	r2, [pc, #168]	; (8005644 <TIM_Base_SetConfig+0x130>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d007      	beq.n	80055ae <TIM_Base_SetConfig+0x9a>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a29      	ldr	r2, [pc, #164]	; (8005648 <TIM_Base_SetConfig+0x134>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d003      	beq.n	80055ae <TIM_Base_SetConfig+0x9a>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a24      	ldr	r2, [pc, #144]	; (800563c <TIM_Base_SetConfig+0x128>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d108      	bne.n	80055c0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	4313      	orrs	r3, r2
 80055be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	689a      	ldr	r2, [r3, #8]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a11      	ldr	r2, [pc, #68]	; (800562c <TIM_Base_SetConfig+0x118>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d013      	beq.n	8005614 <TIM_Base_SetConfig+0x100>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a12      	ldr	r2, [pc, #72]	; (8005638 <TIM_Base_SetConfig+0x124>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d00f      	beq.n	8005614 <TIM_Base_SetConfig+0x100>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a12      	ldr	r2, [pc, #72]	; (8005640 <TIM_Base_SetConfig+0x12c>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d00b      	beq.n	8005614 <TIM_Base_SetConfig+0x100>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a11      	ldr	r2, [pc, #68]	; (8005644 <TIM_Base_SetConfig+0x130>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d007      	beq.n	8005614 <TIM_Base_SetConfig+0x100>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4a10      	ldr	r2, [pc, #64]	; (8005648 <TIM_Base_SetConfig+0x134>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d003      	beq.n	8005614 <TIM_Base_SetConfig+0x100>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	4a0b      	ldr	r2, [pc, #44]	; (800563c <TIM_Base_SetConfig+0x128>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d103      	bne.n	800561c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	691a      	ldr	r2, [r3, #16]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	615a      	str	r2, [r3, #20]
}
 8005622:	bf00      	nop
 8005624:	3714      	adds	r7, #20
 8005626:	46bd      	mov	sp, r7
 8005628:	bc80      	pop	{r7}
 800562a:	4770      	bx	lr
 800562c:	40012c00 	.word	0x40012c00
 8005630:	40000400 	.word	0x40000400
 8005634:	40000800 	.word	0x40000800
 8005638:	40013400 	.word	0x40013400
 800563c:	40015000 	.word	0x40015000
 8005640:	40014000 	.word	0x40014000
 8005644:	40014400 	.word	0x40014400
 8005648:	40014800 	.word	0x40014800

0800564c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800564c:	b480      	push	{r7}
 800564e:	b087      	sub	sp, #28
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6a1b      	ldr	r3, [r3, #32]
 800565a:	f023 0201 	bic.w	r2, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800567a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800567e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f023 0303 	bic.w	r3, r3, #3
 8005686:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	4313      	orrs	r3, r2
 8005690:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	f023 0302 	bic.w	r3, r3, #2
 8005698:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	4a30      	ldr	r2, [pc, #192]	; (8005768 <TIM_OC1_SetConfig+0x11c>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d013      	beq.n	80056d4 <TIM_OC1_SetConfig+0x88>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a2f      	ldr	r2, [pc, #188]	; (800576c <TIM_OC1_SetConfig+0x120>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d00f      	beq.n	80056d4 <TIM_OC1_SetConfig+0x88>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	4a2e      	ldr	r2, [pc, #184]	; (8005770 <TIM_OC1_SetConfig+0x124>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d00b      	beq.n	80056d4 <TIM_OC1_SetConfig+0x88>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a2d      	ldr	r2, [pc, #180]	; (8005774 <TIM_OC1_SetConfig+0x128>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d007      	beq.n	80056d4 <TIM_OC1_SetConfig+0x88>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a2c      	ldr	r2, [pc, #176]	; (8005778 <TIM_OC1_SetConfig+0x12c>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d003      	beq.n	80056d4 <TIM_OC1_SetConfig+0x88>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a2b      	ldr	r2, [pc, #172]	; (800577c <TIM_OC1_SetConfig+0x130>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d10c      	bne.n	80056ee <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	f023 0308 	bic.w	r3, r3, #8
 80056da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	697a      	ldr	r2, [r7, #20]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f023 0304 	bic.w	r3, r3, #4
 80056ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a1d      	ldr	r2, [pc, #116]	; (8005768 <TIM_OC1_SetConfig+0x11c>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d013      	beq.n	800571e <TIM_OC1_SetConfig+0xd2>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a1c      	ldr	r2, [pc, #112]	; (800576c <TIM_OC1_SetConfig+0x120>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d00f      	beq.n	800571e <TIM_OC1_SetConfig+0xd2>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a1b      	ldr	r2, [pc, #108]	; (8005770 <TIM_OC1_SetConfig+0x124>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d00b      	beq.n	800571e <TIM_OC1_SetConfig+0xd2>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a1a      	ldr	r2, [pc, #104]	; (8005774 <TIM_OC1_SetConfig+0x128>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d007      	beq.n	800571e <TIM_OC1_SetConfig+0xd2>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a19      	ldr	r2, [pc, #100]	; (8005778 <TIM_OC1_SetConfig+0x12c>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d003      	beq.n	800571e <TIM_OC1_SetConfig+0xd2>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a18      	ldr	r2, [pc, #96]	; (800577c <TIM_OC1_SetConfig+0x130>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d111      	bne.n	8005742 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005724:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800572c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	4313      	orrs	r3, r2
 8005736:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	699b      	ldr	r3, [r3, #24]
 800573c:	693a      	ldr	r2, [r7, #16]
 800573e:	4313      	orrs	r3, r2
 8005740:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	693a      	ldr	r2, [r7, #16]
 8005746:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	697a      	ldr	r2, [r7, #20]
 800575a:	621a      	str	r2, [r3, #32]
}
 800575c:	bf00      	nop
 800575e:	371c      	adds	r7, #28
 8005760:	46bd      	mov	sp, r7
 8005762:	bc80      	pop	{r7}
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	40012c00 	.word	0x40012c00
 800576c:	40013400 	.word	0x40013400
 8005770:	40014000 	.word	0x40014000
 8005774:	40014400 	.word	0x40014400
 8005778:	40014800 	.word	0x40014800
 800577c:	40015000 	.word	0x40015000

08005780 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005780:	b480      	push	{r7}
 8005782:	b087      	sub	sp, #28
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a1b      	ldr	r3, [r3, #32]
 800578e:	f023 0210 	bic.w	r2, r3, #16
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a1b      	ldr	r3, [r3, #32]
 800579a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	699b      	ldr	r3, [r3, #24]
 80057a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80057ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	021b      	lsls	r3, r3, #8
 80057c2:	68fa      	ldr	r2, [r7, #12]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	f023 0320 	bic.w	r3, r3, #32
 80057ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	011b      	lsls	r3, r3, #4
 80057d6:	697a      	ldr	r2, [r7, #20]
 80057d8:	4313      	orrs	r3, r2
 80057da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a2b      	ldr	r2, [pc, #172]	; (800588c <TIM_OC2_SetConfig+0x10c>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d007      	beq.n	80057f4 <TIM_OC2_SetConfig+0x74>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a2a      	ldr	r2, [pc, #168]	; (8005890 <TIM_OC2_SetConfig+0x110>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d003      	beq.n	80057f4 <TIM_OC2_SetConfig+0x74>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a29      	ldr	r2, [pc, #164]	; (8005894 <TIM_OC2_SetConfig+0x114>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d10d      	bne.n	8005810 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	011b      	lsls	r3, r3, #4
 8005802:	697a      	ldr	r2, [r7, #20]
 8005804:	4313      	orrs	r3, r2
 8005806:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800580e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a1e      	ldr	r2, [pc, #120]	; (800588c <TIM_OC2_SetConfig+0x10c>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d013      	beq.n	8005840 <TIM_OC2_SetConfig+0xc0>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4a1d      	ldr	r2, [pc, #116]	; (8005890 <TIM_OC2_SetConfig+0x110>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d00f      	beq.n	8005840 <TIM_OC2_SetConfig+0xc0>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a1d      	ldr	r2, [pc, #116]	; (8005898 <TIM_OC2_SetConfig+0x118>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d00b      	beq.n	8005840 <TIM_OC2_SetConfig+0xc0>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4a1c      	ldr	r2, [pc, #112]	; (800589c <TIM_OC2_SetConfig+0x11c>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d007      	beq.n	8005840 <TIM_OC2_SetConfig+0xc0>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	4a1b      	ldr	r2, [pc, #108]	; (80058a0 <TIM_OC2_SetConfig+0x120>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d003      	beq.n	8005840 <TIM_OC2_SetConfig+0xc0>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	4a16      	ldr	r2, [pc, #88]	; (8005894 <TIM_OC2_SetConfig+0x114>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d113      	bne.n	8005868 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005846:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800584e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	695b      	ldr	r3, [r3, #20]
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	693a      	ldr	r2, [r7, #16]
 8005858:	4313      	orrs	r3, r2
 800585a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	693a      	ldr	r2, [r7, #16]
 8005864:	4313      	orrs	r3, r2
 8005866:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	68fa      	ldr	r2, [r7, #12]
 8005872:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	685a      	ldr	r2, [r3, #4]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	621a      	str	r2, [r3, #32]
}
 8005882:	bf00      	nop
 8005884:	371c      	adds	r7, #28
 8005886:	46bd      	mov	sp, r7
 8005888:	bc80      	pop	{r7}
 800588a:	4770      	bx	lr
 800588c:	40012c00 	.word	0x40012c00
 8005890:	40013400 	.word	0x40013400
 8005894:	40015000 	.word	0x40015000
 8005898:	40014000 	.word	0x40014000
 800589c:	40014400 	.word	0x40014400
 80058a0:	40014800 	.word	0x40014800

080058a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b087      	sub	sp, #28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a1b      	ldr	r3, [r3, #32]
 80058be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	69db      	ldr	r3, [r3, #28]
 80058ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f023 0303 	bic.w	r3, r3, #3
 80058de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	68fa      	ldr	r2, [r7, #12]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80058f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	021b      	lsls	r3, r3, #8
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	4a2b      	ldr	r2, [pc, #172]	; (80059b0 <TIM_OC3_SetConfig+0x10c>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d007      	beq.n	8005916 <TIM_OC3_SetConfig+0x72>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a2a      	ldr	r2, [pc, #168]	; (80059b4 <TIM_OC3_SetConfig+0x110>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d003      	beq.n	8005916 <TIM_OC3_SetConfig+0x72>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a29      	ldr	r2, [pc, #164]	; (80059b8 <TIM_OC3_SetConfig+0x114>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d10d      	bne.n	8005932 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800591c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	021b      	lsls	r3, r3, #8
 8005924:	697a      	ldr	r2, [r7, #20]
 8005926:	4313      	orrs	r3, r2
 8005928:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005930:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	4a1e      	ldr	r2, [pc, #120]	; (80059b0 <TIM_OC3_SetConfig+0x10c>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d013      	beq.n	8005962 <TIM_OC3_SetConfig+0xbe>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	4a1d      	ldr	r2, [pc, #116]	; (80059b4 <TIM_OC3_SetConfig+0x110>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d00f      	beq.n	8005962 <TIM_OC3_SetConfig+0xbe>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a1d      	ldr	r2, [pc, #116]	; (80059bc <TIM_OC3_SetConfig+0x118>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d00b      	beq.n	8005962 <TIM_OC3_SetConfig+0xbe>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a1c      	ldr	r2, [pc, #112]	; (80059c0 <TIM_OC3_SetConfig+0x11c>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d007      	beq.n	8005962 <TIM_OC3_SetConfig+0xbe>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a1b      	ldr	r2, [pc, #108]	; (80059c4 <TIM_OC3_SetConfig+0x120>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d003      	beq.n	8005962 <TIM_OC3_SetConfig+0xbe>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a16      	ldr	r2, [pc, #88]	; (80059b8 <TIM_OC3_SetConfig+0x114>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d113      	bne.n	800598a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005968:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005970:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	695b      	ldr	r3, [r3, #20]
 8005976:	011b      	lsls	r3, r3, #4
 8005978:	693a      	ldr	r2, [r7, #16]
 800597a:	4313      	orrs	r3, r2
 800597c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	011b      	lsls	r3, r3, #4
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	4313      	orrs	r3, r2
 8005988:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	693a      	ldr	r2, [r7, #16]
 800598e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	68fa      	ldr	r2, [r7, #12]
 8005994:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	685a      	ldr	r2, [r3, #4]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	621a      	str	r2, [r3, #32]
}
 80059a4:	bf00      	nop
 80059a6:	371c      	adds	r7, #28
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bc80      	pop	{r7}
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	40012c00 	.word	0x40012c00
 80059b4:	40013400 	.word	0x40013400
 80059b8:	40015000 	.word	0x40015000
 80059bc:	40014000 	.word	0x40014000
 80059c0:	40014400 	.word	0x40014400
 80059c4:	40014800 	.word	0x40014800

080059c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b087      	sub	sp, #28
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a1b      	ldr	r3, [r3, #32]
 80059d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a1b      	ldr	r3, [r3, #32]
 80059e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	69db      	ldr	r3, [r3, #28]
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80059f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	021b      	lsls	r3, r3, #8
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	031b      	lsls	r3, r3, #12
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a19      	ldr	r2, [pc, #100]	; (8005a8c <TIM_OC4_SetConfig+0xc4>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d013      	beq.n	8005a54 <TIM_OC4_SetConfig+0x8c>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a18      	ldr	r2, [pc, #96]	; (8005a90 <TIM_OC4_SetConfig+0xc8>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d00f      	beq.n	8005a54 <TIM_OC4_SetConfig+0x8c>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a17      	ldr	r2, [pc, #92]	; (8005a94 <TIM_OC4_SetConfig+0xcc>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d00b      	beq.n	8005a54 <TIM_OC4_SetConfig+0x8c>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a16      	ldr	r2, [pc, #88]	; (8005a98 <TIM_OC4_SetConfig+0xd0>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d007      	beq.n	8005a54 <TIM_OC4_SetConfig+0x8c>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a15      	ldr	r2, [pc, #84]	; (8005a9c <TIM_OC4_SetConfig+0xd4>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d003      	beq.n	8005a54 <TIM_OC4_SetConfig+0x8c>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a14      	ldr	r2, [pc, #80]	; (8005aa0 <TIM_OC4_SetConfig+0xd8>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d109      	bne.n	8005a68 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	695b      	ldr	r3, [r3, #20]
 8005a60:	019b      	lsls	r3, r3, #6
 8005a62:	697a      	ldr	r2, [r7, #20]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	697a      	ldr	r2, [r7, #20]
 8005a6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	685a      	ldr	r2, [r3, #4]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	621a      	str	r2, [r3, #32]
}
 8005a82:	bf00      	nop
 8005a84:	371c      	adds	r7, #28
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bc80      	pop	{r7}
 8005a8a:	4770      	bx	lr
 8005a8c:	40012c00 	.word	0x40012c00
 8005a90:	40013400 	.word	0x40013400
 8005a94:	40014000 	.word	0x40014000
 8005a98:	40014400 	.word	0x40014400
 8005a9c:	40014800 	.word	0x40014800
 8005aa0:	40015000 	.word	0x40015000

08005aa4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b087      	sub	sp, #28
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6a1b      	ldr	r3, [r3, #32]
 8005ab2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a1b      	ldr	r3, [r3, #32]
 8005abe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ad2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005ae8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	041b      	lsls	r3, r3, #16
 8005af0:	693a      	ldr	r2, [r7, #16]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a19      	ldr	r2, [pc, #100]	; (8005b60 <TIM_OC5_SetConfig+0xbc>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d013      	beq.n	8005b26 <TIM_OC5_SetConfig+0x82>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a18      	ldr	r2, [pc, #96]	; (8005b64 <TIM_OC5_SetConfig+0xc0>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d00f      	beq.n	8005b26 <TIM_OC5_SetConfig+0x82>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a17      	ldr	r2, [pc, #92]	; (8005b68 <TIM_OC5_SetConfig+0xc4>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d00b      	beq.n	8005b26 <TIM_OC5_SetConfig+0x82>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a16      	ldr	r2, [pc, #88]	; (8005b6c <TIM_OC5_SetConfig+0xc8>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d007      	beq.n	8005b26 <TIM_OC5_SetConfig+0x82>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a15      	ldr	r2, [pc, #84]	; (8005b70 <TIM_OC5_SetConfig+0xcc>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d003      	beq.n	8005b26 <TIM_OC5_SetConfig+0x82>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a14      	ldr	r2, [pc, #80]	; (8005b74 <TIM_OC5_SetConfig+0xd0>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d109      	bne.n	8005b3a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	021b      	lsls	r3, r3, #8
 8005b34:	697a      	ldr	r2, [r7, #20]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	697a      	ldr	r2, [r7, #20]
 8005b3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	685a      	ldr	r2, [r3, #4]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	693a      	ldr	r2, [r7, #16]
 8005b52:	621a      	str	r2, [r3, #32]
}
 8005b54:	bf00      	nop
 8005b56:	371c      	adds	r7, #28
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bc80      	pop	{r7}
 8005b5c:	4770      	bx	lr
 8005b5e:	bf00      	nop
 8005b60:	40012c00 	.word	0x40012c00
 8005b64:	40013400 	.word	0x40013400
 8005b68:	40014000 	.word	0x40014000
 8005b6c:	40014400 	.word	0x40014400
 8005b70:	40014800 	.word	0x40014800
 8005b74:	40015000 	.word	0x40015000

08005b78 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b087      	sub	sp, #28
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6a1b      	ldr	r3, [r3, #32]
 8005b86:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a1b      	ldr	r3, [r3, #32]
 8005b92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ba6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005baa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	021b      	lsls	r3, r3, #8
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005bbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	051b      	lsls	r3, r3, #20
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a19      	ldr	r2, [pc, #100]	; (8005c34 <TIM_OC6_SetConfig+0xbc>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d013      	beq.n	8005bfc <TIM_OC6_SetConfig+0x84>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a18      	ldr	r2, [pc, #96]	; (8005c38 <TIM_OC6_SetConfig+0xc0>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d00f      	beq.n	8005bfc <TIM_OC6_SetConfig+0x84>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	4a17      	ldr	r2, [pc, #92]	; (8005c3c <TIM_OC6_SetConfig+0xc4>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d00b      	beq.n	8005bfc <TIM_OC6_SetConfig+0x84>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4a16      	ldr	r2, [pc, #88]	; (8005c40 <TIM_OC6_SetConfig+0xc8>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d007      	beq.n	8005bfc <TIM_OC6_SetConfig+0x84>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4a15      	ldr	r2, [pc, #84]	; (8005c44 <TIM_OC6_SetConfig+0xcc>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d003      	beq.n	8005bfc <TIM_OC6_SetConfig+0x84>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a14      	ldr	r2, [pc, #80]	; (8005c48 <TIM_OC6_SetConfig+0xd0>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d109      	bne.n	8005c10 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	695b      	ldr	r3, [r3, #20]
 8005c08:	029b      	lsls	r3, r3, #10
 8005c0a:	697a      	ldr	r2, [r7, #20]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	697a      	ldr	r2, [r7, #20]
 8005c14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	685a      	ldr	r2, [r3, #4]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	693a      	ldr	r2, [r7, #16]
 8005c28:	621a      	str	r2, [r3, #32]
}
 8005c2a:	bf00      	nop
 8005c2c:	371c      	adds	r7, #28
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bc80      	pop	{r7}
 8005c32:	4770      	bx	lr
 8005c34:	40012c00 	.word	0x40012c00
 8005c38:	40013400 	.word	0x40013400
 8005c3c:	40014000 	.word	0x40014000
 8005c40:	40014400 	.word	0x40014400
 8005c44:	40014800 	.word	0x40014800
 8005c48:	40015000 	.word	0x40015000

08005c4c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
 8005c58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	f023 0201 	bic.w	r2, r3, #1
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6a1b      	ldr	r3, [r3, #32]
 8005c70:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	4a25      	ldr	r2, [pc, #148]	; (8005d0c <TIM_TI1_SetConfig+0xc0>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d017      	beq.n	8005caa <TIM_TI1_SetConfig+0x5e>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c80:	d013      	beq.n	8005caa <TIM_TI1_SetConfig+0x5e>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	4a22      	ldr	r2, [pc, #136]	; (8005d10 <TIM_TI1_SetConfig+0xc4>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d00f      	beq.n	8005caa <TIM_TI1_SetConfig+0x5e>
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	4a21      	ldr	r2, [pc, #132]	; (8005d14 <TIM_TI1_SetConfig+0xc8>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d00b      	beq.n	8005caa <TIM_TI1_SetConfig+0x5e>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	4a20      	ldr	r2, [pc, #128]	; (8005d18 <TIM_TI1_SetConfig+0xcc>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d007      	beq.n	8005caa <TIM_TI1_SetConfig+0x5e>
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	4a1f      	ldr	r2, [pc, #124]	; (8005d1c <TIM_TI1_SetConfig+0xd0>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d003      	beq.n	8005caa <TIM_TI1_SetConfig+0x5e>
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	4a1e      	ldr	r2, [pc, #120]	; (8005d20 <TIM_TI1_SetConfig+0xd4>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d101      	bne.n	8005cae <TIM_TI1_SetConfig+0x62>
 8005caa:	2301      	movs	r3, #1
 8005cac:	e000      	b.n	8005cb0 <TIM_TI1_SetConfig+0x64>
 8005cae:	2300      	movs	r3, #0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d008      	beq.n	8005cc6 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	f023 0303 	bic.w	r3, r3, #3
 8005cba:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	617b      	str	r3, [r7, #20]
 8005cc4:	e003      	b.n	8005cce <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	f043 0301 	orr.w	r3, r3, #1
 8005ccc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	011b      	lsls	r3, r3, #4
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	697a      	ldr	r2, [r7, #20]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	f023 030a 	bic.w	r3, r3, #10
 8005ce8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	f003 030a 	and.w	r3, r3, #10
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	697a      	ldr	r2, [r7, #20]
 8005cfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	693a      	ldr	r2, [r7, #16]
 8005d00:	621a      	str	r2, [r3, #32]
}
 8005d02:	bf00      	nop
 8005d04:	371c      	adds	r7, #28
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bc80      	pop	{r7}
 8005d0a:	4770      	bx	lr
 8005d0c:	40012c00 	.word	0x40012c00
 8005d10:	40000400 	.word	0x40000400
 8005d14:	40000800 	.word	0x40000800
 8005d18:	40013400 	.word	0x40013400
 8005d1c:	40014000 	.word	0x40014000
 8005d20:	40015000 	.word	0x40015000

08005d24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b087      	sub	sp, #28
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6a1b      	ldr	r3, [r3, #32]
 8005d34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6a1b      	ldr	r3, [r3, #32]
 8005d3a:	f023 0201 	bic.w	r2, r3, #1
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	699b      	ldr	r3, [r3, #24]
 8005d46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	011b      	lsls	r3, r3, #4
 8005d54:	693a      	ldr	r2, [r7, #16]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	f023 030a 	bic.w	r3, r3, #10
 8005d60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d62:	697a      	ldr	r2, [r7, #20]
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	693a      	ldr	r2, [r7, #16]
 8005d6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	621a      	str	r2, [r3, #32]
}
 8005d76:	bf00      	nop
 8005d78:	371c      	adds	r7, #28
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bc80      	pop	{r7}
 8005d7e:	4770      	bx	lr

08005d80 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b087      	sub	sp, #28
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	60f8      	str	r0, [r7, #12]
 8005d88:	60b9      	str	r1, [r7, #8]
 8005d8a:	607a      	str	r2, [r7, #4]
 8005d8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	6a1b      	ldr	r3, [r3, #32]
 8005d92:	f023 0210 	bic.w	r2, r3, #16
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	699b      	ldr	r3, [r3, #24]
 8005d9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6a1b      	ldr	r3, [r3, #32]
 8005da4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	021b      	lsls	r3, r3, #8
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005dbe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	031b      	lsls	r3, r3, #12
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005dd2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	011b      	lsls	r3, r3, #4
 8005dd8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	697a      	ldr	r2, [r7, #20]
 8005de6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	693a      	ldr	r2, [r7, #16]
 8005dec:	621a      	str	r2, [r3, #32]
}
 8005dee:	bf00      	nop
 8005df0:	371c      	adds	r7, #28
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bc80      	pop	{r7}
 8005df6:	4770      	bx	lr

08005df8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b087      	sub	sp, #28
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6a1b      	ldr	r3, [r3, #32]
 8005e08:	f023 0210 	bic.w	r2, r3, #16
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6a1b      	ldr	r3, [r3, #32]
 8005e1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e22:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	031b      	lsls	r3, r3, #12
 8005e28:	697a      	ldr	r2, [r7, #20]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	011b      	lsls	r3, r3, #4
 8005e3a:	693a      	ldr	r2, [r7, #16]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	697a      	ldr	r2, [r7, #20]
 8005e44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	621a      	str	r2, [r3, #32]
}
 8005e4c:	bf00      	nop
 8005e4e:	371c      	adds	r7, #28
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bc80      	pop	{r7}
 8005e54:	4770      	bx	lr

08005e56 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e56:	b480      	push	{r7}
 8005e58:	b087      	sub	sp, #28
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	60f8      	str	r0, [r7, #12]
 8005e5e:	60b9      	str	r1, [r7, #8]
 8005e60:	607a      	str	r2, [r7, #4]
 8005e62:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6a1b      	ldr	r3, [r3, #32]
 8005e68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	69db      	ldr	r3, [r3, #28]
 8005e74:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	f023 0303 	bic.w	r3, r3, #3
 8005e82:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e92:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	011b      	lsls	r3, r3, #4
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	697a      	ldr	r2, [r7, #20]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005ea6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	021b      	lsls	r3, r3, #8
 8005eac:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005eb0:	693a      	ldr	r2, [r7, #16]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	697a      	ldr	r2, [r7, #20]
 8005eba:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	693a      	ldr	r2, [r7, #16]
 8005ec0:	621a      	str	r2, [r3, #32]
}
 8005ec2:	bf00      	nop
 8005ec4:	371c      	adds	r7, #28
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bc80      	pop	{r7}
 8005eca:	4770      	bx	lr

08005ecc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b087      	sub	sp, #28
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
 8005ed8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6a1b      	ldr	r3, [r3, #32]
 8005ede:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	69db      	ldr	r3, [r3, #28]
 8005eea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	6a1b      	ldr	r3, [r3, #32]
 8005ef0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ef8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	021b      	lsls	r3, r3, #8
 8005efe:	697a      	ldr	r2, [r7, #20]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f0a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	031b      	lsls	r3, r3, #12
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	697a      	ldr	r2, [r7, #20]
 8005f14:	4313      	orrs	r3, r2
 8005f16:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005f1e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	031b      	lsls	r3, r3, #12
 8005f24:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005f28:	693a      	ldr	r2, [r7, #16]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	697a      	ldr	r2, [r7, #20]
 8005f32:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	693a      	ldr	r2, [r7, #16]
 8005f38:	621a      	str	r2, [r3, #32]
}
 8005f3a:	bf00      	nop
 8005f3c:	371c      	adds	r7, #28
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	bc80      	pop	{r7}
 8005f42:	4770      	bx	lr

08005f44 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b085      	sub	sp, #20
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f5a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f5c:	683a      	ldr	r2, [r7, #0]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	4313      	orrs	r3, r2
 8005f62:	f043 0307 	orr.w	r3, r3, #7
 8005f66:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	609a      	str	r2, [r3, #8]
}
 8005f6e:	bf00      	nop
 8005f70:	3714      	adds	r7, #20
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr

08005f78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b087      	sub	sp, #28
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	607a      	str	r2, [r7, #4]
 8005f84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	021a      	lsls	r2, r3, #8
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	431a      	orrs	r2, r3
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	697a      	ldr	r2, [r7, #20]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	697a      	ldr	r2, [r7, #20]
 8005faa:	609a      	str	r2, [r3, #8]
}
 8005fac:	bf00      	nop
 8005fae:	371c      	adds	r7, #28
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bc80      	pop	{r7}
 8005fb4:	4770      	bx	lr

08005fb6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	b087      	sub	sp, #28
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	60f8      	str	r0, [r7, #12]
 8005fbe:	60b9      	str	r1, [r7, #8]
 8005fc0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	f003 031f 	and.w	r3, r3, #31
 8005fc8:	2201      	movs	r2, #1
 8005fca:	fa02 f303 	lsl.w	r3, r2, r3
 8005fce:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6a1a      	ldr	r2, [r3, #32]
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	43db      	mvns	r3, r3
 8005fd8:	401a      	ands	r2, r3
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6a1a      	ldr	r2, [r3, #32]
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	f003 031f 	and.w	r3, r3, #31
 8005fe8:	6879      	ldr	r1, [r7, #4]
 8005fea:	fa01 f303 	lsl.w	r3, r1, r3
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	621a      	str	r2, [r3, #32]
}
 8005ff4:	bf00      	nop
 8005ff6:	371c      	adds	r7, #28
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bc80      	pop	{r7}
 8005ffc:	4770      	bx	lr
	...

08006000 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006000:	b480      	push	{r7}
 8006002:	b085      	sub	sp, #20
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006010:	2b01      	cmp	r3, #1
 8006012:	d101      	bne.n	8006018 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006014:	2302      	movs	r3, #2
 8006016:	e06d      	b.n	80060f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2202      	movs	r2, #2
 8006024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a30      	ldr	r2, [pc, #192]	; (8006100 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d009      	beq.n	8006056 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a2f      	ldr	r2, [pc, #188]	; (8006104 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d004      	beq.n	8006056 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a2d      	ldr	r2, [pc, #180]	; (8006108 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d108      	bne.n	8006068 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800605c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	4313      	orrs	r3, r2
 8006066:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800606e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68fa      	ldr	r2, [r7, #12]
 8006076:	4313      	orrs	r3, r2
 8006078:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a1e      	ldr	r2, [pc, #120]	; (8006100 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d01d      	beq.n	80060c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006094:	d018      	beq.n	80060c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a1c      	ldr	r2, [pc, #112]	; (800610c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d013      	beq.n	80060c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a1a      	ldr	r2, [pc, #104]	; (8006110 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d00e      	beq.n	80060c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a15      	ldr	r2, [pc, #84]	; (8006104 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d009      	beq.n	80060c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a16      	ldr	r2, [pc, #88]	; (8006114 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d004      	beq.n	80060c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a11      	ldr	r2, [pc, #68]	; (8006108 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d10c      	bne.n	80060e2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3714      	adds	r7, #20
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bc80      	pop	{r7}
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop
 8006100:	40012c00 	.word	0x40012c00
 8006104:	40013400 	.word	0x40013400
 8006108:	40015000 	.word	0x40015000
 800610c:	40000400 	.word	0x40000400
 8006110:	40000800 	.word	0x40000800
 8006114:	40014000 	.word	0x40014000

08006118 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006120:	bf00      	nop
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	bc80      	pop	{r7}
 8006128:	4770      	bx	lr

0800612a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800612a:	b480      	push	{r7}
 800612c:	b083      	sub	sp, #12
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006132:	bf00      	nop
 8006134:	370c      	adds	r7, #12
 8006136:	46bd      	mov	sp, r7
 8006138:	bc80      	pop	{r7}
 800613a:	4770      	bx	lr

0800613c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006144:	bf00      	nop
 8006146:	370c      	adds	r7, #12
 8006148:	46bd      	mov	sp, r7
 800614a:	bc80      	pop	{r7}
 800614c:	4770      	bx	lr
	...

08006150 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e0a7      	b.n	80062b2 <HAL_I2C_Init+0x162>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006168:	b2db      	uxtb	r3, r3
 800616a:	2b00      	cmp	r3, #0
 800616c:	d12c      	bne.n	80061c8 <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	4a50      	ldr	r2, [pc, #320]	; (80062bc <HAL_I2C_Init+0x16c>)
 800617a:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a50      	ldr	r2, [pc, #320]	; (80062c0 <HAL_I2C_Init+0x170>)
 8006180:	651a      	str	r2, [r3, #80]	; 0x50
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a4f      	ldr	r2, [pc, #316]	; (80062c4 <HAL_I2C_Init+0x174>)
 8006186:	655a      	str	r2, [r3, #84]	; 0x54
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a4f      	ldr	r2, [pc, #316]	; (80062c8 <HAL_I2C_Init+0x178>)
 800618c:	659a      	str	r2, [r3, #88]	; 0x58
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	4a4e      	ldr	r2, [pc, #312]	; (80062cc <HAL_I2C_Init+0x17c>)
 8006192:	65da      	str	r2, [r3, #92]	; 0x5c
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	4a4e      	ldr	r2, [pc, #312]	; (80062d0 <HAL_I2C_Init+0x180>)
 8006198:	661a      	str	r2, [r3, #96]	; 0x60
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a4d      	ldr	r2, [pc, #308]	; (80062d4 <HAL_I2C_Init+0x184>)
 800619e:	665a      	str	r2, [r3, #100]	; 0x64
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4a4d      	ldr	r2, [pc, #308]	; (80062d8 <HAL_I2C_Init+0x188>)
 80061a4:	669a      	str	r2, [r3, #104]	; 0x68
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a4c      	ldr	r2, [pc, #304]	; (80062dc <HAL_I2C_Init+0x18c>)
 80061aa:	66da      	str	r2, [r3, #108]	; 0x6c
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	4a4c      	ldr	r2, [pc, #304]	; (80062e0 <HAL_I2C_Init+0x190>)
 80061b0:	671a      	str	r2, [r3, #112]	; 0x70

    if (hi2c->MspInitCallback == NULL)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d102      	bne.n	80061c0 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a49      	ldr	r2, [pc, #292]	; (80062e4 <HAL_I2C_Init+0x194>)
 80061be:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2224      	movs	r2, #36	; 0x24
 80061cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f022 0201 	bic.w	r2, r2, #1
 80061de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80061ec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	689a      	ldr	r2, [r3, #8]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061fc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	2b01      	cmp	r3, #1
 8006204:	d107      	bne.n	8006216 <HAL_I2C_Init+0xc6>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	689a      	ldr	r2, [r3, #8]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006212:	609a      	str	r2, [r3, #8]
 8006214:	e006      	b.n	8006224 <HAL_I2C_Init+0xd4>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	689a      	ldr	r2, [r3, #8]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006222:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	2b02      	cmp	r3, #2
 800622a:	d104      	bne.n	8006236 <HAL_I2C_Init+0xe6>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006234:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	6812      	ldr	r2, [r2, #0]
 8006240:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006244:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006248:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68da      	ldr	r2, [r3, #12]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006258:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	691a      	ldr	r2, [r3, #16]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	699b      	ldr	r3, [r3, #24]
 800626a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	430a      	orrs	r2, r1
 8006272:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	69d9      	ldr	r1, [r3, #28]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6a1a      	ldr	r2, [r3, #32]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	430a      	orrs	r2, r1
 8006282:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f042 0201 	orr.w	r2, r2, #1
 8006292:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2220      	movs	r2, #32
 800629e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2200      	movs	r2, #0
 80062a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3708      	adds	r7, #8
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
 80062ba:	bf00      	nop
 80062bc:	080066f9 	.word	0x080066f9
 80062c0:	0800670b 	.word	0x0800670b
 80062c4:	0800671d 	.word	0x0800671d
 80062c8:	0800672f 	.word	0x0800672f
 80062cc:	0800675b 	.word	0x0800675b
 80062d0:	0800b719 	.word	0x0800b719
 80062d4:	0800b739 	.word	0x0800b739
 80062d8:	0800b759 	.word	0x0800b759
 80062dc:	0800676d 	.word	0x0800676d
 80062e0:	08006741 	.word	0x08006741
 80062e4:	080082d5 	.word	0x080082d5

080062e8 <HAL_I2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b08a      	sub	sp, #40	; 0x28
 80062ec:	af02      	add	r7, sp, #8
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	4608      	mov	r0, r1
 80062f2:	4611      	mov	r1, r2
 80062f4:	461a      	mov	r2, r3
 80062f6:	4603      	mov	r3, r0
 80062f8:	817b      	strh	r3, [r7, #10]
 80062fa:	460b      	mov	r3, r1
 80062fc:	813b      	strh	r3, [r7, #8]
 80062fe:	4613      	mov	r3, r2
 8006300:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006308:	b2db      	uxtb	r3, r3
 800630a:	2b20      	cmp	r3, #32
 800630c:	f040 80d5 	bne.w	80064ba <HAL_I2C_Mem_Write_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8006310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006312:	2b00      	cmp	r3, #0
 8006314:	d002      	beq.n	800631c <HAL_I2C_Mem_Write_DMA+0x34>
 8006316:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006318:	2b00      	cmp	r3, #0
 800631a:	d105      	bne.n	8006328 <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006322:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e0c9      	b.n	80064bc <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	699b      	ldr	r3, [r3, #24]
 800632e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006332:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006336:	d101      	bne.n	800633c <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 8006338:	2302      	movs	r3, #2
 800633a:	e0bf      	b.n	80064bc <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006342:	2b01      	cmp	r3, #1
 8006344:	d101      	bne.n	800634a <HAL_I2C_Mem_Write_DMA+0x62>
 8006346:	2302      	movs	r3, #2
 8006348:	e0b8      	b.n	80064bc <HAL_I2C_Mem_Write_DMA+0x1d4>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2201      	movs	r2, #1
 800634e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006352:	f001 fdaf 	bl	8007eb4 <HAL_GetTick>
 8006356:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2221      	movs	r2, #33	; 0x21
 800635c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2240      	movs	r2, #64	; 0x40
 8006364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006372:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8006378:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	4a51      	ldr	r2, [pc, #324]	; (80064c4 <HAL_I2C_Mem_Write_DMA+0x1dc>)
 800637e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	4a51      	ldr	r2, [pc, #324]	; (80064c8 <HAL_I2C_Mem_Write_DMA+0x1e0>)
 8006384:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800638a:	b29b      	uxth	r3, r3
 800638c:	2bff      	cmp	r3, #255	; 0xff
 800638e:	d906      	bls.n	800639e <HAL_I2C_Mem_Write_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	22ff      	movs	r2, #255	; 0xff
 8006394:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8006396:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800639a:	61fb      	str	r3, [r7, #28]
 800639c:	e007      	b.n	80063ae <HAL_I2C_Mem_Write_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063a2:	b29a      	uxth	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80063a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80063ac:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart)
 80063ae:	88f8      	ldrh	r0, [r7, #6]
 80063b0:	893a      	ldrh	r2, [r7, #8]
 80063b2:	8979      	ldrh	r1, [r7, #10]
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	9301      	str	r3, [sp, #4]
 80063b8:	2319      	movs	r3, #25
 80063ba:	9300      	str	r3, [sp, #0]
 80063bc:	4603      	mov	r3, r0
 80063be:	68f8      	ldr	r0, [r7, #12]
 80063c0:	f000 fca2 	bl	8006d08 <I2C_RequestMemoryWrite>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d005      	beq.n	80063d6 <HAL_I2C_Mem_Write_DMA+0xee>
        != HAL_OK)
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e072      	b.n	80064bc <HAL_I2C_Mem_Write_DMA+0x1d4>
    }


    if (hi2c->hdmatx != NULL)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d020      	beq.n	8006420 <HAL_I2C_Mem_Write_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063e2:	4a3a      	ldr	r2, [pc, #232]	; (80064cc <HAL_I2C_Mem_Write_DMA+0x1e4>)
 80063e4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ea:	4a39      	ldr	r2, [pc, #228]	; (80064d0 <HAL_I2C_Mem_Write_DMA+0x1e8>)
 80063ec:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f2:	2200      	movs	r2, #0
 80063f4:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmatx->XferAbortCallback = NULL;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063fa:	2200      	movs	r2, #0
 80063fc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006402:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	3328      	adds	r3, #40	; 0x28
 800640a:	461a      	mov	r2, r3
                                       hi2c->XferSize);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8006410:	f7fd feb9 	bl	8004186 <HAL_DMA_Start_IT>
 8006414:	4603      	mov	r3, r0
 8006416:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8006418:	7dfb      	ldrb	r3, [r7, #23]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d139      	bne.n	8006492 <HAL_I2C_Mem_Write_DMA+0x1aa>
 800641e:	e013      	b.n	8006448 <HAL_I2C_Mem_Write_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2220      	movs	r2, #32
 8006424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006434:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	e039      	b.n	80064bc <HAL_I2C_Mem_Write_DMA+0x1d4>
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800644c:	b2da      	uxtb	r2, r3
 800644e:	8979      	ldrh	r1, [r7, #10]
 8006450:	2300      	movs	r3, #0
 8006452:	9300      	str	r3, [sp, #0]
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	68f8      	ldr	r0, [r7, #12]
 8006458:	f001 fb2a 	bl	8007ab0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006460:	b29a      	uxth	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	b29a      	uxth	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2200      	movs	r2, #0
 8006472:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006476:	2110      	movs	r1, #16
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f001 fb45 	bl	8007b08 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800648c:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800648e:	2300      	movs	r3, #0
 8006490:	e014      	b.n	80064bc <HAL_I2C_Mem_Write_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2220      	movs	r2, #32
 8006496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064a6:	f043 0210 	orr.w	r2, r3, #16
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e000      	b.n	80064bc <HAL_I2C_Mem_Write_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 80064ba:	2302      	movs	r3, #2
  }
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3720      	adds	r7, #32
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	ffff0000 	.word	0xffff0000
 80064c8:	08006985 	.word	0x08006985
 80064cc:	0800772d 	.word	0x0800772d
 80064d0:	08007859 	.word	0x08007859

080064d4 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b08a      	sub	sp, #40	; 0x28
 80064d8:	af02      	add	r7, sp, #8
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	4608      	mov	r0, r1
 80064de:	4611      	mov	r1, r2
 80064e0:	461a      	mov	r2, r3
 80064e2:	4603      	mov	r3, r0
 80064e4:	817b      	strh	r3, [r7, #10]
 80064e6:	460b      	mov	r3, r1
 80064e8:	813b      	strh	r3, [r7, #8]
 80064ea:	4613      	mov	r3, r2
 80064ec:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	2b20      	cmp	r3, #32
 80064f8:	f040 80d5 	bne.w	80066a6 <HAL_I2C_Mem_Read_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 80064fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d002      	beq.n	8006508 <HAL_I2C_Mem_Read_DMA+0x34>
 8006502:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006504:	2b00      	cmp	r3, #0
 8006506:	d105      	bne.n	8006514 <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800650e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e0c9      	b.n	80066a8 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	699b      	ldr	r3, [r3, #24]
 800651a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800651e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006522:	d101      	bne.n	8006528 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 8006524:	2302      	movs	r3, #2
 8006526:	e0bf      	b.n	80066a8 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800652e:	2b01      	cmp	r3, #1
 8006530:	d101      	bne.n	8006536 <HAL_I2C_Mem_Read_DMA+0x62>
 8006532:	2302      	movs	r3, #2
 8006534:	e0b8      	b.n	80066a8 <HAL_I2C_Mem_Read_DMA+0x1d4>
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800653e:	f001 fcb9 	bl	8007eb4 <HAL_GetTick>
 8006542:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2222      	movs	r2, #34	; 0x22
 8006548:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2240      	movs	r2, #64	; 0x40
 8006550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2200      	movs	r2, #0
 8006558:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800655e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8006564:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	4a51      	ldr	r2, [pc, #324]	; (80066b0 <HAL_I2C_Mem_Read_DMA+0x1dc>)
 800656a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	4a51      	ldr	r2, [pc, #324]	; (80066b4 <HAL_I2C_Mem_Read_DMA+0x1e0>)
 8006570:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006576:	b29b      	uxth	r3, r3
 8006578:	2bff      	cmp	r3, #255	; 0xff
 800657a:	d906      	bls.n	800658a <HAL_I2C_Mem_Read_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	22ff      	movs	r2, #255	; 0xff
 8006580:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8006582:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006586:	61fb      	str	r3, [r7, #28]
 8006588:	e007      	b.n	800659a <HAL_I2C_Mem_Read_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800658e:	b29a      	uxth	r2, r3
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006594:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006598:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800659a:	88f8      	ldrh	r0, [r7, #6]
 800659c:	893a      	ldrh	r2, [r7, #8]
 800659e:	8979      	ldrh	r1, [r7, #10]
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	9301      	str	r3, [sp, #4]
 80065a4:	2319      	movs	r3, #25
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	4603      	mov	r3, r0
 80065aa:	68f8      	ldr	r0, [r7, #12]
 80065ac:	f000 fc00 	bl	8006db0 <I2C_RequestMemoryRead>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d005      	beq.n	80065c2 <HAL_I2C_Mem_Read_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	e072      	b.n	80066a8 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (hi2c->hdmarx != NULL)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d020      	beq.n	800660c <HAL_I2C_Mem_Read_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ce:	4a3a      	ldr	r2, [pc, #232]	; (80066b8 <HAL_I2C_Mem_Read_DMA+0x1e4>)
 80065d0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065d6:	4a39      	ldr	r2, [pc, #228]	; (80066bc <HAL_I2C_Mem_Read_DMA+0x1e8>)
 80065d8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065de:	2200      	movs	r2, #0
 80065e0:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmarx->XferAbortCallback = NULL;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065e6:	2200      	movs	r2, #0
 80065e8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	3324      	adds	r3, #36	; 0x24
 80065f4:	4619      	mov	r1, r3
 80065f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
                                       hi2c->XferSize);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80065fc:	f7fd fdc3 	bl	8004186 <HAL_DMA_Start_IT>
 8006600:	4603      	mov	r3, r0
 8006602:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8006604:	7dfb      	ldrb	r3, [r7, #23]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d139      	bne.n	800667e <HAL_I2C_Mem_Read_DMA+0x1aa>
 800660a:	e013      	b.n	8006634 <HAL_I2C_Mem_Read_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2220      	movs	r2, #32
 8006610:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006620:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2200      	movs	r2, #0
 800662c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e039      	b.n	80066a8 <HAL_I2C_Mem_Read_DMA+0x1d4>
    {
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006638:	b2da      	uxtb	r2, r3
 800663a:	8979      	ldrh	r1, [r7, #10]
 800663c:	4b20      	ldr	r3, [pc, #128]	; (80066c0 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 800663e:	9300      	str	r3, [sp, #0]
 8006640:	69fb      	ldr	r3, [r7, #28]
 8006642:	68f8      	ldr	r0, [r7, #12]
 8006644:	f001 fa34 	bl	8007ab0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800664c:	b29a      	uxth	r2, r3
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	b29a      	uxth	r2, r3
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8006662:	2110      	movs	r1, #16
 8006664:	68f8      	ldr	r0, [r7, #12]
 8006666:	f001 fa4f 	bl	8007b08 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006678:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800667a:	2300      	movs	r3, #0
 800667c:	e014      	b.n	80066a8 <HAL_I2C_Mem_Read_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2220      	movs	r2, #32
 8006682:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006692:	f043 0210 	orr.w	r2, r3, #16
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e000      	b.n	80066a8 <HAL_I2C_Mem_Read_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 80066a6:	2302      	movs	r3, #2
  }
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3720      	adds	r7, #32
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}
 80066b0:	ffff0000 	.word	0xffff0000
 80066b4:	08006985 	.word	0x08006985
 80066b8:	080077c3 	.word	0x080077c3
 80066bc:	08007859 	.word	0x08007859
 80066c0:	80002400 	.word	0x80002400

080066c4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d005      	beq.n	80066f0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066e8:	68ba      	ldr	r2, [r7, #8]
 80066ea:	68f9      	ldr	r1, [r7, #12]
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	4798      	blx	r3
  }
}
 80066f0:	bf00      	nop
 80066f2:	3710      	adds	r7, #16
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006700:	bf00      	nop
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	bc80      	pop	{r7}
 8006708:	4770      	bx	lr

0800670a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800670a:	b480      	push	{r7}
 800670c:	b083      	sub	sp, #12
 800670e:	af00      	add	r7, sp, #0
 8006710:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006712:	bf00      	nop
 8006714:	370c      	adds	r7, #12
 8006716:	46bd      	mov	sp, r7
 8006718:	bc80      	pop	{r7}
 800671a:	4770      	bx	lr

0800671c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800671c:	b480      	push	{r7}
 800671e:	b083      	sub	sp, #12
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006724:	bf00      	nop
 8006726:	370c      	adds	r7, #12
 8006728:	46bd      	mov	sp, r7
 800672a:	bc80      	pop	{r7}
 800672c:	4770      	bx	lr

0800672e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800672e:	b480      	push	{r7}
 8006730:	b083      	sub	sp, #12
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006736:	bf00      	nop
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	bc80      	pop	{r7}
 800673e:	4770      	bx	lr

08006740 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	460b      	mov	r3, r1
 800674a:	70fb      	strb	r3, [r7, #3]
 800674c:	4613      	mov	r3, r2
 800674e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006750:	bf00      	nop
 8006752:	370c      	adds	r7, #12
 8006754:	46bd      	mov	sp, r7
 8006756:	bc80      	pop	{r7}
 8006758:	4770      	bx	lr

0800675a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800675a:	b480      	push	{r7}
 800675c:	b083      	sub	sp, #12
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8006762:	bf00      	nop
 8006764:	370c      	adds	r7, #12
 8006766:	46bd      	mov	sp, r7
 8006768:	bc80      	pop	{r7}
 800676a:	4770      	bx	lr

0800676c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800676c:	b480      	push	{r7}
 800676e:	b083      	sub	sp, #12
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006774:	bf00      	nop
 8006776:	370c      	adds	r7, #12
 8006778:	46bd      	mov	sp, r7
 800677a:	bc80      	pop	{r7}
 800677c:	4770      	bx	lr

0800677e <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800677e:	b480      	push	{r7}
 8006780:	b083      	sub	sp, #12
 8006782:	af00      	add	r7, sp, #0
 8006784:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 800678a:	4618      	mov	r0, r3
 800678c:	370c      	adds	r7, #12
 800678e:	46bd      	mov	sp, r7
 8006790:	bc80      	pop	{r7}
 8006792:	4770      	bx	lr

08006794 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b086      	sub	sp, #24
 8006798:	af00      	add	r7, sp, #0
 800679a:	60f8      	str	r0, [r7, #12]
 800679c:	60b9      	str	r1, [r7, #8]
 800679e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a4:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d101      	bne.n	80067b8 <I2C_Slave_ISR_IT+0x24>
 80067b4:	2302      	movs	r3, #2
 80067b6:	e0e1      	b.n	800697c <I2C_Slave_ISR_IT+0x1e8>
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	f003 0320 	and.w	r3, r3, #32
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d008      	beq.n	80067dc <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d003      	beq.n	80067dc <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80067d4:	6939      	ldr	r1, [r7, #16]
 80067d6:	68f8      	ldr	r0, [r7, #12]
 80067d8:	f000 fd2c 	bl	8007234 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	f003 0310 	and.w	r3, r3, #16
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d04b      	beq.n	800687e <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d046      	beq.n	800687e <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d128      	bne.n	800684c <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006800:	b2db      	uxtb	r3, r3
 8006802:	2b28      	cmp	r3, #40	; 0x28
 8006804:	d108      	bne.n	8006818 <I2C_Slave_ISR_IT+0x84>
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800680c:	d104      	bne.n	8006818 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800680e:	6939      	ldr	r1, [r7, #16]
 8006810:	68f8      	ldr	r0, [r7, #12]
 8006812:	f000 fe19 	bl	8007448 <I2C_ITListenCplt>
 8006816:	e031      	b.n	800687c <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800681e:	b2db      	uxtb	r3, r3
 8006820:	2b29      	cmp	r3, #41	; 0x29
 8006822:	d10e      	bne.n	8006842 <I2C_Slave_ISR_IT+0xae>
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800682a:	d00a      	beq.n	8006842 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2210      	movs	r2, #16
 8006832:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006834:	68f8      	ldr	r0, [r7, #12]
 8006836:	f000 ff56 	bl	80076e6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	f000 fbcf 	bl	8006fde <I2C_ITSlaveSeqCplt>
 8006840:	e01c      	b.n	800687c <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2210      	movs	r2, #16
 8006848:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800684a:	e08f      	b.n	800696c <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2210      	movs	r2, #16
 8006852:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006858:	f043 0204 	orr.w	r2, r3, #4
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d003      	beq.n	800686e <I2C_Slave_ISR_IT+0xda>
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800686c:	d17e      	bne.n	800696c <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006872:	4619      	mov	r1, r3
 8006874:	68f8      	ldr	r0, [r7, #12]
 8006876:	f000 fe3d 	bl	80074f4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800687a:	e077      	b.n	800696c <I2C_Slave_ISR_IT+0x1d8>
 800687c:	e076      	b.n	800696c <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	f003 0304 	and.w	r3, r3, #4
 8006884:	2b00      	cmp	r3, #0
 8006886:	d02f      	beq.n	80068e8 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800688e:	2b00      	cmp	r3, #0
 8006890:	d02a      	beq.n	80068e8 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006896:	b29b      	uxth	r3, r3
 8006898:	2b00      	cmp	r3, #0
 800689a:	d018      	beq.n	80068ce <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a6:	b2d2      	uxtb	r2, r2
 80068a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ae:	1c5a      	adds	r2, r3, #1
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068b8:	3b01      	subs	r3, #1
 80068ba:	b29a      	uxth	r2, r3
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	3b01      	subs	r3, #1
 80068c8:	b29a      	uxth	r2, r3
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d14b      	bne.n	8006970 <I2C_Slave_ISR_IT+0x1dc>
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80068de:	d047      	beq.n	8006970 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80068e0:	68f8      	ldr	r0, [r7, #12]
 80068e2:	f000 fb7c 	bl	8006fde <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80068e6:	e043      	b.n	8006970 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	f003 0308 	and.w	r3, r3, #8
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d009      	beq.n	8006906 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d004      	beq.n	8006906 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80068fc:	6939      	ldr	r1, [r7, #16]
 80068fe:	68f8      	ldr	r0, [r7, #12]
 8006900:	f000 faaa 	bl	8006e58 <I2C_ITAddrCplt>
 8006904:	e035      	b.n	8006972 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f003 0302 	and.w	r3, r3, #2
 800690c:	2b00      	cmp	r3, #0
 800690e:	d030      	beq.n	8006972 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006916:	2b00      	cmp	r3, #0
 8006918:	d02b      	beq.n	8006972 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800691e:	b29b      	uxth	r3, r3
 8006920:	2b00      	cmp	r3, #0
 8006922:	d018      	beq.n	8006956 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006928:	781a      	ldrb	r2, [r3, #0]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006934:	1c5a      	adds	r2, r3, #1
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800693e:	b29b      	uxth	r3, r3
 8006940:	3b01      	subs	r3, #1
 8006942:	b29a      	uxth	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800694c:	3b01      	subs	r3, #1
 800694e:	b29a      	uxth	r2, r3
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	851a      	strh	r2, [r3, #40]	; 0x28
 8006954:	e00d      	b.n	8006972 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800695c:	d002      	beq.n	8006964 <I2C_Slave_ISR_IT+0x1d0>
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d106      	bne.n	8006972 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006964:	68f8      	ldr	r0, [r7, #12]
 8006966:	f000 fb3a 	bl	8006fde <I2C_ITSlaveSeqCplt>
 800696a:	e002      	b.n	8006972 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 800696c:	bf00      	nop
 800696e:	e000      	b.n	8006972 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8006970:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800697a:	2300      	movs	r3, #0
}
 800697c:	4618      	mov	r0, r3
 800697e:	3718      	adds	r7, #24
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b088      	sub	sp, #32
 8006988:	af02      	add	r7, sp, #8
 800698a:	60f8      	str	r0, [r7, #12]
 800698c:	60b9      	str	r1, [r7, #8]
 800698e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006996:	2b01      	cmp	r3, #1
 8006998:	d101      	bne.n	800699e <I2C_Master_ISR_DMA+0x1a>
 800699a:	2302      	movs	r3, #2
 800699c:	e0d9      	b.n	8006b52 <I2C_Master_ISR_DMA+0x1ce>
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2201      	movs	r2, #1
 80069a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	f003 0310 	and.w	r3, r3, #16
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d016      	beq.n	80069de <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d011      	beq.n	80069de <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2210      	movs	r2, #16
 80069c0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069c6:	f043 0204 	orr.w	r2, r3, #4
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80069ce:	2120      	movs	r1, #32
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	f001 f899 	bl	8007b08 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	f000 fe85 	bl	80076e6 <I2C_Flush_TXDR>
 80069dc:	e0b4      	b.n	8006b48 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d071      	beq.n	8006acc <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d06c      	beq.n	8006acc <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a00:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d04e      	beq.n	8006aaa <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a18:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	2bff      	cmp	r3, #255	; 0xff
 8006a22:	d906      	bls.n	8006a32 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	22ff      	movs	r2, #255	; 0xff
 8006a28:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8006a2a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006a2e:	617b      	str	r3, [r7, #20]
 8006a30:	e010      	b.n	8006a54 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a36:	b29a      	uxth	r2, r3
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a40:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006a44:	d003      	beq.n	8006a4e <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a4a:	617b      	str	r3, [r7, #20]
 8006a4c:	e002      	b.n	8006a54 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8006a4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006a52:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a58:	b2da      	uxtb	r2, r3
 8006a5a:	8a79      	ldrh	r1, [r7, #18]
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	9300      	str	r3, [sp, #0]
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	68f8      	ldr	r0, [r7, #12]
 8006a64:	f001 f824 	bl	8007ab0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a72:	1ad3      	subs	r3, r2, r3
 8006a74:	b29a      	uxth	r2, r3
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	2b22      	cmp	r3, #34	; 0x22
 8006a84:	d108      	bne.n	8006a98 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a94:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006a96:	e057      	b.n	8006b48 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006aa6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8006aa8:	e04e      	b.n	8006b48 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ab4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ab8:	d003      	beq.n	8006ac2 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8006aba:	68f8      	ldr	r0, [r7, #12]
 8006abc:	f000 fa50 	bl	8006f60 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8006ac0:	e042      	b.n	8006b48 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006ac2:	2140      	movs	r1, #64	; 0x40
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f000 fd15 	bl	80074f4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8006aca:	e03d      	b.n	8006b48 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d028      	beq.n	8006b28 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d023      	beq.n	8006b28 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d119      	bne.n	8006b1e <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006af4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006af8:	d025      	beq.n	8006b46 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006afe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006b02:	d108      	bne.n	8006b16 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	685a      	ldr	r2, [r3, #4]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b12:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8006b14:	e017      	b.n	8006b46 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8006b16:	68f8      	ldr	r0, [r7, #12]
 8006b18:	f000 fa22 	bl	8006f60 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8006b1c:	e013      	b.n	8006b46 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006b1e:	2140      	movs	r1, #64	; 0x40
 8006b20:	68f8      	ldr	r0, [r7, #12]
 8006b22:	f000 fce7 	bl	80074f4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006b26:	e00e      	b.n	8006b46 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	f003 0320 	and.w	r3, r3, #32
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00a      	beq.n	8006b48 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d005      	beq.n	8006b48 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8006b3c:	68b9      	ldr	r1, [r7, #8]
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f000 faac 	bl	800709c <I2C_ITMasterCplt>
 8006b44:	e000      	b.n	8006b48 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8006b46:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006b50:	2300      	movs	r3, #0
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3718      	adds	r7, #24
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}

08006b5a <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8006b5a:	b580      	push	{r7, lr}
 8006b5c:	b088      	sub	sp, #32
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	60f8      	str	r0, [r7, #12]
 8006b62:	60b9      	str	r1, [r7, #8]
 8006b64:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b6a:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d101      	bne.n	8006b7e <I2C_Slave_ISR_DMA+0x24>
 8006b7a:	2302      	movs	r3, #2
 8006b7c:	e0bf      	b.n	8006cfe <I2C_Slave_ISR_DMA+0x1a4>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2201      	movs	r2, #1
 8006b82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	f003 0320 	and.w	r3, r3, #32
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d008      	beq.n	8006ba2 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d003      	beq.n	8006ba2 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8006b9a:	68b9      	ldr	r1, [r7, #8]
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f000 fb49 	bl	8007234 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	f003 0310 	and.w	r3, r3, #16
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	f000 8095 	beq.w	8006cd8 <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	f000 808f 	beq.w	8006cd8 <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d104      	bne.n	8006bce <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d07d      	beq.n	8006cca <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d00c      	beq.n	8006bf0 <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d007      	beq.n	8006bf0 <I2C_Slave_ISR_DMA+0x96>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d101      	bne.n	8006bf0 <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 8006bec:	2301      	movs	r3, #1
 8006bee:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d00c      	beq.n	8006c12 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d007      	beq.n	8006c12 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d101      	bne.n	8006c12 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8006c12:	69fb      	ldr	r3, [r7, #28]
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d128      	bne.n	8006c6a <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	2b28      	cmp	r3, #40	; 0x28
 8006c22:	d108      	bne.n	8006c36 <I2C_Slave_ISR_DMA+0xdc>
 8006c24:	69bb      	ldr	r3, [r7, #24]
 8006c26:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006c2a:	d104      	bne.n	8006c36 <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8006c2c:	68b9      	ldr	r1, [r7, #8]
 8006c2e:	68f8      	ldr	r0, [r7, #12]
 8006c30:	f000 fc0a 	bl	8007448 <I2C_ITListenCplt>
 8006c34:	e048      	b.n	8006cc8 <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c3c:	b2db      	uxtb	r3, r3
 8006c3e:	2b29      	cmp	r3, #41	; 0x29
 8006c40:	d10e      	bne.n	8006c60 <I2C_Slave_ISR_DMA+0x106>
 8006c42:	69bb      	ldr	r3, [r7, #24]
 8006c44:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006c48:	d00a      	beq.n	8006c60 <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2210      	movs	r2, #16
 8006c50:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8006c52:	68f8      	ldr	r0, [r7, #12]
 8006c54:	f000 fd47 	bl	80076e6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8006c58:	68f8      	ldr	r0, [r7, #12]
 8006c5a:	f000 f9c0 	bl	8006fde <I2C_ITSlaveSeqCplt>
 8006c5e:	e033      	b.n	8006cc8 <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2210      	movs	r2, #16
 8006c66:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8006c68:	e034      	b.n	8006cd4 <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2210      	movs	r2, #16
 8006c70:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c76:	f043 0204 	orr.w	r2, r3, #4
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c84:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d003      	beq.n	8006c94 <I2C_Slave_ISR_DMA+0x13a>
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006c92:	d11f      	bne.n	8006cd4 <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006c94:	7dfb      	ldrb	r3, [r7, #23]
 8006c96:	2b21      	cmp	r3, #33	; 0x21
 8006c98:	d002      	beq.n	8006ca0 <I2C_Slave_ISR_DMA+0x146>
 8006c9a:	7dfb      	ldrb	r3, [r7, #23]
 8006c9c:	2b29      	cmp	r3, #41	; 0x29
 8006c9e:	d103      	bne.n	8006ca8 <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2221      	movs	r2, #33	; 0x21
 8006ca4:	631a      	str	r2, [r3, #48]	; 0x30
 8006ca6:	e008      	b.n	8006cba <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006ca8:	7dfb      	ldrb	r3, [r7, #23]
 8006caa:	2b22      	cmp	r3, #34	; 0x22
 8006cac:	d002      	beq.n	8006cb4 <I2C_Slave_ISR_DMA+0x15a>
 8006cae:	7dfb      	ldrb	r3, [r7, #23]
 8006cb0:	2b2a      	cmp	r3, #42	; 0x2a
 8006cb2:	d102      	bne.n	8006cba <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2222      	movs	r2, #34	; 0x22
 8006cb8:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	68f8      	ldr	r0, [r7, #12]
 8006cc2:	f000 fc17 	bl	80074f4 <I2C_ITError>
      if (treatdmanack == 1U)
 8006cc6:	e005      	b.n	8006cd4 <I2C_Slave_ISR_DMA+0x17a>
 8006cc8:	e004      	b.n	8006cd4 <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	2210      	movs	r2, #16
 8006cd0:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8006cd2:	e00f      	b.n	8006cf4 <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 8006cd4:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8006cd6:	e00d      	b.n	8006cf4 <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	f003 0308 	and.w	r3, r3, #8
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d008      	beq.n	8006cf4 <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d003      	beq.n	8006cf4 <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8006cec:	68b9      	ldr	r1, [r7, #8]
 8006cee:	68f8      	ldr	r0, [r7, #12]
 8006cf0:	f000 f8b2 	bl	8006e58 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006cfc:	2300      	movs	r3, #0
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3720      	adds	r7, #32
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
	...

08006d08 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b086      	sub	sp, #24
 8006d0c:	af02      	add	r7, sp, #8
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	4608      	mov	r0, r1
 8006d12:	4611      	mov	r1, r2
 8006d14:	461a      	mov	r2, r3
 8006d16:	4603      	mov	r3, r0
 8006d18:	817b      	strh	r3, [r7, #10]
 8006d1a:	460b      	mov	r3, r1
 8006d1c:	813b      	strh	r3, [r7, #8]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006d22:	88fb      	ldrh	r3, [r7, #6]
 8006d24:	b2da      	uxtb	r2, r3
 8006d26:	8979      	ldrh	r1, [r7, #10]
 8006d28:	4b20      	ldr	r3, [pc, #128]	; (8006dac <I2C_RequestMemoryWrite+0xa4>)
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006d30:	68f8      	ldr	r0, [r7, #12]
 8006d32:	f000 febd 	bl	8007ab0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d36:	69fa      	ldr	r2, [r7, #28]
 8006d38:	69b9      	ldr	r1, [r7, #24]
 8006d3a:	68f8      	ldr	r0, [r7, #12]
 8006d3c:	f000 fe01 	bl	8007942 <I2C_WaitOnTXISFlagUntilTimeout>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d001      	beq.n	8006d4a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	e02c      	b.n	8006da4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d4a:	88fb      	ldrh	r3, [r7, #6]
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d105      	bne.n	8006d5c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d50:	893b      	ldrh	r3, [r7, #8]
 8006d52:	b2da      	uxtb	r2, r3
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	629a      	str	r2, [r3, #40]	; 0x28
 8006d5a:	e015      	b.n	8006d88 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006d5c:	893b      	ldrh	r3, [r7, #8]
 8006d5e:	0a1b      	lsrs	r3, r3, #8
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	b2da      	uxtb	r2, r3
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d6a:	69fa      	ldr	r2, [r7, #28]
 8006d6c:	69b9      	ldr	r1, [r7, #24]
 8006d6e:	68f8      	ldr	r0, [r7, #12]
 8006d70:	f000 fde7 	bl	8007942 <I2C_WaitOnTXISFlagUntilTimeout>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d001      	beq.n	8006d7e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e012      	b.n	8006da4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d7e:	893b      	ldrh	r3, [r7, #8]
 8006d80:	b2da      	uxtb	r2, r3
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006d88:	69fb      	ldr	r3, [r7, #28]
 8006d8a:	9300      	str	r3, [sp, #0]
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	2180      	movs	r1, #128	; 0x80
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f000 fd95 	bl	80078c2 <I2C_WaitOnFlagUntilTimeout>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d001      	beq.n	8006da2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e000      	b.n	8006da4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006da2:	2300      	movs	r3, #0
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3710      	adds	r7, #16
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}
 8006dac:	80002000 	.word	0x80002000

08006db0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af02      	add	r7, sp, #8
 8006db6:	60f8      	str	r0, [r7, #12]
 8006db8:	4608      	mov	r0, r1
 8006dba:	4611      	mov	r1, r2
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	817b      	strh	r3, [r7, #10]
 8006dc2:	460b      	mov	r3, r1
 8006dc4:	813b      	strh	r3, [r7, #8]
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006dca:	88fb      	ldrh	r3, [r7, #6]
 8006dcc:	b2da      	uxtb	r2, r3
 8006dce:	8979      	ldrh	r1, [r7, #10]
 8006dd0:	4b20      	ldr	r3, [pc, #128]	; (8006e54 <I2C_RequestMemoryRead+0xa4>)
 8006dd2:	9300      	str	r3, [sp, #0]
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	f000 fe6a 	bl	8007ab0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ddc:	69fa      	ldr	r2, [r7, #28]
 8006dde:	69b9      	ldr	r1, [r7, #24]
 8006de0:	68f8      	ldr	r0, [r7, #12]
 8006de2:	f000 fdae 	bl	8007942 <I2C_WaitOnTXISFlagUntilTimeout>
 8006de6:	4603      	mov	r3, r0
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d001      	beq.n	8006df0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	e02c      	b.n	8006e4a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006df0:	88fb      	ldrh	r3, [r7, #6]
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d105      	bne.n	8006e02 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006df6:	893b      	ldrh	r3, [r7, #8]
 8006df8:	b2da      	uxtb	r2, r3
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	629a      	str	r2, [r3, #40]	; 0x28
 8006e00:	e015      	b.n	8006e2e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006e02:	893b      	ldrh	r3, [r7, #8]
 8006e04:	0a1b      	lsrs	r3, r3, #8
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	b2da      	uxtb	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e10:	69fa      	ldr	r2, [r7, #28]
 8006e12:	69b9      	ldr	r1, [r7, #24]
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	f000 fd94 	bl	8007942 <I2C_WaitOnTXISFlagUntilTimeout>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d001      	beq.n	8006e24 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	e012      	b.n	8006e4a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e24:	893b      	ldrh	r3, [r7, #8]
 8006e26:	b2da      	uxtb	r2, r3
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006e2e:	69fb      	ldr	r3, [r7, #28]
 8006e30:	9300      	str	r3, [sp, #0]
 8006e32:	69bb      	ldr	r3, [r7, #24]
 8006e34:	2200      	movs	r2, #0
 8006e36:	2140      	movs	r1, #64	; 0x40
 8006e38:	68f8      	ldr	r0, [r7, #12]
 8006e3a:	f000 fd42 	bl	80078c2 <I2C_WaitOnFlagUntilTimeout>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d001      	beq.n	8006e48 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e000      	b.n	8006e4a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006e48:	2300      	movs	r3, #0
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3710      	adds	r7, #16
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	bf00      	nop
 8006e54:	80002000 	.word	0x80002000

08006e58 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006e6e:	2b28      	cmp	r3, #40	; 0x28
 8006e70:	d16a      	bne.n	8006f48 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	699b      	ldr	r3, [r3, #24]
 8006e78:	0c1b      	lsrs	r3, r3, #16
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	f003 0301 	and.w	r3, r3, #1
 8006e80:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	699b      	ldr	r3, [r3, #24]
 8006e88:	0c1b      	lsrs	r3, r3, #16
 8006e8a:	b29b      	uxth	r3, r3
 8006e8c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8006e90:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e9e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8006eac:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	d138      	bne.n	8006f28 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8006eb6:	897b      	ldrh	r3, [r7, #10]
 8006eb8:	09db      	lsrs	r3, r3, #7
 8006eba:	b29a      	uxth	r2, r3
 8006ebc:	89bb      	ldrh	r3, [r7, #12]
 8006ebe:	4053      	eors	r3, r2
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	f003 0306 	and.w	r3, r3, #6
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d11c      	bne.n	8006f04 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8006eca:	897b      	ldrh	r3, [r7, #10]
 8006ecc:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ed2:	1c5a      	adds	r2, r3, #1
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006edc:	2b02      	cmp	r3, #2
 8006ede:	d13b      	bne.n	8006f58 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2208      	movs	r2, #8
 8006eec:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006efa:	89ba      	ldrh	r2, [r7, #12]
 8006efc:	7bf9      	ldrb	r1, [r7, #15]
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006f02:	e029      	b.n	8006f58 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8006f04:	893b      	ldrh	r3, [r7, #8]
 8006f06:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006f08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 fe5d 	bl	8007bcc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f1e:	89ba      	ldrh	r2, [r7, #12]
 8006f20:	7bf9      	ldrb	r1, [r7, #15]
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	4798      	blx	r3
}
 8006f26:	e017      	b.n	8006f58 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006f28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f000 fe4d 	bl	8007bcc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f3e:	89ba      	ldrh	r2, [r7, #12]
 8006f40:	7bf9      	ldrb	r1, [r7, #15]
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	4798      	blx	r3
}
 8006f46:	e007      	b.n	8006f58 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	2208      	movs	r2, #8
 8006f4e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8006f58:	bf00      	nop
 8006f5a:	3710      	adds	r7, #16
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	2b21      	cmp	r3, #33	; 0x21
 8006f7a:	d116      	bne.n	8006faa <I2C_ITMasterSeqCplt+0x4a>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2220      	movs	r2, #32
 8006f80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2211      	movs	r2, #17
 8006f88:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006f90:	2101      	movs	r1, #1
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 fe1a 	bl	8007bcc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	4798      	blx	r3
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006fa8:	e015      	b.n	8006fd6 <I2C_ITMasterSeqCplt+0x76>
    hi2c->State         = HAL_I2C_STATE_READY;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2220      	movs	r2, #32
 8006fae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2212      	movs	r2, #18
 8006fb6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006fbe:	2102      	movs	r1, #2
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 fe03 	bl	8007bcc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->MasterRxCpltCallback(hi2c);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	4798      	blx	r3
}
 8006fd6:	bf00      	nop
 8006fd8:	3708      	adds	r7, #8
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}

08006fde <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8006fde:	b580      	push	{r7, lr}
 8006fe0:	b084      	sub	sp, #16
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d008      	beq.n	8007012 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800700e:	601a      	str	r2, [r3, #0]
 8007010:	e00c      	b.n	800702c <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007018:	2b00      	cmp	r3, #0
 800701a:	d007      	beq.n	800702c <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800702a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007032:	b2db      	uxtb	r3, r3
 8007034:	2b29      	cmp	r3, #41	; 0x29
 8007036:	d113      	bne.n	8007060 <I2C_ITSlaveSeqCplt+0x82>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2228      	movs	r2, #40	; 0x28
 800703c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2221      	movs	r2, #33	; 0x21
 8007044:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007046:	2101      	movs	r1, #1
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 fdbf 	bl	8007bcc <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 800705e:	e018      	b.n	8007092 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007066:	b2db      	uxtb	r3, r3
 8007068:	2b2a      	cmp	r3, #42	; 0x2a
 800706a:	d112      	bne.n	8007092 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2228      	movs	r2, #40	; 0x28
 8007070:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2222      	movs	r2, #34	; 0x22
 8007078:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800707a:	2102      	movs	r1, #2
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f000 fda5 	bl	8007bcc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	4798      	blx	r3
}
 8007092:	bf00      	nop
 8007094:	3710      	adds	r7, #16
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}
	...

0800709c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b086      	sub	sp, #24
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	2220      	movs	r2, #32
 80070b0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	2b21      	cmp	r3, #33	; 0x21
 80070bc:	d107      	bne.n	80070ce <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80070be:	2101      	movs	r1, #1
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f000 fd83 	bl	8007bcc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2211      	movs	r2, #17
 80070ca:	631a      	str	r2, [r3, #48]	; 0x30
 80070cc:	e00c      	b.n	80070e8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	2b22      	cmp	r3, #34	; 0x22
 80070d8:	d106      	bne.n	80070e8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80070da:	2102      	movs	r1, #2
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f000 fd75 	bl	8007bcc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2212      	movs	r2, #18
 80070e6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	6859      	ldr	r1, [r3, #4]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	4b4e      	ldr	r3, [pc, #312]	; (800722c <I2C_ITMasterCplt+0x190>)
 80070f4:	400b      	ands	r3, r1
 80070f6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	4a4b      	ldr	r2, [pc, #300]	; (8007230 <I2C_ITMasterCplt+0x194>)
 8007102:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	f003 0310 	and.w	r3, r3, #16
 800710a:	2b00      	cmp	r3, #0
 800710c:	d009      	beq.n	8007122 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	2210      	movs	r2, #16
 8007114:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800711a:	f043 0204 	orr.w	r2, r3, #4
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007128:	b2db      	uxtb	r3, r3
 800712a:	2b60      	cmp	r3, #96	; 0x60
 800712c:	d10a      	bne.n	8007144 <I2C_ITMasterCplt+0xa8>
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	f003 0304 	and.w	r3, r3, #4
 8007134:	2b00      	cmp	r3, #0
 8007136:	d005      	beq.n	8007144 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800713e:	b2db      	uxtb	r3, r3
 8007140:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8007142:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f000 face 	bl	80076e6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800714e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007156:	b2db      	uxtb	r3, r3
 8007158:	2b60      	cmp	r3, #96	; 0x60
 800715a:	d002      	beq.n	8007162 <I2C_ITMasterCplt+0xc6>
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d006      	beq.n	8007170 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007166:	4619      	mov	r1, r3
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f000 f9c3 	bl	80074f4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800716e:	e058      	b.n	8007222 <I2C_ITMasterCplt+0x186>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b21      	cmp	r3, #33	; 0x21
 800717a:	d126      	bne.n	80071ca <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2220      	movs	r2, #32
 8007180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007190:	b2db      	uxtb	r3, r3
 8007192:	2b40      	cmp	r3, #64	; 0x40
 8007194:	d10c      	bne.n	80071b0 <I2C_ITMasterCplt+0x114>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2200      	movs	r2, #0
 800719a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemTxCpltCallback(hi2c);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	4798      	blx	r3
}
 80071ae:	e038      	b.n	8007222 <I2C_ITMasterCplt+0x186>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2200      	movs	r2, #0
 80071b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterTxCpltCallback(hi2c);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	4798      	blx	r3
}
 80071c8:	e02b      	b.n	8007222 <I2C_ITMasterCplt+0x186>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	2b22      	cmp	r3, #34	; 0x22
 80071d4:	d125      	bne.n	8007222 <I2C_ITMasterCplt+0x186>
    hi2c->State = HAL_I2C_STATE_READY;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2220      	movs	r2, #32
 80071da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2200      	movs	r2, #0
 80071e2:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	2b40      	cmp	r3, #64	; 0x40
 80071ee:	d10c      	bne.n	800720a <I2C_ITMasterCplt+0x16e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemRxCpltCallback(hi2c);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	4798      	blx	r3
}
 8007208:	e00b      	b.n	8007222 <I2C_ITMasterCplt+0x186>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2200      	movs	r2, #0
 8007216:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterRxCpltCallback(hi2c);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	4798      	blx	r3
}
 8007222:	bf00      	nop
 8007224:	3718      	adds	r7, #24
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}
 800722a:	bf00      	nop
 800722c:	fe00e800 	.word	0xfe00e800
 8007230:	ffff0000 	.word	0xffff0000

08007234 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b086      	sub	sp, #24
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007250:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	2220      	movs	r2, #32
 8007258:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800725a:	7bfb      	ldrb	r3, [r7, #15]
 800725c:	2b21      	cmp	r3, #33	; 0x21
 800725e:	d002      	beq.n	8007266 <I2C_ITSlaveCplt+0x32>
 8007260:	7bfb      	ldrb	r3, [r7, #15]
 8007262:	2b29      	cmp	r3, #41	; 0x29
 8007264:	d108      	bne.n	8007278 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8007266:	f248 0101 	movw	r1, #32769	; 0x8001
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 fcae 	bl	8007bcc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2221      	movs	r2, #33	; 0x21
 8007274:	631a      	str	r2, [r3, #48]	; 0x30
 8007276:	e00d      	b.n	8007294 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007278:	7bfb      	ldrb	r3, [r7, #15]
 800727a:	2b22      	cmp	r3, #34	; 0x22
 800727c:	d002      	beq.n	8007284 <I2C_ITSlaveCplt+0x50>
 800727e:	7bfb      	ldrb	r3, [r7, #15]
 8007280:	2b2a      	cmp	r3, #42	; 0x2a
 8007282:	d107      	bne.n	8007294 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8007284:	f248 0102 	movw	r1, #32770	; 0x8002
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 fc9f 	bl	8007bcc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2222      	movs	r2, #34	; 0x22
 8007292:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	685a      	ldr	r2, [r3, #4]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80072a2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	6859      	ldr	r1, [r3, #4]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	4b64      	ldr	r3, [pc, #400]	; (8007440 <I2C_ITSlaveCplt+0x20c>)
 80072b0:	400b      	ands	r3, r1
 80072b2:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 fa16 	bl	80076e6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d013      	beq.n	80072ec <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80072d2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d01f      	beq.n	800731c <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	b29a      	uxth	r2, r3
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80072ea:	e017      	b.n	800731c <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d012      	beq.n	800731c <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007304:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800730a:	2b00      	cmp	r3, #0
 800730c:	d006      	beq.n	800731c <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	b29a      	uxth	r2, r3
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	f003 0304 	and.w	r3, r3, #4
 8007322:	2b00      	cmp	r3, #0
 8007324:	d020      	beq.n	8007368 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	f023 0304 	bic.w	r3, r3, #4
 800732c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007338:	b2d2      	uxtb	r2, r2
 800733a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007340:	1c5a      	adds	r2, r3, #1
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00c      	beq.n	8007368 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007352:	3b01      	subs	r3, #1
 8007354:	b29a      	uxth	r2, r3
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800735e:	b29b      	uxth	r3, r3
 8007360:	3b01      	subs	r3, #1
 8007362:	b29a      	uxth	r2, r3
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800736c:	b29b      	uxth	r3, r3
 800736e:	2b00      	cmp	r3, #0
 8007370:	d005      	beq.n	800737e <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007376:	f043 0204 	orr.w	r2, r3, #4
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2200      	movs	r2, #0
 8007382:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007390:	2b00      	cmp	r3, #0
 8007392:	d010      	beq.n	80073b6 <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007398:	4619      	mov	r1, r3
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 f8aa 	bl	80074f4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	2b28      	cmp	r3, #40	; 0x28
 80073aa:	d144      	bne.n	8007436 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80073ac:	6979      	ldr	r1, [r7, #20]
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 f84a 	bl	8007448 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80073b4:	e03f      	b.n	8007436 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ba:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80073be:	d015      	beq.n	80073ec <I2C_ITSlaveCplt+0x1b8>
    I2C_ITSlaveSeqCplt(hi2c);
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f7ff fe0c 	bl	8006fde <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	4a1e      	ldr	r2, [pc, #120]	; (8007444 <I2C_ITSlaveCplt+0x210>)
 80073ca:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2220      	movs	r2, #32
 80073d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2200      	movs	r2, #0
 80073de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	4798      	blx	r3
}
 80073ea:	e024      	b.n	8007436 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073f2:	b2db      	uxtb	r3, r3
 80073f4:	2b22      	cmp	r3, #34	; 0x22
 80073f6:	d10f      	bne.n	8007418 <I2C_ITSlaveCplt+0x1e4>
    hi2c->State = HAL_I2C_STATE_READY;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2220      	movs	r2, #32
 80073fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2200      	movs	r2, #0
 8007404:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2200      	movs	r2, #0
 800740a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	4798      	blx	r3
}
 8007416:	e00e      	b.n	8007436 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2220      	movs	r2, #32
 800741c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2200      	movs	r2, #0
 8007424:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	4798      	blx	r3
}
 8007436:	bf00      	nop
 8007438:	3718      	adds	r7, #24
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}
 800743e:	bf00      	nop
 8007440:	fe00e800 	.word	0xfe00e800
 8007444:	ffff0000 	.word	0xffff0000

08007448 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b082      	sub	sp, #8
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	4a26      	ldr	r2, [pc, #152]	; (80074f0 <I2C_ITListenCplt+0xa8>)
 8007456:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2200      	movs	r2, #0
 800745c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2220      	movs	r2, #32
 8007462:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	f003 0304 	and.w	r3, r3, #4
 800747a:	2b00      	cmp	r3, #0
 800747c:	d022      	beq.n	80074c4 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007488:	b2d2      	uxtb	r2, r2
 800748a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007490:	1c5a      	adds	r2, r3, #1
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800749a:	2b00      	cmp	r3, #0
 800749c:	d012      	beq.n	80074c4 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074a2:	3b01      	subs	r3, #1
 80074a4:	b29a      	uxth	r2, r3
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	3b01      	subs	r3, #1
 80074b2:	b29a      	uxth	r2, r3
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074bc:	f043 0204 	orr.w	r2, r3, #4
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80074c4:	f248 0103 	movw	r1, #32771	; 0x8003
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f000 fb7f 	bl	8007bcc <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	2210      	movs	r2, #16
 80074d4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80074e6:	bf00      	nop
 80074e8:	3708      	adds	r7, #8
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	bf00      	nop
 80074f0:	ffff0000 	.word	0xffff0000

080074f4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b084      	sub	sp, #16
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
 80074fc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007504:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2200      	movs	r2, #0
 800750a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a5d      	ldr	r2, [pc, #372]	; (8007688 <I2C_ITError+0x194>)
 8007512:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	431a      	orrs	r2, r3
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8007526:	7bfb      	ldrb	r3, [r7, #15]
 8007528:	2b28      	cmp	r3, #40	; 0x28
 800752a:	d005      	beq.n	8007538 <I2C_ITError+0x44>
 800752c:	7bfb      	ldrb	r3, [r7, #15]
 800752e:	2b29      	cmp	r3, #41	; 0x29
 8007530:	d002      	beq.n	8007538 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8007532:	7bfb      	ldrb	r3, [r7, #15]
 8007534:	2b2a      	cmp	r3, #42	; 0x2a
 8007536:	d10b      	bne.n	8007550 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007538:	2103      	movs	r1, #3
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 fb46 	bl	8007bcc <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2228      	movs	r2, #40	; 0x28
 8007544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a50      	ldr	r2, [pc, #320]	; (800768c <I2C_ITError+0x198>)
 800754c:	635a      	str	r2, [r3, #52]	; 0x34
 800754e:	e011      	b.n	8007574 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007550:	f248 0103 	movw	r1, #32771	; 0x8003
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f000 fb39 	bl	8007bcc <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007560:	b2db      	uxtb	r3, r3
 8007562:	2b60      	cmp	r3, #96	; 0x60
 8007564:	d003      	beq.n	800756e <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2220      	movs	r2, #32
 800756a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007578:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800757e:	2b00      	cmp	r3, #0
 8007580:	d039      	beq.n	80075f6 <I2C_ITError+0x102>
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	2b11      	cmp	r3, #17
 8007586:	d002      	beq.n	800758e <I2C_ITError+0x9a>
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	2b21      	cmp	r3, #33	; 0x21
 800758c:	d133      	bne.n	80075f6 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007598:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800759c:	d107      	bne.n	80075ae <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80075ac:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7fc ff5f 	bl	8004476 <HAL_DMA_GetState>
 80075b8:	4603      	mov	r3, r0
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d017      	beq.n	80075ee <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c2:	4a33      	ldr	r2, [pc, #204]	; (8007690 <I2C_ITError+0x19c>)
 80075c4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7fc fe6e 	bl	80042b4 <HAL_DMA_Abort_IT>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d04d      	beq.n	800767a <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80075e8:	4610      	mov	r0, r2
 80075ea:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80075ec:	e045      	b.n	800767a <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 f850 	bl	8007694 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80075f4:	e041      	b.n	800767a <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d039      	beq.n	8007672 <I2C_ITError+0x17e>
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	2b12      	cmp	r3, #18
 8007602:	d002      	beq.n	800760a <I2C_ITError+0x116>
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	2b22      	cmp	r3, #34	; 0x22
 8007608:	d133      	bne.n	8007672 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007614:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007618:	d107      	bne.n	800762a <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007628:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800762e:	4618      	mov	r0, r3
 8007630:	f7fc ff21 	bl	8004476 <HAL_DMA_GetState>
 8007634:	4603      	mov	r3, r0
 8007636:	2b01      	cmp	r3, #1
 8007638:	d017      	beq.n	800766a <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800763e:	4a14      	ldr	r2, [pc, #80]	; (8007690 <I2C_ITError+0x19c>)
 8007640:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800764e:	4618      	mov	r0, r3
 8007650:	f7fc fe30 	bl	80042b4 <HAL_DMA_Abort_IT>
 8007654:	4603      	mov	r3, r0
 8007656:	2b00      	cmp	r3, #0
 8007658:	d011      	beq.n	800767e <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800765e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007664:	4610      	mov	r0, r2
 8007666:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007668:	e009      	b.n	800767e <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f000 f812 	bl	8007694 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007670:	e005      	b.n	800767e <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f000 f80e 	bl	8007694 <I2C_TreatErrorCallback>
  }
}
 8007678:	e002      	b.n	8007680 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800767a:	bf00      	nop
 800767c:	e000      	b.n	8007680 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800767e:	bf00      	nop
}
 8007680:	bf00      	nop
 8007682:	3710      	adds	r7, #16
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}
 8007688:	ffff0000 	.word	0xffff0000
 800768c:	08006795 	.word	0x08006795
 8007690:	08007887 	.word	0x08007887

08007694 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b082      	sub	sp, #8
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	2b60      	cmp	r3, #96	; 0x60
 80076a6:	d10f      	bne.n	80076c8 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2220      	movs	r2, #32
 80076ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80076c6:	e00a      	b.n	80076de <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2200      	movs	r2, #0
 80076cc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2200      	movs	r2, #0
 80076d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	4798      	blx	r3
}
 80076de:	bf00      	nop
 80076e0:	3708      	adds	r7, #8
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}

080076e6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80076e6:	b480      	push	{r7}
 80076e8:	b083      	sub	sp, #12
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	699b      	ldr	r3, [r3, #24]
 80076f4:	f003 0302 	and.w	r3, r3, #2
 80076f8:	2b02      	cmp	r3, #2
 80076fa:	d103      	bne.n	8007704 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2200      	movs	r2, #0
 8007702:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	699b      	ldr	r3, [r3, #24]
 800770a:	f003 0301 	and.w	r3, r3, #1
 800770e:	2b01      	cmp	r3, #1
 8007710:	d007      	beq.n	8007722 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	699a      	ldr	r2, [r3, #24]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f042 0201 	orr.w	r2, r2, #1
 8007720:	619a      	str	r2, [r3, #24]
  }
}
 8007722:	bf00      	nop
 8007724:	370c      	adds	r7, #12
 8007726:	46bd      	mov	sp, r7
 8007728:	bc80      	pop	{r7}
 800772a:	4770      	bx	lr

0800772c <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007738:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007748:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800774e:	b29b      	uxth	r3, r3
 8007750:	2b00      	cmp	r3, #0
 8007752:	d104      	bne.n	800775e <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007754:	2120      	movs	r1, #32
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f000 f9d6 	bl	8007b08 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800775c:	e02d      	b.n	80077ba <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007762:	68fa      	ldr	r2, [r7, #12]
 8007764:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8007766:	441a      	add	r2, r3
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007770:	b29b      	uxth	r3, r3
 8007772:	2bff      	cmp	r3, #255	; 0xff
 8007774:	d903      	bls.n	800777e <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	22ff      	movs	r2, #255	; 0xff
 800777a:	851a      	strh	r2, [r3, #40]	; 0x28
 800777c:	e004      	b.n	8007788 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007782:	b29a      	uxth	r2, r3
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007790:	4619      	mov	r1, r3
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	3328      	adds	r3, #40	; 0x28
 8007798:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800779e:	f7fc fcf2 	bl	8004186 <HAL_DMA_Start_IT>
 80077a2:	4603      	mov	r3, r0
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d004      	beq.n	80077b2 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80077a8:	2110      	movs	r1, #16
 80077aa:	68f8      	ldr	r0, [r7, #12]
 80077ac:	f7ff fea2 	bl	80074f4 <I2C_ITError>
}
 80077b0:	e003      	b.n	80077ba <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80077b2:	2140      	movs	r1, #64	; 0x40
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f000 f9a7 	bl	8007b08 <I2C_Enable_IRQ>
}
 80077ba:	bf00      	nop
 80077bc:	3710      	adds	r7, #16
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}

080077c2 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b084      	sub	sp, #16
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ce:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	681a      	ldr	r2, [r3, #0]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80077de:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d104      	bne.n	80077f4 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80077ea:	2120      	movs	r1, #32
 80077ec:	68f8      	ldr	r0, [r7, #12]
 80077ee:	f000 f98b 	bl	8007b08 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80077f2:	e02d      	b.n	8007850 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f8:	68fa      	ldr	r2, [r7, #12]
 80077fa:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80077fc:	441a      	add	r2, r3
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007806:	b29b      	uxth	r3, r3
 8007808:	2bff      	cmp	r3, #255	; 0xff
 800780a:	d903      	bls.n	8007814 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	22ff      	movs	r2, #255	; 0xff
 8007810:	851a      	strh	r2, [r3, #40]	; 0x28
 8007812:	e004      	b.n	800781e <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007818:	b29a      	uxth	r2, r3
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	3324      	adds	r3, #36	; 0x24
 8007828:	4619      	mov	r1, r3
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782e:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8007834:	f7fc fca7 	bl	8004186 <HAL_DMA_Start_IT>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d004      	beq.n	8007848 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800783e:	2110      	movs	r1, #16
 8007840:	68f8      	ldr	r0, [r7, #12]
 8007842:	f7ff fe57 	bl	80074f4 <I2C_ITError>
}
 8007846:	e003      	b.n	8007850 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8007848:	2140      	movs	r1, #64	; 0x40
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f000 f95c 	bl	8007b08 <I2C_Enable_IRQ>
}
 8007850:	bf00      	nop
 8007852:	3710      	adds	r7, #16
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}

08007858 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b084      	sub	sp, #16
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007864:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	685a      	ldr	r2, [r3, #4]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007874:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8007876:	2110      	movs	r1, #16
 8007878:	68f8      	ldr	r0, [r7, #12]
 800787a:	f7ff fe3b 	bl	80074f4 <I2C_ITError>
}
 800787e:	bf00      	nop
 8007880:	3710      	adds	r7, #16
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}

08007886 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007886:	b580      	push	{r7, lr}
 8007888:	b084      	sub	sp, #16
 800788a:	af00      	add	r7, sp, #0
 800788c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007892:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007898:	2b00      	cmp	r3, #0
 800789a:	d003      	beq.n	80078a4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078a0:	2200      	movs	r2, #0
 80078a2:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d003      	beq.n	80078b4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078b0:	2200      	movs	r2, #0
 80078b2:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 80078b4:	68f8      	ldr	r0, [r7, #12]
 80078b6:	f7ff feed 	bl	8007694 <I2C_TreatErrorCallback>
}
 80078ba:	bf00      	nop
 80078bc:	3710      	adds	r7, #16
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}

080078c2 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80078c2:	b580      	push	{r7, lr}
 80078c4:	b084      	sub	sp, #16
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	60f8      	str	r0, [r7, #12]
 80078ca:	60b9      	str	r1, [r7, #8]
 80078cc:	603b      	str	r3, [r7, #0]
 80078ce:	4613      	mov	r3, r2
 80078d0:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80078d2:	e022      	b.n	800791a <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078da:	d01e      	beq.n	800791a <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078dc:	f000 faea 	bl	8007eb4 <HAL_GetTick>
 80078e0:	4602      	mov	r2, r0
 80078e2:	69bb      	ldr	r3, [r7, #24]
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	683a      	ldr	r2, [r7, #0]
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d302      	bcc.n	80078f2 <I2C_WaitOnFlagUntilTimeout+0x30>
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d113      	bne.n	800791a <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078f6:	f043 0220 	orr.w	r2, r3, #32
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2220      	movs	r2, #32
 8007902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e00f      	b.n	800793a <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	699a      	ldr	r2, [r3, #24]
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	4013      	ands	r3, r2
 8007924:	68ba      	ldr	r2, [r7, #8]
 8007926:	429a      	cmp	r2, r3
 8007928:	bf0c      	ite	eq
 800792a:	2301      	moveq	r3, #1
 800792c:	2300      	movne	r3, #0
 800792e:	b2db      	uxtb	r3, r3
 8007930:	461a      	mov	r2, r3
 8007932:	79fb      	ldrb	r3, [r7, #7]
 8007934:	429a      	cmp	r2, r3
 8007936:	d0cd      	beq.n	80078d4 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007938:	2300      	movs	r3, #0
}
 800793a:	4618      	mov	r0, r3
 800793c:	3710      	adds	r7, #16
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}

08007942 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007942:	b580      	push	{r7, lr}
 8007944:	b084      	sub	sp, #16
 8007946:	af00      	add	r7, sp, #0
 8007948:	60f8      	str	r0, [r7, #12]
 800794a:	60b9      	str	r1, [r7, #8]
 800794c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800794e:	e02c      	b.n	80079aa <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	68b9      	ldr	r1, [r7, #8]
 8007954:	68f8      	ldr	r0, [r7, #12]
 8007956:	f000 f835 	bl	80079c4 <I2C_IsAcknowledgeFailed>
 800795a:	4603      	mov	r3, r0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d001      	beq.n	8007964 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007960:	2301      	movs	r3, #1
 8007962:	e02a      	b.n	80079ba <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800796a:	d01e      	beq.n	80079aa <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800796c:	f000 faa2 	bl	8007eb4 <HAL_GetTick>
 8007970:	4602      	mov	r2, r0
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	1ad3      	subs	r3, r2, r3
 8007976:	68ba      	ldr	r2, [r7, #8]
 8007978:	429a      	cmp	r2, r3
 800797a:	d302      	bcc.n	8007982 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d113      	bne.n	80079aa <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007986:	f043 0220 	orr.w	r2, r3, #32
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2220      	movs	r2, #32
 8007992:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2200      	movs	r2, #0
 800799a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80079a6:	2301      	movs	r3, #1
 80079a8:	e007      	b.n	80079ba <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	699b      	ldr	r3, [r3, #24]
 80079b0:	f003 0302 	and.w	r3, r3, #2
 80079b4:	2b02      	cmp	r3, #2
 80079b6:	d1cb      	bne.n	8007950 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80079b8:	2300      	movs	r3, #0
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
	...

080079c4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	60f8      	str	r0, [r7, #12]
 80079cc:	60b9      	str	r1, [r7, #8]
 80079ce:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	699b      	ldr	r3, [r3, #24]
 80079d6:	f003 0310 	and.w	r3, r3, #16
 80079da:	2b10      	cmp	r3, #16
 80079dc:	d161      	bne.n	8007aa2 <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80079ec:	d02b      	beq.n	8007a46 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	685a      	ldr	r2, [r3, #4]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80079fc:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80079fe:	e022      	b.n	8007a46 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a06:	d01e      	beq.n	8007a46 <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a08:	f000 fa54 	bl	8007eb4 <HAL_GetTick>
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	68ba      	ldr	r2, [r7, #8]
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d302      	bcc.n	8007a1e <I2C_IsAcknowledgeFailed+0x5a>
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d113      	bne.n	8007a46 <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a22:	f043 0220 	orr.w	r2, r3, #32
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	2220      	movs	r2, #32
 8007a2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2200      	movs	r2, #0
 8007a36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8007a42:	2301      	movs	r3, #1
 8007a44:	e02e      	b.n	8007aa4 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	699b      	ldr	r3, [r3, #24]
 8007a4c:	f003 0320 	and.w	r3, r3, #32
 8007a50:	2b20      	cmp	r3, #32
 8007a52:	d1d5      	bne.n	8007a00 <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2210      	movs	r2, #16
 8007a5a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	2220      	movs	r2, #32
 8007a62:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007a64:	68f8      	ldr	r0, [r7, #12]
 8007a66:	f7ff fe3e 	bl	80076e6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	6859      	ldr	r1, [r3, #4]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	4b0d      	ldr	r3, [pc, #52]	; (8007aac <I2C_IsAcknowledgeFailed+0xe8>)
 8007a76:	400b      	ands	r3, r1
 8007a78:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a7e:	f043 0204 	orr.w	r2, r3, #4
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2220      	movs	r2, #32
 8007a8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e000      	b.n	8007aa4 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 8007aa2:	2300      	movs	r3, #0
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3710      	adds	r7, #16
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	fe00e800 	.word	0xfe00e800

08007ab0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b085      	sub	sp, #20
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	607b      	str	r3, [r7, #4]
 8007aba:	460b      	mov	r3, r1
 8007abc:	817b      	strh	r3, [r7, #10]
 8007abe:	4613      	mov	r3, r2
 8007ac0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	685a      	ldr	r2, [r3, #4]
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	0d5b      	lsrs	r3, r3, #21
 8007acc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007ad0:	4b0c      	ldr	r3, [pc, #48]	; (8007b04 <I2C_TransferConfig+0x54>)
 8007ad2:	430b      	orrs	r3, r1
 8007ad4:	43db      	mvns	r3, r3
 8007ad6:	ea02 0103 	and.w	r1, r2, r3
 8007ada:	897b      	ldrh	r3, [r7, #10]
 8007adc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007ae0:	7a7b      	ldrb	r3, [r7, #9]
 8007ae2:	041b      	lsls	r3, r3, #16
 8007ae4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007ae8:	431a      	orrs	r2, r3
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	431a      	orrs	r2, r3
 8007aee:	69bb      	ldr	r3, [r7, #24]
 8007af0:	431a      	orrs	r2, r3
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	430a      	orrs	r2, r1
 8007af8:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8007afa:	bf00      	nop
 8007afc:	3714      	adds	r7, #20
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bc80      	pop	{r7}
 8007b02:	4770      	bx	lr
 8007b04:	03ff63ff 	.word	0x03ff63ff

08007b08 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b085      	sub	sp, #20
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	460b      	mov	r3, r1
 8007b12:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007b14:	2300      	movs	r3, #0
 8007b16:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b1c:	4a29      	ldr	r2, [pc, #164]	; (8007bc4 <I2C_Enable_IRQ+0xbc>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d004      	beq.n	8007b2c <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8007b26:	4a28      	ldr	r2, [pc, #160]	; (8007bc8 <I2C_Enable_IRQ+0xc0>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d11d      	bne.n	8007b68 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007b2c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	da03      	bge.n	8007b3c <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8007b3a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007b3c:	887b      	ldrh	r3, [r7, #2]
 8007b3e:	2b10      	cmp	r3, #16
 8007b40:	d103      	bne.n	8007b4a <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8007b48:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007b4a:	887b      	ldrh	r3, [r7, #2]
 8007b4c:	2b20      	cmp	r3, #32
 8007b4e:	d103      	bne.n	8007b58 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007b56:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007b58:	887b      	ldrh	r3, [r7, #2]
 8007b5a:	2b40      	cmp	r3, #64	; 0x40
 8007b5c:	d125      	bne.n	8007baa <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b64:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007b66:	e020      	b.n	8007baa <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007b68:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	da03      	bge.n	8007b78 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8007b76:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007b78:	887b      	ldrh	r3, [r7, #2]
 8007b7a:	f003 0301 	and.w	r3, r3, #1
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d003      	beq.n	8007b8a <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8007b88:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007b8a:	887b      	ldrh	r3, [r7, #2]
 8007b8c:	f003 0302 	and.w	r3, r3, #2
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d003      	beq.n	8007b9c <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8007b9a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007b9c:	887b      	ldrh	r3, [r7, #2]
 8007b9e:	2b20      	cmp	r3, #32
 8007ba0:	d103      	bne.n	8007baa <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f043 0320 	orr.w	r3, r3, #32
 8007ba8:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	6819      	ldr	r1, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	68fa      	ldr	r2, [r7, #12]
 8007bb6:	430a      	orrs	r2, r1
 8007bb8:	601a      	str	r2, [r3, #0]
}
 8007bba:	bf00      	nop
 8007bbc:	3714      	adds	r7, #20
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bc80      	pop	{r7}
 8007bc2:	4770      	bx	lr
 8007bc4:	08006985 	.word	0x08006985
 8007bc8:	08006b5b 	.word	0x08006b5b

08007bcc <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b085      	sub	sp, #20
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8007bdc:	887b      	ldrh	r3, [r7, #2]
 8007bde:	f003 0301 	and.w	r3, r3, #1
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d00f      	beq.n	8007c06 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8007bec:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007bf4:	b2db      	uxtb	r3, r3
 8007bf6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007bfa:	2b28      	cmp	r3, #40	; 0x28
 8007bfc:	d003      	beq.n	8007c06 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8007c04:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8007c06:	887b      	ldrh	r3, [r7, #2]
 8007c08:	f003 0302 	and.w	r3, r3, #2
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d00f      	beq.n	8007c30 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8007c16:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007c24:	2b28      	cmp	r3, #40	; 0x28
 8007c26:	d003      	beq.n	8007c30 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8007c2e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8007c30:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	da03      	bge.n	8007c40 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8007c3e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8007c40:	887b      	ldrh	r3, [r7, #2]
 8007c42:	2b10      	cmp	r3, #16
 8007c44:	d103      	bne.n	8007c4e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8007c4c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8007c4e:	887b      	ldrh	r3, [r7, #2]
 8007c50:	2b20      	cmp	r3, #32
 8007c52:	d103      	bne.n	8007c5c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f043 0320 	orr.w	r3, r3, #32
 8007c5a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8007c5c:	887b      	ldrh	r3, [r7, #2]
 8007c5e:	2b40      	cmp	r3, #64	; 0x40
 8007c60:	d103      	bne.n	8007c6a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c68:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	6819      	ldr	r1, [r3, #0]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	43da      	mvns	r2, r3
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	400a      	ands	r2, r1
 8007c7a:	601a      	str	r2, [r3, #0]
}
 8007c7c:	bf00      	nop
 8007c7e:	3714      	adds	r7, #20
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bc80      	pop	{r7}
 8007c84:	4770      	bx	lr

08007c86 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007c86:	b480      	push	{r7}
 8007c88:	b083      	sub	sp, #12
 8007c8a:	af00      	add	r7, sp, #0
 8007c8c:	6078      	str	r0, [r7, #4]
 8007c8e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	2b20      	cmp	r3, #32
 8007c9a:	d138      	bne.n	8007d0e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d101      	bne.n	8007caa <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007ca6:	2302      	movs	r3, #2
 8007ca8:	e032      	b.n	8007d10 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2201      	movs	r2, #1
 8007cae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2224      	movs	r2, #36	; 0x24
 8007cb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f022 0201 	bic.w	r2, r2, #1
 8007cc8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007cd8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	6819      	ldr	r1, [r3, #0]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	683a      	ldr	r2, [r7, #0]
 8007ce6:	430a      	orrs	r2, r1
 8007ce8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f042 0201 	orr.w	r2, r2, #1
 8007cf8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2220      	movs	r2, #32
 8007cfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	e000      	b.n	8007d10 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007d0e:	2302      	movs	r3, #2
  }
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	370c      	adds	r7, #12
 8007d14:	46bd      	mov	sp, r7
 8007d16:	bc80      	pop	{r7}
 8007d18:	4770      	bx	lr

08007d1a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007d1a:	b480      	push	{r7}
 8007d1c:	b085      	sub	sp, #20
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	6078      	str	r0, [r7, #4]
 8007d22:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007d2a:	b2db      	uxtb	r3, r3
 8007d2c:	2b20      	cmp	r3, #32
 8007d2e:	d139      	bne.n	8007da4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d101      	bne.n	8007d3e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007d3a:	2302      	movs	r3, #2
 8007d3c:	e033      	b.n	8007da6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2201      	movs	r2, #1
 8007d42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2224      	movs	r2, #36	; 0x24
 8007d4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f022 0201 	bic.w	r2, r2, #1
 8007d5c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007d6c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	021b      	lsls	r3, r3, #8
 8007d72:	68fa      	ldr	r2, [r7, #12]
 8007d74:	4313      	orrs	r3, r2
 8007d76:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	68fa      	ldr	r2, [r7, #12]
 8007d7e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681a      	ldr	r2, [r3, #0]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f042 0201 	orr.w	r2, r2, #1
 8007d8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2220      	movs	r2, #32
 8007d94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007da0:	2300      	movs	r3, #0
 8007da2:	e000      	b.n	8007da6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007da4:	2302      	movs	r3, #2
  }
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3714      	adds	r7, #20
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bc80      	pop	{r7}
 8007dae:	4770      	bx	lr

08007db0 <HAL_GPIO_EXTI_Callback>:
#include "stm32f3xx_hal.h"
#include "avProj_Config.h"


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b082      	sub	sp, #8
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	4603      	mov	r3, r0
 8007db8:	80fb      	strh	r3, [r7, #6]
	/* Check if interrupt is triggered by PC13 */
	if(GPIO_Pin == BUTTON_Pin)
 8007dba:	88fb      	ldrh	r3, [r7, #6]
 8007dbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007dc0:	d10e      	bne.n	8007de0 <HAL_GPIO_EXTI_Callback+0x30>
	{
		/* Check Pin state */
        if(GPIO_PIN_SET == HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 8007dc2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8007dc6:	4808      	ldr	r0, [pc, #32]	; (8007de8 <HAL_GPIO_EXTI_Callback+0x38>)
 8007dc8:	f7fc f950 	bl	800406c <HAL_GPIO_ReadPin>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b01      	cmp	r3, #1
 8007dd0:	d103      	bne.n	8007dda <HAL_GPIO_EXTI_Callback+0x2a>
        {
            Rte_Write_PC13_Pin_State(1u);
 8007dd2:	2001      	movs	r0, #1
 8007dd4:	f004 fb26 	bl	800c424 <Rte_Write_PC13_Pin_State>
        else
        {
        	Rte_Write_PC13_Pin_State(0u);
        }
	}
}
 8007dd8:	e002      	b.n	8007de0 <HAL_GPIO_EXTI_Callback+0x30>
        	Rte_Write_PC13_Pin_State(0u);
 8007dda:	2000      	movs	r0, #0
 8007ddc:	f004 fb22 	bl	800c424 <Rte_Write_PC13_Pin_State>
}
 8007de0:	bf00      	nop
 8007de2:	3708      	adds	r7, #8
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}
 8007de8:	48000800 	.word	0x48000800

08007dec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007dec:	b480      	push	{r7}
 8007dee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007df0:	bf00      	nop
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bc80      	pop	{r7}
 8007df6:	4770      	bx	lr

08007df8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007dfc:	4b08      	ldr	r3, [pc, #32]	; (8007e20 <HAL_Init+0x28>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a07      	ldr	r2, [pc, #28]	; (8007e20 <HAL_Init+0x28>)
 8007e02:	f043 0310 	orr.w	r3, r3, #16
 8007e06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007e08:	2003      	movs	r0, #3
 8007e0a:	f000 f929 	bl	8008060 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007e0e:	200f      	movs	r0, #15
 8007e10:	f000 f808 	bl	8007e24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007e14:	f000 f966 	bl	80080e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007e18:	2300      	movs	r3, #0
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	bd80      	pop	{r7, pc}
 8007e1e:	bf00      	nop
 8007e20:	40022000 	.word	0x40022000

08007e24 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b082      	sub	sp, #8
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007e2c:	4b15      	ldr	r3, [pc, #84]	; (8007e84 <HAL_InitTick+0x60>)
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	4b15      	ldr	r3, [pc, #84]	; (8007e88 <HAL_InitTick+0x64>)
 8007e32:	781b      	ldrb	r3, [r3, #0]
 8007e34:	4619      	mov	r1, r3
 8007e36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007e3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e42:	4618      	mov	r0, r3
 8007e44:	f000 f941 	bl	80080ca <HAL_SYSTICK_Config>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d001      	beq.n	8007e52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007e4e:	2301      	movs	r3, #1
 8007e50:	e014      	b.n	8007e7c <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2b0f      	cmp	r3, #15
 8007e56:	d810      	bhi.n	8007e7a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007e58:	2200      	movs	r2, #0
 8007e5a:	6879      	ldr	r1, [r7, #4]
 8007e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e60:	f000 f909 	bl	8008076 <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8007e64:	2200      	movs	r2, #0
 8007e66:	210f      	movs	r1, #15
 8007e68:	f06f 0001 	mvn.w	r0, #1
 8007e6c:	f000 f903 	bl	8008076 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007e70:	4a06      	ldr	r2, [pc, #24]	; (8007e8c <HAL_InitTick+0x68>)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8007e76:	2300      	movs	r3, #0
 8007e78:	e000      	b.n	8007e7c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8007e7a:	2301      	movs	r3, #1
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3708      	adds	r7, #8
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	20000000 	.word	0x20000000
 8007e88:	20000008 	.word	0x20000008
 8007e8c:	20000004 	.word	0x20000004

08007e90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007e90:	b480      	push	{r7}
 8007e92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007e94:	4b05      	ldr	r3, [pc, #20]	; (8007eac <HAL_IncTick+0x1c>)
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	461a      	mov	r2, r3
 8007e9a:	4b05      	ldr	r3, [pc, #20]	; (8007eb0 <HAL_IncTick+0x20>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4413      	add	r3, r2
 8007ea0:	4a03      	ldr	r2, [pc, #12]	; (8007eb0 <HAL_IncTick+0x20>)
 8007ea2:	6013      	str	r3, [r2, #0]
}
 8007ea4:	bf00      	nop
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bc80      	pop	{r7}
 8007eaa:	4770      	bx	lr
 8007eac:	20000008 	.word	0x20000008
 8007eb0:	20000188 	.word	0x20000188

08007eb4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	af00      	add	r7, sp, #0
  return uwTick;  
 8007eb8:	4b02      	ldr	r3, [pc, #8]	; (8007ec4 <HAL_GetTick+0x10>)
 8007eba:	681b      	ldr	r3, [r3, #0]
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bc80      	pop	{r7}
 8007ec2:	4770      	bx	lr
 8007ec4:	20000188 	.word	0x20000188

08007ec8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b085      	sub	sp, #20
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f003 0307 	and.w	r3, r3, #7
 8007ed6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007ed8:	4b0c      	ldr	r3, [pc, #48]	; (8007f0c <__NVIC_SetPriorityGrouping+0x44>)
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007ede:	68ba      	ldr	r2, [r7, #8]
 8007ee0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007ee4:	4013      	ands	r3, r2
 8007ee6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007ef0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ef8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007efa:	4a04      	ldr	r2, [pc, #16]	; (8007f0c <__NVIC_SetPriorityGrouping+0x44>)
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	60d3      	str	r3, [r2, #12]
}
 8007f00:	bf00      	nop
 8007f02:	3714      	adds	r7, #20
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bc80      	pop	{r7}
 8007f08:	4770      	bx	lr
 8007f0a:	bf00      	nop
 8007f0c:	e000ed00 	.word	0xe000ed00

08007f10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007f10:	b480      	push	{r7}
 8007f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007f14:	4b04      	ldr	r3, [pc, #16]	; (8007f28 <__NVIC_GetPriorityGrouping+0x18>)
 8007f16:	68db      	ldr	r3, [r3, #12]
 8007f18:	0a1b      	lsrs	r3, r3, #8
 8007f1a:	f003 0307 	and.w	r3, r3, #7
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bc80      	pop	{r7}
 8007f24:	4770      	bx	lr
 8007f26:	bf00      	nop
 8007f28:	e000ed00 	.word	0xe000ed00

08007f2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b083      	sub	sp, #12
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	4603      	mov	r3, r0
 8007f34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	db0b      	blt.n	8007f56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007f3e:	79fb      	ldrb	r3, [r7, #7]
 8007f40:	f003 021f 	and.w	r2, r3, #31
 8007f44:	4906      	ldr	r1, [pc, #24]	; (8007f60 <__NVIC_EnableIRQ+0x34>)
 8007f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f4a:	095b      	lsrs	r3, r3, #5
 8007f4c:	2001      	movs	r0, #1
 8007f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8007f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007f56:	bf00      	nop
 8007f58:	370c      	adds	r7, #12
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bc80      	pop	{r7}
 8007f5e:	4770      	bx	lr
 8007f60:	e000e100 	.word	0xe000e100

08007f64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	6039      	str	r1, [r7, #0]
 8007f6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	db0a      	blt.n	8007f8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	b2da      	uxtb	r2, r3
 8007f7c:	490c      	ldr	r1, [pc, #48]	; (8007fb0 <__NVIC_SetPriority+0x4c>)
 8007f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f82:	0112      	lsls	r2, r2, #4
 8007f84:	b2d2      	uxtb	r2, r2
 8007f86:	440b      	add	r3, r1
 8007f88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007f8c:	e00a      	b.n	8007fa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	b2da      	uxtb	r2, r3
 8007f92:	4908      	ldr	r1, [pc, #32]	; (8007fb4 <__NVIC_SetPriority+0x50>)
 8007f94:	79fb      	ldrb	r3, [r7, #7]
 8007f96:	f003 030f 	and.w	r3, r3, #15
 8007f9a:	3b04      	subs	r3, #4
 8007f9c:	0112      	lsls	r2, r2, #4
 8007f9e:	b2d2      	uxtb	r2, r2
 8007fa0:	440b      	add	r3, r1
 8007fa2:	761a      	strb	r2, [r3, #24]
}
 8007fa4:	bf00      	nop
 8007fa6:	370c      	adds	r7, #12
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bc80      	pop	{r7}
 8007fac:	4770      	bx	lr
 8007fae:	bf00      	nop
 8007fb0:	e000e100 	.word	0xe000e100
 8007fb4:	e000ed00 	.word	0xe000ed00

08007fb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b089      	sub	sp, #36	; 0x24
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	60f8      	str	r0, [r7, #12]
 8007fc0:	60b9      	str	r1, [r7, #8]
 8007fc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f003 0307 	and.w	r3, r3, #7
 8007fca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007fcc:	69fb      	ldr	r3, [r7, #28]
 8007fce:	f1c3 0307 	rsb	r3, r3, #7
 8007fd2:	2b04      	cmp	r3, #4
 8007fd4:	bf28      	it	cs
 8007fd6:	2304      	movcs	r3, #4
 8007fd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007fda:	69fb      	ldr	r3, [r7, #28]
 8007fdc:	3304      	adds	r3, #4
 8007fde:	2b06      	cmp	r3, #6
 8007fe0:	d902      	bls.n	8007fe8 <NVIC_EncodePriority+0x30>
 8007fe2:	69fb      	ldr	r3, [r7, #28]
 8007fe4:	3b03      	subs	r3, #3
 8007fe6:	e000      	b.n	8007fea <NVIC_EncodePriority+0x32>
 8007fe8:	2300      	movs	r3, #0
 8007fea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007fec:	f04f 32ff 	mov.w	r2, #4294967295
 8007ff0:	69bb      	ldr	r3, [r7, #24]
 8007ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ff6:	43da      	mvns	r2, r3
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	401a      	ands	r2, r3
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008000:	f04f 31ff 	mov.w	r1, #4294967295
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	fa01 f303 	lsl.w	r3, r1, r3
 800800a:	43d9      	mvns	r1, r3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008010:	4313      	orrs	r3, r2
         );
}
 8008012:	4618      	mov	r0, r3
 8008014:	3724      	adds	r7, #36	; 0x24
 8008016:	46bd      	mov	sp, r7
 8008018:	bc80      	pop	{r7}
 800801a:	4770      	bx	lr

0800801c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b082      	sub	sp, #8
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	3b01      	subs	r3, #1
 8008028:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800802c:	d301      	bcc.n	8008032 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800802e:	2301      	movs	r3, #1
 8008030:	e00f      	b.n	8008052 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008032:	4a0a      	ldr	r2, [pc, #40]	; (800805c <SysTick_Config+0x40>)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	3b01      	subs	r3, #1
 8008038:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800803a:	210f      	movs	r1, #15
 800803c:	f04f 30ff 	mov.w	r0, #4294967295
 8008040:	f7ff ff90 	bl	8007f64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008044:	4b05      	ldr	r3, [pc, #20]	; (800805c <SysTick_Config+0x40>)
 8008046:	2200      	movs	r2, #0
 8008048:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800804a:	4b04      	ldr	r3, [pc, #16]	; (800805c <SysTick_Config+0x40>)
 800804c:	2207      	movs	r2, #7
 800804e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008050:	2300      	movs	r3, #0
}
 8008052:	4618      	mov	r0, r3
 8008054:	3708      	adds	r7, #8
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}
 800805a:	bf00      	nop
 800805c:	e000e010 	.word	0xe000e010

08008060 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b082      	sub	sp, #8
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f7ff ff2d 	bl	8007ec8 <__NVIC_SetPriorityGrouping>
}
 800806e:	bf00      	nop
 8008070:	3708      	adds	r7, #8
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b086      	sub	sp, #24
 800807a:	af00      	add	r7, sp, #0
 800807c:	4603      	mov	r3, r0
 800807e:	60b9      	str	r1, [r7, #8]
 8008080:	607a      	str	r2, [r7, #4]
 8008082:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008084:	2300      	movs	r3, #0
 8008086:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008088:	f7ff ff42 	bl	8007f10 <__NVIC_GetPriorityGrouping>
 800808c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	68b9      	ldr	r1, [r7, #8]
 8008092:	6978      	ldr	r0, [r7, #20]
 8008094:	f7ff ff90 	bl	8007fb8 <NVIC_EncodePriority>
 8008098:	4602      	mov	r2, r0
 800809a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800809e:	4611      	mov	r1, r2
 80080a0:	4618      	mov	r0, r3
 80080a2:	f7ff ff5f 	bl	8007f64 <__NVIC_SetPriority>
}
 80080a6:	bf00      	nop
 80080a8:	3718      	adds	r7, #24
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}

080080ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80080ae:	b580      	push	{r7, lr}
 80080b0:	b082      	sub	sp, #8
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	4603      	mov	r3, r0
 80080b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80080b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080bc:	4618      	mov	r0, r3
 80080be:	f7ff ff35 	bl	8007f2c <__NVIC_EnableIRQ>
}
 80080c2:	bf00      	nop
 80080c4:	3708      	adds	r7, #8
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}

080080ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80080ca:	b580      	push	{r7, lr}
 80080cc:	b082      	sub	sp, #8
 80080ce:	af00      	add	r7, sp, #0
 80080d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f7ff ffa2 	bl	800801c <SysTick_Config>
 80080d8:	4603      	mov	r3, r0
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3708      	adds	r7, #8
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
	...

080080e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b083      	sub	sp, #12
 80080e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80080ea:	4b0e      	ldr	r3, [pc, #56]	; (8008124 <HAL_MspInit+0x40>)
 80080ec:	699b      	ldr	r3, [r3, #24]
 80080ee:	4a0d      	ldr	r2, [pc, #52]	; (8008124 <HAL_MspInit+0x40>)
 80080f0:	f043 0301 	orr.w	r3, r3, #1
 80080f4:	6193      	str	r3, [r2, #24]
 80080f6:	4b0b      	ldr	r3, [pc, #44]	; (8008124 <HAL_MspInit+0x40>)
 80080f8:	699b      	ldr	r3, [r3, #24]
 80080fa:	f003 0301 	and.w	r3, r3, #1
 80080fe:	607b      	str	r3, [r7, #4]
 8008100:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008102:	4b08      	ldr	r3, [pc, #32]	; (8008124 <HAL_MspInit+0x40>)
 8008104:	69db      	ldr	r3, [r3, #28]
 8008106:	4a07      	ldr	r2, [pc, #28]	; (8008124 <HAL_MspInit+0x40>)
 8008108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800810c:	61d3      	str	r3, [r2, #28]
 800810e:	4b05      	ldr	r3, [pc, #20]	; (8008124 <HAL_MspInit+0x40>)
 8008110:	69db      	ldr	r3, [r3, #28]
 8008112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008116:	603b      	str	r3, [r7, #0]
 8008118:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800811a:	bf00      	nop
 800811c:	370c      	adds	r7, #12
 800811e:	46bd      	mov	sp, r7
 8008120:	bc80      	pop	{r7}
 8008122:	4770      	bx	lr
 8008124:	40021000 	.word	0x40021000

08008128 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b08c      	sub	sp, #48	; 0x30
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008130:	f107 031c 	add.w	r3, r7, #28
 8008134:	2200      	movs	r2, #0
 8008136:	601a      	str	r2, [r3, #0]
 8008138:	605a      	str	r2, [r3, #4]
 800813a:	609a      	str	r2, [r3, #8]
 800813c:	60da      	str	r2, [r3, #12]
 800813e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008148:	d156      	bne.n	80081f8 <HAL_ADC_MspInit+0xd0>



  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800814a:	4b5b      	ldr	r3, [pc, #364]	; (80082b8 <HAL_ADC_MspInit+0x190>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	3301      	adds	r3, #1
 8008150:	4a59      	ldr	r2, [pc, #356]	; (80082b8 <HAL_ADC_MspInit+0x190>)
 8008152:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8008154:	4b58      	ldr	r3, [pc, #352]	; (80082b8 <HAL_ADC_MspInit+0x190>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	2b01      	cmp	r3, #1
 800815a:	d10b      	bne.n	8008174 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800815c:	4b57      	ldr	r3, [pc, #348]	; (80082bc <HAL_ADC_MspInit+0x194>)
 800815e:	695b      	ldr	r3, [r3, #20]
 8008160:	4a56      	ldr	r2, [pc, #344]	; (80082bc <HAL_ADC_MspInit+0x194>)
 8008162:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008166:	6153      	str	r3, [r2, #20]
 8008168:	4b54      	ldr	r3, [pc, #336]	; (80082bc <HAL_ADC_MspInit+0x194>)
 800816a:	695b      	ldr	r3, [r3, #20]
 800816c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008170:	61bb      	str	r3, [r7, #24]
 8008172:	69bb      	ldr	r3, [r7, #24]
    }



    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008174:	4b51      	ldr	r3, [pc, #324]	; (80082bc <HAL_ADC_MspInit+0x194>)
 8008176:	695b      	ldr	r3, [r3, #20]
 8008178:	4a50      	ldr	r2, [pc, #320]	; (80082bc <HAL_ADC_MspInit+0x194>)
 800817a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800817e:	6153      	str	r3, [r2, #20]
 8008180:	4b4e      	ldr	r3, [pc, #312]	; (80082bc <HAL_ADC_MspInit+0x194>)
 8008182:	695b      	ldr	r3, [r3, #20]
 8008184:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008188:	617b      	str	r3, [r7, #20]
 800818a:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800818c:	2301      	movs	r3, #1
 800818e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008190:	2303      	movs	r3, #3
 8008192:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008194:	2300      	movs	r3, #0
 8008196:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008198:	f107 031c 	add.w	r3, r7, #28
 800819c:	4619      	mov	r1, r3
 800819e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80081a2:	f7fb fdd9 	bl	8003d58 <HAL_GPIO_Init>



    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80081a6:	4b46      	ldr	r3, [pc, #280]	; (80082c0 <HAL_ADC_MspInit+0x198>)
 80081a8:	4a46      	ldr	r2, [pc, #280]	; (80082c4 <HAL_ADC_MspInit+0x19c>)
 80081aa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80081ac:	4b44      	ldr	r3, [pc, #272]	; (80082c0 <HAL_ADC_MspInit+0x198>)
 80081ae:	2200      	movs	r2, #0
 80081b0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80081b2:	4b43      	ldr	r3, [pc, #268]	; (80082c0 <HAL_ADC_MspInit+0x198>)
 80081b4:	2200      	movs	r2, #0
 80081b6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80081b8:	4b41      	ldr	r3, [pc, #260]	; (80082c0 <HAL_ADC_MspInit+0x198>)
 80081ba:	2280      	movs	r2, #128	; 0x80
 80081bc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80081be:	4b40      	ldr	r3, [pc, #256]	; (80082c0 <HAL_ADC_MspInit+0x198>)
 80081c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80081c4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80081c6:	4b3e      	ldr	r3, [pc, #248]	; (80082c0 <HAL_ADC_MspInit+0x198>)
 80081c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80081cc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80081ce:	4b3c      	ldr	r3, [pc, #240]	; (80082c0 <HAL_ADC_MspInit+0x198>)
 80081d0:	2220      	movs	r2, #32
 80081d2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80081d4:	4b3a      	ldr	r3, [pc, #232]	; (80082c0 <HAL_ADC_MspInit+0x198>)
 80081d6:	2200      	movs	r2, #0
 80081d8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80081da:	4839      	ldr	r0, [pc, #228]	; (80082c0 <HAL_ADC_MspInit+0x198>)
 80081dc:	f7fb ff8c 	bl	80040f8 <HAL_DMA_Init>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d001      	beq.n	80081ea <HAL_ADC_MspInit+0xc2>
    {
      Msp_Error_Handler();
 80081e6:	f000 fa99 	bl	800871c <Msp_Error_Handler>
    }



    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	4a34      	ldr	r2, [pc, #208]	; (80082c0 <HAL_ADC_MspInit+0x198>)
 80081ee:	639a      	str	r2, [r3, #56]	; 0x38
 80081f0:	4a33      	ldr	r2, [pc, #204]	; (80082c0 <HAL_ADC_MspInit+0x198>)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE END ADC2_MspInit 1 */
  }



}
 80081f6:	e05a      	b.n	80082ae <HAL_ADC_MspInit+0x186>
  else if(hadc->Instance==ADC2)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a32      	ldr	r2, [pc, #200]	; (80082c8 <HAL_ADC_MspInit+0x1a0>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d155      	bne.n	80082ae <HAL_ADC_MspInit+0x186>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8008202:	4b2d      	ldr	r3, [pc, #180]	; (80082b8 <HAL_ADC_MspInit+0x190>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	3301      	adds	r3, #1
 8008208:	4a2b      	ldr	r2, [pc, #172]	; (80082b8 <HAL_ADC_MspInit+0x190>)
 800820a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800820c:	4b2a      	ldr	r3, [pc, #168]	; (80082b8 <HAL_ADC_MspInit+0x190>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	2b01      	cmp	r3, #1
 8008212:	d10b      	bne.n	800822c <HAL_ADC_MspInit+0x104>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8008214:	4b29      	ldr	r3, [pc, #164]	; (80082bc <HAL_ADC_MspInit+0x194>)
 8008216:	695b      	ldr	r3, [r3, #20]
 8008218:	4a28      	ldr	r2, [pc, #160]	; (80082bc <HAL_ADC_MspInit+0x194>)
 800821a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800821e:	6153      	str	r3, [r2, #20]
 8008220:	4b26      	ldr	r3, [pc, #152]	; (80082bc <HAL_ADC_MspInit+0x194>)
 8008222:	695b      	ldr	r3, [r3, #20]
 8008224:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008228:	613b      	str	r3, [r7, #16]
 800822a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800822c:	4b23      	ldr	r3, [pc, #140]	; (80082bc <HAL_ADC_MspInit+0x194>)
 800822e:	695b      	ldr	r3, [r3, #20]
 8008230:	4a22      	ldr	r2, [pc, #136]	; (80082bc <HAL_ADC_MspInit+0x194>)
 8008232:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008236:	6153      	str	r3, [r2, #20]
 8008238:	4b20      	ldr	r3, [pc, #128]	; (80082bc <HAL_ADC_MspInit+0x194>)
 800823a:	695b      	ldr	r3, [r3, #20]
 800823c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008240:	60fb      	str	r3, [r7, #12]
 8008242:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8008244:	2310      	movs	r3, #16
 8008246:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008248:	2303      	movs	r3, #3
 800824a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800824c:	2300      	movs	r3, #0
 800824e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008250:	f107 031c 	add.w	r3, r7, #28
 8008254:	4619      	mov	r1, r3
 8008256:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800825a:	f7fb fd7d 	bl	8003d58 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 800825e:	4b1b      	ldr	r3, [pc, #108]	; (80082cc <HAL_ADC_MspInit+0x1a4>)
 8008260:	4a1b      	ldr	r2, [pc, #108]	; (80082d0 <HAL_ADC_MspInit+0x1a8>)
 8008262:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008264:	4b19      	ldr	r3, [pc, #100]	; (80082cc <HAL_ADC_MspInit+0x1a4>)
 8008266:	2200      	movs	r2, #0
 8008268:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800826a:	4b18      	ldr	r3, [pc, #96]	; (80082cc <HAL_ADC_MspInit+0x1a4>)
 800826c:	2200      	movs	r2, #0
 800826e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8008270:	4b16      	ldr	r3, [pc, #88]	; (80082cc <HAL_ADC_MspInit+0x1a4>)
 8008272:	2280      	movs	r2, #128	; 0x80
 8008274:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008276:	4b15      	ldr	r3, [pc, #84]	; (80082cc <HAL_ADC_MspInit+0x1a4>)
 8008278:	f44f 7280 	mov.w	r2, #256	; 0x100
 800827c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800827e:	4b13      	ldr	r3, [pc, #76]	; (80082cc <HAL_ADC_MspInit+0x1a4>)
 8008280:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008284:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8008286:	4b11      	ldr	r3, [pc, #68]	; (80082cc <HAL_ADC_MspInit+0x1a4>)
 8008288:	2220      	movs	r2, #32
 800828a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800828c:	4b0f      	ldr	r3, [pc, #60]	; (80082cc <HAL_ADC_MspInit+0x1a4>)
 800828e:	2200      	movs	r2, #0
 8008290:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8008292:	480e      	ldr	r0, [pc, #56]	; (80082cc <HAL_ADC_MspInit+0x1a4>)
 8008294:	f7fb ff30 	bl	80040f8 <HAL_DMA_Init>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d001      	beq.n	80082a2 <HAL_ADC_MspInit+0x17a>
      Msp_Error_Handler();
 800829e:	f000 fa3d 	bl	800871c <Msp_Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	4a09      	ldr	r2, [pc, #36]	; (80082cc <HAL_ADC_MspInit+0x1a4>)
 80082a6:	639a      	str	r2, [r3, #56]	; 0x38
 80082a8:	4a08      	ldr	r2, [pc, #32]	; (80082cc <HAL_ADC_MspInit+0x1a4>)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6253      	str	r3, [r2, #36]	; 0x24
}
 80082ae:	bf00      	nop
 80082b0:	3730      	adds	r7, #48	; 0x30
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	2000018c 	.word	0x2000018c
 80082bc:	40021000 	.word	0x40021000
 80082c0:	200001e4 	.word	0x200001e4
 80082c4:	40020008 	.word	0x40020008
 80082c8:	50000100 	.word	0x50000100
 80082cc:	20000278 	.word	0x20000278
 80082d0:	40020408 	.word	0x40020408

080082d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b08a      	sub	sp, #40	; 0x28
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082dc:	f107 0314 	add.w	r3, r7, #20
 80082e0:	2200      	movs	r2, #0
 80082e2:	601a      	str	r2, [r3, #0]
 80082e4:	605a      	str	r2, [r3, #4]
 80082e6:	609a      	str	r2, [r3, #8]
 80082e8:	60da      	str	r2, [r3, #12]
 80082ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a41      	ldr	r2, [pc, #260]	; (80083f8 <HAL_I2C_MspInit+0x124>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d17c      	bne.n	80083f0 <HAL_I2C_MspInit+0x11c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80082f6:	4b41      	ldr	r3, [pc, #260]	; (80083fc <HAL_I2C_MspInit+0x128>)
 80082f8:	695b      	ldr	r3, [r3, #20]
 80082fa:	4a40      	ldr	r2, [pc, #256]	; (80083fc <HAL_I2C_MspInit+0x128>)
 80082fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008300:	6153      	str	r3, [r2, #20]
 8008302:	4b3e      	ldr	r3, [pc, #248]	; (80083fc <HAL_I2C_MspInit+0x128>)
 8008304:	695b      	ldr	r3, [r3, #20]
 8008306:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800830a:	613b      	str	r3, [r7, #16]
 800830c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800830e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8008312:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008314:	2312      	movs	r3, #18
 8008316:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008318:	2300      	movs	r3, #0
 800831a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800831c:	2303      	movs	r3, #3
 800831e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8008320:	2304      	movs	r3, #4
 8008322:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008324:	f107 0314 	add.w	r3, r7, #20
 8008328:	4619      	mov	r1, r3
 800832a:	4835      	ldr	r0, [pc, #212]	; (8008400 <HAL_I2C_MspInit+0x12c>)
 800832c:	f7fb fd14 	bl	8003d58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8008330:	4b32      	ldr	r3, [pc, #200]	; (80083fc <HAL_I2C_MspInit+0x128>)
 8008332:	69db      	ldr	r3, [r3, #28]
 8008334:	4a31      	ldr	r2, [pc, #196]	; (80083fc <HAL_I2C_MspInit+0x128>)
 8008336:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800833a:	61d3      	str	r3, [r2, #28]
 800833c:	4b2f      	ldr	r3, [pc, #188]	; (80083fc <HAL_I2C_MspInit+0x128>)
 800833e:	69db      	ldr	r3, [r3, #28]
 8008340:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008344:	60fb      	str	r3, [r7, #12]
 8008346:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8008348:	4b2e      	ldr	r3, [pc, #184]	; (8008404 <HAL_I2C_MspInit+0x130>)
 800834a:	4a2f      	ldr	r2, [pc, #188]	; (8008408 <HAL_I2C_MspInit+0x134>)
 800834c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800834e:	4b2d      	ldr	r3, [pc, #180]	; (8008404 <HAL_I2C_MspInit+0x130>)
 8008350:	2200      	movs	r2, #0
 8008352:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008354:	4b2b      	ldr	r3, [pc, #172]	; (8008404 <HAL_I2C_MspInit+0x130>)
 8008356:	2200      	movs	r2, #0
 8008358:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800835a:	4b2a      	ldr	r3, [pc, #168]	; (8008404 <HAL_I2C_MspInit+0x130>)
 800835c:	2280      	movs	r2, #128	; 0x80
 800835e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008360:	4b28      	ldr	r3, [pc, #160]	; (8008404 <HAL_I2C_MspInit+0x130>)
 8008362:	2200      	movs	r2, #0
 8008364:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008366:	4b27      	ldr	r3, [pc, #156]	; (8008404 <HAL_I2C_MspInit+0x130>)
 8008368:	2200      	movs	r2, #0
 800836a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800836c:	4b25      	ldr	r3, [pc, #148]	; (8008404 <HAL_I2C_MspInit+0x130>)
 800836e:	2200      	movs	r2, #0
 8008370:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008372:	4b24      	ldr	r3, [pc, #144]	; (8008404 <HAL_I2C_MspInit+0x130>)
 8008374:	2200      	movs	r2, #0
 8008376:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8008378:	4822      	ldr	r0, [pc, #136]	; (8008404 <HAL_I2C_MspInit+0x130>)
 800837a:	f7fb febd 	bl	80040f8 <HAL_DMA_Init>
 800837e:	4603      	mov	r3, r0
 8008380:	2b00      	cmp	r3, #0
 8008382:	d001      	beq.n	8008388 <HAL_I2C_MspInit+0xb4>
    {
    	Msp_Error_Handler();
 8008384:	f000 f9ca 	bl	800871c <Msp_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	4a1e      	ldr	r2, [pc, #120]	; (8008404 <HAL_I2C_MspInit+0x130>)
 800838c:	63da      	str	r2, [r3, #60]	; 0x3c
 800838e:	4a1d      	ldr	r2, [pc, #116]	; (8008404 <HAL_I2C_MspInit+0x130>)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8008394:	4b1d      	ldr	r3, [pc, #116]	; (800840c <HAL_I2C_MspInit+0x138>)
 8008396:	4a1e      	ldr	r2, [pc, #120]	; (8008410 <HAL_I2C_MspInit+0x13c>)
 8008398:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800839a:	4b1c      	ldr	r3, [pc, #112]	; (800840c <HAL_I2C_MspInit+0x138>)
 800839c:	2210      	movs	r2, #16
 800839e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80083a0:	4b1a      	ldr	r3, [pc, #104]	; (800840c <HAL_I2C_MspInit+0x138>)
 80083a2:	2200      	movs	r2, #0
 80083a4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80083a6:	4b19      	ldr	r3, [pc, #100]	; (800840c <HAL_I2C_MspInit+0x138>)
 80083a8:	2280      	movs	r2, #128	; 0x80
 80083aa:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80083ac:	4b17      	ldr	r3, [pc, #92]	; (800840c <HAL_I2C_MspInit+0x138>)
 80083ae:	2200      	movs	r2, #0
 80083b0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80083b2:	4b16      	ldr	r3, [pc, #88]	; (800840c <HAL_I2C_MspInit+0x138>)
 80083b4:	2200      	movs	r2, #0
 80083b6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80083b8:	4b14      	ldr	r3, [pc, #80]	; (800840c <HAL_I2C_MspInit+0x138>)
 80083ba:	2200      	movs	r2, #0
 80083bc:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80083be:	4b13      	ldr	r3, [pc, #76]	; (800840c <HAL_I2C_MspInit+0x138>)
 80083c0:	2200      	movs	r2, #0
 80083c2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80083c4:	4811      	ldr	r0, [pc, #68]	; (800840c <HAL_I2C_MspInit+0x138>)
 80083c6:	f7fb fe97 	bl	80040f8 <HAL_DMA_Init>
 80083ca:	4603      	mov	r3, r0
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d001      	beq.n	80083d4 <HAL_I2C_MspInit+0x100>
    {
    	Msp_Error_Handler();
 80083d0:	f000 f9a4 	bl	800871c <Msp_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	4a0d      	ldr	r2, [pc, #52]	; (800840c <HAL_I2C_MspInit+0x138>)
 80083d8:	639a      	str	r2, [r3, #56]	; 0x38
 80083da:	4a0c      	ldr	r2, [pc, #48]	; (800840c <HAL_I2C_MspInit+0x138>)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80083e0:	2200      	movs	r2, #0
 80083e2:	2100      	movs	r1, #0
 80083e4:	201f      	movs	r0, #31
 80083e6:	f7ff fe46 	bl	8008076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80083ea:	201f      	movs	r0, #31
 80083ec:	f7ff fe5f 	bl	80080ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80083f0:	bf00      	nop
 80083f2:	3728      	adds	r7, #40	; 0x28
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}
 80083f8:	40005400 	.word	0x40005400
 80083fc:	40021000 	.word	0x40021000
 8008400:	48000400 	.word	0x48000400
 8008404:	20000338 	.word	0x20000338
 8008408:	40020080 	.word	0x40020080
 800840c:	2000037c 	.word	0x2000037c
 8008410:	4002006c 	.word	0x4002006c

08008414 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b08a      	sub	sp, #40	; 0x28
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800841c:	f107 0314 	add.w	r3, r7, #20
 8008420:	2200      	movs	r2, #0
 8008422:	601a      	str	r2, [r3, #0]
 8008424:	605a      	str	r2, [r3, #4]
 8008426:	609a      	str	r2, [r3, #8]
 8008428:	60da      	str	r2, [r3, #12]
 800842a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4a1b      	ldr	r2, [pc, #108]	; (80084a0 <HAL_SPI_MspInit+0x8c>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d130      	bne.n	8008498 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8008436:	4b1b      	ldr	r3, [pc, #108]	; (80084a4 <HAL_SPI_MspInit+0x90>)
 8008438:	69db      	ldr	r3, [r3, #28]
 800843a:	4a1a      	ldr	r2, [pc, #104]	; (80084a4 <HAL_SPI_MspInit+0x90>)
 800843c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008440:	61d3      	str	r3, [r2, #28]
 8008442:	4b18      	ldr	r3, [pc, #96]	; (80084a4 <HAL_SPI_MspInit+0x90>)
 8008444:	69db      	ldr	r3, [r3, #28]
 8008446:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800844a:	613b      	str	r3, [r7, #16]
 800844c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800844e:	4b15      	ldr	r3, [pc, #84]	; (80084a4 <HAL_SPI_MspInit+0x90>)
 8008450:	695b      	ldr	r3, [r3, #20]
 8008452:	4a14      	ldr	r2, [pc, #80]	; (80084a4 <HAL_SPI_MspInit+0x90>)
 8008454:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008458:	6153      	str	r3, [r2, #20]
 800845a:	4b12      	ldr	r3, [pc, #72]	; (80084a4 <HAL_SPI_MspInit+0x90>)
 800845c:	695b      	ldr	r3, [r3, #20]
 800845e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008462:	60fb      	str	r3, [r7, #12]
 8008464:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8008466:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800846a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800846c:	2302      	movs	r3, #2
 800846e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008470:	2300      	movs	r3, #0
 8008472:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008474:	2303      	movs	r3, #3
 8008476:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8008478:	2306      	movs	r3, #6
 800847a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800847c:	f107 0314 	add.w	r3, r7, #20
 8008480:	4619      	mov	r1, r3
 8008482:	4809      	ldr	r0, [pc, #36]	; (80084a8 <HAL_SPI_MspInit+0x94>)
 8008484:	f7fb fc68 	bl	8003d58 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8008488:	2200      	movs	r2, #0
 800848a:	2100      	movs	r1, #0
 800848c:	2033      	movs	r0, #51	; 0x33
 800848e:	f7ff fdf2 	bl	8008076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8008492:	2033      	movs	r0, #51	; 0x33
 8008494:	f7ff fe0b 	bl	80080ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8008498:	bf00      	nop
 800849a:	3728      	adds	r7, #40	; 0x28
 800849c:	46bd      	mov	sp, r7
 800849e:	bd80      	pop	{r7, pc}
 80084a0:	40003c00 	.word	0x40003c00
 80084a4:	40021000 	.word	0x40021000
 80084a8:	48000800 	.word	0x48000800

080084ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b08a      	sub	sp, #40	; 0x28
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80084b4:	f107 0314 	add.w	r3, r7, #20
 80084b8:	2200      	movs	r2, #0
 80084ba:	601a      	str	r2, [r3, #0]
 80084bc:	605a      	str	r2, [r3, #4]
 80084be:	609a      	str	r2, [r3, #8]
 80084c0:	60da      	str	r2, [r3, #12]
 80084c2:	611a      	str	r2, [r3, #16]
	if(htim_base->Instance==TIM3)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a24      	ldr	r2, [pc, #144]	; (800855c <HAL_TIM_Base_MspInit+0xb0>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d131      	bne.n	8008532 <HAL_TIM_Base_MspInit+0x86>
	{
		/* USER CODE BEGIN TIM3_MspInit 0 */

		/* USER CODE END TIM3_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 80084ce:	4b24      	ldr	r3, [pc, #144]	; (8008560 <HAL_TIM_Base_MspInit+0xb4>)
 80084d0:	69db      	ldr	r3, [r3, #28]
 80084d2:	4a23      	ldr	r2, [pc, #140]	; (8008560 <HAL_TIM_Base_MspInit+0xb4>)
 80084d4:	f043 0302 	orr.w	r3, r3, #2
 80084d8:	61d3      	str	r3, [r2, #28]
 80084da:	4b21      	ldr	r3, [pc, #132]	; (8008560 <HAL_TIM_Base_MspInit+0xb4>)
 80084dc:	69db      	ldr	r3, [r3, #28]
 80084de:	f003 0302 	and.w	r3, r3, #2
 80084e2:	613b      	str	r3, [r7, #16]
 80084e4:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80084e6:	4b1e      	ldr	r3, [pc, #120]	; (8008560 <HAL_TIM_Base_MspInit+0xb4>)
 80084e8:	695b      	ldr	r3, [r3, #20]
 80084ea:	4a1d      	ldr	r2, [pc, #116]	; (8008560 <HAL_TIM_Base_MspInit+0xb4>)
 80084ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80084f0:	6153      	str	r3, [r2, #20]
 80084f2:	4b1b      	ldr	r3, [pc, #108]	; (8008560 <HAL_TIM_Base_MspInit+0xb4>)
 80084f4:	695b      	ldr	r3, [r3, #20]
 80084f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084fa:	60fb      	str	r3, [r7, #12]
 80084fc:	68fb      	ldr	r3, [r7, #12]
		/**TIM3 GPIO Configuration
		PA6     ------> TIM3_CH1
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_6;
 80084fe:	2340      	movs	r3, #64	; 0x40
 8008500:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008502:	2302      	movs	r3, #2
 8008504:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008506:	2300      	movs	r3, #0
 8008508:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800850a:	2300      	movs	r3, #0
 800850c:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800850e:	2302      	movs	r3, #2
 8008510:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008512:	f107 0314 	add.w	r3, r7, #20
 8008516:	4619      	mov	r1, r3
 8008518:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800851c:	f7fb fc1c 	bl	8003d58 <HAL_GPIO_Init>

		/* TIM3 interrupt Init */
		HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8008520:	2200      	movs	r2, #0
 8008522:	2100      	movs	r1, #0
 8008524:	201d      	movs	r0, #29
 8008526:	f7ff fda6 	bl	8008076 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800852a:	201d      	movs	r0, #29
 800852c:	f7ff fdbf 	bl	80080ae <HAL_NVIC_EnableIRQ>
	  }
	else
	{

	}
}
 8008530:	e010      	b.n	8008554 <HAL_TIM_Base_MspInit+0xa8>
	else if(htim_base->Instance==TIM4)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a0b      	ldr	r2, [pc, #44]	; (8008564 <HAL_TIM_Base_MspInit+0xb8>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d10b      	bne.n	8008554 <HAL_TIM_Base_MspInit+0xa8>
		__HAL_RCC_TIM4_CLK_ENABLE();
 800853c:	4b08      	ldr	r3, [pc, #32]	; (8008560 <HAL_TIM_Base_MspInit+0xb4>)
 800853e:	69db      	ldr	r3, [r3, #28]
 8008540:	4a07      	ldr	r2, [pc, #28]	; (8008560 <HAL_TIM_Base_MspInit+0xb4>)
 8008542:	f043 0304 	orr.w	r3, r3, #4
 8008546:	61d3      	str	r3, [r2, #28]
 8008548:	4b05      	ldr	r3, [pc, #20]	; (8008560 <HAL_TIM_Base_MspInit+0xb4>)
 800854a:	69db      	ldr	r3, [r3, #28]
 800854c:	f003 0304 	and.w	r3, r3, #4
 8008550:	60bb      	str	r3, [r7, #8]
 8008552:	68bb      	ldr	r3, [r7, #8]
}
 8008554:	bf00      	nop
 8008556:	3728      	adds	r7, #40	; 0x28
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}
 800855c:	40000400 	.word	0x40000400
 8008560:	40021000 	.word	0x40021000
 8008564:	40000800 	.word	0x40000800

08008568 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8008568:	b480      	push	{r7}
 800856a:	b085      	sub	sp, #20
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a09      	ldr	r2, [pc, #36]	; (800859c <HAL_TIM_PWM_MspInit+0x34>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d10b      	bne.n	8008592 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800857a:	4b09      	ldr	r3, [pc, #36]	; (80085a0 <HAL_TIM_PWM_MspInit+0x38>)
 800857c:	69db      	ldr	r3, [r3, #28]
 800857e:	4a08      	ldr	r2, [pc, #32]	; (80085a0 <HAL_TIM_PWM_MspInit+0x38>)
 8008580:	f043 0304 	orr.w	r3, r3, #4
 8008584:	61d3      	str	r3, [r2, #28]
 8008586:	4b06      	ldr	r3, [pc, #24]	; (80085a0 <HAL_TIM_PWM_MspInit+0x38>)
 8008588:	69db      	ldr	r3, [r3, #28]
 800858a:	f003 0304 	and.w	r3, r3, #4
 800858e:	60fb      	str	r3, [r7, #12]
 8008590:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8008592:	bf00      	nop
 8008594:	3714      	adds	r7, #20
 8008596:	46bd      	mov	sp, r7
 8008598:	bc80      	pop	{r7}
 800859a:	4770      	bx	lr
 800859c:	40000800 	.word	0x40000800
 80085a0:	40021000 	.word	0x40021000

080085a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b088      	sub	sp, #32
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80085ac:	f107 030c 	add.w	r3, r7, #12
 80085b0:	2200      	movs	r2, #0
 80085b2:	601a      	str	r2, [r3, #0]
 80085b4:	605a      	str	r2, [r3, #4]
 80085b6:	609a      	str	r2, [r3, #8]
 80085b8:	60da      	str	r2, [r3, #12]
 80085ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a11      	ldr	r2, [pc, #68]	; (8008608 <HAL_TIM_MspPostInit+0x64>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d11b      	bne.n	80085fe <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80085c6:	4b11      	ldr	r3, [pc, #68]	; (800860c <HAL_TIM_MspPostInit+0x68>)
 80085c8:	695b      	ldr	r3, [r3, #20]
 80085ca:	4a10      	ldr	r2, [pc, #64]	; (800860c <HAL_TIM_MspPostInit+0x68>)
 80085cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80085d0:	6153      	str	r3, [r2, #20]
 80085d2:	4b0e      	ldr	r3, [pc, #56]	; (800860c <HAL_TIM_MspPostInit+0x68>)
 80085d4:	695b      	ldr	r3, [r3, #20]
 80085d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80085da:	60bb      	str	r3, [r7, #8]
 80085dc:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80085de:	23c0      	movs	r3, #192	; 0xc0
 80085e0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085e2:	2302      	movs	r3, #2
 80085e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085e6:	2300      	movs	r3, #0
 80085e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80085ea:	2300      	movs	r3, #0
 80085ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80085ee:	2302      	movs	r3, #2
 80085f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80085f2:	f107 030c 	add.w	r3, r7, #12
 80085f6:	4619      	mov	r1, r3
 80085f8:	4805      	ldr	r0, [pc, #20]	; (8008610 <HAL_TIM_MspPostInit+0x6c>)
 80085fa:	f7fb fbad 	bl	8003d58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80085fe:	bf00      	nop
 8008600:	3720      	adds	r7, #32
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}
 8008606:	bf00      	nop
 8008608:	40000800 	.word	0x40000800
 800860c:	40021000 	.word	0x40021000
 8008610:	48000400 	.word	0x48000400

08008614 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b08c      	sub	sp, #48	; 0x30
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800861c:	f107 031c 	add.w	r3, r7, #28
 8008620:	2200      	movs	r2, #0
 8008622:	601a      	str	r2, [r3, #0]
 8008624:	605a      	str	r2, [r3, #4]
 8008626:	609a      	str	r2, [r3, #8]
 8008628:	60da      	str	r2, [r3, #12]
 800862a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a36      	ldr	r2, [pc, #216]	; (800870c <HAL_UART_MspInit+0xf8>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d130      	bne.n	8008698 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008636:	4b36      	ldr	r3, [pc, #216]	; (8008710 <HAL_UART_MspInit+0xfc>)
 8008638:	699b      	ldr	r3, [r3, #24]
 800863a:	4a35      	ldr	r2, [pc, #212]	; (8008710 <HAL_UART_MspInit+0xfc>)
 800863c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008640:	6193      	str	r3, [r2, #24]
 8008642:	4b33      	ldr	r3, [pc, #204]	; (8008710 <HAL_UART_MspInit+0xfc>)
 8008644:	699b      	ldr	r3, [r3, #24]
 8008646:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800864a:	61bb      	str	r3, [r7, #24]
 800864c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800864e:	4b30      	ldr	r3, [pc, #192]	; (8008710 <HAL_UART_MspInit+0xfc>)
 8008650:	695b      	ldr	r3, [r3, #20]
 8008652:	4a2f      	ldr	r2, [pc, #188]	; (8008710 <HAL_UART_MspInit+0xfc>)
 8008654:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008658:	6153      	str	r3, [r2, #20]
 800865a:	4b2d      	ldr	r3, [pc, #180]	; (8008710 <HAL_UART_MspInit+0xfc>)
 800865c:	695b      	ldr	r3, [r3, #20]
 800865e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008662:	617b      	str	r3, [r7, #20]
 8008664:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8008666:	2330      	movs	r3, #48	; 0x30
 8008668:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800866a:	2302      	movs	r3, #2
 800866c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800866e:	2300      	movs	r3, #0
 8008670:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008672:	2303      	movs	r3, #3
 8008674:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008676:	2307      	movs	r3, #7
 8008678:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800867a:	f107 031c 	add.w	r3, r7, #28
 800867e:	4619      	mov	r1, r3
 8008680:	4824      	ldr	r0, [pc, #144]	; (8008714 <HAL_UART_MspInit+0x100>)
 8008682:	f7fb fb69 	bl	8003d58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8008686:	2200      	movs	r2, #0
 8008688:	2100      	movs	r1, #0
 800868a:	2025      	movs	r0, #37	; 0x25
 800868c:	f7ff fcf3 	bl	8008076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8008690:	2025      	movs	r0, #37	; 0x25
 8008692:	f7ff fd0c 	bl	80080ae <HAL_NVIC_EnableIRQ>

   /* USER CODE END USART2_MspInit 1 */

  }

}
 8008696:	e035      	b.n	8008704 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a1e      	ldr	r2, [pc, #120]	; (8008718 <HAL_UART_MspInit+0x104>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d130      	bne.n	8008704 <HAL_UART_MspInit+0xf0>
	 __HAL_RCC_USART2_CLK_ENABLE();
 80086a2:	4b1b      	ldr	r3, [pc, #108]	; (8008710 <HAL_UART_MspInit+0xfc>)
 80086a4:	69db      	ldr	r3, [r3, #28]
 80086a6:	4a1a      	ldr	r2, [pc, #104]	; (8008710 <HAL_UART_MspInit+0xfc>)
 80086a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80086ac:	61d3      	str	r3, [r2, #28]
 80086ae:	4b18      	ldr	r3, [pc, #96]	; (8008710 <HAL_UART_MspInit+0xfc>)
 80086b0:	69db      	ldr	r3, [r3, #28]
 80086b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086b6:	613b      	str	r3, [r7, #16]
 80086b8:	693b      	ldr	r3, [r7, #16]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 80086ba:	4b15      	ldr	r3, [pc, #84]	; (8008710 <HAL_UART_MspInit+0xfc>)
 80086bc:	695b      	ldr	r3, [r3, #20]
 80086be:	4a14      	ldr	r2, [pc, #80]	; (8008710 <HAL_UART_MspInit+0xfc>)
 80086c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80086c4:	6153      	str	r3, [r2, #20]
 80086c6:	4b12      	ldr	r3, [pc, #72]	; (8008710 <HAL_UART_MspInit+0xfc>)
 80086c8:	695b      	ldr	r3, [r3, #20]
 80086ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086ce:	60fb      	str	r3, [r7, #12]
 80086d0:	68fb      	ldr	r3, [r7, #12]
	 GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80086d2:	230c      	movs	r3, #12
 80086d4:	61fb      	str	r3, [r7, #28]
	 GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086d6:	2302      	movs	r3, #2
 80086d8:	623b      	str	r3, [r7, #32]
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086da:	2300      	movs	r3, #0
 80086dc:	627b      	str	r3, [r7, #36]	; 0x24
	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80086de:	2303      	movs	r3, #3
 80086e0:	62bb      	str	r3, [r7, #40]	; 0x28
	 GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80086e2:	2307      	movs	r3, #7
 80086e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80086e6:	f107 031c 	add.w	r3, r7, #28
 80086ea:	4619      	mov	r1, r3
 80086ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80086f0:	f7fb fb32 	bl	8003d58 <HAL_GPIO_Init>
	 HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80086f4:	2200      	movs	r2, #0
 80086f6:	2100      	movs	r1, #0
 80086f8:	2026      	movs	r0, #38	; 0x26
 80086fa:	f7ff fcbc 	bl	8008076 <HAL_NVIC_SetPriority>
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 80086fe:	2026      	movs	r0, #38	; 0x26
 8008700:	f7ff fcd5 	bl	80080ae <HAL_NVIC_EnableIRQ>
}
 8008704:	bf00      	nop
 8008706:	3730      	adds	r7, #48	; 0x30
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}
 800870c:	40013800 	.word	0x40013800
 8008710:	40021000 	.word	0x40021000
 8008714:	48000800 	.word	0x48000800
 8008718:	40004400 	.word	0x40004400

0800871c <Msp_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Msp_Error_Handler(void)
{
 800871c:	b480      	push	{r7}
 800871e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8008720:	b672      	cpsid	i
}
 8008722:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008724:	e7fe      	b.n	8008724 <Msp_Error_Handler+0x8>
	...

08008728 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800872e:	af00      	add	r7, sp, #0
 8008730:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008734:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008738:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800873a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800873e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d102      	bne.n	800874e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	f001 b83a 	b.w	80097c2 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800874e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008752:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f003 0301 	and.w	r3, r3, #1
 800875e:	2b00      	cmp	r3, #0
 8008760:	f000 816f 	beq.w	8008a42 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8008764:	4bb5      	ldr	r3, [pc, #724]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	f003 030c 	and.w	r3, r3, #12
 800876c:	2b04      	cmp	r3, #4
 800876e:	d00c      	beq.n	800878a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008770:	4bb2      	ldr	r3, [pc, #712]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	f003 030c 	and.w	r3, r3, #12
 8008778:	2b08      	cmp	r3, #8
 800877a:	d15c      	bne.n	8008836 <HAL_RCC_OscConfig+0x10e>
 800877c:	4baf      	ldr	r3, [pc, #700]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8008784:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008788:	d155      	bne.n	8008836 <HAL_RCC_OscConfig+0x10e>
 800878a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800878e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008792:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8008796:	fa93 f3a3 	rbit	r3, r3
 800879a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800879e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087a2:	fab3 f383 	clz	r3, r3
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	095b      	lsrs	r3, r3, #5
 80087aa:	b2db      	uxtb	r3, r3
 80087ac:	f043 0301 	orr.w	r3, r3, #1
 80087b0:	b2db      	uxtb	r3, r3
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	d102      	bne.n	80087bc <HAL_RCC_OscConfig+0x94>
 80087b6:	4ba1      	ldr	r3, [pc, #644]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	e015      	b.n	80087e8 <HAL_RCC_OscConfig+0xc0>
 80087bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80087c0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087c4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80087c8:	fa93 f3a3 	rbit	r3, r3
 80087cc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80087d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80087d4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80087d8:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80087dc:	fa93 f3a3 	rbit	r3, r3
 80087e0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80087e4:	4b95      	ldr	r3, [pc, #596]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 80087e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087e8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80087ec:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80087f0:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80087f4:	fa92 f2a2 	rbit	r2, r2
 80087f8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80087fc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8008800:	fab2 f282 	clz	r2, r2
 8008804:	b2d2      	uxtb	r2, r2
 8008806:	f042 0220 	orr.w	r2, r2, #32
 800880a:	b2d2      	uxtb	r2, r2
 800880c:	f002 021f 	and.w	r2, r2, #31
 8008810:	2101      	movs	r1, #1
 8008812:	fa01 f202 	lsl.w	r2, r1, r2
 8008816:	4013      	ands	r3, r2
 8008818:	2b00      	cmp	r3, #0
 800881a:	f000 8111 	beq.w	8008a40 <HAL_RCC_OscConfig+0x318>
 800881e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008822:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	2b00      	cmp	r3, #0
 800882c:	f040 8108 	bne.w	8008a40 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8008830:	2301      	movs	r3, #1
 8008832:	f000 bfc6 	b.w	80097c2 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008836:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800883a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008846:	d106      	bne.n	8008856 <HAL_RCC_OscConfig+0x12e>
 8008848:	4b7c      	ldr	r3, [pc, #496]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4a7b      	ldr	r2, [pc, #492]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 800884e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008852:	6013      	str	r3, [r2, #0]
 8008854:	e036      	b.n	80088c4 <HAL_RCC_OscConfig+0x19c>
 8008856:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800885a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d10c      	bne.n	8008880 <HAL_RCC_OscConfig+0x158>
 8008866:	4b75      	ldr	r3, [pc, #468]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a74      	ldr	r2, [pc, #464]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 800886c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008870:	6013      	str	r3, [r2, #0]
 8008872:	4b72      	ldr	r3, [pc, #456]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4a71      	ldr	r2, [pc, #452]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 8008878:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800887c:	6013      	str	r3, [r2, #0]
 800887e:	e021      	b.n	80088c4 <HAL_RCC_OscConfig+0x19c>
 8008880:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008884:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	685b      	ldr	r3, [r3, #4]
 800888c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008890:	d10c      	bne.n	80088ac <HAL_RCC_OscConfig+0x184>
 8008892:	4b6a      	ldr	r3, [pc, #424]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4a69      	ldr	r2, [pc, #420]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 8008898:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800889c:	6013      	str	r3, [r2, #0]
 800889e:	4b67      	ldr	r3, [pc, #412]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4a66      	ldr	r2, [pc, #408]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 80088a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80088a8:	6013      	str	r3, [r2, #0]
 80088aa:	e00b      	b.n	80088c4 <HAL_RCC_OscConfig+0x19c>
 80088ac:	4b63      	ldr	r3, [pc, #396]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a62      	ldr	r2, [pc, #392]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 80088b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80088b6:	6013      	str	r3, [r2, #0]
 80088b8:	4b60      	ldr	r3, [pc, #384]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a5f      	ldr	r2, [pc, #380]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 80088be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80088c2:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80088c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80088c8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d059      	beq.n	8008988 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088d4:	f7ff faee 	bl	8007eb4 <HAL_GetTick>
 80088d8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80088dc:	e00a      	b.n	80088f4 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80088de:	f7ff fae9 	bl	8007eb4 <HAL_GetTick>
 80088e2:	4602      	mov	r2, r0
 80088e4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80088e8:	1ad3      	subs	r3, r2, r3
 80088ea:	2b64      	cmp	r3, #100	; 0x64
 80088ec:	d902      	bls.n	80088f4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80088ee:	2303      	movs	r3, #3
 80088f0:	f000 bf67 	b.w	80097c2 <HAL_RCC_OscConfig+0x109a>
 80088f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80088f8:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088fc:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8008900:	fa93 f3a3 	rbit	r3, r3
 8008904:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8008908:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800890c:	fab3 f383 	clz	r3, r3
 8008910:	b2db      	uxtb	r3, r3
 8008912:	095b      	lsrs	r3, r3, #5
 8008914:	b2db      	uxtb	r3, r3
 8008916:	f043 0301 	orr.w	r3, r3, #1
 800891a:	b2db      	uxtb	r3, r3
 800891c:	2b01      	cmp	r3, #1
 800891e:	d102      	bne.n	8008926 <HAL_RCC_OscConfig+0x1fe>
 8008920:	4b46      	ldr	r3, [pc, #280]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	e015      	b.n	8008952 <HAL_RCC_OscConfig+0x22a>
 8008926:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800892a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800892e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8008932:	fa93 f3a3 	rbit	r3, r3
 8008936:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800893a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800893e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8008942:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8008946:	fa93 f3a3 	rbit	r3, r3
 800894a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800894e:	4b3b      	ldr	r3, [pc, #236]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 8008950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008952:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008956:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800895a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800895e:	fa92 f2a2 	rbit	r2, r2
 8008962:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8008966:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800896a:	fab2 f282 	clz	r2, r2
 800896e:	b2d2      	uxtb	r2, r2
 8008970:	f042 0220 	orr.w	r2, r2, #32
 8008974:	b2d2      	uxtb	r2, r2
 8008976:	f002 021f 	and.w	r2, r2, #31
 800897a:	2101      	movs	r1, #1
 800897c:	fa01 f202 	lsl.w	r2, r1, r2
 8008980:	4013      	ands	r3, r2
 8008982:	2b00      	cmp	r3, #0
 8008984:	d0ab      	beq.n	80088de <HAL_RCC_OscConfig+0x1b6>
 8008986:	e05c      	b.n	8008a42 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008988:	f7ff fa94 	bl	8007eb4 <HAL_GetTick>
 800898c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008990:	e00a      	b.n	80089a8 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008992:	f7ff fa8f 	bl	8007eb4 <HAL_GetTick>
 8008996:	4602      	mov	r2, r0
 8008998:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800899c:	1ad3      	subs	r3, r2, r3
 800899e:	2b64      	cmp	r3, #100	; 0x64
 80089a0:	d902      	bls.n	80089a8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80089a2:	2303      	movs	r3, #3
 80089a4:	f000 bf0d 	b.w	80097c2 <HAL_RCC_OscConfig+0x109a>
 80089a8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80089ac:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089b0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80089b4:	fa93 f3a3 	rbit	r3, r3
 80089b8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80089bc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80089c0:	fab3 f383 	clz	r3, r3
 80089c4:	b2db      	uxtb	r3, r3
 80089c6:	095b      	lsrs	r3, r3, #5
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	f043 0301 	orr.w	r3, r3, #1
 80089ce:	b2db      	uxtb	r3, r3
 80089d0:	2b01      	cmp	r3, #1
 80089d2:	d102      	bne.n	80089da <HAL_RCC_OscConfig+0x2b2>
 80089d4:	4b19      	ldr	r3, [pc, #100]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	e015      	b.n	8008a06 <HAL_RCC_OscConfig+0x2de>
 80089da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80089de:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089e2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80089e6:	fa93 f3a3 	rbit	r3, r3
 80089ea:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80089ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80089f2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80089f6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80089fa:	fa93 f3a3 	rbit	r3, r3
 80089fe:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8008a02:	4b0e      	ldr	r3, [pc, #56]	; (8008a3c <HAL_RCC_OscConfig+0x314>)
 8008a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a06:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008a0a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8008a0e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8008a12:	fa92 f2a2 	rbit	r2, r2
 8008a16:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8008a1a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8008a1e:	fab2 f282 	clz	r2, r2
 8008a22:	b2d2      	uxtb	r2, r2
 8008a24:	f042 0220 	orr.w	r2, r2, #32
 8008a28:	b2d2      	uxtb	r2, r2
 8008a2a:	f002 021f 	and.w	r2, r2, #31
 8008a2e:	2101      	movs	r1, #1
 8008a30:	fa01 f202 	lsl.w	r2, r1, r2
 8008a34:	4013      	ands	r3, r2
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d1ab      	bne.n	8008992 <HAL_RCC_OscConfig+0x26a>
 8008a3a:	e002      	b.n	8008a42 <HAL_RCC_OscConfig+0x31a>
 8008a3c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008a42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008a46:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f003 0302 	and.w	r3, r3, #2
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	f000 817f 	beq.w	8008d56 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8008a58:	4ba7      	ldr	r3, [pc, #668]	; (8008cf8 <HAL_RCC_OscConfig+0x5d0>)
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	f003 030c 	and.w	r3, r3, #12
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d00c      	beq.n	8008a7e <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8008a64:	4ba4      	ldr	r3, [pc, #656]	; (8008cf8 <HAL_RCC_OscConfig+0x5d0>)
 8008a66:	685b      	ldr	r3, [r3, #4]
 8008a68:	f003 030c 	and.w	r3, r3, #12
 8008a6c:	2b08      	cmp	r3, #8
 8008a6e:	d173      	bne.n	8008b58 <HAL_RCC_OscConfig+0x430>
 8008a70:	4ba1      	ldr	r3, [pc, #644]	; (8008cf8 <HAL_RCC_OscConfig+0x5d0>)
 8008a72:	685b      	ldr	r3, [r3, #4]
 8008a74:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8008a78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a7c:	d16c      	bne.n	8008b58 <HAL_RCC_OscConfig+0x430>
 8008a7e:	2302      	movs	r3, #2
 8008a80:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a84:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8008a88:	fa93 f3a3 	rbit	r3, r3
 8008a8c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8008a90:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008a94:	fab3 f383 	clz	r3, r3
 8008a98:	b2db      	uxtb	r3, r3
 8008a9a:	095b      	lsrs	r3, r3, #5
 8008a9c:	b2db      	uxtb	r3, r3
 8008a9e:	f043 0301 	orr.w	r3, r3, #1
 8008aa2:	b2db      	uxtb	r3, r3
 8008aa4:	2b01      	cmp	r3, #1
 8008aa6:	d102      	bne.n	8008aae <HAL_RCC_OscConfig+0x386>
 8008aa8:	4b93      	ldr	r3, [pc, #588]	; (8008cf8 <HAL_RCC_OscConfig+0x5d0>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	e013      	b.n	8008ad6 <HAL_RCC_OscConfig+0x3ae>
 8008aae:	2302      	movs	r3, #2
 8008ab0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ab4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8008ab8:	fa93 f3a3 	rbit	r3, r3
 8008abc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8008ac0:	2302      	movs	r3, #2
 8008ac2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8008ac6:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8008aca:	fa93 f3a3 	rbit	r3, r3
 8008ace:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8008ad2:	4b89      	ldr	r3, [pc, #548]	; (8008cf8 <HAL_RCC_OscConfig+0x5d0>)
 8008ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ad6:	2202      	movs	r2, #2
 8008ad8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8008adc:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8008ae0:	fa92 f2a2 	rbit	r2, r2
 8008ae4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8008ae8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8008aec:	fab2 f282 	clz	r2, r2
 8008af0:	b2d2      	uxtb	r2, r2
 8008af2:	f042 0220 	orr.w	r2, r2, #32
 8008af6:	b2d2      	uxtb	r2, r2
 8008af8:	f002 021f 	and.w	r2, r2, #31
 8008afc:	2101      	movs	r1, #1
 8008afe:	fa01 f202 	lsl.w	r2, r1, r2
 8008b02:	4013      	ands	r3, r2
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d00a      	beq.n	8008b1e <HAL_RCC_OscConfig+0x3f6>
 8008b08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008b0c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	2b01      	cmp	r3, #1
 8008b16:	d002      	beq.n	8008b1e <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	f000 be52 	b.w	80097c2 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b1e:	4b76      	ldr	r3, [pc, #472]	; (8008cf8 <HAL_RCC_OscConfig+0x5d0>)
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008b26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008b2a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	691b      	ldr	r3, [r3, #16]
 8008b32:	21f8      	movs	r1, #248	; 0xf8
 8008b34:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b38:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8008b3c:	fa91 f1a1 	rbit	r1, r1
 8008b40:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8008b44:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8008b48:	fab1 f181 	clz	r1, r1
 8008b4c:	b2c9      	uxtb	r1, r1
 8008b4e:	408b      	lsls	r3, r1
 8008b50:	4969      	ldr	r1, [pc, #420]	; (8008cf8 <HAL_RCC_OscConfig+0x5d0>)
 8008b52:	4313      	orrs	r3, r2
 8008b54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008b56:	e0fe      	b.n	8008d56 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008b58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008b5c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	68db      	ldr	r3, [r3, #12]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	f000 8088 	beq.w	8008c7a <HAL_RCC_OscConfig+0x552>
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b70:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8008b74:	fa93 f3a3 	rbit	r3, r3
 8008b78:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8008b7c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008b80:	fab3 f383 	clz	r3, r3
 8008b84:	b2db      	uxtb	r3, r3
 8008b86:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008b8a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	461a      	mov	r2, r3
 8008b92:	2301      	movs	r3, #1
 8008b94:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b96:	f7ff f98d 	bl	8007eb4 <HAL_GetTick>
 8008b9a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b9e:	e00a      	b.n	8008bb6 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008ba0:	f7ff f988 	bl	8007eb4 <HAL_GetTick>
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008baa:	1ad3      	subs	r3, r2, r3
 8008bac:	2b02      	cmp	r3, #2
 8008bae:	d902      	bls.n	8008bb6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8008bb0:	2303      	movs	r3, #3
 8008bb2:	f000 be06 	b.w	80097c2 <HAL_RCC_OscConfig+0x109a>
 8008bb6:	2302      	movs	r3, #2
 8008bb8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bbc:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8008bc0:	fa93 f3a3 	rbit	r3, r3
 8008bc4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8008bc8:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008bcc:	fab3 f383 	clz	r3, r3
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	095b      	lsrs	r3, r3, #5
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	f043 0301 	orr.w	r3, r3, #1
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	d102      	bne.n	8008be6 <HAL_RCC_OscConfig+0x4be>
 8008be0:	4b45      	ldr	r3, [pc, #276]	; (8008cf8 <HAL_RCC_OscConfig+0x5d0>)
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	e013      	b.n	8008c0e <HAL_RCC_OscConfig+0x4e6>
 8008be6:	2302      	movs	r3, #2
 8008be8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bec:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8008bf0:	fa93 f3a3 	rbit	r3, r3
 8008bf4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8008bf8:	2302      	movs	r3, #2
 8008bfa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8008bfe:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8008c02:	fa93 f3a3 	rbit	r3, r3
 8008c06:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8008c0a:	4b3b      	ldr	r3, [pc, #236]	; (8008cf8 <HAL_RCC_OscConfig+0x5d0>)
 8008c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c0e:	2202      	movs	r2, #2
 8008c10:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8008c14:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8008c18:	fa92 f2a2 	rbit	r2, r2
 8008c1c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8008c20:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8008c24:	fab2 f282 	clz	r2, r2
 8008c28:	b2d2      	uxtb	r2, r2
 8008c2a:	f042 0220 	orr.w	r2, r2, #32
 8008c2e:	b2d2      	uxtb	r2, r2
 8008c30:	f002 021f 	and.w	r2, r2, #31
 8008c34:	2101      	movs	r1, #1
 8008c36:	fa01 f202 	lsl.w	r2, r1, r2
 8008c3a:	4013      	ands	r3, r2
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d0af      	beq.n	8008ba0 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c40:	4b2d      	ldr	r3, [pc, #180]	; (8008cf8 <HAL_RCC_OscConfig+0x5d0>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008c48:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008c4c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	691b      	ldr	r3, [r3, #16]
 8008c54:	21f8      	movs	r1, #248	; 0xf8
 8008c56:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c5a:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8008c5e:	fa91 f1a1 	rbit	r1, r1
 8008c62:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8008c66:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8008c6a:	fab1 f181 	clz	r1, r1
 8008c6e:	b2c9      	uxtb	r1, r1
 8008c70:	408b      	lsls	r3, r1
 8008c72:	4921      	ldr	r1, [pc, #132]	; (8008cf8 <HAL_RCC_OscConfig+0x5d0>)
 8008c74:	4313      	orrs	r3, r2
 8008c76:	600b      	str	r3, [r1, #0]
 8008c78:	e06d      	b.n	8008d56 <HAL_RCC_OscConfig+0x62e>
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c80:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8008c84:	fa93 f3a3 	rbit	r3, r3
 8008c88:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8008c8c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008c90:	fab3 f383 	clz	r3, r3
 8008c94:	b2db      	uxtb	r3, r3
 8008c96:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008c9a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8008c9e:	009b      	lsls	r3, r3, #2
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ca6:	f7ff f905 	bl	8007eb4 <HAL_GetTick>
 8008caa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008cae:	e00a      	b.n	8008cc6 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008cb0:	f7ff f900 	bl	8007eb4 <HAL_GetTick>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008cba:	1ad3      	subs	r3, r2, r3
 8008cbc:	2b02      	cmp	r3, #2
 8008cbe:	d902      	bls.n	8008cc6 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8008cc0:	2303      	movs	r3, #3
 8008cc2:	f000 bd7e 	b.w	80097c2 <HAL_RCC_OscConfig+0x109a>
 8008cc6:	2302      	movs	r3, #2
 8008cc8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ccc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008cd0:	fa93 f3a3 	rbit	r3, r3
 8008cd4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8008cd8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008cdc:	fab3 f383 	clz	r3, r3
 8008ce0:	b2db      	uxtb	r3, r3
 8008ce2:	095b      	lsrs	r3, r3, #5
 8008ce4:	b2db      	uxtb	r3, r3
 8008ce6:	f043 0301 	orr.w	r3, r3, #1
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	d105      	bne.n	8008cfc <HAL_RCC_OscConfig+0x5d4>
 8008cf0:	4b01      	ldr	r3, [pc, #4]	; (8008cf8 <HAL_RCC_OscConfig+0x5d0>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	e016      	b.n	8008d24 <HAL_RCC_OscConfig+0x5fc>
 8008cf6:	bf00      	nop
 8008cf8:	40021000 	.word	0x40021000
 8008cfc:	2302      	movs	r3, #2
 8008cfe:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d06:	fa93 f3a3 	rbit	r3, r3
 8008d0a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8008d0e:	2302      	movs	r3, #2
 8008d10:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8008d14:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8008d18:	fa93 f3a3 	rbit	r3, r3
 8008d1c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8008d20:	4bbf      	ldr	r3, [pc, #764]	; (8009020 <HAL_RCC_OscConfig+0x8f8>)
 8008d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d24:	2202      	movs	r2, #2
 8008d26:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8008d2a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8008d2e:	fa92 f2a2 	rbit	r2, r2
 8008d32:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8008d36:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8008d3a:	fab2 f282 	clz	r2, r2
 8008d3e:	b2d2      	uxtb	r2, r2
 8008d40:	f042 0220 	orr.w	r2, r2, #32
 8008d44:	b2d2      	uxtb	r2, r2
 8008d46:	f002 021f 	and.w	r2, r2, #31
 8008d4a:	2101      	movs	r1, #1
 8008d4c:	fa01 f202 	lsl.w	r2, r1, r2
 8008d50:	4013      	ands	r3, r2
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d1ac      	bne.n	8008cb0 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008d56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d5a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f003 0308 	and.w	r3, r3, #8
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	f000 8113 	beq.w	8008f92 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008d6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008d70:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	695b      	ldr	r3, [r3, #20]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d07c      	beq.n	8008e76 <HAL_RCC_OscConfig+0x74e>
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008d86:	fa93 f3a3 	rbit	r3, r3
 8008d8a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8008d8e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008d92:	fab3 f383 	clz	r3, r3
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	461a      	mov	r2, r3
 8008d9a:	4ba2      	ldr	r3, [pc, #648]	; (8009024 <HAL_RCC_OscConfig+0x8fc>)
 8008d9c:	4413      	add	r3, r2
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	461a      	mov	r2, r3
 8008da2:	2301      	movs	r3, #1
 8008da4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008da6:	f7ff f885 	bl	8007eb4 <HAL_GetTick>
 8008daa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008dae:	e00a      	b.n	8008dc6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008db0:	f7ff f880 	bl	8007eb4 <HAL_GetTick>
 8008db4:	4602      	mov	r2, r0
 8008db6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008dba:	1ad3      	subs	r3, r2, r3
 8008dbc:	2b02      	cmp	r3, #2
 8008dbe:	d902      	bls.n	8008dc6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8008dc0:	2303      	movs	r3, #3
 8008dc2:	f000 bcfe 	b.w	80097c2 <HAL_RCC_OscConfig+0x109a>
 8008dc6:	2302      	movs	r3, #2
 8008dc8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008dcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008dd0:	fa93 f2a3 	rbit	r2, r3
 8008dd4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008dd8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8008ddc:	601a      	str	r2, [r3, #0]
 8008dde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008de2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008de6:	2202      	movs	r2, #2
 8008de8:	601a      	str	r2, [r3, #0]
 8008dea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008dee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	fa93 f2a3 	rbit	r2, r3
 8008df8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008dfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e00:	601a      	str	r2, [r3, #0]
 8008e02:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e06:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008e0a:	2202      	movs	r2, #2
 8008e0c:	601a      	str	r2, [r3, #0]
 8008e0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e12:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	fa93 f2a3 	rbit	r2, r3
 8008e1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e20:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008e24:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008e26:	4b7e      	ldr	r3, [pc, #504]	; (8009020 <HAL_RCC_OscConfig+0x8f8>)
 8008e28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008e2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e2e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008e32:	2102      	movs	r1, #2
 8008e34:	6019      	str	r1, [r3, #0]
 8008e36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e3a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	fa93 f1a3 	rbit	r1, r3
 8008e44:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e48:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8008e4c:	6019      	str	r1, [r3, #0]
  return result;
 8008e4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e52:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	fab3 f383 	clz	r3, r3
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	f003 031f 	and.w	r3, r3, #31
 8008e68:	2101      	movs	r1, #1
 8008e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8008e6e:	4013      	ands	r3, r2
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d09d      	beq.n	8008db0 <HAL_RCC_OscConfig+0x688>
 8008e74:	e08d      	b.n	8008f92 <HAL_RCC_OscConfig+0x86a>
 8008e76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e7a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008e7e:	2201      	movs	r2, #1
 8008e80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008e82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e86:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	fa93 f2a3 	rbit	r2, r3
 8008e90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e94:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8008e98:	601a      	str	r2, [r3, #0]
  return result;
 8008e9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008e9e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8008ea2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ea4:	fab3 f383 	clz	r3, r3
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	461a      	mov	r2, r3
 8008eac:	4b5d      	ldr	r3, [pc, #372]	; (8009024 <HAL_RCC_OscConfig+0x8fc>)
 8008eae:	4413      	add	r3, r2
 8008eb0:	009b      	lsls	r3, r3, #2
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008eb8:	f7fe fffc 	bl	8007eb4 <HAL_GetTick>
 8008ebc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008ec0:	e00a      	b.n	8008ed8 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008ec2:	f7fe fff7 	bl	8007eb4 <HAL_GetTick>
 8008ec6:	4602      	mov	r2, r0
 8008ec8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008ecc:	1ad3      	subs	r3, r2, r3
 8008ece:	2b02      	cmp	r3, #2
 8008ed0:	d902      	bls.n	8008ed8 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8008ed2:	2303      	movs	r3, #3
 8008ed4:	f000 bc75 	b.w	80097c2 <HAL_RCC_OscConfig+0x109a>
 8008ed8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008edc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8008ee0:	2202      	movs	r2, #2
 8008ee2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ee4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ee8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	fa93 f2a3 	rbit	r2, r3
 8008ef2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008ef6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8008efa:	601a      	str	r2, [r3, #0]
 8008efc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f00:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008f04:	2202      	movs	r2, #2
 8008f06:	601a      	str	r2, [r3, #0]
 8008f08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f0c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	fa93 f2a3 	rbit	r2, r3
 8008f16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f1a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008f1e:	601a      	str	r2, [r3, #0]
 8008f20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f24:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8008f28:	2202      	movs	r2, #2
 8008f2a:	601a      	str	r2, [r3, #0]
 8008f2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f30:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	fa93 f2a3 	rbit	r2, r3
 8008f3a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f3e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8008f42:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008f44:	4b36      	ldr	r3, [pc, #216]	; (8009020 <HAL_RCC_OscConfig+0x8f8>)
 8008f46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008f48:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f4c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8008f50:	2102      	movs	r1, #2
 8008f52:	6019      	str	r1, [r3, #0]
 8008f54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f58:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	fa93 f1a3 	rbit	r1, r3
 8008f62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f66:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8008f6a:	6019      	str	r1, [r3, #0]
  return result;
 8008f6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f70:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	fab3 f383 	clz	r3, r3
 8008f7a:	b2db      	uxtb	r3, r3
 8008f7c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	f003 031f 	and.w	r3, r3, #31
 8008f86:	2101      	movs	r1, #1
 8008f88:	fa01 f303 	lsl.w	r3, r1, r3
 8008f8c:	4013      	ands	r3, r2
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d197      	bne.n	8008ec2 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008f92:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008f96:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f003 0304 	and.w	r3, r3, #4
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	f000 81a5 	beq.w	80092f2 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008fa8:	2300      	movs	r3, #0
 8008faa:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008fae:	4b1c      	ldr	r3, [pc, #112]	; (8009020 <HAL_RCC_OscConfig+0x8f8>)
 8008fb0:	69db      	ldr	r3, [r3, #28]
 8008fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d116      	bne.n	8008fe8 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008fba:	4b19      	ldr	r3, [pc, #100]	; (8009020 <HAL_RCC_OscConfig+0x8f8>)
 8008fbc:	69db      	ldr	r3, [r3, #28]
 8008fbe:	4a18      	ldr	r2, [pc, #96]	; (8009020 <HAL_RCC_OscConfig+0x8f8>)
 8008fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008fc4:	61d3      	str	r3, [r2, #28]
 8008fc6:	4b16      	ldr	r3, [pc, #88]	; (8009020 <HAL_RCC_OscConfig+0x8f8>)
 8008fc8:	69db      	ldr	r3, [r3, #28]
 8008fca:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8008fce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008fd2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008fd6:	601a      	str	r2, [r3, #0]
 8008fd8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008fdc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8008fe0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008fe8:	4b0f      	ldr	r3, [pc, #60]	; (8009028 <HAL_RCC_OscConfig+0x900>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d121      	bne.n	8009038 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008ff4:	4b0c      	ldr	r3, [pc, #48]	; (8009028 <HAL_RCC_OscConfig+0x900>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4a0b      	ldr	r2, [pc, #44]	; (8009028 <HAL_RCC_OscConfig+0x900>)
 8008ffa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ffe:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009000:	f7fe ff58 	bl	8007eb4 <HAL_GetTick>
 8009004:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009008:	e010      	b.n	800902c <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800900a:	f7fe ff53 	bl	8007eb4 <HAL_GetTick>
 800900e:	4602      	mov	r2, r0
 8009010:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8009014:	1ad3      	subs	r3, r2, r3
 8009016:	2b64      	cmp	r3, #100	; 0x64
 8009018:	d908      	bls.n	800902c <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800901a:	2303      	movs	r3, #3
 800901c:	e3d1      	b.n	80097c2 <HAL_RCC_OscConfig+0x109a>
 800901e:	bf00      	nop
 8009020:	40021000 	.word	0x40021000
 8009024:	10908120 	.word	0x10908120
 8009028:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800902c:	4b8d      	ldr	r3, [pc, #564]	; (8009264 <HAL_RCC_OscConfig+0xb3c>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009034:	2b00      	cmp	r3, #0
 8009036:	d0e8      	beq.n	800900a <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009038:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800903c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	689b      	ldr	r3, [r3, #8]
 8009044:	2b01      	cmp	r3, #1
 8009046:	d106      	bne.n	8009056 <HAL_RCC_OscConfig+0x92e>
 8009048:	4b87      	ldr	r3, [pc, #540]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 800904a:	6a1b      	ldr	r3, [r3, #32]
 800904c:	4a86      	ldr	r2, [pc, #536]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 800904e:	f043 0301 	orr.w	r3, r3, #1
 8009052:	6213      	str	r3, [r2, #32]
 8009054:	e035      	b.n	80090c2 <HAL_RCC_OscConfig+0x99a>
 8009056:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800905a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	689b      	ldr	r3, [r3, #8]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d10c      	bne.n	8009080 <HAL_RCC_OscConfig+0x958>
 8009066:	4b80      	ldr	r3, [pc, #512]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 8009068:	6a1b      	ldr	r3, [r3, #32]
 800906a:	4a7f      	ldr	r2, [pc, #508]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 800906c:	f023 0301 	bic.w	r3, r3, #1
 8009070:	6213      	str	r3, [r2, #32]
 8009072:	4b7d      	ldr	r3, [pc, #500]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 8009074:	6a1b      	ldr	r3, [r3, #32]
 8009076:	4a7c      	ldr	r2, [pc, #496]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 8009078:	f023 0304 	bic.w	r3, r3, #4
 800907c:	6213      	str	r3, [r2, #32]
 800907e:	e020      	b.n	80090c2 <HAL_RCC_OscConfig+0x99a>
 8009080:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009084:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	689b      	ldr	r3, [r3, #8]
 800908c:	2b05      	cmp	r3, #5
 800908e:	d10c      	bne.n	80090aa <HAL_RCC_OscConfig+0x982>
 8009090:	4b75      	ldr	r3, [pc, #468]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 8009092:	6a1b      	ldr	r3, [r3, #32]
 8009094:	4a74      	ldr	r2, [pc, #464]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 8009096:	f043 0304 	orr.w	r3, r3, #4
 800909a:	6213      	str	r3, [r2, #32]
 800909c:	4b72      	ldr	r3, [pc, #456]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 800909e:	6a1b      	ldr	r3, [r3, #32]
 80090a0:	4a71      	ldr	r2, [pc, #452]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 80090a2:	f043 0301 	orr.w	r3, r3, #1
 80090a6:	6213      	str	r3, [r2, #32]
 80090a8:	e00b      	b.n	80090c2 <HAL_RCC_OscConfig+0x99a>
 80090aa:	4b6f      	ldr	r3, [pc, #444]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 80090ac:	6a1b      	ldr	r3, [r3, #32]
 80090ae:	4a6e      	ldr	r2, [pc, #440]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 80090b0:	f023 0301 	bic.w	r3, r3, #1
 80090b4:	6213      	str	r3, [r2, #32]
 80090b6:	4b6c      	ldr	r3, [pc, #432]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 80090b8:	6a1b      	ldr	r3, [r3, #32]
 80090ba:	4a6b      	ldr	r2, [pc, #428]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 80090bc:	f023 0304 	bic.w	r3, r3, #4
 80090c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80090c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80090c6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	689b      	ldr	r3, [r3, #8]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	f000 8081 	beq.w	80091d6 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80090d4:	f7fe feee 	bl	8007eb4 <HAL_GetTick>
 80090d8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80090dc:	e00b      	b.n	80090f6 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80090de:	f7fe fee9 	bl	8007eb4 <HAL_GetTick>
 80090e2:	4602      	mov	r2, r0
 80090e4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80090e8:	1ad3      	subs	r3, r2, r3
 80090ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d901      	bls.n	80090f6 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80090f2:	2303      	movs	r3, #3
 80090f4:	e365      	b.n	80097c2 <HAL_RCC_OscConfig+0x109a>
 80090f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80090fa:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80090fe:	2202      	movs	r2, #2
 8009100:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009102:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009106:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	fa93 f2a3 	rbit	r2, r3
 8009110:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009114:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8009118:	601a      	str	r2, [r3, #0]
 800911a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800911e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8009122:	2202      	movs	r2, #2
 8009124:	601a      	str	r2, [r3, #0]
 8009126:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800912a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	fa93 f2a3 	rbit	r2, r3
 8009134:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009138:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800913c:	601a      	str	r2, [r3, #0]
  return result;
 800913e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009142:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8009146:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009148:	fab3 f383 	clz	r3, r3
 800914c:	b2db      	uxtb	r3, r3
 800914e:	095b      	lsrs	r3, r3, #5
 8009150:	b2db      	uxtb	r3, r3
 8009152:	f043 0302 	orr.w	r3, r3, #2
 8009156:	b2db      	uxtb	r3, r3
 8009158:	2b02      	cmp	r3, #2
 800915a:	d102      	bne.n	8009162 <HAL_RCC_OscConfig+0xa3a>
 800915c:	4b42      	ldr	r3, [pc, #264]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 800915e:	6a1b      	ldr	r3, [r3, #32]
 8009160:	e013      	b.n	800918a <HAL_RCC_OscConfig+0xa62>
 8009162:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009166:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800916a:	2202      	movs	r2, #2
 800916c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800916e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009172:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	fa93 f2a3 	rbit	r2, r3
 800917c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009180:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8009184:	601a      	str	r2, [r3, #0]
 8009186:	4b38      	ldr	r3, [pc, #224]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 8009188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800918a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800918e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8009192:	2102      	movs	r1, #2
 8009194:	6011      	str	r1, [r2, #0]
 8009196:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800919a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800919e:	6812      	ldr	r2, [r2, #0]
 80091a0:	fa92 f1a2 	rbit	r1, r2
 80091a4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80091a8:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80091ac:	6011      	str	r1, [r2, #0]
  return result;
 80091ae:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80091b2:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80091b6:	6812      	ldr	r2, [r2, #0]
 80091b8:	fab2 f282 	clz	r2, r2
 80091bc:	b2d2      	uxtb	r2, r2
 80091be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80091c2:	b2d2      	uxtb	r2, r2
 80091c4:	f002 021f 	and.w	r2, r2, #31
 80091c8:	2101      	movs	r1, #1
 80091ca:	fa01 f202 	lsl.w	r2, r1, r2
 80091ce:	4013      	ands	r3, r2
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d084      	beq.n	80090de <HAL_RCC_OscConfig+0x9b6>
 80091d4:	e083      	b.n	80092de <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80091d6:	f7fe fe6d 	bl	8007eb4 <HAL_GetTick>
 80091da:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80091de:	e00b      	b.n	80091f8 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80091e0:	f7fe fe68 	bl	8007eb4 <HAL_GetTick>
 80091e4:	4602      	mov	r2, r0
 80091e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80091ea:	1ad3      	subs	r3, r2, r3
 80091ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d901      	bls.n	80091f8 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80091f4:	2303      	movs	r3, #3
 80091f6:	e2e4      	b.n	80097c2 <HAL_RCC_OscConfig+0x109a>
 80091f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80091fc:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8009200:	2202      	movs	r2, #2
 8009202:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009204:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009208:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	fa93 f2a3 	rbit	r2, r3
 8009212:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009216:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800921a:	601a      	str	r2, [r3, #0]
 800921c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009220:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8009224:	2202      	movs	r2, #2
 8009226:	601a      	str	r2, [r3, #0]
 8009228:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800922c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	fa93 f2a3 	rbit	r2, r3
 8009236:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800923a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800923e:	601a      	str	r2, [r3, #0]
  return result;
 8009240:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009244:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8009248:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800924a:	fab3 f383 	clz	r3, r3
 800924e:	b2db      	uxtb	r3, r3
 8009250:	095b      	lsrs	r3, r3, #5
 8009252:	b2db      	uxtb	r3, r3
 8009254:	f043 0302 	orr.w	r3, r3, #2
 8009258:	b2db      	uxtb	r3, r3
 800925a:	2b02      	cmp	r3, #2
 800925c:	d106      	bne.n	800926c <HAL_RCC_OscConfig+0xb44>
 800925e:	4b02      	ldr	r3, [pc, #8]	; (8009268 <HAL_RCC_OscConfig+0xb40>)
 8009260:	6a1b      	ldr	r3, [r3, #32]
 8009262:	e017      	b.n	8009294 <HAL_RCC_OscConfig+0xb6c>
 8009264:	40007000 	.word	0x40007000
 8009268:	40021000 	.word	0x40021000
 800926c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009270:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8009274:	2202      	movs	r2, #2
 8009276:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009278:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800927c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	fa93 f2a3 	rbit	r2, r3
 8009286:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800928a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800928e:	601a      	str	r2, [r3, #0]
 8009290:	4bb3      	ldr	r3, [pc, #716]	; (8009560 <HAL_RCC_OscConfig+0xe38>)
 8009292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009294:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009298:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800929c:	2102      	movs	r1, #2
 800929e:	6011      	str	r1, [r2, #0]
 80092a0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80092a4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80092a8:	6812      	ldr	r2, [r2, #0]
 80092aa:	fa92 f1a2 	rbit	r1, r2
 80092ae:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80092b2:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80092b6:	6011      	str	r1, [r2, #0]
  return result;
 80092b8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80092bc:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80092c0:	6812      	ldr	r2, [r2, #0]
 80092c2:	fab2 f282 	clz	r2, r2
 80092c6:	b2d2      	uxtb	r2, r2
 80092c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092cc:	b2d2      	uxtb	r2, r2
 80092ce:	f002 021f 	and.w	r2, r2, #31
 80092d2:	2101      	movs	r1, #1
 80092d4:	fa01 f202 	lsl.w	r2, r1, r2
 80092d8:	4013      	ands	r3, r2
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d180      	bne.n	80091e0 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80092de:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80092e2:	2b01      	cmp	r3, #1
 80092e4:	d105      	bne.n	80092f2 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80092e6:	4b9e      	ldr	r3, [pc, #632]	; (8009560 <HAL_RCC_OscConfig+0xe38>)
 80092e8:	69db      	ldr	r3, [r3, #28]
 80092ea:	4a9d      	ldr	r2, [pc, #628]	; (8009560 <HAL_RCC_OscConfig+0xe38>)
 80092ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80092f0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80092f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80092f6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	699b      	ldr	r3, [r3, #24]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	f000 825e 	beq.w	80097c0 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009304:	4b96      	ldr	r3, [pc, #600]	; (8009560 <HAL_RCC_OscConfig+0xe38>)
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	f003 030c 	and.w	r3, r3, #12
 800930c:	2b08      	cmp	r3, #8
 800930e:	f000 821f 	beq.w	8009750 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009312:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009316:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	699b      	ldr	r3, [r3, #24]
 800931e:	2b02      	cmp	r3, #2
 8009320:	f040 8170 	bne.w	8009604 <HAL_RCC_OscConfig+0xedc>
 8009324:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009328:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800932c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009330:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009332:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009336:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	fa93 f2a3 	rbit	r2, r3
 8009340:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009344:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8009348:	601a      	str	r2, [r3, #0]
  return result;
 800934a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800934e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8009352:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009354:	fab3 f383 	clz	r3, r3
 8009358:	b2db      	uxtb	r3, r3
 800935a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800935e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009362:	009b      	lsls	r3, r3, #2
 8009364:	461a      	mov	r2, r3
 8009366:	2300      	movs	r3, #0
 8009368:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800936a:	f7fe fda3 	bl	8007eb4 <HAL_GetTick>
 800936e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009372:	e009      	b.n	8009388 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009374:	f7fe fd9e 	bl	8007eb4 <HAL_GetTick>
 8009378:	4602      	mov	r2, r0
 800937a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800937e:	1ad3      	subs	r3, r2, r3
 8009380:	2b02      	cmp	r3, #2
 8009382:	d901      	bls.n	8009388 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8009384:	2303      	movs	r3, #3
 8009386:	e21c      	b.n	80097c2 <HAL_RCC_OscConfig+0x109a>
 8009388:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800938c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8009390:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009394:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009396:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800939a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	fa93 f2a3 	rbit	r2, r3
 80093a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80093a8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80093ac:	601a      	str	r2, [r3, #0]
  return result;
 80093ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80093b2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80093b6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80093b8:	fab3 f383 	clz	r3, r3
 80093bc:	b2db      	uxtb	r3, r3
 80093be:	095b      	lsrs	r3, r3, #5
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	f043 0301 	orr.w	r3, r3, #1
 80093c6:	b2db      	uxtb	r3, r3
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d102      	bne.n	80093d2 <HAL_RCC_OscConfig+0xcaa>
 80093cc:	4b64      	ldr	r3, [pc, #400]	; (8009560 <HAL_RCC_OscConfig+0xe38>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	e027      	b.n	8009422 <HAL_RCC_OscConfig+0xcfa>
 80093d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80093d6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80093da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80093de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80093e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80093e4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	fa93 f2a3 	rbit	r2, r3
 80093ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80093f2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80093f6:	601a      	str	r2, [r3, #0]
 80093f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80093fc:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8009400:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009404:	601a      	str	r2, [r3, #0]
 8009406:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800940a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	fa93 f2a3 	rbit	r2, r3
 8009414:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009418:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 800941c:	601a      	str	r2, [r3, #0]
 800941e:	4b50      	ldr	r3, [pc, #320]	; (8009560 <HAL_RCC_OscConfig+0xe38>)
 8009420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009422:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009426:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800942a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800942e:	6011      	str	r1, [r2, #0]
 8009430:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009434:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8009438:	6812      	ldr	r2, [r2, #0]
 800943a:	fa92 f1a2 	rbit	r1, r2
 800943e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009442:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8009446:	6011      	str	r1, [r2, #0]
  return result;
 8009448:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800944c:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8009450:	6812      	ldr	r2, [r2, #0]
 8009452:	fab2 f282 	clz	r2, r2
 8009456:	b2d2      	uxtb	r2, r2
 8009458:	f042 0220 	orr.w	r2, r2, #32
 800945c:	b2d2      	uxtb	r2, r2
 800945e:	f002 021f 	and.w	r2, r2, #31
 8009462:	2101      	movs	r1, #1
 8009464:	fa01 f202 	lsl.w	r2, r1, r2
 8009468:	4013      	ands	r3, r2
 800946a:	2b00      	cmp	r3, #0
 800946c:	d182      	bne.n	8009374 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800946e:	4b3c      	ldr	r3, [pc, #240]	; (8009560 <HAL_RCC_OscConfig+0xe38>)
 8009470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009472:	f023 020f 	bic.w	r2, r3, #15
 8009476:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800947a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009482:	4937      	ldr	r1, [pc, #220]	; (8009560 <HAL_RCC_OscConfig+0xe38>)
 8009484:	4313      	orrs	r3, r2
 8009486:	62cb      	str	r3, [r1, #44]	; 0x2c
 8009488:	4b35      	ldr	r3, [pc, #212]	; (8009560 <HAL_RCC_OscConfig+0xe38>)
 800948a:	685b      	ldr	r3, [r3, #4]
 800948c:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8009490:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009494:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	6a19      	ldr	r1, [r3, #32]
 800949c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80094a0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	69db      	ldr	r3, [r3, #28]
 80094a8:	430b      	orrs	r3, r1
 80094aa:	492d      	ldr	r1, [pc, #180]	; (8009560 <HAL_RCC_OscConfig+0xe38>)
 80094ac:	4313      	orrs	r3, r2
 80094ae:	604b      	str	r3, [r1, #4]
 80094b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80094b4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80094b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80094bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80094c2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	fa93 f2a3 	rbit	r2, r3
 80094cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80094d0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80094d4:	601a      	str	r2, [r3, #0]
  return result;
 80094d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80094da:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80094de:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80094e0:	fab3 f383 	clz	r3, r3
 80094e4:	b2db      	uxtb	r3, r3
 80094e6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80094ea:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80094ee:	009b      	lsls	r3, r3, #2
 80094f0:	461a      	mov	r2, r3
 80094f2:	2301      	movs	r3, #1
 80094f4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094f6:	f7fe fcdd 	bl	8007eb4 <HAL_GetTick>
 80094fa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80094fe:	e009      	b.n	8009514 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009500:	f7fe fcd8 	bl	8007eb4 <HAL_GetTick>
 8009504:	4602      	mov	r2, r0
 8009506:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800950a:	1ad3      	subs	r3, r2, r3
 800950c:	2b02      	cmp	r3, #2
 800950e:	d901      	bls.n	8009514 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8009510:	2303      	movs	r3, #3
 8009512:	e156      	b.n	80097c2 <HAL_RCC_OscConfig+0x109a>
 8009514:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009518:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800951c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009520:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009522:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009526:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	fa93 f2a3 	rbit	r2, r3
 8009530:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009534:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8009538:	601a      	str	r2, [r3, #0]
  return result;
 800953a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800953e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8009542:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009544:	fab3 f383 	clz	r3, r3
 8009548:	b2db      	uxtb	r3, r3
 800954a:	095b      	lsrs	r3, r3, #5
 800954c:	b2db      	uxtb	r3, r3
 800954e:	f043 0301 	orr.w	r3, r3, #1
 8009552:	b2db      	uxtb	r3, r3
 8009554:	2b01      	cmp	r3, #1
 8009556:	d105      	bne.n	8009564 <HAL_RCC_OscConfig+0xe3c>
 8009558:	4b01      	ldr	r3, [pc, #4]	; (8009560 <HAL_RCC_OscConfig+0xe38>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	e02a      	b.n	80095b4 <HAL_RCC_OscConfig+0xe8c>
 800955e:	bf00      	nop
 8009560:	40021000 	.word	0x40021000
 8009564:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009568:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800956c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009570:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009572:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009576:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	fa93 f2a3 	rbit	r2, r3
 8009580:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009584:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8009588:	601a      	str	r2, [r3, #0]
 800958a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800958e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8009592:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009596:	601a      	str	r2, [r3, #0]
 8009598:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800959c:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	fa93 f2a3 	rbit	r2, r3
 80095a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80095aa:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80095ae:	601a      	str	r2, [r3, #0]
 80095b0:	4b86      	ldr	r3, [pc, #536]	; (80097cc <HAL_RCC_OscConfig+0x10a4>)
 80095b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095b4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80095b8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80095bc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80095c0:	6011      	str	r1, [r2, #0]
 80095c2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80095c6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80095ca:	6812      	ldr	r2, [r2, #0]
 80095cc:	fa92 f1a2 	rbit	r1, r2
 80095d0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80095d4:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80095d8:	6011      	str	r1, [r2, #0]
  return result;
 80095da:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80095de:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80095e2:	6812      	ldr	r2, [r2, #0]
 80095e4:	fab2 f282 	clz	r2, r2
 80095e8:	b2d2      	uxtb	r2, r2
 80095ea:	f042 0220 	orr.w	r2, r2, #32
 80095ee:	b2d2      	uxtb	r2, r2
 80095f0:	f002 021f 	and.w	r2, r2, #31
 80095f4:	2101      	movs	r1, #1
 80095f6:	fa01 f202 	lsl.w	r2, r1, r2
 80095fa:	4013      	ands	r3, r2
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	f43f af7f 	beq.w	8009500 <HAL_RCC_OscConfig+0xdd8>
 8009602:	e0dd      	b.n	80097c0 <HAL_RCC_OscConfig+0x1098>
 8009604:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009608:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800960c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009610:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009612:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009616:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	fa93 f2a3 	rbit	r2, r3
 8009620:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009624:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8009628:	601a      	str	r2, [r3, #0]
  return result;
 800962a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800962e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8009632:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009634:	fab3 f383 	clz	r3, r3
 8009638:	b2db      	uxtb	r3, r3
 800963a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800963e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8009642:	009b      	lsls	r3, r3, #2
 8009644:	461a      	mov	r2, r3
 8009646:	2300      	movs	r3, #0
 8009648:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800964a:	f7fe fc33 	bl	8007eb4 <HAL_GetTick>
 800964e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009652:	e009      	b.n	8009668 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009654:	f7fe fc2e 	bl	8007eb4 <HAL_GetTick>
 8009658:	4602      	mov	r2, r0
 800965a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800965e:	1ad3      	subs	r3, r2, r3
 8009660:	2b02      	cmp	r3, #2
 8009662:	d901      	bls.n	8009668 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8009664:	2303      	movs	r3, #3
 8009666:	e0ac      	b.n	80097c2 <HAL_RCC_OscConfig+0x109a>
 8009668:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800966c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8009670:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8009674:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009676:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800967a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	fa93 f2a3 	rbit	r2, r3
 8009684:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009688:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800968c:	601a      	str	r2, [r3, #0]
  return result;
 800968e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009692:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8009696:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009698:	fab3 f383 	clz	r3, r3
 800969c:	b2db      	uxtb	r3, r3
 800969e:	095b      	lsrs	r3, r3, #5
 80096a0:	b2db      	uxtb	r3, r3
 80096a2:	f043 0301 	orr.w	r3, r3, #1
 80096a6:	b2db      	uxtb	r3, r3
 80096a8:	2b01      	cmp	r3, #1
 80096aa:	d102      	bne.n	80096b2 <HAL_RCC_OscConfig+0xf8a>
 80096ac:	4b47      	ldr	r3, [pc, #284]	; (80097cc <HAL_RCC_OscConfig+0x10a4>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	e027      	b.n	8009702 <HAL_RCC_OscConfig+0xfda>
 80096b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80096b6:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80096ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80096be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80096c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80096c4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	fa93 f2a3 	rbit	r2, r3
 80096ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80096d2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80096d6:	601a      	str	r2, [r3, #0]
 80096d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80096dc:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80096e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80096e4:	601a      	str	r2, [r3, #0]
 80096e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80096ea:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	fa93 f2a3 	rbit	r2, r3
 80096f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80096f8:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80096fc:	601a      	str	r2, [r3, #0]
 80096fe:	4b33      	ldr	r3, [pc, #204]	; (80097cc <HAL_RCC_OscConfig+0x10a4>)
 8009700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009702:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009706:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800970a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800970e:	6011      	str	r1, [r2, #0]
 8009710:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009714:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8009718:	6812      	ldr	r2, [r2, #0]
 800971a:	fa92 f1a2 	rbit	r1, r2
 800971e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8009722:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8009726:	6011      	str	r1, [r2, #0]
  return result;
 8009728:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800972c:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8009730:	6812      	ldr	r2, [r2, #0]
 8009732:	fab2 f282 	clz	r2, r2
 8009736:	b2d2      	uxtb	r2, r2
 8009738:	f042 0220 	orr.w	r2, r2, #32
 800973c:	b2d2      	uxtb	r2, r2
 800973e:	f002 021f 	and.w	r2, r2, #31
 8009742:	2101      	movs	r1, #1
 8009744:	fa01 f202 	lsl.w	r2, r1, r2
 8009748:	4013      	ands	r3, r2
 800974a:	2b00      	cmp	r3, #0
 800974c:	d182      	bne.n	8009654 <HAL_RCC_OscConfig+0xf2c>
 800974e:	e037      	b.n	80097c0 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009750:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009754:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	699b      	ldr	r3, [r3, #24]
 800975c:	2b01      	cmp	r3, #1
 800975e:	d101      	bne.n	8009764 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8009760:	2301      	movs	r3, #1
 8009762:	e02e      	b.n	80097c2 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8009764:	4b19      	ldr	r3, [pc, #100]	; (80097cc <HAL_RCC_OscConfig+0x10a4>)
 8009766:	685b      	ldr	r3, [r3, #4]
 8009768:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800976c:	4b17      	ldr	r3, [pc, #92]	; (80097cc <HAL_RCC_OscConfig+0x10a4>)
 800976e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009770:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8009774:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8009778:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 800977c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009780:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	69db      	ldr	r3, [r3, #28]
 8009788:	429a      	cmp	r2, r3
 800978a:	d117      	bne.n	80097bc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800978c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8009790:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8009794:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8009798:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80097a0:	429a      	cmp	r2, r3
 80097a2:	d10b      	bne.n	80097bc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80097a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80097a8:	f003 020f 	and.w	r2, r3, #15
 80097ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80097b0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80097b8:	429a      	cmp	r2, r3
 80097ba:	d001      	beq.n	80097c0 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80097bc:	2301      	movs	r3, #1
 80097be:	e000      	b.n	80097c2 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80097c0:	2300      	movs	r3, #0
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}
 80097cc:	40021000 	.word	0x40021000

080097d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b09e      	sub	sp, #120	; 0x78
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80097da:	2300      	movs	r3, #0
 80097dc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d101      	bne.n	80097e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80097e4:	2301      	movs	r3, #1
 80097e6:	e162      	b.n	8009aae <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80097e8:	4b90      	ldr	r3, [pc, #576]	; (8009a2c <HAL_RCC_ClockConfig+0x25c>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f003 0307 	and.w	r3, r3, #7
 80097f0:	683a      	ldr	r2, [r7, #0]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d910      	bls.n	8009818 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80097f6:	4b8d      	ldr	r3, [pc, #564]	; (8009a2c <HAL_RCC_ClockConfig+0x25c>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f023 0207 	bic.w	r2, r3, #7
 80097fe:	498b      	ldr	r1, [pc, #556]	; (8009a2c <HAL_RCC_ClockConfig+0x25c>)
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	4313      	orrs	r3, r2
 8009804:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009806:	4b89      	ldr	r3, [pc, #548]	; (8009a2c <HAL_RCC_ClockConfig+0x25c>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f003 0307 	and.w	r3, r3, #7
 800980e:	683a      	ldr	r2, [r7, #0]
 8009810:	429a      	cmp	r2, r3
 8009812:	d001      	beq.n	8009818 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009814:	2301      	movs	r3, #1
 8009816:	e14a      	b.n	8009aae <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	f003 0302 	and.w	r3, r3, #2
 8009820:	2b00      	cmp	r3, #0
 8009822:	d008      	beq.n	8009836 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009824:	4b82      	ldr	r3, [pc, #520]	; (8009a30 <HAL_RCC_ClockConfig+0x260>)
 8009826:	685b      	ldr	r3, [r3, #4]
 8009828:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	689b      	ldr	r3, [r3, #8]
 8009830:	497f      	ldr	r1, [pc, #508]	; (8009a30 <HAL_RCC_ClockConfig+0x260>)
 8009832:	4313      	orrs	r3, r2
 8009834:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f003 0301 	and.w	r3, r3, #1
 800983e:	2b00      	cmp	r3, #0
 8009840:	f000 80dc 	beq.w	80099fc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	685b      	ldr	r3, [r3, #4]
 8009848:	2b01      	cmp	r3, #1
 800984a:	d13c      	bne.n	80098c6 <HAL_RCC_ClockConfig+0xf6>
 800984c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009850:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009852:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009854:	fa93 f3a3 	rbit	r3, r3
 8009858:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800985a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800985c:	fab3 f383 	clz	r3, r3
 8009860:	b2db      	uxtb	r3, r3
 8009862:	095b      	lsrs	r3, r3, #5
 8009864:	b2db      	uxtb	r3, r3
 8009866:	f043 0301 	orr.w	r3, r3, #1
 800986a:	b2db      	uxtb	r3, r3
 800986c:	2b01      	cmp	r3, #1
 800986e:	d102      	bne.n	8009876 <HAL_RCC_ClockConfig+0xa6>
 8009870:	4b6f      	ldr	r3, [pc, #444]	; (8009a30 <HAL_RCC_ClockConfig+0x260>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	e00f      	b.n	8009896 <HAL_RCC_ClockConfig+0xc6>
 8009876:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800987a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800987c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800987e:	fa93 f3a3 	rbit	r3, r3
 8009882:	667b      	str	r3, [r7, #100]	; 0x64
 8009884:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009888:	663b      	str	r3, [r7, #96]	; 0x60
 800988a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800988c:	fa93 f3a3 	rbit	r3, r3
 8009890:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009892:	4b67      	ldr	r3, [pc, #412]	; (8009a30 <HAL_RCC_ClockConfig+0x260>)
 8009894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009896:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800989a:	65ba      	str	r2, [r7, #88]	; 0x58
 800989c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800989e:	fa92 f2a2 	rbit	r2, r2
 80098a2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80098a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80098a6:	fab2 f282 	clz	r2, r2
 80098aa:	b2d2      	uxtb	r2, r2
 80098ac:	f042 0220 	orr.w	r2, r2, #32
 80098b0:	b2d2      	uxtb	r2, r2
 80098b2:	f002 021f 	and.w	r2, r2, #31
 80098b6:	2101      	movs	r1, #1
 80098b8:	fa01 f202 	lsl.w	r2, r1, r2
 80098bc:	4013      	ands	r3, r2
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d17b      	bne.n	80099ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80098c2:	2301      	movs	r3, #1
 80098c4:	e0f3      	b.n	8009aae <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	685b      	ldr	r3, [r3, #4]
 80098ca:	2b02      	cmp	r3, #2
 80098cc:	d13c      	bne.n	8009948 <HAL_RCC_ClockConfig+0x178>
 80098ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80098d2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80098d6:	fa93 f3a3 	rbit	r3, r3
 80098da:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80098dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80098de:	fab3 f383 	clz	r3, r3
 80098e2:	b2db      	uxtb	r3, r3
 80098e4:	095b      	lsrs	r3, r3, #5
 80098e6:	b2db      	uxtb	r3, r3
 80098e8:	f043 0301 	orr.w	r3, r3, #1
 80098ec:	b2db      	uxtb	r3, r3
 80098ee:	2b01      	cmp	r3, #1
 80098f0:	d102      	bne.n	80098f8 <HAL_RCC_ClockConfig+0x128>
 80098f2:	4b4f      	ldr	r3, [pc, #316]	; (8009a30 <HAL_RCC_ClockConfig+0x260>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	e00f      	b.n	8009918 <HAL_RCC_ClockConfig+0x148>
 80098f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80098fc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80098fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009900:	fa93 f3a3 	rbit	r3, r3
 8009904:	647b      	str	r3, [r7, #68]	; 0x44
 8009906:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800990a:	643b      	str	r3, [r7, #64]	; 0x40
 800990c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800990e:	fa93 f3a3 	rbit	r3, r3
 8009912:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009914:	4b46      	ldr	r3, [pc, #280]	; (8009a30 <HAL_RCC_ClockConfig+0x260>)
 8009916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009918:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800991c:	63ba      	str	r2, [r7, #56]	; 0x38
 800991e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009920:	fa92 f2a2 	rbit	r2, r2
 8009924:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8009926:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009928:	fab2 f282 	clz	r2, r2
 800992c:	b2d2      	uxtb	r2, r2
 800992e:	f042 0220 	orr.w	r2, r2, #32
 8009932:	b2d2      	uxtb	r2, r2
 8009934:	f002 021f 	and.w	r2, r2, #31
 8009938:	2101      	movs	r1, #1
 800993a:	fa01 f202 	lsl.w	r2, r1, r2
 800993e:	4013      	ands	r3, r2
 8009940:	2b00      	cmp	r3, #0
 8009942:	d13a      	bne.n	80099ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8009944:	2301      	movs	r3, #1
 8009946:	e0b2      	b.n	8009aae <HAL_RCC_ClockConfig+0x2de>
 8009948:	2302      	movs	r3, #2
 800994a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800994c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800994e:	fa93 f3a3 	rbit	r3, r3
 8009952:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8009954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009956:	fab3 f383 	clz	r3, r3
 800995a:	b2db      	uxtb	r3, r3
 800995c:	095b      	lsrs	r3, r3, #5
 800995e:	b2db      	uxtb	r3, r3
 8009960:	f043 0301 	orr.w	r3, r3, #1
 8009964:	b2db      	uxtb	r3, r3
 8009966:	2b01      	cmp	r3, #1
 8009968:	d102      	bne.n	8009970 <HAL_RCC_ClockConfig+0x1a0>
 800996a:	4b31      	ldr	r3, [pc, #196]	; (8009a30 <HAL_RCC_ClockConfig+0x260>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	e00d      	b.n	800998c <HAL_RCC_ClockConfig+0x1bc>
 8009970:	2302      	movs	r3, #2
 8009972:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009976:	fa93 f3a3 	rbit	r3, r3
 800997a:	627b      	str	r3, [r7, #36]	; 0x24
 800997c:	2302      	movs	r3, #2
 800997e:	623b      	str	r3, [r7, #32]
 8009980:	6a3b      	ldr	r3, [r7, #32]
 8009982:	fa93 f3a3 	rbit	r3, r3
 8009986:	61fb      	str	r3, [r7, #28]
 8009988:	4b29      	ldr	r3, [pc, #164]	; (8009a30 <HAL_RCC_ClockConfig+0x260>)
 800998a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800998c:	2202      	movs	r2, #2
 800998e:	61ba      	str	r2, [r7, #24]
 8009990:	69ba      	ldr	r2, [r7, #24]
 8009992:	fa92 f2a2 	rbit	r2, r2
 8009996:	617a      	str	r2, [r7, #20]
  return result;
 8009998:	697a      	ldr	r2, [r7, #20]
 800999a:	fab2 f282 	clz	r2, r2
 800999e:	b2d2      	uxtb	r2, r2
 80099a0:	f042 0220 	orr.w	r2, r2, #32
 80099a4:	b2d2      	uxtb	r2, r2
 80099a6:	f002 021f 	and.w	r2, r2, #31
 80099aa:	2101      	movs	r1, #1
 80099ac:	fa01 f202 	lsl.w	r2, r1, r2
 80099b0:	4013      	ands	r3, r2
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d101      	bne.n	80099ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80099b6:	2301      	movs	r3, #1
 80099b8:	e079      	b.n	8009aae <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80099ba:	4b1d      	ldr	r3, [pc, #116]	; (8009a30 <HAL_RCC_ClockConfig+0x260>)
 80099bc:	685b      	ldr	r3, [r3, #4]
 80099be:	f023 0203 	bic.w	r2, r3, #3
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	685b      	ldr	r3, [r3, #4]
 80099c6:	491a      	ldr	r1, [pc, #104]	; (8009a30 <HAL_RCC_ClockConfig+0x260>)
 80099c8:	4313      	orrs	r3, r2
 80099ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80099cc:	f7fe fa72 	bl	8007eb4 <HAL_GetTick>
 80099d0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099d2:	e00a      	b.n	80099ea <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80099d4:	f7fe fa6e 	bl	8007eb4 <HAL_GetTick>
 80099d8:	4602      	mov	r2, r0
 80099da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80099dc:	1ad3      	subs	r3, r2, r3
 80099de:	f241 3288 	movw	r2, #5000	; 0x1388
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d901      	bls.n	80099ea <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80099e6:	2303      	movs	r3, #3
 80099e8:	e061      	b.n	8009aae <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099ea:	4b11      	ldr	r3, [pc, #68]	; (8009a30 <HAL_RCC_ClockConfig+0x260>)
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	f003 020c 	and.w	r2, r3, #12
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	009b      	lsls	r3, r3, #2
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d1eb      	bne.n	80099d4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80099fc:	4b0b      	ldr	r3, [pc, #44]	; (8009a2c <HAL_RCC_ClockConfig+0x25c>)
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f003 0307 	and.w	r3, r3, #7
 8009a04:	683a      	ldr	r2, [r7, #0]
 8009a06:	429a      	cmp	r2, r3
 8009a08:	d214      	bcs.n	8009a34 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a0a:	4b08      	ldr	r3, [pc, #32]	; (8009a2c <HAL_RCC_ClockConfig+0x25c>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f023 0207 	bic.w	r2, r3, #7
 8009a12:	4906      	ldr	r1, [pc, #24]	; (8009a2c <HAL_RCC_ClockConfig+0x25c>)
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	4313      	orrs	r3, r2
 8009a18:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a1a:	4b04      	ldr	r3, [pc, #16]	; (8009a2c <HAL_RCC_ClockConfig+0x25c>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f003 0307 	and.w	r3, r3, #7
 8009a22:	683a      	ldr	r2, [r7, #0]
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d005      	beq.n	8009a34 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	e040      	b.n	8009aae <HAL_RCC_ClockConfig+0x2de>
 8009a2c:	40022000 	.word	0x40022000
 8009a30:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f003 0304 	and.w	r3, r3, #4
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d008      	beq.n	8009a52 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009a40:	4b1d      	ldr	r3, [pc, #116]	; (8009ab8 <HAL_RCC_ClockConfig+0x2e8>)
 8009a42:	685b      	ldr	r3, [r3, #4]
 8009a44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	68db      	ldr	r3, [r3, #12]
 8009a4c:	491a      	ldr	r1, [pc, #104]	; (8009ab8 <HAL_RCC_ClockConfig+0x2e8>)
 8009a4e:	4313      	orrs	r3, r2
 8009a50:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f003 0308 	and.w	r3, r3, #8
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d009      	beq.n	8009a72 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009a5e:	4b16      	ldr	r3, [pc, #88]	; (8009ab8 <HAL_RCC_ClockConfig+0x2e8>)
 8009a60:	685b      	ldr	r3, [r3, #4]
 8009a62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	691b      	ldr	r3, [r3, #16]
 8009a6a:	00db      	lsls	r3, r3, #3
 8009a6c:	4912      	ldr	r1, [pc, #72]	; (8009ab8 <HAL_RCC_ClockConfig+0x2e8>)
 8009a6e:	4313      	orrs	r3, r2
 8009a70:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8009a72:	f000 f829 	bl	8009ac8 <HAL_RCC_GetSysClockFreq>
 8009a76:	4601      	mov	r1, r0
 8009a78:	4b0f      	ldr	r3, [pc, #60]	; (8009ab8 <HAL_RCC_ClockConfig+0x2e8>)
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009a80:	22f0      	movs	r2, #240	; 0xf0
 8009a82:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009a84:	693a      	ldr	r2, [r7, #16]
 8009a86:	fa92 f2a2 	rbit	r2, r2
 8009a8a:	60fa      	str	r2, [r7, #12]
  return result;
 8009a8c:	68fa      	ldr	r2, [r7, #12]
 8009a8e:	fab2 f282 	clz	r2, r2
 8009a92:	b2d2      	uxtb	r2, r2
 8009a94:	40d3      	lsrs	r3, r2
 8009a96:	4a09      	ldr	r2, [pc, #36]	; (8009abc <HAL_RCC_ClockConfig+0x2ec>)
 8009a98:	5cd3      	ldrb	r3, [r2, r3]
 8009a9a:	fa21 f303 	lsr.w	r3, r1, r3
 8009a9e:	4a08      	ldr	r2, [pc, #32]	; (8009ac0 <HAL_RCC_ClockConfig+0x2f0>)
 8009aa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8009aa2:	4b08      	ldr	r3, [pc, #32]	; (8009ac4 <HAL_RCC_ClockConfig+0x2f4>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f7fe f9bc 	bl	8007e24 <HAL_InitTick>
  
  return HAL_OK;
 8009aac:	2300      	movs	r3, #0
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3778      	adds	r7, #120	; 0x78
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}
 8009ab6:	bf00      	nop
 8009ab8:	40021000 	.word	0x40021000
 8009abc:	0800c898 	.word	0x0800c898
 8009ac0:	20000000 	.word	0x20000000
 8009ac4:	20000004 	.word	0x20000004

08009ac8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b08b      	sub	sp, #44	; 0x2c
 8009acc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	61fb      	str	r3, [r7, #28]
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	61bb      	str	r3, [r7, #24]
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	627b      	str	r3, [r7, #36]	; 0x24
 8009ada:	2300      	movs	r3, #0
 8009adc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8009ae2:	4b2a      	ldr	r3, [pc, #168]	; (8009b8c <HAL_RCC_GetSysClockFreq+0xc4>)
 8009ae4:	685b      	ldr	r3, [r3, #4]
 8009ae6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8009ae8:	69fb      	ldr	r3, [r7, #28]
 8009aea:	f003 030c 	and.w	r3, r3, #12
 8009aee:	2b04      	cmp	r3, #4
 8009af0:	d002      	beq.n	8009af8 <HAL_RCC_GetSysClockFreq+0x30>
 8009af2:	2b08      	cmp	r3, #8
 8009af4:	d003      	beq.n	8009afe <HAL_RCC_GetSysClockFreq+0x36>
 8009af6:	e03f      	b.n	8009b78 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8009af8:	4b25      	ldr	r3, [pc, #148]	; (8009b90 <HAL_RCC_GetSysClockFreq+0xc8>)
 8009afa:	623b      	str	r3, [r7, #32]
      break;
 8009afc:	e03f      	b.n	8009b7e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8009afe:	69fb      	ldr	r3, [r7, #28]
 8009b00:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8009b04:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8009b08:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b0a:	68ba      	ldr	r2, [r7, #8]
 8009b0c:	fa92 f2a2 	rbit	r2, r2
 8009b10:	607a      	str	r2, [r7, #4]
  return result;
 8009b12:	687a      	ldr	r2, [r7, #4]
 8009b14:	fab2 f282 	clz	r2, r2
 8009b18:	b2d2      	uxtb	r2, r2
 8009b1a:	40d3      	lsrs	r3, r2
 8009b1c:	4a1d      	ldr	r2, [pc, #116]	; (8009b94 <HAL_RCC_GetSysClockFreq+0xcc>)
 8009b1e:	5cd3      	ldrb	r3, [r2, r3]
 8009b20:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8009b22:	4b1a      	ldr	r3, [pc, #104]	; (8009b8c <HAL_RCC_GetSysClockFreq+0xc4>)
 8009b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b26:	f003 030f 	and.w	r3, r3, #15
 8009b2a:	220f      	movs	r2, #15
 8009b2c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b2e:	693a      	ldr	r2, [r7, #16]
 8009b30:	fa92 f2a2 	rbit	r2, r2
 8009b34:	60fa      	str	r2, [r7, #12]
  return result;
 8009b36:	68fa      	ldr	r2, [r7, #12]
 8009b38:	fab2 f282 	clz	r2, r2
 8009b3c:	b2d2      	uxtb	r2, r2
 8009b3e:	40d3      	lsrs	r3, r2
 8009b40:	4a15      	ldr	r2, [pc, #84]	; (8009b98 <HAL_RCC_GetSysClockFreq+0xd0>)
 8009b42:	5cd3      	ldrb	r3, [r2, r3]
 8009b44:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8009b46:	69fb      	ldr	r3, [r7, #28]
 8009b48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d008      	beq.n	8009b62 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8009b50:	4a0f      	ldr	r2, [pc, #60]	; (8009b90 <HAL_RCC_GetSysClockFreq+0xc8>)
 8009b52:	69bb      	ldr	r3, [r7, #24]
 8009b54:	fbb2 f2f3 	udiv	r2, r2, r3
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	fb02 f303 	mul.w	r3, r2, r3
 8009b5e:	627b      	str	r3, [r7, #36]	; 0x24
 8009b60:	e007      	b.n	8009b72 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8009b62:	4a0b      	ldr	r2, [pc, #44]	; (8009b90 <HAL_RCC_GetSysClockFreq+0xc8>)
 8009b64:	69bb      	ldr	r3, [r7, #24]
 8009b66:	fbb2 f2f3 	udiv	r2, r2, r3
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	fb02 f303 	mul.w	r3, r2, r3
 8009b70:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8009b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b74:	623b      	str	r3, [r7, #32]
      break;
 8009b76:	e002      	b.n	8009b7e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8009b78:	4b05      	ldr	r3, [pc, #20]	; (8009b90 <HAL_RCC_GetSysClockFreq+0xc8>)
 8009b7a:	623b      	str	r3, [r7, #32]
      break;
 8009b7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009b7e:	6a3b      	ldr	r3, [r7, #32]
}
 8009b80:	4618      	mov	r0, r3
 8009b82:	372c      	adds	r7, #44	; 0x2c
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bc80      	pop	{r7}
 8009b88:	4770      	bx	lr
 8009b8a:	bf00      	nop
 8009b8c:	40021000 	.word	0x40021000
 8009b90:	007a1200 	.word	0x007a1200
 8009b94:	0800c8b0 	.word	0x0800c8b0
 8009b98:	0800c8c0 	.word	0x0800c8c0

08009b9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009ba0:	4b02      	ldr	r3, [pc, #8]	; (8009bac <HAL_RCC_GetHCLKFreq+0x10>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
}
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bc80      	pop	{r7}
 8009baa:	4770      	bx	lr
 8009bac:	20000000 	.word	0x20000000

08009bb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b082      	sub	sp, #8
 8009bb4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8009bb6:	f7ff fff1 	bl	8009b9c <HAL_RCC_GetHCLKFreq>
 8009bba:	4601      	mov	r1, r0
 8009bbc:	4b0b      	ldr	r3, [pc, #44]	; (8009bec <HAL_RCC_GetPCLK1Freq+0x3c>)
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009bc4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8009bc8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bca:	687a      	ldr	r2, [r7, #4]
 8009bcc:	fa92 f2a2 	rbit	r2, r2
 8009bd0:	603a      	str	r2, [r7, #0]
  return result;
 8009bd2:	683a      	ldr	r2, [r7, #0]
 8009bd4:	fab2 f282 	clz	r2, r2
 8009bd8:	b2d2      	uxtb	r2, r2
 8009bda:	40d3      	lsrs	r3, r2
 8009bdc:	4a04      	ldr	r2, [pc, #16]	; (8009bf0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8009bde:	5cd3      	ldrb	r3, [r2, r3]
 8009be0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8009be4:	4618      	mov	r0, r3
 8009be6:	3708      	adds	r7, #8
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}
 8009bec:	40021000 	.word	0x40021000
 8009bf0:	0800c8a8 	.word	0x0800c8a8

08009bf4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b082      	sub	sp, #8
 8009bf8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8009bfa:	f7ff ffcf 	bl	8009b9c <HAL_RCC_GetHCLKFreq>
 8009bfe:	4601      	mov	r1, r0
 8009c00:	4b0b      	ldr	r3, [pc, #44]	; (8009c30 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8009c02:	685b      	ldr	r3, [r3, #4]
 8009c04:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8009c08:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8009c0c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009c0e:	687a      	ldr	r2, [r7, #4]
 8009c10:	fa92 f2a2 	rbit	r2, r2
 8009c14:	603a      	str	r2, [r7, #0]
  return result;
 8009c16:	683a      	ldr	r2, [r7, #0]
 8009c18:	fab2 f282 	clz	r2, r2
 8009c1c:	b2d2      	uxtb	r2, r2
 8009c1e:	40d3      	lsrs	r3, r2
 8009c20:	4a04      	ldr	r2, [pc, #16]	; (8009c34 <HAL_RCC_GetPCLK2Freq+0x40>)
 8009c22:	5cd3      	ldrb	r3, [r2, r3]
 8009c24:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3708      	adds	r7, #8
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}
 8009c30:	40021000 	.word	0x40021000
 8009c34:	0800c8a8 	.word	0x0800c8a8

08009c38 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b092      	sub	sp, #72	; 0x48
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009c40:	2300      	movs	r3, #0
 8009c42:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8009c44:	2300      	movs	r3, #0
 8009c46:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8009c48:	2300      	movs	r3, #0
 8009c4a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	f000 80d4 	beq.w	8009e04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009c5c:	4b4e      	ldr	r3, [pc, #312]	; (8009d98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009c5e:	69db      	ldr	r3, [r3, #28]
 8009c60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d10e      	bne.n	8009c86 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009c68:	4b4b      	ldr	r3, [pc, #300]	; (8009d98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009c6a:	69db      	ldr	r3, [r3, #28]
 8009c6c:	4a4a      	ldr	r2, [pc, #296]	; (8009d98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009c6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c72:	61d3      	str	r3, [r2, #28]
 8009c74:	4b48      	ldr	r3, [pc, #288]	; (8009d98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009c76:	69db      	ldr	r3, [r3, #28]
 8009c78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c7c:	60bb      	str	r3, [r7, #8]
 8009c7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009c80:	2301      	movs	r3, #1
 8009c82:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c86:	4b45      	ldr	r3, [pc, #276]	; (8009d9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d118      	bne.n	8009cc4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009c92:	4b42      	ldr	r3, [pc, #264]	; (8009d9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	4a41      	ldr	r2, [pc, #260]	; (8009d9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009c98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c9c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009c9e:	f7fe f909 	bl	8007eb4 <HAL_GetTick>
 8009ca2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ca4:	e008      	b.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ca6:	f7fe f905 	bl	8007eb4 <HAL_GetTick>
 8009caa:	4602      	mov	r2, r0
 8009cac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009cae:	1ad3      	subs	r3, r2, r3
 8009cb0:	2b64      	cmp	r3, #100	; 0x64
 8009cb2:	d901      	bls.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8009cb4:	2303      	movs	r3, #3
 8009cb6:	e1d6      	b.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009cb8:	4b38      	ldr	r3, [pc, #224]	; (8009d9c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d0f0      	beq.n	8009ca6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009cc4:	4b34      	ldr	r3, [pc, #208]	; (8009d98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009cc6:	6a1b      	ldr	r3, [r3, #32]
 8009cc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ccc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009cce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	f000 8084 	beq.w	8009dde <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	685b      	ldr	r3, [r3, #4]
 8009cda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009cde:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009ce0:	429a      	cmp	r2, r3
 8009ce2:	d07c      	beq.n	8009dde <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009ce4:	4b2c      	ldr	r3, [pc, #176]	; (8009d98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009ce6:	6a1b      	ldr	r3, [r3, #32]
 8009ce8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009cec:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009cee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009cf2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cf6:	fa93 f3a3 	rbit	r3, r3
 8009cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8009cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009cfe:	fab3 f383 	clz	r3, r3
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	461a      	mov	r2, r3
 8009d06:	4b26      	ldr	r3, [pc, #152]	; (8009da0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009d08:	4413      	add	r3, r2
 8009d0a:	009b      	lsls	r3, r3, #2
 8009d0c:	461a      	mov	r2, r3
 8009d0e:	2301      	movs	r3, #1
 8009d10:	6013      	str	r3, [r2, #0]
 8009d12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009d16:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d1a:	fa93 f3a3 	rbit	r3, r3
 8009d1e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8009d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009d22:	fab3 f383 	clz	r3, r3
 8009d26:	b2db      	uxtb	r3, r3
 8009d28:	461a      	mov	r2, r3
 8009d2a:	4b1d      	ldr	r3, [pc, #116]	; (8009da0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009d2c:	4413      	add	r3, r2
 8009d2e:	009b      	lsls	r3, r3, #2
 8009d30:	461a      	mov	r2, r3
 8009d32:	2300      	movs	r3, #0
 8009d34:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8009d36:	4a18      	ldr	r2, [pc, #96]	; (8009d98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009d38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d3a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8009d3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d3e:	f003 0301 	and.w	r3, r3, #1
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d04b      	beq.n	8009dde <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d46:	f7fe f8b5 	bl	8007eb4 <HAL_GetTick>
 8009d4a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009d4c:	e00a      	b.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d4e:	f7fe f8b1 	bl	8007eb4 <HAL_GetTick>
 8009d52:	4602      	mov	r2, r0
 8009d54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d56:	1ad3      	subs	r3, r2, r3
 8009d58:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d901      	bls.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8009d60:	2303      	movs	r3, #3
 8009d62:	e180      	b.n	800a066 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8009d64:	2302      	movs	r3, #2
 8009d66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d6a:	fa93 f3a3 	rbit	r3, r3
 8009d6e:	627b      	str	r3, [r7, #36]	; 0x24
 8009d70:	2302      	movs	r3, #2
 8009d72:	623b      	str	r3, [r7, #32]
 8009d74:	6a3b      	ldr	r3, [r7, #32]
 8009d76:	fa93 f3a3 	rbit	r3, r3
 8009d7a:	61fb      	str	r3, [r7, #28]
  return result;
 8009d7c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009d7e:	fab3 f383 	clz	r3, r3
 8009d82:	b2db      	uxtb	r3, r3
 8009d84:	095b      	lsrs	r3, r3, #5
 8009d86:	b2db      	uxtb	r3, r3
 8009d88:	f043 0302 	orr.w	r3, r3, #2
 8009d8c:	b2db      	uxtb	r3, r3
 8009d8e:	2b02      	cmp	r3, #2
 8009d90:	d108      	bne.n	8009da4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8009d92:	4b01      	ldr	r3, [pc, #4]	; (8009d98 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009d94:	6a1b      	ldr	r3, [r3, #32]
 8009d96:	e00d      	b.n	8009db4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8009d98:	40021000 	.word	0x40021000
 8009d9c:	40007000 	.word	0x40007000
 8009da0:	10908100 	.word	0x10908100
 8009da4:	2302      	movs	r3, #2
 8009da6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009da8:	69bb      	ldr	r3, [r7, #24]
 8009daa:	fa93 f3a3 	rbit	r3, r3
 8009dae:	617b      	str	r3, [r7, #20]
 8009db0:	4b9a      	ldr	r3, [pc, #616]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009db4:	2202      	movs	r2, #2
 8009db6:	613a      	str	r2, [r7, #16]
 8009db8:	693a      	ldr	r2, [r7, #16]
 8009dba:	fa92 f2a2 	rbit	r2, r2
 8009dbe:	60fa      	str	r2, [r7, #12]
  return result;
 8009dc0:	68fa      	ldr	r2, [r7, #12]
 8009dc2:	fab2 f282 	clz	r2, r2
 8009dc6:	b2d2      	uxtb	r2, r2
 8009dc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009dcc:	b2d2      	uxtb	r2, r2
 8009dce:	f002 021f 	and.w	r2, r2, #31
 8009dd2:	2101      	movs	r1, #1
 8009dd4:	fa01 f202 	lsl.w	r2, r1, r2
 8009dd8:	4013      	ands	r3, r2
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d0b7      	beq.n	8009d4e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8009dde:	4b8f      	ldr	r3, [pc, #572]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009de0:	6a1b      	ldr	r3, [r3, #32]
 8009de2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	685b      	ldr	r3, [r3, #4]
 8009dea:	498c      	ldr	r1, [pc, #560]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009dec:	4313      	orrs	r3, r2
 8009dee:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8009df0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009df4:	2b01      	cmp	r3, #1
 8009df6:	d105      	bne.n	8009e04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009df8:	4b88      	ldr	r3, [pc, #544]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009dfa:	69db      	ldr	r3, [r3, #28]
 8009dfc:	4a87      	ldr	r2, [pc, #540]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009dfe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e02:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f003 0301 	and.w	r3, r3, #1
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d008      	beq.n	8009e22 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009e10:	4b82      	ldr	r3, [pc, #520]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e14:	f023 0203 	bic.w	r2, r3, #3
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	689b      	ldr	r3, [r3, #8]
 8009e1c:	497f      	ldr	r1, [pc, #508]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f003 0302 	and.w	r3, r3, #2
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d008      	beq.n	8009e40 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009e2e:	4b7b      	ldr	r3, [pc, #492]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e32:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	68db      	ldr	r3, [r3, #12]
 8009e3a:	4978      	ldr	r1, [pc, #480]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f003 0304 	and.w	r3, r3, #4
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d008      	beq.n	8009e5e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009e4c:	4b73      	ldr	r3, [pc, #460]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e50:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	691b      	ldr	r3, [r3, #16]
 8009e58:	4970      	ldr	r1, [pc, #448]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009e5a:	4313      	orrs	r3, r2
 8009e5c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f003 0320 	and.w	r3, r3, #32
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d008      	beq.n	8009e7c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009e6a:	4b6c      	ldr	r3, [pc, #432]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e6e:	f023 0210 	bic.w	r2, r3, #16
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	69db      	ldr	r3, [r3, #28]
 8009e76:	4969      	ldr	r1, [pc, #420]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009e78:	4313      	orrs	r3, r2
 8009e7a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d008      	beq.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8009e88:	4b64      	ldr	r3, [pc, #400]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009e8a:	685b      	ldr	r3, [r3, #4]
 8009e8c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e94:	4961      	ldr	r1, [pc, #388]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009e96:	4313      	orrs	r3, r2
 8009e98:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d008      	beq.n	8009eb8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009ea6:	4b5d      	ldr	r3, [pc, #372]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eaa:	f023 0220 	bic.w	r2, r3, #32
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6a1b      	ldr	r3, [r3, #32]
 8009eb2:	495a      	ldr	r1, [pc, #360]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d008      	beq.n	8009ed6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009ec4:	4b55      	ldr	r3, [pc, #340]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ec8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed0:	4952      	ldr	r1, [pc, #328]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ed2:	4313      	orrs	r3, r2
 8009ed4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f003 0308 	and.w	r3, r3, #8
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d008      	beq.n	8009ef4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009ee2:	4b4e      	ldr	r3, [pc, #312]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ee6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	695b      	ldr	r3, [r3, #20]
 8009eee:	494b      	ldr	r1, [pc, #300]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ef0:	4313      	orrs	r3, r2
 8009ef2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f003 0310 	and.w	r3, r3, #16
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d008      	beq.n	8009f12 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009f00:	4b46      	ldr	r3, [pc, #280]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f04:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	699b      	ldr	r3, [r3, #24]
 8009f0c:	4943      	ldr	r1, [pc, #268]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009f0e:	4313      	orrs	r3, r2
 8009f10:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d008      	beq.n	8009f30 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009f1e:	4b3f      	ldr	r3, [pc, #252]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009f20:	685b      	ldr	r3, [r3, #4]
 8009f22:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f2a:	493c      	ldr	r1, [pc, #240]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009f2c:	4313      	orrs	r3, r2
 8009f2e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d008      	beq.n	8009f4e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009f3c:	4b37      	ldr	r3, [pc, #220]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f40:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f48:	4934      	ldr	r1, [pc, #208]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009f4a:	4313      	orrs	r3, r2
 8009f4c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d008      	beq.n	8009f6c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8009f5a:	4b30      	ldr	r3, [pc, #192]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f5e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f66:	492d      	ldr	r1, [pc, #180]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009f68:	4313      	orrs	r3, r2
 8009f6a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d008      	beq.n	8009f8a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8009f78:	4b28      	ldr	r3, [pc, #160]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f84:	4925      	ldr	r1, [pc, #148]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009f86:	4313      	orrs	r3, r2
 8009f88:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d008      	beq.n	8009fa8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8009f96:	4b21      	ldr	r3, [pc, #132]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f9a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fa2:	491e      	ldr	r1, [pc, #120]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d008      	beq.n	8009fc6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8009fb4:	4b19      	ldr	r3, [pc, #100]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fb8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fc0:	4916      	ldr	r1, [pc, #88]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009fc2:	4313      	orrs	r3, r2
 8009fc4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d008      	beq.n	8009fe4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8009fd2:	4b12      	ldr	r3, [pc, #72]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fd6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fde:	490f      	ldr	r1, [pc, #60]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d008      	beq.n	800a002 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8009ff0:	4b0a      	ldr	r3, [pc, #40]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ff4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009ffc:	4907      	ldr	r1, [pc, #28]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8009ffe:	4313      	orrs	r3, r2
 800a000:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d00c      	beq.n	800a028 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800a00e:	4b03      	ldr	r3, [pc, #12]	; (800a01c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800a010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a012:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	e002      	b.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800a01a:	bf00      	nop
 800a01c:	40021000 	.word	0x40021000
 800a020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a022:	4913      	ldr	r1, [pc, #76]	; (800a070 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a024:	4313      	orrs	r3, r2
 800a026:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a030:	2b00      	cmp	r3, #0
 800a032:	d008      	beq.n	800a046 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800a034:	4b0e      	ldr	r3, [pc, #56]	; (800a070 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a038:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a040:	490b      	ldr	r1, [pc, #44]	; (800a070 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a042:	4313      	orrs	r3, r2
 800a044:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d008      	beq.n	800a064 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800a052:	4b07      	ldr	r3, [pc, #28]	; (800a070 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a056:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a05e:	4904      	ldr	r1, [pc, #16]	; (800a070 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800a060:	4313      	orrs	r3, r2
 800a062:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800a064:	2300      	movs	r3, #0
}
 800a066:	4618      	mov	r0, r3
 800a068:	3748      	adds	r7, #72	; 0x48
 800a06a:	46bd      	mov	sp, r7
 800a06c:	bd80      	pop	{r7, pc}
 800a06e:	bf00      	nop
 800a070:	40021000 	.word	0x40021000

0800a074 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a074:	b480      	push	{r7}
 800a076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800a078:	e7fe      	b.n	800a078 <NMI_Handler+0x4>

0800a07a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a07a:	b480      	push	{r7}
 800a07c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a07e:	e7fe      	b.n	800a07e <HardFault_Handler+0x4>

0800a080 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a080:	b480      	push	{r7}
 800a082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a084:	e7fe      	b.n	800a084 <MemManage_Handler+0x4>

0800a086 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a086:	b480      	push	{r7}
 800a088:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a08a:	e7fe      	b.n	800a08a <BusFault_Handler+0x4>

0800a08c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a08c:	b480      	push	{r7}
 800a08e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a090:	e7fe      	b.n	800a090 <UsageFault_Handler+0x4>

0800a092 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a092:	b480      	push	{r7}
 800a094:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a096:	bf00      	nop
 800a098:	46bd      	mov	sp, r7
 800a09a:	bc80      	pop	{r7}
 800a09c:	4770      	bx	lr

0800a09e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a09e:	b480      	push	{r7}
 800a0a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a0a2:	bf00      	nop
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bc80      	pop	{r7}
 800a0a8:	4770      	bx	lr
	...

0800a0ac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800a0b0:	4802      	ldr	r0, [pc, #8]	; (800a0bc <DMA1_Channel1_IRQHandler+0x10>)
 800a0b2:	f7fa f93d 	bl	8004330 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800a0b6:	bf00      	nop
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop
 800a0bc:	200001e4 	.word	0x200001e4

0800a0c0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800a0c4:	4802      	ldr	r0, [pc, #8]	; (800a0d0 <DMA1_Channel6_IRQHandler+0x10>)
 800a0c6:	f7fa f933 	bl	8004330 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800a0ca:	bf00      	nop
 800a0cc:	bd80      	pop	{r7, pc}
 800a0ce:	bf00      	nop
 800a0d0:	2000037c 	.word	0x2000037c

0800a0d4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800a0d8:	4802      	ldr	r0, [pc, #8]	; (800a0e4 <DMA1_Channel7_IRQHandler+0x10>)
 800a0da:	f7fa f929 	bl	8004330 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800a0de:	bf00      	nop
 800a0e0:	bd80      	pop	{r7, pc}
 800a0e2:	bf00      	nop
 800a0e4:	20000338 	.word	0x20000338

0800a0e8 <DMA2_Channel1_IRQHandler>:

void DMA2_Channel1_IRQHandler(void)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800a0ec:	4802      	ldr	r0, [pc, #8]	; (800a0f8 <DMA2_Channel1_IRQHandler+0x10>)
 800a0ee:	f7fa f91f 	bl	8004330 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800a0f2:	bf00      	nop
 800a0f4:	bd80      	pop	{r7, pc}
 800a0f6:	bf00      	nop
 800a0f8:	20000278 	.word	0x20000278

0800a0fc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800a100:	4802      	ldr	r0, [pc, #8]	; (800a10c <TIM3_IRQHandler+0x10>)
 800a102:	f7fa fe0d 	bl	8004d20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800a106:	bf00      	nop
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	20000114 	.word	0x20000114

0800a110 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 800a110:	b580      	push	{r7, lr}
 800a112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800a114:	4802      	ldr	r0, [pc, #8]	; (800a120 <I2C1_EV_IRQHandler+0x10>)
 800a116:	f7fc fad5 	bl	80066c4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800a11a:	bf00      	nop
 800a11c:	bd80      	pop	{r7, pc}
 800a11e:	bf00      	nop
 800a120:	200002bc 	.word	0x200002bc

0800a124 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800a128:	4802      	ldr	r0, [pc, #8]	; (800a134 <USART1_IRQHandler+0x10>)
 800a12a:	f000 faa5 	bl	800a678 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800a12e:	bf00      	nop
 800a130:	bd80      	pop	{r7, pc}
 800a132:	bf00      	nop
 800a134:	2000044c 	.word	0x2000044c

0800a138 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800a13c:	4802      	ldr	r0, [pc, #8]	; (800a148 <USART2_IRQHandler+0x10>)
 800a13e:	f000 fa9b 	bl	800a678 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800a142:	bf00      	nop
 800a144:	bd80      	pop	{r7, pc}
 800a146:	bf00      	nop
 800a148:	200004d0 	.word	0x200004d0

0800a14c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 800a150:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800a154:	f7f9 ffb8 	bl	80040c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800a158:	bf00      	nop
 800a15a:	bd80      	pop	{r7, pc}

0800a15c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800a160:	4802      	ldr	r0, [pc, #8]	; (800a16c <SPI3_IRQHandler+0x10>)
 800a162:	f000 f8e7 	bl	800a334 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800a166:	bf00      	nop
 800a168:	bd80      	pop	{r7, pc}
 800a16a:	bf00      	nop
 800a16c:	200003c0 	.word	0x200003c0

0800a170 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b084      	sub	sp, #16
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d101      	bne.n	800a182 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a17e:	2301      	movs	r3, #1
 800a180:	e0c1      	b.n	800a306 <HAL_SPI_Init+0x196>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a186:	2b00      	cmp	r3, #0
 800a188:	d108      	bne.n	800a19c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	685b      	ldr	r3, [r3, #4]
 800a18e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a192:	d009      	beq.n	800a1a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2200      	movs	r2, #0
 800a198:	61da      	str	r2, [r3, #28]
 800a19a:	e005      	b.n	800a1a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a1b4:	b2db      	uxtb	r3, r3
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d12a      	bne.n	800a210 <HAL_SPI_Init+0xa0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	4a52      	ldr	r2, [pc, #328]	; (800a310 <HAL_SPI_Init+0x1a0>)
 800a1c6:	665a      	str	r2, [r3, #100]	; 0x64
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	4a52      	ldr	r2, [pc, #328]	; (800a314 <HAL_SPI_Init+0x1a4>)
 800a1cc:	669a      	str	r2, [r3, #104]	; 0x68
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	4a51      	ldr	r2, [pc, #324]	; (800a318 <HAL_SPI_Init+0x1a8>)
 800a1d2:	66da      	str	r2, [r3, #108]	; 0x6c
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	4a51      	ldr	r2, [pc, #324]	; (800a31c <HAL_SPI_Init+0x1ac>)
 800a1d8:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	4a50      	ldr	r2, [pc, #320]	; (800a320 <HAL_SPI_Init+0x1b0>)
 800a1de:	675a      	str	r2, [r3, #116]	; 0x74
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	4a50      	ldr	r2, [pc, #320]	; (800a324 <HAL_SPI_Init+0x1b4>)
 800a1e4:	679a      	str	r2, [r3, #120]	; 0x78
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	4a4f      	ldr	r2, [pc, #316]	; (800a328 <HAL_SPI_Init+0x1b8>)
 800a1ea:	67da      	str	r2, [r3, #124]	; 0x7c
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	4a4f      	ldr	r2, [pc, #316]	; (800a32c <HAL_SPI_Init+0x1bc>)
 800a1f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    if (hspi->MspInitCallback == NULL)
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d103      	bne.n	800a206 <HAL_SPI_Init+0x96>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	4a4b      	ldr	r2, [pc, #300]	; (800a330 <HAL_SPI_Init+0x1c0>)
 800a202:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2202      	movs	r2, #2
 800a214:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	681a      	ldr	r2, [r3, #0]
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a226:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	68db      	ldr	r3, [r3, #12]
 800a22c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a230:	d902      	bls.n	800a238 <HAL_SPI_Init+0xc8>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a232:	2300      	movs	r3, #0
 800a234:	60fb      	str	r3, [r7, #12]
 800a236:	e002      	b.n	800a23e <HAL_SPI_Init+0xce>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a238:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a23c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	68db      	ldr	r3, [r3, #12]
 800a242:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800a246:	d007      	beq.n	800a258 <HAL_SPI_Init+0xe8>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	68db      	ldr	r3, [r3, #12]
 800a24c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a250:	d002      	beq.n	800a258 <HAL_SPI_Init+0xe8>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2200      	movs	r2, #0
 800a256:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	685b      	ldr	r3, [r3, #4]
 800a25c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	689b      	ldr	r3, [r3, #8]
 800a264:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a268:	431a      	orrs	r2, r3
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	691b      	ldr	r3, [r3, #16]
 800a26e:	f003 0302 	and.w	r3, r3, #2
 800a272:	431a      	orrs	r2, r3
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	695b      	ldr	r3, [r3, #20]
 800a278:	f003 0301 	and.w	r3, r3, #1
 800a27c:	431a      	orrs	r2, r3
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	699b      	ldr	r3, [r3, #24]
 800a282:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a286:	431a      	orrs	r2, r3
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	69db      	ldr	r3, [r3, #28]
 800a28c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a290:	431a      	orrs	r2, r3
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6a1b      	ldr	r3, [r3, #32]
 800a296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a29a:	ea42 0103 	orr.w	r1, r2, r3
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2a2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	430a      	orrs	r2, r1
 800a2ac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	699b      	ldr	r3, [r3, #24]
 800a2b2:	0c1b      	lsrs	r3, r3, #16
 800a2b4:	f003 0204 	and.w	r2, r3, #4
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2bc:	f003 0310 	and.w	r3, r3, #16
 800a2c0:	431a      	orrs	r2, r3
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2c6:	f003 0308 	and.w	r3, r3, #8
 800a2ca:	431a      	orrs	r2, r3
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	68db      	ldr	r3, [r3, #12]
 800a2d0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a2d4:	ea42 0103 	orr.w	r1, r2, r3
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	430a      	orrs	r2, r1
 800a2e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	69da      	ldr	r2, [r3, #28]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a2f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2201      	movs	r2, #1
 800a300:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a304:	2300      	movs	r3, #0
}
 800a306:	4618      	mov	r0, r3
 800a308:	3710      	adds	r7, #16
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}
 800a30e:	bf00      	nop
 800a310:	0800a521 	.word	0x0800a521
 800a314:	0800a533 	.word	0x0800a533
 800a318:	0800a545 	.word	0x0800a545
 800a31c:	0800a557 	.word	0x0800a557
 800a320:	0800a569 	.word	0x0800a569
 800a324:	0800a57b 	.word	0x0800a57b
 800a328:	0800a58d 	.word	0x0800a58d
 800a32c:	0800a59f 	.word	0x0800a59f
 800a330:	08008415 	.word	0x08008415

0800a334 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b088      	sub	sp, #32
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	689b      	ldr	r3, [r3, #8]
 800a34a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a34c:	69bb      	ldr	r3, [r7, #24]
 800a34e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a352:	2b00      	cmp	r3, #0
 800a354:	d10e      	bne.n	800a374 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a356:	69bb      	ldr	r3, [r7, #24]
 800a358:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d009      	beq.n	800a374 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a360:	69fb      	ldr	r3, [r7, #28]
 800a362:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a366:	2b00      	cmp	r3, #0
 800a368:	d004      	beq.n	800a374 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	4798      	blx	r3
    return;
 800a372:	e0cf      	b.n	800a514 <HAL_SPI_IRQHandler+0x1e0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a374:	69bb      	ldr	r3, [r7, #24]
 800a376:	f003 0302 	and.w	r3, r3, #2
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d009      	beq.n	800a392 <HAL_SPI_IRQHandler+0x5e>
 800a37e:	69fb      	ldr	r3, [r7, #28]
 800a380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a384:	2b00      	cmp	r3, #0
 800a386:	d004      	beq.n	800a392 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	4798      	blx	r3
    return;
 800a390:	e0c0      	b.n	800a514 <HAL_SPI_IRQHandler+0x1e0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a392:	69bb      	ldr	r3, [r7, #24]
 800a394:	f003 0320 	and.w	r3, r3, #32
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d10a      	bne.n	800a3b2 <HAL_SPI_IRQHandler+0x7e>
 800a39c:	69bb      	ldr	r3, [r7, #24]
 800a39e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d105      	bne.n	800a3b2 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a3a6:	69bb      	ldr	r3, [r7, #24]
 800a3a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	f000 80b1 	beq.w	800a514 <HAL_SPI_IRQHandler+0x1e0>
 800a3b2:	69fb      	ldr	r3, [r7, #28]
 800a3b4:	f003 0320 	and.w	r3, r3, #32
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	f000 80ab 	beq.w	800a514 <HAL_SPI_IRQHandler+0x1e0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a3be:	69bb      	ldr	r3, [r7, #24]
 800a3c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d023      	beq.n	800a410 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	2b03      	cmp	r3, #3
 800a3d2:	d011      	beq.n	800a3f8 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3d8:	f043 0204 	orr.w	r2, r3, #4
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	617b      	str	r3, [r7, #20]
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	68db      	ldr	r3, [r3, #12]
 800a3ea:	617b      	str	r3, [r7, #20]
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	689b      	ldr	r3, [r3, #8]
 800a3f2:	617b      	str	r3, [r7, #20]
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	e00b      	b.n	800a410 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	613b      	str	r3, [r7, #16]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	68db      	ldr	r3, [r3, #12]
 800a402:	613b      	str	r3, [r7, #16]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	689b      	ldr	r3, [r3, #8]
 800a40a:	613b      	str	r3, [r7, #16]
 800a40c:	693b      	ldr	r3, [r7, #16]
        return;
 800a40e:	e081      	b.n	800a514 <HAL_SPI_IRQHandler+0x1e0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a410:	69bb      	ldr	r3, [r7, #24]
 800a412:	f003 0320 	and.w	r3, r3, #32
 800a416:	2b00      	cmp	r3, #0
 800a418:	d014      	beq.n	800a444 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a41e:	f043 0201 	orr.w	r2, r3, #1
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a426:	2300      	movs	r3, #0
 800a428:	60fb      	str	r3, [r7, #12]
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	689b      	ldr	r3, [r3, #8]
 800a430:	60fb      	str	r3, [r7, #12]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	681a      	ldr	r2, [r3, #0]
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a440:	601a      	str	r2, [r3, #0]
 800a442:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a444:	69bb      	ldr	r3, [r7, #24]
 800a446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d00c      	beq.n	800a468 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a452:	f043 0208 	orr.w	r2, r3, #8
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a45a:	2300      	movs	r3, #0
 800a45c:	60bb      	str	r3, [r7, #8]
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	689b      	ldr	r3, [r3, #8]
 800a464:	60bb      	str	r3, [r7, #8]
 800a466:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d050      	beq.n	800a512 <HAL_SPI_IRQHandler+0x1de>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	685a      	ldr	r2, [r3, #4]
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a47e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	2201      	movs	r2, #1
 800a484:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a488:	69fb      	ldr	r3, [r7, #28]
 800a48a:	f003 0302 	and.w	r3, r3, #2
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d104      	bne.n	800a49c <HAL_SPI_IRQHandler+0x168>
 800a492:	69fb      	ldr	r3, [r7, #28]
 800a494:	f003 0301 	and.w	r3, r3, #1
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d034      	beq.n	800a506 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	685a      	ldr	r2, [r3, #4]
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	f022 0203 	bic.w	r2, r2, #3
 800a4aa:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d011      	beq.n	800a4d8 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4b8:	4a18      	ldr	r2, [pc, #96]	; (800a51c <HAL_SPI_IRQHandler+0x1e8>)
 800a4ba:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	f7f9 fef7 	bl	80042b4 <HAL_DMA_Abort_IT>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d005      	beq.n	800a4d8 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a4d0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d017      	beq.n	800a510 <HAL_SPI_IRQHandler+0x1dc>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4e4:	4a0d      	ldr	r2, [pc, #52]	; (800a51c <HAL_SPI_IRQHandler+0x1e8>)
 800a4e6:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	f7f9 fee1 	bl	80042b4 <HAL_DMA_Abort_IT>
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d00b      	beq.n	800a510 <HAL_SPI_IRQHandler+0x1dc>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a4fc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800a504:	e004      	b.n	800a510 <HAL_SPI_IRQHandler+0x1dc>
      }
      else
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a50a:	6878      	ldr	r0, [r7, #4]
 800a50c:	4798      	blx	r3
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a50e:	e000      	b.n	800a512 <HAL_SPI_IRQHandler+0x1de>
        if (hspi->hdmatx != NULL)
 800a510:	bf00      	nop
    return;
 800a512:	bf00      	nop
  }
}
 800a514:	3720      	adds	r7, #32
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}
 800a51a:	bf00      	nop
 800a51c:	0800a5b1 	.word	0x0800a5b1

0800a520 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a520:	b480      	push	{r7}
 800a522:	b083      	sub	sp, #12
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800a528:	bf00      	nop
 800a52a:	370c      	adds	r7, #12
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bc80      	pop	{r7}
 800a530:	4770      	bx	lr

0800a532 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a532:	b480      	push	{r7}
 800a534:	b083      	sub	sp, #12
 800a536:	af00      	add	r7, sp, #0
 800a538:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800a53a:	bf00      	nop
 800a53c:	370c      	adds	r7, #12
 800a53e:	46bd      	mov	sp, r7
 800a540:	bc80      	pop	{r7}
 800a542:	4770      	bx	lr

0800a544 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a544:	b480      	push	{r7}
 800a546:	b083      	sub	sp, #12
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800a54c:	bf00      	nop
 800a54e:	370c      	adds	r7, #12
 800a550:	46bd      	mov	sp, r7
 800a552:	bc80      	pop	{r7}
 800a554:	4770      	bx	lr

0800a556 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a556:	b480      	push	{r7}
 800a558:	b083      	sub	sp, #12
 800a55a:	af00      	add	r7, sp, #0
 800a55c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800a55e:	bf00      	nop
 800a560:	370c      	adds	r7, #12
 800a562:	46bd      	mov	sp, r7
 800a564:	bc80      	pop	{r7}
 800a566:	4770      	bx	lr

0800a568 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a568:	b480      	push	{r7}
 800a56a:	b083      	sub	sp, #12
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800a570:	bf00      	nop
 800a572:	370c      	adds	r7, #12
 800a574:	46bd      	mov	sp, r7
 800a576:	bc80      	pop	{r7}
 800a578:	4770      	bx	lr

0800a57a <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a57a:	b480      	push	{r7}
 800a57c:	b083      	sub	sp, #12
 800a57e:	af00      	add	r7, sp, #0
 800a580:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800a582:	bf00      	nop
 800a584:	370c      	adds	r7, #12
 800a586:	46bd      	mov	sp, r7
 800a588:	bc80      	pop	{r7}
 800a58a:	4770      	bx	lr

0800a58c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a58c:	b480      	push	{r7}
 800a58e:	b083      	sub	sp, #12
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a594:	bf00      	nop
 800a596:	370c      	adds	r7, #12
 800a598:	46bd      	mov	sp, r7
 800a59a:	bc80      	pop	{r7}
 800a59c:	4770      	bx	lr

0800a59e <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a59e:	b480      	push	{r7}
 800a5a0:	b083      	sub	sp, #12
 800a5a2:	af00      	add	r7, sp, #0
 800a5a4:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 800a5a6:	bf00      	nop
 800a5a8:	370c      	adds	r7, #12
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bc80      	pop	{r7}
 800a5ae:	4770      	bx	lr

0800a5b0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b084      	sub	sp, #16
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5bc:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a5d0:	68f8      	ldr	r0, [r7, #12]
 800a5d2:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a5d4:	bf00      	nop
 800a5d6:	3710      	adds	r7, #16
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b082      	sub	sp, #8
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d101      	bne.n	800a5ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	e040      	b.n	800a670 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d106      	bne.n	800a604 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f7fe f808 	bl	8008614 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2224      	movs	r2, #36	; 0x24
 800a608:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	681a      	ldr	r2, [r3, #0]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f022 0201 	bic.w	r2, r2, #1
 800a618:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 fb28 	bl	800ac70 <UART_SetConfig>
 800a620:	4603      	mov	r3, r0
 800a622:	2b01      	cmp	r3, #1
 800a624:	d101      	bne.n	800a62a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a626:	2301      	movs	r3, #1
 800a628:	e022      	b.n	800a670 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d002      	beq.n	800a638 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f000 fcf2 	bl	800b01c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	685a      	ldr	r2, [r3, #4]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a646:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	689a      	ldr	r2, [r3, #8]
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a656:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	681a      	ldr	r2, [r3, #0]
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f042 0201 	orr.w	r2, r2, #1
 800a666:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f000 fd78 	bl	800b15e <UART_CheckIdleState>
 800a66e:	4603      	mov	r3, r0
}
 800a670:	4618      	mov	r0, r3
 800a672:	3708      	adds	r7, #8
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b0ba      	sub	sp, #232	; 0xe8
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	69db      	ldr	r3, [r3, #28]
 800a686:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	689b      	ldr	r3, [r3, #8]
 800a69a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a69e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800a6a2:	f640 030f 	movw	r3, #2063	; 0x80f
 800a6a6:	4013      	ands	r3, r2
 800a6a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800a6ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d115      	bne.n	800a6e0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a6b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6b8:	f003 0320 	and.w	r3, r3, #32
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d00f      	beq.n	800a6e0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a6c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6c4:	f003 0320 	and.w	r3, r3, #32
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d009      	beq.n	800a6e0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	f000 82a3 	beq.w	800ac1c <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	4798      	blx	r3
      }
      return;
 800a6de:	e29d      	b.n	800ac1c <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a6e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	f000 8117 	beq.w	800a918 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a6ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a6ee:	f003 0301 	and.w	r3, r3, #1
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d106      	bne.n	800a704 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a6f6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800a6fa:	4b85      	ldr	r3, [pc, #532]	; (800a910 <HAL_UART_IRQHandler+0x298>)
 800a6fc:	4013      	ands	r3, r2
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	f000 810a 	beq.w	800a918 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a708:	f003 0301 	and.w	r3, r3, #1
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d011      	beq.n	800a734 <HAL_UART_IRQHandler+0xbc>
 800a710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a714:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d00b      	beq.n	800a734 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	2201      	movs	r2, #1
 800a722:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a72a:	f043 0201 	orr.w	r2, r3, #1
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a738:	f003 0302 	and.w	r3, r3, #2
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d011      	beq.n	800a764 <HAL_UART_IRQHandler+0xec>
 800a740:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a744:	f003 0301 	and.w	r3, r3, #1
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d00b      	beq.n	800a764 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	2202      	movs	r2, #2
 800a752:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a75a:	f043 0204 	orr.w	r2, r3, #4
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a768:	f003 0304 	and.w	r3, r3, #4
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d011      	beq.n	800a794 <HAL_UART_IRQHandler+0x11c>
 800a770:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a774:	f003 0301 	and.w	r3, r3, #1
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d00b      	beq.n	800a794 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	2204      	movs	r2, #4
 800a782:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a78a:	f043 0202 	orr.w	r2, r3, #2
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a798:	f003 0308 	and.w	r3, r3, #8
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d017      	beq.n	800a7d0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a7a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a7a4:	f003 0320 	and.w	r3, r3, #32
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d105      	bne.n	800a7b8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a7ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a7b0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d00b      	beq.n	800a7d0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	2208      	movs	r2, #8
 800a7be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a7c6:	f043 0208 	orr.w	r2, r3, #8
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a7d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d012      	beq.n	800a802 <HAL_UART_IRQHandler+0x18a>
 800a7dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a7e0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d00c      	beq.n	800a802 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a7f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a7f8:	f043 0220 	orr.w	r2, r3, #32
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a808:	2b00      	cmp	r3, #0
 800a80a:	f000 8209 	beq.w	800ac20 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a80e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a812:	f003 0320 	and.w	r3, r3, #32
 800a816:	2b00      	cmp	r3, #0
 800a818:	d00d      	beq.n	800a836 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a81a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a81e:	f003 0320 	and.w	r3, r3, #32
 800a822:	2b00      	cmp	r3, #0
 800a824:	d007      	beq.n	800a836 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d003      	beq.n	800a836 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a83c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	689b      	ldr	r3, [r3, #8]
 800a846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a84a:	2b40      	cmp	r3, #64	; 0x40
 800a84c:	d005      	beq.n	800a85a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a84e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a852:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a856:	2b00      	cmp	r3, #0
 800a858:	d04f      	beq.n	800a8fa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a85a:	6878      	ldr	r0, [r7, #4]
 800a85c:	f000 fd8c 	bl	800b378 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	689b      	ldr	r3, [r3, #8]
 800a866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a86a:	2b40      	cmp	r3, #64	; 0x40
 800a86c:	d141      	bne.n	800a8f2 <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	3308      	adds	r3, #8
 800a874:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a878:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a87c:	e853 3f00 	ldrex	r3, [r3]
 800a880:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a884:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a888:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a88c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	3308      	adds	r3, #8
 800a896:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a89a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a89e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a8a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a8aa:	e841 2300 	strex	r3, r2, [r1]
 800a8ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a8b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d1d9      	bne.n	800a86e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d013      	beq.n	800a8ea <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8c6:	4a13      	ldr	r2, [pc, #76]	; (800a914 <HAL_UART_IRQHandler+0x29c>)
 800a8c8:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	f7f9 fcf0 	bl	80042b4 <HAL_DMA_Abort_IT>
 800a8d4:	4603      	mov	r3, r0
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d017      	beq.n	800a90a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8e0:	687a      	ldr	r2, [r7, #4]
 800a8e2:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800a8e4:	4610      	mov	r0, r2
 800a8e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8e8:	e00f      	b.n	800a90a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f000 f9ab 	bl	800ac46 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8f0:	e00b      	b.n	800a90a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a8f2:	6878      	ldr	r0, [r7, #4]
 800a8f4:	f000 f9a7 	bl	800ac46 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8f8:	e007      	b.n	800a90a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f000 f9a3 	bl	800ac46 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2200      	movs	r2, #0
 800a904:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800a908:	e18a      	b.n	800ac20 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a90a:	bf00      	nop
    return;
 800a90c:	e188      	b.n	800ac20 <HAL_UART_IRQHandler+0x5a8>
 800a90e:	bf00      	nop
 800a910:	04000120 	.word	0x04000120
 800a914:	0800b43d 	.word	0x0800b43d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	f040 8143 	bne.w	800aba8 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a926:	f003 0310 	and.w	r3, r3, #16
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	f000 813c 	beq.w	800aba8 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a930:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a934:	f003 0310 	and.w	r3, r3, #16
 800a938:	2b00      	cmp	r3, #0
 800a93a:	f000 8135 	beq.w	800aba8 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	2210      	movs	r2, #16
 800a944:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	689b      	ldr	r3, [r3, #8]
 800a94c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a950:	2b40      	cmp	r3, #64	; 0x40
 800a952:	f040 80b1 	bne.w	800aab8 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	685b      	ldr	r3, [r3, #4]
 800a95e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a962:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a966:	2b00      	cmp	r3, #0
 800a968:	f000 815c 	beq.w	800ac24 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a972:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a976:	429a      	cmp	r2, r3
 800a978:	f080 8154 	bcs.w	800ac24 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a982:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a98a:	699b      	ldr	r3, [r3, #24]
 800a98c:	2b20      	cmp	r3, #32
 800a98e:	f000 8085 	beq.w	800aa9c <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a99a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a99e:	e853 3f00 	ldrex	r3, [r3]
 800a9a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a9a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a9aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a9ae:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	461a      	mov	r2, r3
 800a9b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a9bc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a9c0:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9c4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a9c8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a9cc:	e841 2300 	strex	r3, r2, [r1]
 800a9d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a9d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d1da      	bne.n	800a992 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	3308      	adds	r3, #8
 800a9e2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a9e6:	e853 3f00 	ldrex	r3, [r3]
 800a9ea:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a9ec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a9ee:	f023 0301 	bic.w	r3, r3, #1
 800a9f2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	3308      	adds	r3, #8
 800a9fc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800aa00:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800aa04:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa06:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800aa08:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800aa0c:	e841 2300 	strex	r3, r2, [r1]
 800aa10:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800aa12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d1e1      	bne.n	800a9dc <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	3308      	adds	r3, #8
 800aa1e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa20:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800aa22:	e853 3f00 	ldrex	r3, [r3]
 800aa26:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800aa28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aa2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aa2e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	3308      	adds	r3, #8
 800aa38:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800aa3c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800aa3e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa40:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800aa42:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800aa44:	e841 2300 	strex	r3, r2, [r1]
 800aa48:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800aa4a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d1e3      	bne.n	800aa18 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2220      	movs	r2, #32
 800aa54:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2200      	movs	r2, #0
 800aa5a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa64:	e853 3f00 	ldrex	r3, [r3]
 800aa68:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800aa6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aa6c:	f023 0310 	bic.w	r3, r3, #16
 800aa70:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	461a      	mov	r2, r3
 800aa7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800aa7e:	65bb      	str	r3, [r7, #88]	; 0x58
 800aa80:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa82:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800aa84:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800aa86:	e841 2300 	strex	r3, r2, [r1]
 800aa8a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800aa8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d1e4      	bne.n	800aa5c <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa96:	4618      	mov	r0, r3
 800aa98:	f7f9 fbd4 	bl	8004244 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800aaa8:	b29b      	uxth	r3, r3
 800aaaa:	1ad3      	subs	r3, r2, r3
 800aaac:	b29b      	uxth	r3, r3
 800aaae:	4619      	mov	r1, r3
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	f000 f8d1 	bl	800ac58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800aab6:	e0b5      	b.n	800ac24 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800aac4:	b29b      	uxth	r3, r3
 800aac6:	1ad3      	subs	r3, r2, r3
 800aac8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800aad2:	b29b      	uxth	r3, r3
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	f000 80a7 	beq.w	800ac28 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 800aada:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800aade:	2b00      	cmp	r3, #0
 800aae0:	f000 80a2 	beq.w	800ac28 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaec:	e853 3f00 	ldrex	r3, [r3]
 800aaf0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800aaf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aaf4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aaf8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	461a      	mov	r2, r3
 800ab02:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ab06:	647b      	str	r3, [r7, #68]	; 0x44
 800ab08:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab0a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ab0c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ab0e:	e841 2300 	strex	r3, r2, [r1]
 800ab12:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ab14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d1e4      	bne.n	800aae4 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	3308      	adds	r3, #8
 800ab20:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab24:	e853 3f00 	ldrex	r3, [r3]
 800ab28:	623b      	str	r3, [r7, #32]
   return(result);
 800ab2a:	6a3b      	ldr	r3, [r7, #32]
 800ab2c:	f023 0301 	bic.w	r3, r3, #1
 800ab30:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	3308      	adds	r3, #8
 800ab3a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800ab3e:	633a      	str	r2, [r7, #48]	; 0x30
 800ab40:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab42:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ab44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab46:	e841 2300 	strex	r3, r2, [r1]
 800ab4a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ab4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d1e3      	bne.n	800ab1a <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	2220      	movs	r2, #32
 800ab56:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2200      	movs	r2, #0
 800ab62:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab6a:	693b      	ldr	r3, [r7, #16]
 800ab6c:	e853 3f00 	ldrex	r3, [r3]
 800ab70:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	f023 0310 	bic.w	r3, r3, #16
 800ab78:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	461a      	mov	r2, r3
 800ab82:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ab86:	61fb      	str	r3, [r7, #28]
 800ab88:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab8a:	69b9      	ldr	r1, [r7, #24]
 800ab8c:	69fa      	ldr	r2, [r7, #28]
 800ab8e:	e841 2300 	strex	r3, r2, [r1]
 800ab92:	617b      	str	r3, [r7, #20]
   return(result);
 800ab94:	697b      	ldr	r3, [r7, #20]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d1e4      	bne.n	800ab64 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ab9a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ab9e:	4619      	mov	r1, r3
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f000 f859 	bl	800ac58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800aba6:	e03f      	b.n	800ac28 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800aba8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800abac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d00e      	beq.n	800abd2 <HAL_UART_IRQHandler+0x55a>
 800abb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800abb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d008      	beq.n	800abd2 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800abc8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f000 fc76 	bl	800b4bc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800abd0:	e02d      	b.n	800ac2e <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800abd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800abd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d00e      	beq.n	800abfc <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800abde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800abe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d008      	beq.n	800abfc <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d01c      	beq.n	800ac2c <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	4798      	blx	r3
    }
    return;
 800abfa:	e017      	b.n	800ac2c <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800abfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d012      	beq.n	800ac2e <HAL_UART_IRQHandler+0x5b6>
 800ac08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ac0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d00c      	beq.n	800ac2e <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f000 fc27 	bl	800b468 <UART_EndTransmit_IT>
    return;
 800ac1a:	e008      	b.n	800ac2e <HAL_UART_IRQHandler+0x5b6>
      return;
 800ac1c:	bf00      	nop
 800ac1e:	e006      	b.n	800ac2e <HAL_UART_IRQHandler+0x5b6>
    return;
 800ac20:	bf00      	nop
 800ac22:	e004      	b.n	800ac2e <HAL_UART_IRQHandler+0x5b6>
      return;
 800ac24:	bf00      	nop
 800ac26:	e002      	b.n	800ac2e <HAL_UART_IRQHandler+0x5b6>
      return;
 800ac28:	bf00      	nop
 800ac2a:	e000      	b.n	800ac2e <HAL_UART_IRQHandler+0x5b6>
    return;
 800ac2c:	bf00      	nop
  }

}
 800ac2e:	37e8      	adds	r7, #232	; 0xe8
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ac34:	b480      	push	{r7}
 800ac36:	b083      	sub	sp, #12
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ac3c:	bf00      	nop
 800ac3e:	370c      	adds	r7, #12
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bc80      	pop	{r7}
 800ac44:	4770      	bx	lr

0800ac46 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ac46:	b480      	push	{r7}
 800ac48:	b083      	sub	sp, #12
 800ac4a:	af00      	add	r7, sp, #0
 800ac4c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ac4e:	bf00      	nop
 800ac50:	370c      	adds	r7, #12
 800ac52:	46bd      	mov	sp, r7
 800ac54:	bc80      	pop	{r7}
 800ac56:	4770      	bx	lr

0800ac58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b083      	sub	sp, #12
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
 800ac60:	460b      	mov	r3, r1
 800ac62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ac64:	bf00      	nop
 800ac66:	370c      	adds	r7, #12
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bc80      	pop	{r7}
 800ac6c:	4770      	bx	lr
	...

0800ac70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b088      	sub	sp, #32
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	689a      	ldr	r2, [r3, #8]
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	691b      	ldr	r3, [r3, #16]
 800ac84:	431a      	orrs	r2, r3
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	695b      	ldr	r3, [r3, #20]
 800ac8a:	431a      	orrs	r2, r3
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	69db      	ldr	r3, [r3, #28]
 800ac90:	4313      	orrs	r3, r2
 800ac92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	681a      	ldr	r2, [r3, #0]
 800ac9a:	4b92      	ldr	r3, [pc, #584]	; (800aee4 <UART_SetConfig+0x274>)
 800ac9c:	4013      	ands	r3, r2
 800ac9e:	687a      	ldr	r2, [r7, #4]
 800aca0:	6812      	ldr	r2, [r2, #0]
 800aca2:	6979      	ldr	r1, [r7, #20]
 800aca4:	430b      	orrs	r3, r1
 800aca6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	685b      	ldr	r3, [r3, #4]
 800acae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	68da      	ldr	r2, [r3, #12]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	430a      	orrs	r2, r1
 800acbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	699b      	ldr	r3, [r3, #24]
 800acc2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6a1b      	ldr	r3, [r3, #32]
 800acc8:	697a      	ldr	r2, [r7, #20]
 800acca:	4313      	orrs	r3, r2
 800accc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	689b      	ldr	r3, [r3, #8]
 800acd4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	697a      	ldr	r2, [r7, #20]
 800acde:	430a      	orrs	r2, r1
 800ace0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	4a80      	ldr	r2, [pc, #512]	; (800aee8 <UART_SetConfig+0x278>)
 800ace8:	4293      	cmp	r3, r2
 800acea:	d120      	bne.n	800ad2e <UART_SetConfig+0xbe>
 800acec:	4b7f      	ldr	r3, [pc, #508]	; (800aeec <UART_SetConfig+0x27c>)
 800acee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acf0:	f003 0303 	and.w	r3, r3, #3
 800acf4:	2b03      	cmp	r3, #3
 800acf6:	d817      	bhi.n	800ad28 <UART_SetConfig+0xb8>
 800acf8:	a201      	add	r2, pc, #4	; (adr r2, 800ad00 <UART_SetConfig+0x90>)
 800acfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acfe:	bf00      	nop
 800ad00:	0800ad11 	.word	0x0800ad11
 800ad04:	0800ad1d 	.word	0x0800ad1d
 800ad08:	0800ad23 	.word	0x0800ad23
 800ad0c:	0800ad17 	.word	0x0800ad17
 800ad10:	2301      	movs	r3, #1
 800ad12:	77fb      	strb	r3, [r7, #31]
 800ad14:	e0b5      	b.n	800ae82 <UART_SetConfig+0x212>
 800ad16:	2302      	movs	r3, #2
 800ad18:	77fb      	strb	r3, [r7, #31]
 800ad1a:	e0b2      	b.n	800ae82 <UART_SetConfig+0x212>
 800ad1c:	2304      	movs	r3, #4
 800ad1e:	77fb      	strb	r3, [r7, #31]
 800ad20:	e0af      	b.n	800ae82 <UART_SetConfig+0x212>
 800ad22:	2308      	movs	r3, #8
 800ad24:	77fb      	strb	r3, [r7, #31]
 800ad26:	e0ac      	b.n	800ae82 <UART_SetConfig+0x212>
 800ad28:	2310      	movs	r3, #16
 800ad2a:	77fb      	strb	r3, [r7, #31]
 800ad2c:	e0a9      	b.n	800ae82 <UART_SetConfig+0x212>
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	4a6f      	ldr	r2, [pc, #444]	; (800aef0 <UART_SetConfig+0x280>)
 800ad34:	4293      	cmp	r3, r2
 800ad36:	d124      	bne.n	800ad82 <UART_SetConfig+0x112>
 800ad38:	4b6c      	ldr	r3, [pc, #432]	; (800aeec <UART_SetConfig+0x27c>)
 800ad3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800ad40:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ad44:	d011      	beq.n	800ad6a <UART_SetConfig+0xfa>
 800ad46:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ad4a:	d817      	bhi.n	800ad7c <UART_SetConfig+0x10c>
 800ad4c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ad50:	d011      	beq.n	800ad76 <UART_SetConfig+0x106>
 800ad52:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ad56:	d811      	bhi.n	800ad7c <UART_SetConfig+0x10c>
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d003      	beq.n	800ad64 <UART_SetConfig+0xf4>
 800ad5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ad60:	d006      	beq.n	800ad70 <UART_SetConfig+0x100>
 800ad62:	e00b      	b.n	800ad7c <UART_SetConfig+0x10c>
 800ad64:	2300      	movs	r3, #0
 800ad66:	77fb      	strb	r3, [r7, #31]
 800ad68:	e08b      	b.n	800ae82 <UART_SetConfig+0x212>
 800ad6a:	2302      	movs	r3, #2
 800ad6c:	77fb      	strb	r3, [r7, #31]
 800ad6e:	e088      	b.n	800ae82 <UART_SetConfig+0x212>
 800ad70:	2304      	movs	r3, #4
 800ad72:	77fb      	strb	r3, [r7, #31]
 800ad74:	e085      	b.n	800ae82 <UART_SetConfig+0x212>
 800ad76:	2308      	movs	r3, #8
 800ad78:	77fb      	strb	r3, [r7, #31]
 800ad7a:	e082      	b.n	800ae82 <UART_SetConfig+0x212>
 800ad7c:	2310      	movs	r3, #16
 800ad7e:	77fb      	strb	r3, [r7, #31]
 800ad80:	e07f      	b.n	800ae82 <UART_SetConfig+0x212>
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4a5b      	ldr	r2, [pc, #364]	; (800aef4 <UART_SetConfig+0x284>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d124      	bne.n	800add6 <UART_SetConfig+0x166>
 800ad8c:	4b57      	ldr	r3, [pc, #348]	; (800aeec <UART_SetConfig+0x27c>)
 800ad8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad90:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800ad94:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800ad98:	d011      	beq.n	800adbe <UART_SetConfig+0x14e>
 800ad9a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800ad9e:	d817      	bhi.n	800add0 <UART_SetConfig+0x160>
 800ada0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800ada4:	d011      	beq.n	800adca <UART_SetConfig+0x15a>
 800ada6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800adaa:	d811      	bhi.n	800add0 <UART_SetConfig+0x160>
 800adac:	2b00      	cmp	r3, #0
 800adae:	d003      	beq.n	800adb8 <UART_SetConfig+0x148>
 800adb0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800adb4:	d006      	beq.n	800adc4 <UART_SetConfig+0x154>
 800adb6:	e00b      	b.n	800add0 <UART_SetConfig+0x160>
 800adb8:	2300      	movs	r3, #0
 800adba:	77fb      	strb	r3, [r7, #31]
 800adbc:	e061      	b.n	800ae82 <UART_SetConfig+0x212>
 800adbe:	2302      	movs	r3, #2
 800adc0:	77fb      	strb	r3, [r7, #31]
 800adc2:	e05e      	b.n	800ae82 <UART_SetConfig+0x212>
 800adc4:	2304      	movs	r3, #4
 800adc6:	77fb      	strb	r3, [r7, #31]
 800adc8:	e05b      	b.n	800ae82 <UART_SetConfig+0x212>
 800adca:	2308      	movs	r3, #8
 800adcc:	77fb      	strb	r3, [r7, #31]
 800adce:	e058      	b.n	800ae82 <UART_SetConfig+0x212>
 800add0:	2310      	movs	r3, #16
 800add2:	77fb      	strb	r3, [r7, #31]
 800add4:	e055      	b.n	800ae82 <UART_SetConfig+0x212>
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	4a47      	ldr	r2, [pc, #284]	; (800aef8 <UART_SetConfig+0x288>)
 800addc:	4293      	cmp	r3, r2
 800adde:	d124      	bne.n	800ae2a <UART_SetConfig+0x1ba>
 800ade0:	4b42      	ldr	r3, [pc, #264]	; (800aeec <UART_SetConfig+0x27c>)
 800ade2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ade4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800ade8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800adec:	d011      	beq.n	800ae12 <UART_SetConfig+0x1a2>
 800adee:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800adf2:	d817      	bhi.n	800ae24 <UART_SetConfig+0x1b4>
 800adf4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800adf8:	d011      	beq.n	800ae1e <UART_SetConfig+0x1ae>
 800adfa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800adfe:	d811      	bhi.n	800ae24 <UART_SetConfig+0x1b4>
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d003      	beq.n	800ae0c <UART_SetConfig+0x19c>
 800ae04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ae08:	d006      	beq.n	800ae18 <UART_SetConfig+0x1a8>
 800ae0a:	e00b      	b.n	800ae24 <UART_SetConfig+0x1b4>
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	77fb      	strb	r3, [r7, #31]
 800ae10:	e037      	b.n	800ae82 <UART_SetConfig+0x212>
 800ae12:	2302      	movs	r3, #2
 800ae14:	77fb      	strb	r3, [r7, #31]
 800ae16:	e034      	b.n	800ae82 <UART_SetConfig+0x212>
 800ae18:	2304      	movs	r3, #4
 800ae1a:	77fb      	strb	r3, [r7, #31]
 800ae1c:	e031      	b.n	800ae82 <UART_SetConfig+0x212>
 800ae1e:	2308      	movs	r3, #8
 800ae20:	77fb      	strb	r3, [r7, #31]
 800ae22:	e02e      	b.n	800ae82 <UART_SetConfig+0x212>
 800ae24:	2310      	movs	r3, #16
 800ae26:	77fb      	strb	r3, [r7, #31]
 800ae28:	e02b      	b.n	800ae82 <UART_SetConfig+0x212>
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	4a33      	ldr	r2, [pc, #204]	; (800aefc <UART_SetConfig+0x28c>)
 800ae30:	4293      	cmp	r3, r2
 800ae32:	d124      	bne.n	800ae7e <UART_SetConfig+0x20e>
 800ae34:	4b2d      	ldr	r3, [pc, #180]	; (800aeec <UART_SetConfig+0x27c>)
 800ae36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae38:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800ae3c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800ae40:	d011      	beq.n	800ae66 <UART_SetConfig+0x1f6>
 800ae42:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800ae46:	d817      	bhi.n	800ae78 <UART_SetConfig+0x208>
 800ae48:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ae4c:	d011      	beq.n	800ae72 <UART_SetConfig+0x202>
 800ae4e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ae52:	d811      	bhi.n	800ae78 <UART_SetConfig+0x208>
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d003      	beq.n	800ae60 <UART_SetConfig+0x1f0>
 800ae58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ae5c:	d006      	beq.n	800ae6c <UART_SetConfig+0x1fc>
 800ae5e:	e00b      	b.n	800ae78 <UART_SetConfig+0x208>
 800ae60:	2300      	movs	r3, #0
 800ae62:	77fb      	strb	r3, [r7, #31]
 800ae64:	e00d      	b.n	800ae82 <UART_SetConfig+0x212>
 800ae66:	2302      	movs	r3, #2
 800ae68:	77fb      	strb	r3, [r7, #31]
 800ae6a:	e00a      	b.n	800ae82 <UART_SetConfig+0x212>
 800ae6c:	2304      	movs	r3, #4
 800ae6e:	77fb      	strb	r3, [r7, #31]
 800ae70:	e007      	b.n	800ae82 <UART_SetConfig+0x212>
 800ae72:	2308      	movs	r3, #8
 800ae74:	77fb      	strb	r3, [r7, #31]
 800ae76:	e004      	b.n	800ae82 <UART_SetConfig+0x212>
 800ae78:	2310      	movs	r3, #16
 800ae7a:	77fb      	strb	r3, [r7, #31]
 800ae7c:	e001      	b.n	800ae82 <UART_SetConfig+0x212>
 800ae7e:	2310      	movs	r3, #16
 800ae80:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	69db      	ldr	r3, [r3, #28]
 800ae86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae8a:	d16c      	bne.n	800af66 <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 800ae8c:	7ffb      	ldrb	r3, [r7, #31]
 800ae8e:	2b08      	cmp	r3, #8
 800ae90:	d838      	bhi.n	800af04 <UART_SetConfig+0x294>
 800ae92:	a201      	add	r2, pc, #4	; (adr r2, 800ae98 <UART_SetConfig+0x228>)
 800ae94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae98:	0800aebd 	.word	0x0800aebd
 800ae9c:	0800aec5 	.word	0x0800aec5
 800aea0:	0800aecd 	.word	0x0800aecd
 800aea4:	0800af05 	.word	0x0800af05
 800aea8:	0800aed3 	.word	0x0800aed3
 800aeac:	0800af05 	.word	0x0800af05
 800aeb0:	0800af05 	.word	0x0800af05
 800aeb4:	0800af05 	.word	0x0800af05
 800aeb8:	0800aedb 	.word	0x0800aedb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800aebc:	f7fe fe78 	bl	8009bb0 <HAL_RCC_GetPCLK1Freq>
 800aec0:	61b8      	str	r0, [r7, #24]
        break;
 800aec2:	e024      	b.n	800af0e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800aec4:	f7fe fe96 	bl	8009bf4 <HAL_RCC_GetPCLK2Freq>
 800aec8:	61b8      	str	r0, [r7, #24]
        break;
 800aeca:	e020      	b.n	800af0e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800aecc:	4b0c      	ldr	r3, [pc, #48]	; (800af00 <UART_SetConfig+0x290>)
 800aece:	61bb      	str	r3, [r7, #24]
        break;
 800aed0:	e01d      	b.n	800af0e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aed2:	f7fe fdf9 	bl	8009ac8 <HAL_RCC_GetSysClockFreq>
 800aed6:	61b8      	str	r0, [r7, #24]
        break;
 800aed8:	e019      	b.n	800af0e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aeda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aede:	61bb      	str	r3, [r7, #24]
        break;
 800aee0:	e015      	b.n	800af0e <UART_SetConfig+0x29e>
 800aee2:	bf00      	nop
 800aee4:	efff69f3 	.word	0xefff69f3
 800aee8:	40013800 	.word	0x40013800
 800aeec:	40021000 	.word	0x40021000
 800aef0:	40004400 	.word	0x40004400
 800aef4:	40004800 	.word	0x40004800
 800aef8:	40004c00 	.word	0x40004c00
 800aefc:	40005000 	.word	0x40005000
 800af00:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800af04:	2300      	movs	r3, #0
 800af06:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800af08:	2301      	movs	r3, #1
 800af0a:	77bb      	strb	r3, [r7, #30]
        break;
 800af0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800af0e:	69bb      	ldr	r3, [r7, #24]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d075      	beq.n	800b000 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800af14:	69bb      	ldr	r3, [r7, #24]
 800af16:	005a      	lsls	r2, r3, #1
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	685b      	ldr	r3, [r3, #4]
 800af1c:	085b      	lsrs	r3, r3, #1
 800af1e:	441a      	add	r2, r3
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	685b      	ldr	r3, [r3, #4]
 800af24:	fbb2 f3f3 	udiv	r3, r2, r3
 800af28:	b29b      	uxth	r3, r3
 800af2a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800af2c:	693b      	ldr	r3, [r7, #16]
 800af2e:	2b0f      	cmp	r3, #15
 800af30:	d916      	bls.n	800af60 <UART_SetConfig+0x2f0>
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af38:	d212      	bcs.n	800af60 <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800af3a:	693b      	ldr	r3, [r7, #16]
 800af3c:	b29b      	uxth	r3, r3
 800af3e:	f023 030f 	bic.w	r3, r3, #15
 800af42:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800af44:	693b      	ldr	r3, [r7, #16]
 800af46:	085b      	lsrs	r3, r3, #1
 800af48:	b29b      	uxth	r3, r3
 800af4a:	f003 0307 	and.w	r3, r3, #7
 800af4e:	b29a      	uxth	r2, r3
 800af50:	89fb      	ldrh	r3, [r7, #14]
 800af52:	4313      	orrs	r3, r2
 800af54:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	89fa      	ldrh	r2, [r7, #14]
 800af5c:	60da      	str	r2, [r3, #12]
 800af5e:	e04f      	b.n	800b000 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800af60:	2301      	movs	r3, #1
 800af62:	77bb      	strb	r3, [r7, #30]
 800af64:	e04c      	b.n	800b000 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 800af66:	7ffb      	ldrb	r3, [r7, #31]
 800af68:	2b08      	cmp	r3, #8
 800af6a:	d828      	bhi.n	800afbe <UART_SetConfig+0x34e>
 800af6c:	a201      	add	r2, pc, #4	; (adr r2, 800af74 <UART_SetConfig+0x304>)
 800af6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af72:	bf00      	nop
 800af74:	0800af99 	.word	0x0800af99
 800af78:	0800afa1 	.word	0x0800afa1
 800af7c:	0800afa9 	.word	0x0800afa9
 800af80:	0800afbf 	.word	0x0800afbf
 800af84:	0800afaf 	.word	0x0800afaf
 800af88:	0800afbf 	.word	0x0800afbf
 800af8c:	0800afbf 	.word	0x0800afbf
 800af90:	0800afbf 	.word	0x0800afbf
 800af94:	0800afb7 	.word	0x0800afb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af98:	f7fe fe0a 	bl	8009bb0 <HAL_RCC_GetPCLK1Freq>
 800af9c:	61b8      	str	r0, [r7, #24]
        break;
 800af9e:	e013      	b.n	800afc8 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800afa0:	f7fe fe28 	bl	8009bf4 <HAL_RCC_GetPCLK2Freq>
 800afa4:	61b8      	str	r0, [r7, #24]
        break;
 800afa6:	e00f      	b.n	800afc8 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800afa8:	4b1b      	ldr	r3, [pc, #108]	; (800b018 <UART_SetConfig+0x3a8>)
 800afaa:	61bb      	str	r3, [r7, #24]
        break;
 800afac:	e00c      	b.n	800afc8 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800afae:	f7fe fd8b 	bl	8009ac8 <HAL_RCC_GetSysClockFreq>
 800afb2:	61b8      	str	r0, [r7, #24]
        break;
 800afb4:	e008      	b.n	800afc8 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800afb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800afba:	61bb      	str	r3, [r7, #24]
        break;
 800afbc:	e004      	b.n	800afc8 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 800afbe:	2300      	movs	r3, #0
 800afc0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800afc2:	2301      	movs	r3, #1
 800afc4:	77bb      	strb	r3, [r7, #30]
        break;
 800afc6:	bf00      	nop
    }

    if (pclk != 0U)
 800afc8:	69bb      	ldr	r3, [r7, #24]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d018      	beq.n	800b000 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	685b      	ldr	r3, [r3, #4]
 800afd2:	085a      	lsrs	r2, r3, #1
 800afd4:	69bb      	ldr	r3, [r7, #24]
 800afd6:	441a      	add	r2, r3
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	fbb2 f3f3 	udiv	r3, r2, r3
 800afe0:	b29b      	uxth	r3, r3
 800afe2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800afe4:	693b      	ldr	r3, [r7, #16]
 800afe6:	2b0f      	cmp	r3, #15
 800afe8:	d908      	bls.n	800affc <UART_SetConfig+0x38c>
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aff0:	d204      	bcs.n	800affc <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	693a      	ldr	r2, [r7, #16]
 800aff8:	60da      	str	r2, [r3, #12]
 800affa:	e001      	b.n	800b000 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800affc:	2301      	movs	r3, #1
 800affe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	2200      	movs	r2, #0
 800b004:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2200      	movs	r2, #0
 800b00a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800b00c:	7fbb      	ldrb	r3, [r7, #30]
}
 800b00e:	4618      	mov	r0, r3
 800b010:	3720      	adds	r7, #32
 800b012:	46bd      	mov	sp, r7
 800b014:	bd80      	pop	{r7, pc}
 800b016:	bf00      	nop
 800b018:	007a1200 	.word	0x007a1200

0800b01c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b01c:	b480      	push	{r7}
 800b01e:	b083      	sub	sp, #12
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b028:	f003 0301 	and.w	r3, r3, #1
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d00a      	beq.n	800b046 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	685b      	ldr	r3, [r3, #4]
 800b036:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	430a      	orrs	r2, r1
 800b044:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b04a:	f003 0302 	and.w	r3, r3, #2
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d00a      	beq.n	800b068 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	430a      	orrs	r2, r1
 800b066:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b06c:	f003 0304 	and.w	r3, r3, #4
 800b070:	2b00      	cmp	r3, #0
 800b072:	d00a      	beq.n	800b08a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	685b      	ldr	r3, [r3, #4]
 800b07a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	430a      	orrs	r2, r1
 800b088:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b08e:	f003 0308 	and.w	r3, r3, #8
 800b092:	2b00      	cmp	r3, #0
 800b094:	d00a      	beq.n	800b0ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	685b      	ldr	r3, [r3, #4]
 800b09c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	430a      	orrs	r2, r1
 800b0aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0b0:	f003 0310 	and.w	r3, r3, #16
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d00a      	beq.n	800b0ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	689b      	ldr	r3, [r3, #8]
 800b0be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	430a      	orrs	r2, r1
 800b0cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0d2:	f003 0320 	and.w	r3, r3, #32
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d00a      	beq.n	800b0f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	689b      	ldr	r3, [r3, #8]
 800b0e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	430a      	orrs	r2, r1
 800b0ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d01a      	beq.n	800b132 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	685b      	ldr	r3, [r3, #4]
 800b102:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	430a      	orrs	r2, r1
 800b110:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b116:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b11a:	d10a      	bne.n	800b132 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	685b      	ldr	r3, [r3, #4]
 800b122:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	430a      	orrs	r2, r1
 800b130:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d00a      	beq.n	800b154 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	685b      	ldr	r3, [r3, #4]
 800b144:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	430a      	orrs	r2, r1
 800b152:	605a      	str	r2, [r3, #4]
  }
}
 800b154:	bf00      	nop
 800b156:	370c      	adds	r7, #12
 800b158:	46bd      	mov	sp, r7
 800b15a:	bc80      	pop	{r7}
 800b15c:	4770      	bx	lr

0800b15e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b15e:	b580      	push	{r7, lr}
 800b160:	b086      	sub	sp, #24
 800b162:	af02      	add	r7, sp, #8
 800b164:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2200      	movs	r2, #0
 800b16a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b16e:	f7fc fea1 	bl	8007eb4 <HAL_GetTick>
 800b172:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f003 0308 	and.w	r3, r3, #8
 800b17e:	2b08      	cmp	r3, #8
 800b180:	d10e      	bne.n	800b1a0 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b182:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b186:	9300      	str	r3, [sp, #0]
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	2200      	movs	r2, #0
 800b18c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f000 f82d 	bl	800b1f0 <UART_WaitOnFlagUntilTimeout>
 800b196:	4603      	mov	r3, r0
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d001      	beq.n	800b1a0 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b19c:	2303      	movs	r3, #3
 800b19e:	e023      	b.n	800b1e8 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	f003 0304 	and.w	r3, r3, #4
 800b1aa:	2b04      	cmp	r3, #4
 800b1ac:	d10e      	bne.n	800b1cc <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b1ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f000 f817 	bl	800b1f0 <UART_WaitOnFlagUntilTimeout>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d001      	beq.n	800b1cc <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b1c8:	2303      	movs	r3, #3
 800b1ca:	e00d      	b.n	800b1e8 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2220      	movs	r2, #32
 800b1d0:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2220      	movs	r2, #32
 800b1d6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2200      	movs	r2, #0
 800b1dc:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800b1e6:	2300      	movs	r3, #0
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3710      	adds	r7, #16
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b09c      	sub	sp, #112	; 0x70
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	60f8      	str	r0, [r7, #12]
 800b1f8:	60b9      	str	r1, [r7, #8]
 800b1fa:	603b      	str	r3, [r7, #0]
 800b1fc:	4613      	mov	r3, r2
 800b1fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b200:	e0a5      	b.n	800b34e <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b202:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b204:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b208:	f000 80a1 	beq.w	800b34e <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b20c:	f7fc fe52 	bl	8007eb4 <HAL_GetTick>
 800b210:	4602      	mov	r2, r0
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	1ad3      	subs	r3, r2, r3
 800b216:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800b218:	429a      	cmp	r2, r3
 800b21a:	d302      	bcc.n	800b222 <UART_WaitOnFlagUntilTimeout+0x32>
 800b21c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d13e      	bne.n	800b2a0 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b228:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b22a:	e853 3f00 	ldrex	r3, [r3]
 800b22e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b232:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b236:	667b      	str	r3, [r7, #100]	; 0x64
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	461a      	mov	r2, r3
 800b23e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b240:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b242:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b244:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b246:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b248:	e841 2300 	strex	r3, r2, [r1]
 800b24c:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b24e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b250:	2b00      	cmp	r3, #0
 800b252:	d1e6      	bne.n	800b222 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	3308      	adds	r3, #8
 800b25a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b25c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b25e:	e853 3f00 	ldrex	r3, [r3]
 800b262:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b266:	f023 0301 	bic.w	r3, r3, #1
 800b26a:	663b      	str	r3, [r7, #96]	; 0x60
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	3308      	adds	r3, #8
 800b272:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b274:	64ba      	str	r2, [r7, #72]	; 0x48
 800b276:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b278:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b27a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b27c:	e841 2300 	strex	r3, r2, [r1]
 800b280:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b282:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b284:	2b00      	cmp	r3, #0
 800b286:	d1e5      	bne.n	800b254 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	2220      	movs	r2, #32
 800b28c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	2220      	movs	r2, #32
 800b292:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	2200      	movs	r2, #0
 800b298:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800b29c:	2303      	movs	r3, #3
 800b29e:	e067      	b.n	800b370 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	f003 0304 	and.w	r3, r3, #4
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d04f      	beq.n	800b34e <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	69db      	ldr	r3, [r3, #28]
 800b2b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b2b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b2bc:	d147      	bne.n	800b34e <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b2c6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2d0:	e853 3f00 	ldrex	r3, [r3]
 800b2d4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b2d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b2dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	461a      	mov	r2, r3
 800b2e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b2e6:	637b      	str	r3, [r7, #52]	; 0x34
 800b2e8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2ea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b2ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b2ee:	e841 2300 	strex	r3, r2, [r1]
 800b2f2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b2f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d1e6      	bne.n	800b2c8 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	3308      	adds	r3, #8
 800b300:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b302:	697b      	ldr	r3, [r7, #20]
 800b304:	e853 3f00 	ldrex	r3, [r3]
 800b308:	613b      	str	r3, [r7, #16]
   return(result);
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	f023 0301 	bic.w	r3, r3, #1
 800b310:	66bb      	str	r3, [r7, #104]	; 0x68
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	3308      	adds	r3, #8
 800b318:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b31a:	623a      	str	r2, [r7, #32]
 800b31c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b31e:	69f9      	ldr	r1, [r7, #28]
 800b320:	6a3a      	ldr	r2, [r7, #32]
 800b322:	e841 2300 	strex	r3, r2, [r1]
 800b326:	61bb      	str	r3, [r7, #24]
   return(result);
 800b328:	69bb      	ldr	r3, [r7, #24]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d1e5      	bne.n	800b2fa <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	2220      	movs	r2, #32
 800b332:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	2220      	movs	r2, #32
 800b338:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2220      	movs	r2, #32
 800b33e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	2200      	movs	r2, #0
 800b346:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800b34a:	2303      	movs	r3, #3
 800b34c:	e010      	b.n	800b370 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	69da      	ldr	r2, [r3, #28]
 800b354:	68bb      	ldr	r3, [r7, #8]
 800b356:	4013      	ands	r3, r2
 800b358:	68ba      	ldr	r2, [r7, #8]
 800b35a:	429a      	cmp	r2, r3
 800b35c:	bf0c      	ite	eq
 800b35e:	2301      	moveq	r3, #1
 800b360:	2300      	movne	r3, #0
 800b362:	b2db      	uxtb	r3, r3
 800b364:	461a      	mov	r2, r3
 800b366:	79fb      	ldrb	r3, [r7, #7]
 800b368:	429a      	cmp	r2, r3
 800b36a:	f43f af4a 	beq.w	800b202 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b36e:	2300      	movs	r3, #0
}
 800b370:	4618      	mov	r0, r3
 800b372:	3770      	adds	r7, #112	; 0x70
 800b374:	46bd      	mov	sp, r7
 800b376:	bd80      	pop	{r7, pc}

0800b378 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b378:	b480      	push	{r7}
 800b37a:	b095      	sub	sp, #84	; 0x54
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b388:	e853 3f00 	ldrex	r3, [r3]
 800b38c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b38e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b390:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b394:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	461a      	mov	r2, r3
 800b39c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b39e:	643b      	str	r3, [r7, #64]	; 0x40
 800b3a0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3a2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b3a4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b3a6:	e841 2300 	strex	r3, r2, [r1]
 800b3aa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b3ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d1e6      	bne.n	800b380 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	3308      	adds	r3, #8
 800b3b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3ba:	6a3b      	ldr	r3, [r7, #32]
 800b3bc:	e853 3f00 	ldrex	r3, [r3]
 800b3c0:	61fb      	str	r3, [r7, #28]
   return(result);
 800b3c2:	69fb      	ldr	r3, [r7, #28]
 800b3c4:	f023 0301 	bic.w	r3, r3, #1
 800b3c8:	64bb      	str	r3, [r7, #72]	; 0x48
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	3308      	adds	r3, #8
 800b3d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b3d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b3d4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b3d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b3da:	e841 2300 	strex	r3, r2, [r1]
 800b3de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b3e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d1e5      	bne.n	800b3b2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	d118      	bne.n	800b420 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	e853 3f00 	ldrex	r3, [r3]
 800b3fa:	60bb      	str	r3, [r7, #8]
   return(result);
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	f023 0310 	bic.w	r3, r3, #16
 800b402:	647b      	str	r3, [r7, #68]	; 0x44
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	461a      	mov	r2, r3
 800b40a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b40c:	61bb      	str	r3, [r7, #24]
 800b40e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b410:	6979      	ldr	r1, [r7, #20]
 800b412:	69ba      	ldr	r2, [r7, #24]
 800b414:	e841 2300 	strex	r3, r2, [r1]
 800b418:	613b      	str	r3, [r7, #16]
   return(result);
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d1e6      	bne.n	800b3ee <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2220      	movs	r2, #32
 800b424:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2200      	movs	r2, #0
 800b42a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2200      	movs	r2, #0
 800b430:	665a      	str	r2, [r3, #100]	; 0x64
}
 800b432:	bf00      	nop
 800b434:	3754      	adds	r7, #84	; 0x54
 800b436:	46bd      	mov	sp, r7
 800b438:	bc80      	pop	{r7}
 800b43a:	4770      	bx	lr

0800b43c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b084      	sub	sp, #16
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b448:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	2200      	movs	r2, #0
 800b44e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	2200      	movs	r2, #0
 800b456:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b45a:	68f8      	ldr	r0, [r7, #12]
 800b45c:	f7ff fbf3 	bl	800ac46 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b460:	bf00      	nop
 800b462:	3710      	adds	r7, #16
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}

0800b468 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b088      	sub	sp, #32
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	e853 3f00 	ldrex	r3, [r3]
 800b47c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b484:	61fb      	str	r3, [r7, #28]
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	461a      	mov	r2, r3
 800b48c:	69fb      	ldr	r3, [r7, #28]
 800b48e:	61bb      	str	r3, [r7, #24]
 800b490:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b492:	6979      	ldr	r1, [r7, #20]
 800b494:	69ba      	ldr	r2, [r7, #24]
 800b496:	e841 2300 	strex	r3, r2, [r1]
 800b49a:	613b      	str	r3, [r7, #16]
   return(result);
 800b49c:	693b      	ldr	r3, [r7, #16]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d1e6      	bne.n	800b470 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2220      	movs	r2, #32
 800b4a6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b4ae:	6878      	ldr	r0, [r7, #4]
 800b4b0:	f7ff fbc0 	bl	800ac34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b4b4:	bf00      	nop
 800b4b6:	3720      	adds	r7, #32
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bd80      	pop	{r7, pc}

0800b4bc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b4bc:	b480      	push	{r7}
 800b4be:	b083      	sub	sp, #12
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b4c4:	bf00      	nop
 800b4c6:	370c      	adds	r7, #12
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bc80      	pop	{r7}
 800b4cc:	4770      	bx	lr
	...

0800b4d0 <Ea_Init>:
/**
  * @brief	Ea module initialization function
  * @return	None
  */
void Ea_Init(void)
{
 800b4d0:	b480      	push	{r7}
 800b4d2:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Ea_InitDone_b = TRUE;
 800b4d4:	4b03      	ldr	r3, [pc, #12]	; (800b4e4 <Ea_Init+0x14>)
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	701a      	strb	r2, [r3, #0]
}
 800b4da:	bf00      	nop
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bc80      	pop	{r7}
 800b4e0:	4770      	bx	lr
 800b4e2:	bf00      	nop
 800b4e4:	20000190 	.word	0x20000190

0800b4e8 <Ea_Read>:
  * @param	BlockId		ID of the block to be read
  * @param  data		Pointer to the buffer where read data is stored
  * @return	None
  */
void Ea_Read(uint16 Block_Id, uint8 *data)
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b084      	sub	sp, #16
 800b4ec:	af02      	add	r7, sp, #8
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	6039      	str	r1, [r7, #0]
 800b4f2:	80fb      	strh	r3, [r7, #6]
	if(Block_Id < EA_FRAM_MAX_BLOCKS)
 800b4f4:	88fb      	ldrh	r3, [r7, #6]
 800b4f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b4fa:	d20b      	bcs.n	800b514 <Ea_Read+0x2c>
	{
		HAL_I2C_Mem_Read_DMA(&hi2c1, (uint16_t)EA_FRAM_HW_ADDR, EA_FRAM_ADDRESS_OFFSET(Block_Id), I2C_MEMADD_SIZE_16BIT, data, EA_FRAM_BLOCK_SIZE);
 800b4fc:	88fb      	ldrh	r3, [r7, #6]
 800b4fe:	015b      	lsls	r3, r3, #5
 800b500:	b29a      	uxth	r2, r3
 800b502:	2320      	movs	r3, #32
 800b504:	9301      	str	r3, [sp, #4]
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	9300      	str	r3, [sp, #0]
 800b50a:	2302      	movs	r3, #2
 800b50c:	21a0      	movs	r1, #160	; 0xa0
 800b50e:	4803      	ldr	r0, [pc, #12]	; (800b51c <Ea_Read+0x34>)
 800b510:	f7fa ffe0 	bl	80064d4 <HAL_I2C_Mem_Read_DMA>
	}
}
 800b514:	bf00      	nop
 800b516:	3708      	adds	r7, #8
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}
 800b51c:	200002bc 	.word	0x200002bc

0800b520 <Ea_Write>:
  * @param	BlockId		ID of the block to be written
  * @param  data		Pointer to the data to be written
  * @return	None
  */
void Ea_Write(uint16 Block_Id, uint8 *data)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b084      	sub	sp, #16
 800b524:	af02      	add	r7, sp, #8
 800b526:	4603      	mov	r3, r0
 800b528:	6039      	str	r1, [r7, #0]
 800b52a:	80fb      	strh	r3, [r7, #6]
	if(Block_Id < EA_FRAM_MAX_BLOCKS)
 800b52c:	88fb      	ldrh	r3, [r7, #6]
 800b52e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b532:	d20b      	bcs.n	800b54c <Ea_Write+0x2c>
	{
		HAL_I2C_Mem_Write_DMA(&hi2c1, (uint16_t)EA_FRAM_HW_ADDR, EA_FRAM_ADDRESS_OFFSET(Block_Id), I2C_MEMADD_SIZE_16BIT, data, EA_FRAM_BLOCK_SIZE);
 800b534:	88fb      	ldrh	r3, [r7, #6]
 800b536:	015b      	lsls	r3, r3, #5
 800b538:	b29a      	uxth	r2, r3
 800b53a:	2320      	movs	r3, #32
 800b53c:	9301      	str	r3, [sp, #4]
 800b53e:	683b      	ldr	r3, [r7, #0]
 800b540:	9300      	str	r3, [sp, #0]
 800b542:	2302      	movs	r3, #2
 800b544:	21a0      	movs	r1, #160	; 0xa0
 800b546:	4803      	ldr	r0, [pc, #12]	; (800b554 <Ea_Write+0x34>)
 800b548:	f7fa fece 	bl	80062e8 <HAL_I2C_Mem_Write_DMA>
	}
}
 800b54c:	bf00      	nop
 800b54e:	3708      	adds	r7, #8
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}
 800b554:	200002bc 	.word	0x200002bc

0800b558 <NvM_Init>:
/**
  * @brief	NvM module initialization function
  * @return	None
  */
void NvM_Init(void)
{
 800b558:	b480      	push	{r7}
 800b55a:	af00      	add	r7, sp, #0
	g_NvM_State_e = NVM_STATE_INIT;
 800b55c:	4b04      	ldr	r3, [pc, #16]	; (800b570 <NvM_Init+0x18>)
 800b55e:	2200      	movs	r2, #0
 800b560:	701a      	strb	r2, [r3, #0]
	/* Set initialization flag to done */
	g_NvM_InitDone_b = TRUE;
 800b562:	4b04      	ldr	r3, [pc, #16]	; (800b574 <NvM_Init+0x1c>)
 800b564:	2201      	movs	r2, #1
 800b566:	701a      	strb	r2, [r3, #0]
}
 800b568:	bf00      	nop
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bc80      	pop	{r7}
 800b56e:	4770      	bx	lr
 800b570:	20000192 	.word	0x20000192
 800b574:	20000191 	.word	0x20000191

0800b578 <NvM_MainFunction>:
/**
  * @brief	NvM module main function (runs in task)
  * @return	None
  */
void NvM_MainFunction(void)
{
 800b578:	b480      	push	{r7}
 800b57a:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(FALSE != g_NvM_InitDone_b)
 800b57c:	4b0e      	ldr	r3, [pc, #56]	; (800b5b8 <NvM_MainFunction+0x40>)
 800b57e:	781b      	ldrb	r3, [r3, #0]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d015      	beq.n	800b5b0 <NvM_MainFunction+0x38>
	{
		switch(g_NvM_State_e)
 800b584:	4b0d      	ldr	r3, [pc, #52]	; (800b5bc <NvM_MainFunction+0x44>)
 800b586:	781b      	ldrb	r3, [r3, #0]
 800b588:	2b04      	cmp	r3, #4
 800b58a:	dc0e      	bgt.n	800b5aa <NvM_MainFunction+0x32>
 800b58c:	2b02      	cmp	r3, #2
 800b58e:	da08      	bge.n	800b5a2 <NvM_MainFunction+0x2a>
 800b590:	2b00      	cmp	r3, #0
 800b592:	d002      	beq.n	800b59a <NvM_MainFunction+0x22>
 800b594:	2b01      	cmp	r3, #1
 800b596:	d00a      	beq.n	800b5ae <NvM_MainFunction+0x36>
			case NVM_STATE_SHUTDOWN:
			case NVM_STATE_ERROR:
			default:
			{

			}break;
 800b598:	e007      	b.n	800b5aa <NvM_MainFunction+0x32>
				g_NvM_State_e = NVM_STATE_READALL;
 800b59a:	4b08      	ldr	r3, [pc, #32]	; (800b5bc <NvM_MainFunction+0x44>)
 800b59c:	2204      	movs	r2, #4
 800b59e:	701a      	strb	r2, [r3, #0]
			}break;
 800b5a0:	e006      	b.n	800b5b0 <NvM_MainFunction+0x38>
				g_NvM_State_e = NVM_STATE_READY;
 800b5a2:	4b06      	ldr	r3, [pc, #24]	; (800b5bc <NvM_MainFunction+0x44>)
 800b5a4:	2201      	movs	r2, #1
 800b5a6:	701a      	strb	r2, [r3, #0]
			}break;
 800b5a8:	e002      	b.n	800b5b0 <NvM_MainFunction+0x38>
			}break;
 800b5aa:	bf00      	nop
 800b5ac:	e000      	b.n	800b5b0 <NvM_MainFunction+0x38>
			}break;
 800b5ae:	bf00      	nop
		}
	}
}
 800b5b0:	bf00      	nop
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bc80      	pop	{r7}
 800b5b6:	4770      	bx	lr
 800b5b8:	20000191 	.word	0x20000191
 800b5bc:	20000192 	.word	0x20000192

0800b5c0 <NvM_WriteBlock>:
  * @param	BlockId		ID of the block to be written
  * @param  NvM_SrcPtr	Pointer to the data to be written
  * @return	None
  */
void NvM_WriteBlock(uint16 BlockId, uint8 *NvM_SrcPtr)
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b082      	sub	sp, #8
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	6039      	str	r1, [r7, #0]
 800b5ca:	80fb      	strh	r3, [r7, #6]
	/* Call FRAM block write function */
	Ea_Write(BlockId, NvM_SrcPtr);
 800b5cc:	88fb      	ldrh	r3, [r7, #6]
 800b5ce:	6839      	ldr	r1, [r7, #0]
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	f7ff ffa5 	bl	800b520 <Ea_Write>
}
 800b5d6:	bf00      	nop
 800b5d8:	3708      	adds	r7, #8
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	bd80      	pop	{r7, pc}

0800b5de <NvM_ReadBlock>:
  * @param	BlockId		ID of the block to be read
  * @param  NvM_SrcPtr	Pointer to the data to be read
  * @return	None
  */
void NvM_ReadBlock(uint16 BlockId, uint8 *NvM_SrcPtr)
{
 800b5de:	b580      	push	{r7, lr}
 800b5e0:	b082      	sub	sp, #8
 800b5e2:	af00      	add	r7, sp, #0
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	6039      	str	r1, [r7, #0]
 800b5e8:	80fb      	strh	r3, [r7, #6]
	/* Call FRAM block read function */
	Ea_Read(BlockId, NvM_SrcPtr);
 800b5ea:	88fb      	ldrh	r3, [r7, #6]
 800b5ec:	6839      	ldr	r1, [r7, #0]
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f7ff ff7a 	bl	800b4e8 <Ea_Read>
}
 800b5f4:	bf00      	nop
 800b5f6:	3708      	adds	r7, #8
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}

0800b5fc <BswM_Init>:
static void MX_SPI3_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART2_UART_Init(void);

void BswM_Init(void)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	af00      	add	r7, sp, #0
	/* Init MCal drivers */
	SystemClock_Config();
 800b600:	f000 f8ba 	bl	800b778 <SystemClock_Config>
	MX_DMA_Init();
 800b604:	f000 f91e 	bl	800b844 <MX_DMA_Init>
	MX_GPIO_Init();
 800b608:	f000 fb1e 	bl	800bc48 <MX_GPIO_Init>
	MX_ADC1_Init();
 800b60c:	f000 f95c 	bl	800b8c8 <MX_ADC1_Init>
	MX_ADC2_Init();
 800b610:	f000 f9ca 	bl	800b9a8 <MX_ADC2_Init>
	MX_I2C1_Init();
 800b614:	f000 fa3a 	bl	800ba8c <MX_I2C1_Init>
	MX_SPI3_Init();
 800b618:	f000 fa78 	bl	800bb0c <MX_SPI3_Init>
	MX_USART1_UART_Init();
 800b61c:	f000 fab4 	bl	800bb88 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 800b620:	f000 fae2 	bl	800bbe8 <MX_USART2_UART_Init>
	Gpt_Init();
 800b624:	f7f8 ff9a 	bl	800455c <Gpt_Init>

	/* Init Cdd drivers */
	Cdd_Servo_Driver_Init();
 800b628:	f7f6 fed8 	bl	80023dc <Cdd_Servo_Driver_Init>
	Cdd_Ultrasonic_Driver_Init();
 800b62c:	f7f7 fa12 	bl	8002a54 <Cdd_Ultrasonic_Driver_Init>
	Cdd_DCMotor_Driver_Init();
 800b630:	f7f6 fbb1 	bl	8001d96 <Cdd_DCMotor_Driver_Init>
	/* Init system services */
	Tm_Init();
 800b634:	f000 fe10 	bl	800c258 <Tm_Init>

}
 800b638:	bf00      	nop
 800b63a:	bd80      	pop	{r7, pc}

0800b63c <BswM_MainFunction>:

void BswM_MainFunction(void)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	af00      	add	r7, sp, #0
	/* Start ADC AN1 conversion */
	HAL_ADC_Start_DMA(&hadc1, (uint32 *)adc1_val, adc1_len);
 800b640:	4b07      	ldr	r3, [pc, #28]	; (800b660 <BswM_MainFunction+0x24>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	461a      	mov	r2, r3
 800b646:	4907      	ldr	r1, [pc, #28]	; (800b664 <BswM_MainFunction+0x28>)
 800b648:	4807      	ldr	r0, [pc, #28]	; (800b668 <BswM_MainFunction+0x2c>)
 800b64a:	f7f7 fd5f 	bl	800310c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32 *)adc2_val, adc2_len);
 800b64e:	4b07      	ldr	r3, [pc, #28]	; (800b66c <BswM_MainFunction+0x30>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	461a      	mov	r2, r3
 800b654:	4906      	ldr	r1, [pc, #24]	; (800b670 <BswM_MainFunction+0x34>)
 800b656:	4807      	ldr	r0, [pc, #28]	; (800b674 <BswM_MainFunction+0x38>)
 800b658:	f7f7 fd58 	bl	800310c <HAL_ADC_Start_DMA>

}
 800b65c:	bf00      	nop
 800b65e:	bd80      	pop	{r7, pc}
 800b660:	2000000c 	.word	0x2000000c
 800b664:	20000554 	.word	0x20000554
 800b668:	20000194 	.word	0x20000194
 800b66c:	20000010 	.word	0x20000010
 800b670:	20000558 	.word	0x20000558
 800b674:	20000228 	.word	0x20000228

0800b678 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b082      	sub	sp, #8
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
	/* Convert ADC value to Voltage (mV) */
	if(hadc == &hadc1)
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	4a1e      	ldr	r2, [pc, #120]	; (800b6fc <HAL_ADC_ConvCpltCallback+0x84>)
 800b684:	4293      	cmp	r3, r2
 800b686:	d118      	bne.n	800b6ba <HAL_ADC_ConvCpltCallback+0x42>
	{
		ADC_AN0_Voltage = (uint16)((adc1_val[0]*3300u)/4095u);
 800b688:	4b1d      	ldr	r3, [pc, #116]	; (800b700 <HAL_ADC_ConvCpltCallback+0x88>)
 800b68a:	881b      	ldrh	r3, [r3, #0]
 800b68c:	b29b      	uxth	r3, r3
 800b68e:	461a      	mov	r2, r3
 800b690:	f640 43e4 	movw	r3, #3300	; 0xce4
 800b694:	fb03 f202 	mul.w	r2, r3, r2
 800b698:	4b1a      	ldr	r3, [pc, #104]	; (800b704 <HAL_ADC_ConvCpltCallback+0x8c>)
 800b69a:	fba3 1302 	umull	r1, r3, r3, r2
 800b69e:	1ad2      	subs	r2, r2, r3
 800b6a0:	0852      	lsrs	r2, r2, #1
 800b6a2:	4413      	add	r3, r2
 800b6a4:	0adb      	lsrs	r3, r3, #11
 800b6a6:	b29a      	uxth	r2, r3
 800b6a8:	4b17      	ldr	r3, [pc, #92]	; (800b708 <HAL_ADC_ConvCpltCallback+0x90>)
 800b6aa:	801a      	strh	r2, [r3, #0]
		Rte_Write_ADC_AN0_Voltage_u16(ADC_AN0_Voltage);
 800b6ac:	4b16      	ldr	r3, [pc, #88]	; (800b708 <HAL_ADC_ConvCpltCallback+0x90>)
 800b6ae:	881b      	ldrh	r3, [r3, #0]
 800b6b0:	b29b      	uxth	r3, r3
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f000 ff84 	bl	800c5c0 <Rte_Write_AN0_Voltage_u16>
	}
	else
	{

	}
}
 800b6b8:	e01b      	b.n	800b6f2 <HAL_ADC_ConvCpltCallback+0x7a>
	else if(hadc == &hadc2)
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	4a13      	ldr	r2, [pc, #76]	; (800b70c <HAL_ADC_ConvCpltCallback+0x94>)
 800b6be:	4293      	cmp	r3, r2
 800b6c0:	d117      	bne.n	800b6f2 <HAL_ADC_ConvCpltCallback+0x7a>
		ADC_AN2_Voltage = (uint16)((adc2_val[0]*3300u)/4095u);
 800b6c2:	4b13      	ldr	r3, [pc, #76]	; (800b710 <HAL_ADC_ConvCpltCallback+0x98>)
 800b6c4:	881b      	ldrh	r3, [r3, #0]
 800b6c6:	b29b      	uxth	r3, r3
 800b6c8:	461a      	mov	r2, r3
 800b6ca:	f640 43e4 	movw	r3, #3300	; 0xce4
 800b6ce:	fb03 f202 	mul.w	r2, r3, r2
 800b6d2:	4b0c      	ldr	r3, [pc, #48]	; (800b704 <HAL_ADC_ConvCpltCallback+0x8c>)
 800b6d4:	fba3 1302 	umull	r1, r3, r3, r2
 800b6d8:	1ad2      	subs	r2, r2, r3
 800b6da:	0852      	lsrs	r2, r2, #1
 800b6dc:	4413      	add	r3, r2
 800b6de:	0adb      	lsrs	r3, r3, #11
 800b6e0:	b29a      	uxth	r2, r3
 800b6e2:	4b0c      	ldr	r3, [pc, #48]	; (800b714 <HAL_ADC_ConvCpltCallback+0x9c>)
 800b6e4:	801a      	strh	r2, [r3, #0]
		Rte_Write_ADC_AN2_Voltage_u16(ADC_AN2_Voltage);
 800b6e6:	4b0b      	ldr	r3, [pc, #44]	; (800b714 <HAL_ADC_ConvCpltCallback+0x9c>)
 800b6e8:	881b      	ldrh	r3, [r3, #0]
 800b6ea:	b29b      	uxth	r3, r3
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	f000 ff8b 	bl	800c608 <Rte_Write_AN2_Voltage_u16>
}
 800b6f2:	bf00      	nop
 800b6f4:	3708      	adds	r7, #8
 800b6f6:	46bd      	mov	sp, r7
 800b6f8:	bd80      	pop	{r7, pc}
 800b6fa:	bf00      	nop
 800b6fc:	20000194 	.word	0x20000194
 800b700:	20000554 	.word	0x20000554
 800b704:	00100101 	.word	0x00100101
 800b708:	20000556 	.word	0x20000556
 800b70c:	20000228 	.word	0x20000228
 800b710:	20000558 	.word	0x20000558
 800b714:	2000055a 	.word	0x2000055a

0800b718 <HAL_I2C_MemTxCpltCallback>:


/* USER CODE BEGIN 4 */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 800b718:	b480      	push	{r7}
 800b71a:	b083      	sub	sp, #12
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
	I2cTxCnt++;
 800b720:	4b04      	ldr	r3, [pc, #16]	; (800b734 <HAL_I2C_MemTxCpltCallback+0x1c>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	3301      	adds	r3, #1
 800b726:	4a03      	ldr	r2, [pc, #12]	; (800b734 <HAL_I2C_MemTxCpltCallback+0x1c>)
 800b728:	6013      	str	r3, [r2, #0]
}
 800b72a:	bf00      	nop
 800b72c:	370c      	adds	r7, #12
 800b72e:	46bd      	mov	sp, r7
 800b730:	bc80      	pop	{r7}
 800b732:	4770      	bx	lr
 800b734:	20000560 	.word	0x20000560

0800b738 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 800b738:	b480      	push	{r7}
 800b73a:	b083      	sub	sp, #12
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
	I2cRxCnt++;
 800b740:	4b04      	ldr	r3, [pc, #16]	; (800b754 <HAL_I2C_MemRxCpltCallback+0x1c>)
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	3301      	adds	r3, #1
 800b746:	4a03      	ldr	r2, [pc, #12]	; (800b754 <HAL_I2C_MemRxCpltCallback+0x1c>)
 800b748:	6013      	str	r3, [r2, #0]
}
 800b74a:	bf00      	nop
 800b74c:	370c      	adds	r7, #12
 800b74e:	46bd      	mov	sp, r7
 800b750:	bc80      	pop	{r7}
 800b752:	4770      	bx	lr
 800b754:	2000055c 	.word	0x2000055c

0800b758 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *I2cHandle)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b082      	sub	sp, #8
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
  /** Error_Handler() function is called when error occurs.
    * 1- When Slave don't acknowledge it's address, Master restarts communication.
    * 2- When Master don't acknowledge the last data transferred, Slave don't care in this example.
    */
  if (HAL_I2C_GetError(I2cHandle) != HAL_I2C_ERROR_AF)
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f7fb f80c 	bl	800677e <HAL_I2C_GetError>
 800b766:	4603      	mov	r3, r0
 800b768:	2b04      	cmp	r3, #4
 800b76a:	d001      	beq.n	800b770 <HAL_I2C_ErrorCallback+0x18>
  {
    Error_Handler();
 800b76c:	f000 fb04 	bl	800bd78 <Error_Handler>
  }
}
 800b770:	bf00      	nop
 800b772:	3708      	adds	r7, #8
 800b774:	46bd      	mov	sp, r7
 800b776:	bd80      	pop	{r7, pc}

0800b778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void SystemClock_Config(void)
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b0a6      	sub	sp, #152	; 0x98
 800b77c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b77e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800b782:	2228      	movs	r2, #40	; 0x28
 800b784:	2100      	movs	r1, #0
 800b786:	4618      	mov	r0, r3
 800b788:	f001 f824 	bl	800c7d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b78c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800b790:	2200      	movs	r2, #0
 800b792:	601a      	str	r2, [r3, #0]
 800b794:	605a      	str	r2, [r3, #4]
 800b796:	609a      	str	r2, [r3, #8]
 800b798:	60da      	str	r2, [r3, #12]
 800b79a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b79c:	1d3b      	adds	r3, r7, #4
 800b79e:	2258      	movs	r2, #88	; 0x58
 800b7a0:	2100      	movs	r1, #0
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	f001 f816 	bl	800c7d4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800b7a8:	2302      	movs	r3, #2
 800b7aa:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800b7b0:	2310      	movs	r3, #16
 800b7b2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b7b6:	2302      	movs	r3, #2
 800b7b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800b7bc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b7c0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800b7c4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800b7c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b7d2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	f7fc ffa6 	bl	8008728 <HAL_RCC_OscConfig>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d001      	beq.n	800b7e6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800b7e2:	f000 fac9 	bl	800bd78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b7e6:	230f      	movs	r3, #15
 800b7e8:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b7ea:	2302      	movs	r3, #2
 800b7ec:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800b7f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b7f6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800b7fc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800b800:	2102      	movs	r1, #2
 800b802:	4618      	mov	r0, r3
 800b804:	f7fd ffe4 	bl	80097d0 <HAL_RCC_ClockConfig>
 800b808:	4603      	mov	r3, r0
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d001      	beq.n	800b812 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800b80e:	f000 fab3 	bl	800bd78 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800b812:	23a3      	movs	r3, #163	; 0xa3
 800b814:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800b816:	2300      	movs	r3, #0
 800b818:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800b81a:	2300      	movs	r3, #0
 800b81c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800b81e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b822:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800b824:	2310      	movs	r3, #16
 800b826:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b828:	1d3b      	adds	r3, r7, #4
 800b82a:	4618      	mov	r0, r3
 800b82c:	f7fe fa04 	bl	8009c38 <HAL_RCCEx_PeriphCLKConfig>
 800b830:	4603      	mov	r3, r0
 800b832:	2b00      	cmp	r3, #0
 800b834:	d001      	beq.n	800b83a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800b836:	f000 fa9f 	bl	800bd78 <Error_Handler>
  }
}
 800b83a:	bf00      	nop
 800b83c:	3798      	adds	r7, #152	; 0x98
 800b83e:	46bd      	mov	sp, r7
 800b840:	bd80      	pop	{r7, pc}
	...

0800b844 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b082      	sub	sp, #8
 800b848:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	  __HAL_RCC_DMA1_CLK_ENABLE();
 800b84a:	4b1e      	ldr	r3, [pc, #120]	; (800b8c4 <MX_DMA_Init+0x80>)
 800b84c:	695b      	ldr	r3, [r3, #20]
 800b84e:	4a1d      	ldr	r2, [pc, #116]	; (800b8c4 <MX_DMA_Init+0x80>)
 800b850:	f043 0301 	orr.w	r3, r3, #1
 800b854:	6153      	str	r3, [r2, #20]
 800b856:	4b1b      	ldr	r3, [pc, #108]	; (800b8c4 <MX_DMA_Init+0x80>)
 800b858:	695b      	ldr	r3, [r3, #20]
 800b85a:	f003 0301 	and.w	r3, r3, #1
 800b85e:	607b      	str	r3, [r7, #4]
 800b860:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_DMA2_CLK_ENABLE();
 800b862:	4b18      	ldr	r3, [pc, #96]	; (800b8c4 <MX_DMA_Init+0x80>)
 800b864:	695b      	ldr	r3, [r3, #20]
 800b866:	4a17      	ldr	r2, [pc, #92]	; (800b8c4 <MX_DMA_Init+0x80>)
 800b868:	f043 0302 	orr.w	r3, r3, #2
 800b86c:	6153      	str	r3, [r2, #20]
 800b86e:	4b15      	ldr	r3, [pc, #84]	; (800b8c4 <MX_DMA_Init+0x80>)
 800b870:	695b      	ldr	r3, [r3, #20]
 800b872:	f003 0302 	and.w	r3, r3, #2
 800b876:	603b      	str	r3, [r7, #0]
 800b878:	683b      	ldr	r3, [r7, #0]
	  /* DMA interrupt init */
	  /* DMA1_Channel1_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800b87a:	2200      	movs	r2, #0
 800b87c:	2100      	movs	r1, #0
 800b87e:	200b      	movs	r0, #11
 800b880:	f7fc fbf9 	bl	8008076 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800b884:	200b      	movs	r0, #11
 800b886:	f7fc fc12 	bl	80080ae <HAL_NVIC_EnableIRQ>
	  /* DMA1_Channel6_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800b88a:	2200      	movs	r2, #0
 800b88c:	2100      	movs	r1, #0
 800b88e:	2010      	movs	r0, #16
 800b890:	f7fc fbf1 	bl	8008076 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800b894:	2010      	movs	r0, #16
 800b896:	f7fc fc0a 	bl	80080ae <HAL_NVIC_EnableIRQ>
	  /* DMA1_Channel7_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800b89a:	2200      	movs	r2, #0
 800b89c:	2100      	movs	r1, #0
 800b89e:	2011      	movs	r0, #17
 800b8a0:	f7fc fbe9 	bl	8008076 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800b8a4:	2011      	movs	r0, #17
 800b8a6:	f7fc fc02 	bl	80080ae <HAL_NVIC_EnableIRQ>
	  /* DMA2_Channel1_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	2100      	movs	r1, #0
 800b8ae:	2038      	movs	r0, #56	; 0x38
 800b8b0:	f7fc fbe1 	bl	8008076 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 800b8b4:	2038      	movs	r0, #56	; 0x38
 800b8b6:	f7fc fbfa 	bl	80080ae <HAL_NVIC_EnableIRQ>
}
 800b8ba:	bf00      	nop
 800b8bc:	3708      	adds	r7, #8
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}
 800b8c2:	bf00      	nop
 800b8c4:	40021000 	.word	0x40021000

0800b8c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b08a      	sub	sp, #40	; 0x28
 800b8cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800b8ce:	f107 031c 	add.w	r3, r7, #28
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	601a      	str	r2, [r3, #0]
 800b8d6:	605a      	str	r2, [r3, #4]
 800b8d8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800b8da:	1d3b      	adds	r3, r7, #4
 800b8dc:	2200      	movs	r2, #0
 800b8de:	601a      	str	r2, [r3, #0]
 800b8e0:	605a      	str	r2, [r3, #4]
 800b8e2:	609a      	str	r2, [r3, #8]
 800b8e4:	60da      	str	r2, [r3, #12]
 800b8e6:	611a      	str	r2, [r3, #16]
 800b8e8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800b8ea:	4b2e      	ldr	r3, [pc, #184]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b8ec:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b8f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b8f2:	4b2c      	ldr	r3, [pc, #176]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b8f4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b8f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800b8fa:	4b2a      	ldr	r3, [pc, #168]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b900:	4b28      	ldr	r3, [pc, #160]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b902:	2200      	movs	r2, #0
 800b904:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800b906:	4b27      	ldr	r3, [pc, #156]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b908:	2200      	movs	r2, #0
 800b90a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800b90c:	4b25      	ldr	r3, [pc, #148]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b90e:	2200      	movs	r2, #0
 800b910:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b914:	4b23      	ldr	r3, [pc, #140]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b916:	2200      	movs	r2, #0
 800b918:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b91a:	4b22      	ldr	r3, [pc, #136]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b91c:	2201      	movs	r2, #1
 800b91e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b920:	4b20      	ldr	r3, [pc, #128]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b922:	2200      	movs	r2, #0
 800b924:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800b926:	4b1f      	ldr	r3, [pc, #124]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b928:	2201      	movs	r2, #1
 800b92a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800b92c:	4b1d      	ldr	r3, [pc, #116]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b92e:	2201      	movs	r2, #1
 800b930:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800b934:	4b1b      	ldr	r3, [pc, #108]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b936:	2204      	movs	r2, #4
 800b938:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800b93a:	4b1a      	ldr	r3, [pc, #104]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b93c:	2200      	movs	r2, #0
 800b93e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800b940:	4b18      	ldr	r3, [pc, #96]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b942:	2200      	movs	r2, #0
 800b944:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800b946:	4817      	ldr	r0, [pc, #92]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b948:	f7f7 f9e6 	bl	8002d18 <HAL_ADC_Init>
 800b94c:	4603      	mov	r3, r0
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d001      	beq.n	800b956 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800b952:	f000 fa11 	bl	800bd78 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800b956:	2300      	movs	r3, #0
 800b958:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800b95a:	f107 031c 	add.w	r3, r7, #28
 800b95e:	4619      	mov	r1, r3
 800b960:	4810      	ldr	r0, [pc, #64]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b962:	f7f7 ffd9 	bl	8003918 <HAL_ADCEx_MultiModeConfigChannel>
 800b966:	4603      	mov	r3, r0
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d001      	beq.n	800b970 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 800b96c:	f000 fa04 	bl	800bd78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800b970:	2301      	movs	r3, #1
 800b972:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800b974:	2301      	movs	r3, #1
 800b976:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800b978:	2300      	movs	r3, #0
 800b97a:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800b97c:	2300      	movs	r3, #0
 800b97e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800b980:	2300      	movs	r3, #0
 800b982:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800b984:	2300      	movs	r3, #0
 800b986:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b988:	1d3b      	adds	r3, r7, #4
 800b98a:	4619      	mov	r1, r3
 800b98c:	4805      	ldr	r0, [pc, #20]	; (800b9a4 <MX_ADC1_Init+0xdc>)
 800b98e:	f7f7 fcd9 	bl	8003344 <HAL_ADC_ConfigChannel>
 800b992:	4603      	mov	r3, r0
 800b994:	2b00      	cmp	r3, #0
 800b996:	d001      	beq.n	800b99c <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 800b998:	f000 f9ee 	bl	800bd78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800b99c:	bf00      	nop
 800b99e:	3728      	adds	r7, #40	; 0x28
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	bd80      	pop	{r7, pc}
 800b9a4:	20000194 	.word	0x20000194

0800b9a8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b08a      	sub	sp, #40	; 0x28
 800b9ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800b9ae:	f107 031c 	add.w	r3, r7, #28
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	601a      	str	r2, [r3, #0]
 800b9b6:	605a      	str	r2, [r3, #4]
 800b9b8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800b9ba:	1d3b      	adds	r3, r7, #4
 800b9bc:	2200      	movs	r2, #0
 800b9be:	601a      	str	r2, [r3, #0]
 800b9c0:	605a      	str	r2, [r3, #4]
 800b9c2:	609a      	str	r2, [r3, #8]
 800b9c4:	60da      	str	r2, [r3, #12]
 800b9c6:	611a      	str	r2, [r3, #16]
 800b9c8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800b9ca:	4b2e      	ldr	r3, [pc, #184]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800b9cc:	4a2e      	ldr	r2, [pc, #184]	; (800ba88 <MX_ADC2_Init+0xe0>)
 800b9ce:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800b9d0:	4b2c      	ldr	r3, [pc, #176]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800b9d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b9d6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800b9d8:	4b2a      	ldr	r3, [pc, #168]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800b9da:	2200      	movs	r2, #0
 800b9dc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800b9de:	4b29      	ldr	r3, [pc, #164]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800b9e4:	4b27      	ldr	r3, [pc, #156]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800b9ea:	4b26      	ldr	r3, [pc, #152]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b9f2:	4b24      	ldr	r3, [pc, #144]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b9f8:	4b22      	ldr	r3, [pc, #136]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b9fe:	4b21      	ldr	r3, [pc, #132]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800ba00:	2200      	movs	r2, #0
 800ba02:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800ba04:	4b1f      	ldr	r3, [pc, #124]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800ba06:	2201      	movs	r2, #1
 800ba08:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800ba0a:	4b1e      	ldr	r3, [pc, #120]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800ba0c:	2201      	movs	r2, #1
 800ba0e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800ba12:	4b1c      	ldr	r3, [pc, #112]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800ba14:	2204      	movs	r2, #4
 800ba16:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800ba18:	4b1a      	ldr	r3, [pc, #104]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800ba1e:	4b19      	ldr	r3, [pc, #100]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800ba20:	2200      	movs	r2, #0
 800ba22:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800ba24:	4817      	ldr	r0, [pc, #92]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800ba26:	f7f7 f977 	bl	8002d18 <HAL_ADC_Init>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d001      	beq.n	800ba34 <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 800ba30:	f000 f9a2 	bl	800bd78 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800ba34:	2300      	movs	r3, #0
 800ba36:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc2, &multimode) != HAL_OK)
 800ba38:	f107 031c 	add.w	r3, r7, #28
 800ba3c:	4619      	mov	r1, r3
 800ba3e:	4811      	ldr	r0, [pc, #68]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800ba40:	f7f7 ff6a 	bl	8003918 <HAL_ADCEx_MultiModeConfigChannel>
 800ba44:	4603      	mov	r3, r0
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d001      	beq.n	800ba4e <MX_ADC2_Init+0xa6>
  {
    Error_Handler();
 800ba4a:	f000 f995 	bl	800bd78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800ba4e:	2301      	movs	r3, #1
 800ba50:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800ba52:	2301      	movs	r3, #1
 800ba54:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800ba56:	2300      	movs	r3, #0
 800ba58:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800ba5e:	2300      	movs	r3, #0
 800ba60:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800ba62:	2300      	movs	r3, #0
 800ba64:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800ba66:	1d3b      	adds	r3, r7, #4
 800ba68:	4619      	mov	r1, r3
 800ba6a:	4806      	ldr	r0, [pc, #24]	; (800ba84 <MX_ADC2_Init+0xdc>)
 800ba6c:	f7f7 fc6a 	bl	8003344 <HAL_ADC_ConfigChannel>
 800ba70:	4603      	mov	r3, r0
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d001      	beq.n	800ba7a <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 800ba76:	f000 f97f 	bl	800bd78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800ba7a:	bf00      	nop
 800ba7c:	3728      	adds	r7, #40	; 0x28
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bd80      	pop	{r7, pc}
 800ba82:	bf00      	nop
 800ba84:	20000228 	.word	0x20000228
 800ba88:	50000100 	.word	0x50000100

0800ba8c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C1_Init 0 */

	  /* USER CODE BEGIN I2C1_Init 1 */

	  /* USER CODE END I2C1_Init 1 */
	  hi2c1.Instance = I2C1;
 800ba90:	4b1b      	ldr	r3, [pc, #108]	; (800bb00 <MX_I2C1_Init+0x74>)
 800ba92:	4a1c      	ldr	r2, [pc, #112]	; (800bb04 <MX_I2C1_Init+0x78>)
 800ba94:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.Timing = 0x00702681;
 800ba96:	4b1a      	ldr	r3, [pc, #104]	; (800bb00 <MX_I2C1_Init+0x74>)
 800ba98:	4a1b      	ldr	r2, [pc, #108]	; (800bb08 <MX_I2C1_Init+0x7c>)
 800ba9a:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.OwnAddress1 = 0;
 800ba9c:	4b18      	ldr	r3, [pc, #96]	; (800bb00 <MX_I2C1_Init+0x74>)
 800ba9e:	2200      	movs	r2, #0
 800baa0:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800baa2:	4b17      	ldr	r3, [pc, #92]	; (800bb00 <MX_I2C1_Init+0x74>)
 800baa4:	2201      	movs	r2, #1
 800baa6:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800baa8:	4b15      	ldr	r3, [pc, #84]	; (800bb00 <MX_I2C1_Init+0x74>)
 800baaa:	2200      	movs	r2, #0
 800baac:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.OwnAddress2 = 0;
 800baae:	4b14      	ldr	r3, [pc, #80]	; (800bb00 <MX_I2C1_Init+0x74>)
 800bab0:	2200      	movs	r2, #0
 800bab2:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800bab4:	4b12      	ldr	r3, [pc, #72]	; (800bb00 <MX_I2C1_Init+0x74>)
 800bab6:	2200      	movs	r2, #0
 800bab8:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800baba:	4b11      	ldr	r3, [pc, #68]	; (800bb00 <MX_I2C1_Init+0x74>)
 800babc:	2200      	movs	r2, #0
 800babe:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800bac0:	4b0f      	ldr	r3, [pc, #60]	; (800bb00 <MX_I2C1_Init+0x74>)
 800bac2:	2200      	movs	r2, #0
 800bac4:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800bac6:	480e      	ldr	r0, [pc, #56]	; (800bb00 <MX_I2C1_Init+0x74>)
 800bac8:	f7fa fb42 	bl	8006150 <HAL_I2C_Init>
 800bacc:	4603      	mov	r3, r0
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d001      	beq.n	800bad6 <MX_I2C1_Init+0x4a>
	  {
	    Error_Handler();
 800bad2:	f000 f951 	bl	800bd78 <Error_Handler>
	  }

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800bad6:	2100      	movs	r1, #0
 800bad8:	4809      	ldr	r0, [pc, #36]	; (800bb00 <MX_I2C1_Init+0x74>)
 800bada:	f7fc f8d4 	bl	8007c86 <HAL_I2CEx_ConfigAnalogFilter>
 800bade:	4603      	mov	r3, r0
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d001      	beq.n	800bae8 <MX_I2C1_Init+0x5c>
	  {
	    Error_Handler();
 800bae4:	f000 f948 	bl	800bd78 <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800bae8:	2100      	movs	r1, #0
 800baea:	4805      	ldr	r0, [pc, #20]	; (800bb00 <MX_I2C1_Init+0x74>)
 800baec:	f7fc f915 	bl	8007d1a <HAL_I2CEx_ConfigDigitalFilter>
 800baf0:	4603      	mov	r3, r0
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d001      	beq.n	800bafa <MX_I2C1_Init+0x6e>
	  {
	    Error_Handler();
 800baf6:	f000 f93f 	bl	800bd78 <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C1_Init 2 */

	  /* USER CODE END I2C1_Init 2 */
}
 800bafa:	bf00      	nop
 800bafc:	bd80      	pop	{r7, pc}
 800bafe:	bf00      	nop
 800bb00:	200002bc 	.word	0x200002bc
 800bb04:	40005400 	.word	0x40005400
 800bb08:	00702681 	.word	0x00702681

0800bb0c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800bb10:	4b1b      	ldr	r3, [pc, #108]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb12:	4a1c      	ldr	r2, [pc, #112]	; (800bb84 <MX_SPI3_Init+0x78>)
 800bb14:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800bb16:	4b1a      	ldr	r3, [pc, #104]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb18:	f44f 7282 	mov.w	r2, #260	; 0x104
 800bb1c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800bb1e:	4b18      	ldr	r3, [pc, #96]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb20:	2200      	movs	r2, #0
 800bb22:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800bb24:	4b16      	ldr	r3, [pc, #88]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb26:	f44f 7240 	mov.w	r2, #768	; 0x300
 800bb2a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800bb2c:	4b14      	ldr	r3, [pc, #80]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb2e:	2200      	movs	r2, #0
 800bb30:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800bb32:	4b13      	ldr	r3, [pc, #76]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb34:	2200      	movs	r2, #0
 800bb36:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800bb38:	4b11      	ldr	r3, [pc, #68]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bb3e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bb40:	4b0f      	ldr	r3, [pc, #60]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb42:	2200      	movs	r2, #0
 800bb44:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800bb46:	4b0e      	ldr	r3, [pc, #56]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb48:	2200      	movs	r2, #0
 800bb4a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800bb4c:	4b0c      	ldr	r3, [pc, #48]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb4e:	2200      	movs	r2, #0
 800bb50:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bb52:	4b0b      	ldr	r3, [pc, #44]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb54:	2200      	movs	r2, #0
 800bb56:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800bb58:	4b09      	ldr	r3, [pc, #36]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb5a:	2207      	movs	r2, #7
 800bb5c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800bb5e:	4b08      	ldr	r3, [pc, #32]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb60:	2200      	movs	r2, #0
 800bb62:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800bb64:	4b06      	ldr	r3, [pc, #24]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb66:	2208      	movs	r2, #8
 800bb68:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800bb6a:	4805      	ldr	r0, [pc, #20]	; (800bb80 <MX_SPI3_Init+0x74>)
 800bb6c:	f7fe fb00 	bl	800a170 <HAL_SPI_Init>
 800bb70:	4603      	mov	r3, r0
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d001      	beq.n	800bb7a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800bb76:	f000 f8ff 	bl	800bd78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800bb7a:	bf00      	nop
 800bb7c:	bd80      	pop	{r7, pc}
 800bb7e:	bf00      	nop
 800bb80:	200003c0 	.word	0x200003c0
 800bb84:	40003c00 	.word	0x40003c00

0800bb88 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800bb8c:	4b14      	ldr	r3, [pc, #80]	; (800bbe0 <MX_USART1_UART_Init+0x58>)
 800bb8e:	4a15      	ldr	r2, [pc, #84]	; (800bbe4 <MX_USART1_UART_Init+0x5c>)
 800bb90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800bb92:	4b13      	ldr	r3, [pc, #76]	; (800bbe0 <MX_USART1_UART_Init+0x58>)
 800bb94:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800bb98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800bb9a:	4b11      	ldr	r3, [pc, #68]	; (800bbe0 <MX_USART1_UART_Init+0x58>)
 800bb9c:	2200      	movs	r2, #0
 800bb9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800bba0:	4b0f      	ldr	r3, [pc, #60]	; (800bbe0 <MX_USART1_UART_Init+0x58>)
 800bba2:	2200      	movs	r2, #0
 800bba4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800bba6:	4b0e      	ldr	r3, [pc, #56]	; (800bbe0 <MX_USART1_UART_Init+0x58>)
 800bba8:	2200      	movs	r2, #0
 800bbaa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800bbac:	4b0c      	ldr	r3, [pc, #48]	; (800bbe0 <MX_USART1_UART_Init+0x58>)
 800bbae:	220c      	movs	r2, #12
 800bbb0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bbb2:	4b0b      	ldr	r3, [pc, #44]	; (800bbe0 <MX_USART1_UART_Init+0x58>)
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800bbb8:	4b09      	ldr	r3, [pc, #36]	; (800bbe0 <MX_USART1_UART_Init+0x58>)
 800bbba:	2200      	movs	r2, #0
 800bbbc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800bbbe:	4b08      	ldr	r3, [pc, #32]	; (800bbe0 <MX_USART1_UART_Init+0x58>)
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800bbc4:	4b06      	ldr	r3, [pc, #24]	; (800bbe0 <MX_USART1_UART_Init+0x58>)
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800bbca:	4805      	ldr	r0, [pc, #20]	; (800bbe0 <MX_USART1_UART_Init+0x58>)
 800bbcc:	f7fe fd06 	bl	800a5dc <HAL_UART_Init>
 800bbd0:	4603      	mov	r3, r0
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d001      	beq.n	800bbda <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800bbd6:	f000 f8cf 	bl	800bd78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800bbda:	bf00      	nop
 800bbdc:	bd80      	pop	{r7, pc}
 800bbde:	bf00      	nop
 800bbe0:	2000044c 	.word	0x2000044c
 800bbe4:	40013800 	.word	0x40013800

0800bbe8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800bbec:	4b14      	ldr	r3, [pc, #80]	; (800bc40 <MX_USART2_UART_Init+0x58>)
 800bbee:	4a15      	ldr	r2, [pc, #84]	; (800bc44 <MX_USART2_UART_Init+0x5c>)
 800bbf0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800bbf2:	4b13      	ldr	r3, [pc, #76]	; (800bc40 <MX_USART2_UART_Init+0x58>)
 800bbf4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800bbf8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800bbfa:	4b11      	ldr	r3, [pc, #68]	; (800bc40 <MX_USART2_UART_Init+0x58>)
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800bc00:	4b0f      	ldr	r3, [pc, #60]	; (800bc40 <MX_USART2_UART_Init+0x58>)
 800bc02:	2200      	movs	r2, #0
 800bc04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800bc06:	4b0e      	ldr	r3, [pc, #56]	; (800bc40 <MX_USART2_UART_Init+0x58>)
 800bc08:	2200      	movs	r2, #0
 800bc0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800bc0c:	4b0c      	ldr	r3, [pc, #48]	; (800bc40 <MX_USART2_UART_Init+0x58>)
 800bc0e:	220c      	movs	r2, #12
 800bc10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bc12:	4b0b      	ldr	r3, [pc, #44]	; (800bc40 <MX_USART2_UART_Init+0x58>)
 800bc14:	2200      	movs	r2, #0
 800bc16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800bc18:	4b09      	ldr	r3, [pc, #36]	; (800bc40 <MX_USART2_UART_Init+0x58>)
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800bc1e:	4b08      	ldr	r3, [pc, #32]	; (800bc40 <MX_USART2_UART_Init+0x58>)
 800bc20:	2200      	movs	r2, #0
 800bc22:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800bc24:	4b06      	ldr	r3, [pc, #24]	; (800bc40 <MX_USART2_UART_Init+0x58>)
 800bc26:	2200      	movs	r2, #0
 800bc28:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800bc2a:	4805      	ldr	r0, [pc, #20]	; (800bc40 <MX_USART2_UART_Init+0x58>)
 800bc2c:	f7fe fcd6 	bl	800a5dc <HAL_UART_Init>
 800bc30:	4603      	mov	r3, r0
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	d001      	beq.n	800bc3a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800bc36:	f000 f89f 	bl	800bd78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800bc3a:	bf00      	nop
 800bc3c:	bd80      	pop	{r7, pc}
 800bc3e:	bf00      	nop
 800bc40:	200004d0 	.word	0x200004d0
 800bc44:	40004400 	.word	0x40004400

0800bc48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b088      	sub	sp, #32
 800bc4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc4e:	f107 030c 	add.w	r3, r7, #12
 800bc52:	2200      	movs	r2, #0
 800bc54:	601a      	str	r2, [r3, #0]
 800bc56:	605a      	str	r2, [r3, #4]
 800bc58:	609a      	str	r2, [r3, #8]
 800bc5a:	60da      	str	r2, [r3, #12]
 800bc5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800bc5e:	4b43      	ldr	r3, [pc, #268]	; (800bd6c <MX_GPIO_Init+0x124>)
 800bc60:	695b      	ldr	r3, [r3, #20]
 800bc62:	4a42      	ldr	r2, [pc, #264]	; (800bd6c <MX_GPIO_Init+0x124>)
 800bc64:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bc68:	6153      	str	r3, [r2, #20]
 800bc6a:	4b40      	ldr	r3, [pc, #256]	; (800bd6c <MX_GPIO_Init+0x124>)
 800bc6c:	695b      	ldr	r3, [r3, #20]
 800bc6e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bc72:	60bb      	str	r3, [r7, #8]
 800bc74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc76:	4b3d      	ldr	r3, [pc, #244]	; (800bd6c <MX_GPIO_Init+0x124>)
 800bc78:	695b      	ldr	r3, [r3, #20]
 800bc7a:	4a3c      	ldr	r2, [pc, #240]	; (800bd6c <MX_GPIO_Init+0x124>)
 800bc7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bc80:	6153      	str	r3, [r2, #20]
 800bc82:	4b3a      	ldr	r3, [pc, #232]	; (800bd6c <MX_GPIO_Init+0x124>)
 800bc84:	695b      	ldr	r3, [r3, #20]
 800bc86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc8a:	607b      	str	r3, [r7, #4]
 800bc8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800bc8e:	4b37      	ldr	r3, [pc, #220]	; (800bd6c <MX_GPIO_Init+0x124>)
 800bc90:	695b      	ldr	r3, [r3, #20]
 800bc92:	4a36      	ldr	r2, [pc, #216]	; (800bd6c <MX_GPIO_Init+0x124>)
 800bc94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bc98:	6153      	str	r3, [r2, #20]
 800bc9a:	4b34      	ldr	r3, [pc, #208]	; (800bd6c <MX_GPIO_Init+0x124>)
 800bc9c:	695b      	ldr	r3, [r3, #20]
 800bc9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bca2:	603b      	str	r3, [r7, #0]
 800bca4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800bca6:	2200      	movs	r2, #0
 800bca8:	2120      	movs	r1, #32
 800bcaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bcae:	f7f8 f9f4 	bl	800409a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800bcb2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bcb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800bcb8:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800bcbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800bcc2:	f107 030c 	add.w	r3, r7, #12
 800bcc6:	4619      	mov	r1, r3
 800bcc8:	4829      	ldr	r0, [pc, #164]	; (800bd70 <MX_GPIO_Init+0x128>)
 800bcca:	f7f8 f845 	bl	8003d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800bcce:	2340      	movs	r3, #64	; 0x40
 800bcd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bcda:	f107 030c 	add.w	r3, r7, #12
 800bcde:	4619      	mov	r1, r3
 800bce0:	4823      	ldr	r0, [pc, #140]	; (800bd70 <MX_GPIO_Init+0x128>)
 800bce2:	f7f8 f839 	bl	8003d58 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800bce6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800bcea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bcec:	2301      	movs	r3, #1
 800bcee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bcf8:	f107 030c 	add.w	r3, r7, #12
 800bcfc:	4619      	mov	r1, r3
 800bcfe:	481d      	ldr	r0, [pc, #116]	; (800bd74 <MX_GPIO_Init+0x12c>)
 800bd00:	f7f8 f82a 	bl	8003d58 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3| GPIO_PIN_4;
 800bd04:	2318      	movs	r3, #24
 800bd06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bd10:	f107 030c 	add.w	r3, r7, #12
 800bd14:	4619      	mov	r1, r3
 800bd16:	4817      	ldr	r0, [pc, #92]	; (800bd74 <MX_GPIO_Init+0x12c>)
 800bd18:	f7f8 f81e 	bl	8003d58 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7| GPIO_PIN_9;
 800bd1c:	f44f 7320 	mov.w	r3, #640	; 0x280
 800bd20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bd22:	2300      	movs	r3, #0
 800bd24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd26:	2300      	movs	r3, #0
 800bd28:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bd2a:	f107 030c 	add.w	r3, r7, #12
 800bd2e:	4619      	mov	r1, r3
 800bd30:	480f      	ldr	r0, [pc, #60]	; (800bd70 <MX_GPIO_Init+0x128>)
 800bd32:	f7f8 f811 	bl	8003d58 <HAL_GPIO_Init>
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PC6 PC8 */
  GPIO_InitStruct.Pin =  GPIO_PIN_2|GPIO_PIN_3;
 800bd36:	230c      	movs	r3, #12
 800bd38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bd3a:	2301      	movs	r3, #1
 800bd3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bd42:	2300      	movs	r3, #0
 800bd44:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bd46:	f107 030c 	add.w	r3, r7, #12
 800bd4a:	4619      	mov	r1, r3
 800bd4c:	4808      	ldr	r0, [pc, #32]	; (800bd70 <MX_GPIO_Init+0x128>)
 800bd4e:	f7f8 f803 	bl	8003d58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800bd52:	2200      	movs	r2, #0
 800bd54:	2100      	movs	r1, #0
 800bd56:	2028      	movs	r0, #40	; 0x28
 800bd58:	f7fc f98d 	bl	8008076 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800bd5c:	2028      	movs	r0, #40	; 0x28
 800bd5e:	f7fc f9a6 	bl	80080ae <HAL_NVIC_EnableIRQ>

}
 800bd62:	bf00      	nop
 800bd64:	3720      	adds	r7, #32
 800bd66:	46bd      	mov	sp, r7
 800bd68:	bd80      	pop	{r7, pc}
 800bd6a:	bf00      	nop
 800bd6c:	40021000 	.word	0x40021000
 800bd70:	48000800 	.word	0x48000800
 800bd74:	48000400 	.word	0x48000400

0800bd78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Error_Handler(void)
{
 800bd78:	b480      	push	{r7}
 800bd7a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800bd7c:	b672      	cpsid	i
}
 800bd7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800bd80:	e7fe      	b.n	800bd80 <Error_Handler+0x8>

0800bd82 <EcuM_StartUp_One>:
#include "EcuM.h"
#include "Os_task.h"
#include "BswM.h"

void EcuM_StartUp_One()
{
 800bd82:	b580      	push	{r7, lr}
 800bd84:	af00      	add	r7, sp, #0
	(void)HAL_Init();
 800bd86:	f7fc f837 	bl	8007df8 <HAL_Init>
	BswM_Init();
 800bd8a:	f7ff fc37 	bl	800b5fc <BswM_Init>
}
 800bd8e:	bf00      	nop
 800bd90:	bd80      	pop	{r7, pc}

0800bd92 <EcuM_StartUp_Two>:

void EcuM_StartUp_Two()
{
 800bd92:	b480      	push	{r7}
 800bd94:	af00      	add	r7, sp, #0

}
 800bd96:	bf00      	nop
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bc80      	pop	{r7}
 800bd9c:	4770      	bx	lr

0800bd9e <EcuM_Init>:

int EcuM_Init(void)
{
 800bd9e:	b580      	push	{r7, lr}
 800bda0:	af00      	add	r7, sp, #0
	EcuM_StartUp_One();
 800bda2:	f7ff ffee 	bl	800bd82 <EcuM_StartUp_One>
	/* Start Scheduler */
	Os_Start();
 800bda6:	f000 f803 	bl	800bdb0 <Os_Start>

	return 0;
 800bdaa:	2300      	movs	r3, #0
}
 800bdac:	4618      	mov	r0, r3
 800bdae:	bd80      	pop	{r7, pc}

0800bdb0 <Os_Start>:

#include "Os.h"
#include "Os_scheduler.h"

void Os_Start()
{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	af00      	add	r7, sp, #0
	Os_Scheduler_Init();
 800bdb4:	f000 f8ba 	bl	800bf2c <Os_Scheduler_Init>
	Os_Scheduler_Start();
 800bdb8:	f000 f930 	bl	800c01c <Os_Scheduler_Start>

	while(1)
 800bdbc:	e7fe      	b.n	800bdbc <Os_Start+0xc>
	...

0800bdc0 <SysTick_Handler>:
/**
  * @brief  SysTick IRQ Handler
  * @return None
  */
void SysTick_Handler(void)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	af00      	add	r7, sp, #0
	/* Increment general counter */
	HAL_IncTick();
 800bdc4:	f7fc f864 	bl	8007e90 <HAL_IncTick>
	/* Reset counters if base counter reached maximum value */
	if(g_Os_BaseTimerISR_count_u32 == OS_BASETIMER_COUNT_MAX)
 800bdc8:	4b40      	ldr	r3, [pc, #256]	; (800becc <SysTick_Handler+0x10c>)
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f242 720f 	movw	r2, #9999	; 0x270f
 800bdd0:	4293      	cmp	r3, r2
 800bdd2:	d112      	bne.n	800bdfa <SysTick_Handler+0x3a>
	{
		g_Os_BaseTimerISR_count_u32 = 0u;
 800bdd4:	4b3d      	ldr	r3, [pc, #244]	; (800becc <SysTick_Handler+0x10c>)
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	601a      	str	r2, [r3, #0]
		g_Os_5msTimerISR_count_u32 = 0u;
 800bdda:	4b3d      	ldr	r3, [pc, #244]	; (800bed0 <SysTick_Handler+0x110>)
 800bddc:	2200      	movs	r2, #0
 800bdde:	601a      	str	r2, [r3, #0]
		g_Os_10msTimerISR_count_u32 = 0u;
 800bde0:	4b3c      	ldr	r3, [pc, #240]	; (800bed4 <SysTick_Handler+0x114>)
 800bde2:	2200      	movs	r2, #0
 800bde4:	601a      	str	r2, [r3, #0]
		g_Os_50msTimerISR_count_u32 = 0u;
 800bde6:	4b3c      	ldr	r3, [pc, #240]	; (800bed8 <SysTick_Handler+0x118>)
 800bde8:	2200      	movs	r2, #0
 800bdea:	601a      	str	r2, [r3, #0]
		g_Os_100msTimerISR_count_u32 = 0u;
 800bdec:	4b3b      	ldr	r3, [pc, #236]	; (800bedc <SysTick_Handler+0x11c>)
 800bdee:	2200      	movs	r2, #0
 800bdf0:	601a      	str	r2, [r3, #0]
		g_Os_500msTimerISR_count_u32 = 0u;
 800bdf2:	4b3b      	ldr	r3, [pc, #236]	; (800bee0 <SysTick_Handler+0x120>)
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	601a      	str	r2, [r3, #0]
 800bdf8:	e004      	b.n	800be04 <SysTick_Handler+0x44>
	}
	else
	{
		/* Increment base counter */
		g_Os_BaseTimerISR_count_u32++;
 800bdfa:	4b34      	ldr	r3, [pc, #208]	; (800becc <SysTick_Handler+0x10c>)
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	3301      	adds	r3, #1
 800be00:	4a32      	ldr	r2, [pc, #200]	; (800becc <SysTick_Handler+0x10c>)
 800be02:	6013      	str	r3, [r2, #0]
	}

	/* Check for 5ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 5) == 0u)
 800be04:	4b31      	ldr	r3, [pc, #196]	; (800becc <SysTick_Handler+0x10c>)
 800be06:	6819      	ldr	r1, [r3, #0]
 800be08:	4b36      	ldr	r3, [pc, #216]	; (800bee4 <SysTick_Handler+0x124>)
 800be0a:	fba3 2301 	umull	r2, r3, r3, r1
 800be0e:	089a      	lsrs	r2, r3, #2
 800be10:	4613      	mov	r3, r2
 800be12:	009b      	lsls	r3, r3, #2
 800be14:	4413      	add	r3, r2
 800be16:	1aca      	subs	r2, r1, r3
 800be18:	2a00      	cmp	r2, #0
 800be1a:	d104      	bne.n	800be26 <SysTick_Handler+0x66>
	{
		/* Increment 5ms counter */
		g_Os_5msTimerISR_count_u32++;
 800be1c:	4b2c      	ldr	r3, [pc, #176]	; (800bed0 <SysTick_Handler+0x110>)
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	3301      	adds	r3, #1
 800be22:	4a2b      	ldr	r2, [pc, #172]	; (800bed0 <SysTick_Handler+0x110>)
 800be24:	6013      	str	r3, [r2, #0]
	}

	/* Check for 10ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 10) == 0u)
 800be26:	4b29      	ldr	r3, [pc, #164]	; (800becc <SysTick_Handler+0x10c>)
 800be28:	6819      	ldr	r1, [r3, #0]
 800be2a:	4b2e      	ldr	r3, [pc, #184]	; (800bee4 <SysTick_Handler+0x124>)
 800be2c:	fba3 2301 	umull	r2, r3, r3, r1
 800be30:	08da      	lsrs	r2, r3, #3
 800be32:	4613      	mov	r3, r2
 800be34:	009b      	lsls	r3, r3, #2
 800be36:	4413      	add	r3, r2
 800be38:	005b      	lsls	r3, r3, #1
 800be3a:	1aca      	subs	r2, r1, r3
 800be3c:	2a00      	cmp	r2, #0
 800be3e:	d104      	bne.n	800be4a <SysTick_Handler+0x8a>
	{
		/* Increment 10ms counter */
		g_Os_10msTimerISR_count_u32++;
 800be40:	4b24      	ldr	r3, [pc, #144]	; (800bed4 <SysTick_Handler+0x114>)
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	3301      	adds	r3, #1
 800be46:	4a23      	ldr	r2, [pc, #140]	; (800bed4 <SysTick_Handler+0x114>)
 800be48:	6013      	str	r3, [r2, #0]
	}

	/* Check for 50ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 50) == 0u)
 800be4a:	4b20      	ldr	r3, [pc, #128]	; (800becc <SysTick_Handler+0x10c>)
 800be4c:	681a      	ldr	r2, [r3, #0]
 800be4e:	4b26      	ldr	r3, [pc, #152]	; (800bee8 <SysTick_Handler+0x128>)
 800be50:	fba3 1302 	umull	r1, r3, r3, r2
 800be54:	091b      	lsrs	r3, r3, #4
 800be56:	2132      	movs	r1, #50	; 0x32
 800be58:	fb01 f303 	mul.w	r3, r1, r3
 800be5c:	1ad3      	subs	r3, r2, r3
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d104      	bne.n	800be6c <SysTick_Handler+0xac>
	{
		/* Increment 50ms counter */
		g_Os_50msTimerISR_count_u32++;
 800be62:	4b1d      	ldr	r3, [pc, #116]	; (800bed8 <SysTick_Handler+0x118>)
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	3301      	adds	r3, #1
 800be68:	4a1b      	ldr	r2, [pc, #108]	; (800bed8 <SysTick_Handler+0x118>)
 800be6a:	6013      	str	r3, [r2, #0]
	}

	/* Check for 100ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 100) == 0u)
 800be6c:	4b17      	ldr	r3, [pc, #92]	; (800becc <SysTick_Handler+0x10c>)
 800be6e:	681a      	ldr	r2, [r3, #0]
 800be70:	4b1d      	ldr	r3, [pc, #116]	; (800bee8 <SysTick_Handler+0x128>)
 800be72:	fba3 1302 	umull	r1, r3, r3, r2
 800be76:	095b      	lsrs	r3, r3, #5
 800be78:	2164      	movs	r1, #100	; 0x64
 800be7a:	fb01 f303 	mul.w	r3, r1, r3
 800be7e:	1ad3      	subs	r3, r2, r3
 800be80:	2b00      	cmp	r3, #0
 800be82:	d104      	bne.n	800be8e <SysTick_Handler+0xce>
	{
		/* Increment 100ms counter */
		g_Os_100msTimerISR_count_u32++;
 800be84:	4b15      	ldr	r3, [pc, #84]	; (800bedc <SysTick_Handler+0x11c>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	3301      	adds	r3, #1
 800be8a:	4a14      	ldr	r2, [pc, #80]	; (800bedc <SysTick_Handler+0x11c>)
 800be8c:	6013      	str	r3, [r2, #0]
	}

	/* Check for 500ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 500) == 0u)
 800be8e:	4b0f      	ldr	r3, [pc, #60]	; (800becc <SysTick_Handler+0x10c>)
 800be90:	681a      	ldr	r2, [r3, #0]
 800be92:	4b16      	ldr	r3, [pc, #88]	; (800beec <SysTick_Handler+0x12c>)
 800be94:	fba3 1302 	umull	r1, r3, r3, r2
 800be98:	095b      	lsrs	r3, r3, #5
 800be9a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800be9e:	fb01 f303 	mul.w	r3, r1, r3
 800bea2:	1ad3      	subs	r3, r2, r3
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d104      	bne.n	800beb2 <SysTick_Handler+0xf2>
	{
		/* Increment 500ms counter */
		g_Os_500msTimerISR_count_u32++;
 800bea8:	4b0d      	ldr	r3, [pc, #52]	; (800bee0 <SysTick_Handler+0x120>)
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	3301      	adds	r3, #1
 800beae:	4a0c      	ldr	r2, [pc, #48]	; (800bee0 <SysTick_Handler+0x120>)
 800beb0:	6013      	str	r3, [r2, #0]
	}

	/* Call PendSV_Handler for context switch */
	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800beb2:	4b0f      	ldr	r3, [pc, #60]	; (800bef0 <SysTick_Handler+0x130>)
 800beb4:	781b      	ldrb	r3, [r3, #0]
 800beb6:	b2db      	uxtb	r3, r3
 800beb8:	2b03      	cmp	r3, #3
 800beba:	d105      	bne.n	800bec8 <SysTick_Handler+0x108>
	{
		SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800bebc:	4b0d      	ldr	r3, [pc, #52]	; (800bef4 <SysTick_Handler+0x134>)
 800bebe:	685b      	ldr	r3, [r3, #4]
 800bec0:	4a0c      	ldr	r2, [pc, #48]	; (800bef4 <SysTick_Handler+0x134>)
 800bec2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bec6:	6053      	str	r3, [r2, #4]
	}
}
 800bec8:	bf00      	nop
 800beca:	bd80      	pop	{r7, pc}
 800becc:	20001530 	.word	0x20001530
 800bed0:	20001534 	.word	0x20001534
 800bed4:	20001538 	.word	0x20001538
 800bed8:	2000153c 	.word	0x2000153c
 800bedc:	20001540 	.word	0x20001540
 800bee0:	20001544 	.word	0x20001544
 800bee4:	cccccccd 	.word	0xcccccccd
 800bee8:	51eb851f 	.word	0x51eb851f
 800beec:	10624dd3 	.word	0x10624dd3
 800bef0:	20001570 	.word	0x20001570
 800bef4:	e000ed00 	.word	0xe000ed00

0800bef8 <PendSV_Handler>:

	/// At this point the processor has already pushed PSR, PC, LR, R12, R3, R2, R1 and R0
	/// onto the stack. We need to push the rest(i.e R4, R5, R6, R7, R8, R9, R10 & R11) to save the
	/// context of the current task.
	/// Disable interrupts
    __asm("CPSID   I");
 800bef8:	b672      	cpsid	i
    /// Push registers R4 to R7
    __asm("PUSH    {R4-R7}");
 800befa:	b4f0      	push	{r4, r5, r6, r7}
    /// Push registers R8-R11
    __asm("MOV     R4, R8");
 800befc:	4644      	mov	r4, r8
    __asm("MOV     R5, R9");
 800befe:	464d      	mov	r5, r9
    __asm("MOV     R6, R10");
 800bf00:	4656      	mov	r6, sl
    __asm("MOV     R7, R11");
 800bf02:	465f      	mov	r7, fp
    __asm("PUSH    {R4-R7}");
 800bf04:	b4f0      	push	{r4, r5, r6, r7}
    /// Load R0 with the address of pCurntTcb
    __asm("LDR     R0, =g_Os_CurrentTaskBlock_ps");
 800bf06:	4808      	ldr	r0, [pc, #32]	; (800bf28 <PendSV_Handler+0x30>)
    /// Load R1 with the content of pCurntTcb(i.e post this, R1 will contain the address of current TCB).
    __asm("LDR     R1, [R0]");
 800bf08:	6801      	ldr	r1, [r0, #0]
    /// Move the SP value to R4
    __asm("MOV     R4, SP");
 800bf0a:	466c      	mov	r4, sp
    /// Store the value of the stack pointer(copied in R4) to the current tasks "stackPt" element in its TCB.
    /// This marks an end to saving the context of the current task.
    __asm("STR     R4, [R1]");
 800bf0c:	600c      	str	r4, [r1, #0]


    /// STEP 2: LOAD THE NEW TASK CONTEXT FROM ITS STACK TO THE CPU REGISTERS, UPDATE pCurntTcb.

    /// Load the address of the next task TCB onto the R1.
    __asm("LDR     R1, [R1,#4]");
 800bf0e:	6849      	ldr	r1, [r1, #4]
    /// Load the contents of the next tasks stack pointer to pCurntTcb, equivalent to pointing pCurntTcb to
    /// the newer tasks TCB. Remember R1 contains the address of pCurntTcb.
    __asm("STR     R1, [R0]");
 800bf10:	6001      	str	r1, [r0, #0]
    /// Load the newer tasks TCB to the SP using R4.
    __asm("LDR     R4, [R1]");
 800bf12:	680c      	ldr	r4, [r1, #0]
    __asm("MOV     SP, R4");
 800bf14:	46a5      	mov	sp, r4
    /// Pop registers R8-R11
    __asm("POP     {R4-R7}");
 800bf16:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 800bf18:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 800bf1a:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 800bf1c:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 800bf1e:	46bb      	mov	fp, r7
    /// Pop registers R4-R7
    __asm("POP     {R4-R7}");
 800bf20:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("CPSIE   I ");
 800bf22:	b662      	cpsie	i
    __asm("BX      LR");
 800bf24:	4770      	bx	lr

}
 800bf26:	bf00      	nop
 800bf28:	2000058c 	.word	0x2000058c

0800bf2c <Os_Scheduler_Init>:
/**
  * @brief  OS Scheduler initialization function
  * @return None
  */
void Os_Scheduler_Init()
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	af00      	add	r7, sp, #0
	/* Enter critical section: Disable interrupts */
	__asm("CPSID   I");
 800bf30:	b672      	cpsid	i
	/* Make the Task Control Block linked list circular */
	g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8];
 800bf32:	4b29      	ldr	r3, [pc, #164]	; (800bfd8 <Os_Scheduler_Init+0xac>)
 800bf34:	4a29      	ldr	r2, [pc, #164]	; (800bfdc <Os_Scheduler_Init+0xb0>)
 800bf36:	605a      	str	r2, [r3, #4]
	g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8];
 800bf38:	4b27      	ldr	r3, [pc, #156]	; (800bfd8 <Os_Scheduler_Init+0xac>)
 800bf3a:	4a29      	ldr	r2, [pc, #164]	; (800bfe0 <Os_Scheduler_Init+0xb4>)
 800bf3c:	60da      	str	r2, [r3, #12]
	g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8];
 800bf3e:	4b26      	ldr	r3, [pc, #152]	; (800bfd8 <Os_Scheduler_Init+0xac>)
 800bf40:	4a28      	ldr	r2, [pc, #160]	; (800bfe4 <Os_Scheduler_Init+0xb8>)
 800bf42:	615a      	str	r2, [r3, #20]
	g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8];
 800bf44:	4b24      	ldr	r3, [pc, #144]	; (800bfd8 <Os_Scheduler_Init+0xac>)
 800bf46:	4a28      	ldr	r2, [pc, #160]	; (800bfe8 <Os_Scheduler_Init+0xbc>)
 800bf48:	61da      	str	r2, [r3, #28]
	g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8];
 800bf4a:	4b23      	ldr	r3, [pc, #140]	; (800bfd8 <Os_Scheduler_Init+0xac>)
 800bf4c:	4a22      	ldr	r2, [pc, #136]	; (800bfd8 <Os_Scheduler_Init+0xac>)
 800bf4e:	625a      	str	r2, [r3, #36]	; 0x24
	/* Setup stack for initialization (master) task */
	g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-16];
 800bf50:	4b21      	ldr	r3, [pc, #132]	; (800bfd8 <Os_Scheduler_Init+0xac>)
 800bf52:	4a26      	ldr	r2, [pc, #152]	; (800bfec <Os_Scheduler_Init+0xc0>)
 800bf54:	601a      	str	r2, [r3, #0]
	g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800bf56:	4b26      	ldr	r3, [pc, #152]	; (800bff0 <Os_Scheduler_Init+0xc4>)
 800bf58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bf5c:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
	g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_TaskMaster_0);
 800bf60:	4a24      	ldr	r2, [pc, #144]	; (800bff4 <Os_Scheduler_Init+0xc8>)
 800bf62:	4b23      	ldr	r3, [pc, #140]	; (800bff0 <Os_Scheduler_Init+0xc4>)
 800bf64:	f8c3 2318 	str.w	r2, [r3, #792]	; 0x318
	/* Setup stack for 10ms task */
    g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-16];
 800bf68:	4b1b      	ldr	r3, [pc, #108]	; (800bfd8 <Os_Scheduler_Init+0xac>)
 800bf6a:	4a23      	ldr	r2, [pc, #140]	; (800bff8 <Os_Scheduler_Init+0xcc>)
 800bf6c:	609a      	str	r2, [r3, #8]
    g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800bf6e:	4b20      	ldr	r3, [pc, #128]	; (800bff0 <Os_Scheduler_Init+0xc4>)
 800bf70:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bf74:	f8c3 263c 	str.w	r2, [r3, #1596]	; 0x63c
    g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task10ms_0);
 800bf78:	4a20      	ldr	r2, [pc, #128]	; (800bffc <Os_Scheduler_Init+0xd0>)
 800bf7a:	4b1d      	ldr	r3, [pc, #116]	; (800bff0 <Os_Scheduler_Init+0xc4>)
 800bf7c:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638
	/* Setup stack for 50ms task */
    g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-16];
 800bf80:	4b15      	ldr	r3, [pc, #84]	; (800bfd8 <Os_Scheduler_Init+0xac>)
 800bf82:	4a1f      	ldr	r2, [pc, #124]	; (800c000 <Os_Scheduler_Init+0xd4>)
 800bf84:	611a      	str	r2, [r3, #16]
    g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800bf86:	4b1a      	ldr	r3, [pc, #104]	; (800bff0 <Os_Scheduler_Init+0xc4>)
 800bf88:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bf8c:	f8c3 295c 	str.w	r2, [r3, #2396]	; 0x95c
    g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task50ms_0);
 800bf90:	4a1c      	ldr	r2, [pc, #112]	; (800c004 <Os_Scheduler_Init+0xd8>)
 800bf92:	4b17      	ldr	r3, [pc, #92]	; (800bff0 <Os_Scheduler_Init+0xc4>)
 800bf94:	f8c3 2958 	str.w	r2, [r3, #2392]	; 0x958
	/* Setup stack for 100ms task */
    g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-16];
 800bf98:	4b0f      	ldr	r3, [pc, #60]	; (800bfd8 <Os_Scheduler_Init+0xac>)
 800bf9a:	4a1b      	ldr	r2, [pc, #108]	; (800c008 <Os_Scheduler_Init+0xdc>)
 800bf9c:	619a      	str	r2, [r3, #24]
    g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800bf9e:	4b14      	ldr	r3, [pc, #80]	; (800bff0 <Os_Scheduler_Init+0xc4>)
 800bfa0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bfa4:	f8c3 2c7c 	str.w	r2, [r3, #3196]	; 0xc7c
    g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task100ms_0);
 800bfa8:	4a18      	ldr	r2, [pc, #96]	; (800c00c <Os_Scheduler_Init+0xe0>)
 800bfaa:	4b11      	ldr	r3, [pc, #68]	; (800bff0 <Os_Scheduler_Init+0xc4>)
 800bfac:	f8c3 2c78 	str.w	r2, [r3, #3192]	; 0xc78
	/* Setup stack for 500ms task */
    g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-16];
 800bfb0:	4b09      	ldr	r3, [pc, #36]	; (800bfd8 <Os_Scheduler_Init+0xac>)
 800bfb2:	4a17      	ldr	r2, [pc, #92]	; (800c010 <Os_Scheduler_Init+0xe4>)
 800bfb4:	621a      	str	r2, [r3, #32]
    g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800bfb6:	4b0e      	ldr	r3, [pc, #56]	; (800bff0 <Os_Scheduler_Init+0xc4>)
 800bfb8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bfbc:	f8c3 2f9c 	str.w	r2, [r3, #3996]	; 0xf9c
    g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task500ms_0);
 800bfc0:	4a14      	ldr	r2, [pc, #80]	; (800c014 <Os_Scheduler_Init+0xe8>)
 800bfc2:	4b0b      	ldr	r3, [pc, #44]	; (800bff0 <Os_Scheduler_Init+0xc4>)
 800bfc4:	f8c3 2f98 	str.w	r2, [r3, #3992]	; 0xf98
    /* Set the current task control block to point to init task */
    g_Os_CurrentTaskBlock_ps = &g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8];
 800bfc8:	4b13      	ldr	r3, [pc, #76]	; (800c018 <Os_Scheduler_Init+0xec>)
 800bfca:	4a03      	ldr	r2, [pc, #12]	; (800bfd8 <Os_Scheduler_Init+0xac>)
 800bfcc:	601a      	str	r2, [r3, #0]
    /* Leave critical section: Enable interrupts */
    __asm("CPSIE   I ");
 800bfce:	b662      	cpsie	i
}
 800bfd0:	bf00      	nop
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	bc80      	pop	{r7}
 800bfd6:	4770      	bx	lr
 800bfd8:	20000564 	.word	0x20000564
 800bfdc:	2000056c 	.word	0x2000056c
 800bfe0:	20000574 	.word	0x20000574
 800bfe4:	2000057c 	.word	0x2000057c
 800bfe8:	20000584 	.word	0x20000584
 800bfec:	20000870 	.word	0x20000870
 800bff0:	20000590 	.word	0x20000590
 800bff4:	0800c049 	.word	0x0800c049
 800bff8:	20000b90 	.word	0x20000b90
 800bffc:	0800c0d1 	.word	0x0800c0d1
 800c000:	20000eb0 	.word	0x20000eb0
 800c004:	0800c121 	.word	0x0800c121
 800c008:	200011d0 	.word	0x200011d0
 800c00c:	0800c171 	.word	0x0800c171
 800c010:	200014f0 	.word	0x200014f0
 800c014:	0800c1c1 	.word	0x0800c1c1
 800c018:	2000058c 	.word	0x2000058c

0800c01c <Os_Scheduler_Start>:
  * @return None
  */
__attribute__((naked)) void Os_Scheduler_Start(void)
{
    /// R0 contains the address of currentPt
    __asm("LDR     R0, =g_Os_CurrentTaskBlock_ps");
 800c01c:	4809      	ldr	r0, [pc, #36]	; (800c044 <Os_Scheduler_Start+0x28>)
    /// R2 contains the address in currentPt(value of currentPt)
    __asm("LDR     R2, [R0]");
 800c01e:	6802      	ldr	r2, [r0, #0]
    /// Load the SP reg with the stacked SP value
    __asm("LDR     R4, [R2]");
 800c020:	6814      	ldr	r4, [r2, #0]
    __asm("MOV     SP, R4");
 800c022:	46a5      	mov	sp, r4
    /// Pop registers R8-R11(user saved context)
    __asm("POP     {R4-R7}");
 800c024:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 800c026:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 800c028:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 800c02a:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 800c02c:	46bb      	mov	fp, r7
    /// Pop registers R4-R7(user saved context)
    __asm("POP     {R4-R7}");
 800c02e:	bcf0      	pop	{r4, r5, r6, r7}
    ///  Start poping the stacked exception frame.
    __asm("POP     {R0-R3}");
 800c030:	bc0f      	pop	{r0, r1, r2, r3}
    __asm("POP     {R4}");
 800c032:	bc10      	pop	{r4}
    __asm("MOV     R12, R4");
 800c034:	46a4      	mov	ip, r4
    /// Skip the saved LR
    __asm("ADD     SP,SP,#4");
 800c036:	b001      	add	sp, #4
    /// POP the saved PC into LR via R4, We do this to jump into the
    /// first task when we execute the branch instruction to exit this routine.
    __asm("POP     {R4}");
 800c038:	bc10      	pop	{r4}
    __asm("MOV     LR, R4");
 800c03a:	46a6      	mov	lr, r4
    __asm("ADD     SP,SP,#4");
 800c03c:	b001      	add	sp, #4
    /// Enable interrupts
    __asm("CPSIE   I ");
 800c03e:	b662      	cpsie	i
    __asm("BX      LR");
 800c040:	4770      	bx	lr
}
 800c042:	bf00      	nop
 800c044:	2000058c 	.word	0x2000058c

0800c048 <Os_Scheduler_TaskMaster_0>:
/**
  * @brief  Initialization task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_TaskMaster_0(void)
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	af00      	add	r7, sp, #0
    while(1)
    {
    	/* Wait for context switch of master task */
    	while(g_Os_Task5ms_count_u32 == g_Os_5msTimerISR_count_u32)
 800c04c:	bf00      	nop
 800c04e:	4b1c      	ldr	r3, [pc, #112]	; (800c0c0 <Os_Scheduler_TaskMaster_0+0x78>)
 800c050:	681a      	ldr	r2, [r3, #0]
 800c052:	4b1c      	ldr	r3, [pc, #112]	; (800c0c4 <Os_Scheduler_TaskMaster_0+0x7c>)
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	429a      	cmp	r2, r3
 800c058:	d0f9      	beq.n	800c04e <Os_Scheduler_TaskMaster_0+0x6>
    	{
    	}
    	Os_Task5ms_0_cnt++;
 800c05a:	4b1b      	ldr	r3, [pc, #108]	; (800c0c8 <Os_Scheduler_TaskMaster_0+0x80>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	3301      	adds	r3, #1
 800c060:	4a19      	ldr	r2, [pc, #100]	; (800c0c8 <Os_Scheduler_TaskMaster_0+0x80>)
 800c062:	6013      	str	r3, [r2, #0]
    	g_Os_Task5ms_count_u32 = g_Os_5msTimerISR_count_u32;
 800c064:	4b17      	ldr	r3, [pc, #92]	; (800c0c4 <Os_Scheduler_TaskMaster_0+0x7c>)
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	4a15      	ldr	r2, [pc, #84]	; (800c0c0 <Os_Scheduler_TaskMaster_0+0x78>)
 800c06a:	6013      	str	r3, [r2, #0]

    	/* Check Os state */
    	switch (g_OS_State_e)
 800c06c:	4b17      	ldr	r3, [pc, #92]	; (800c0cc <Os_Scheduler_TaskMaster_0+0x84>)
 800c06e:	781b      	ldrb	r3, [r3, #0]
 800c070:	b2db      	uxtb	r3, r3
 800c072:	2b05      	cmp	r3, #5
 800c074:	d822      	bhi.n	800c0bc <Os_Scheduler_TaskMaster_0+0x74>
 800c076:	a201      	add	r2, pc, #4	; (adr r2, 800c07c <Os_Scheduler_TaskMaster_0+0x34>)
 800c078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c07c:	0800c095 	.word	0x0800c095
 800c080:	0800c09d 	.word	0x0800c09d
 800c084:	0800c0a9 	.word	0x0800c0a9
 800c088:	0800c0a9 	.word	0x0800c0a9
 800c08c:	0800c0b1 	.word	0x0800c0b1
 800c090:	0800c0bd 	.word	0x0800c0bd
    	{
    		case OS_STATE_RESET_E:
    		{
    			g_OS_State_e = OS_STATE_INIT_E;
 800c094:	4b0d      	ldr	r3, [pc, #52]	; (800c0cc <Os_Scheduler_TaskMaster_0+0x84>)
 800c096:	2201      	movs	r2, #1
 800c098:	701a      	strb	r2, [r3, #0]
    		} break;
 800c09a:	e010      	b.n	800c0be <Os_Scheduler_TaskMaster_0+0x76>
    		case OS_STATE_INIT_E:
    		{
    			OS_TASK_CALL(Os_Task_Master(), g_Os_dwt_Master_f32);
 800c09c:	f000 f8b8 	bl	800c210 <Os_Task_Master>
    			g_OS_State_e = OS_STATE_NVMREAD_E;
 800c0a0:	4b0a      	ldr	r3, [pc, #40]	; (800c0cc <Os_Scheduler_TaskMaster_0+0x84>)
 800c0a2:	2202      	movs	r2, #2
 800c0a4:	701a      	strb	r2, [r3, #0]
    		} break;
 800c0a6:	e00a      	b.n	800c0be <Os_Scheduler_TaskMaster_0+0x76>
    			//g_OS_State_e = OS_STATE_RUNNING_E;
    		}
    		case OS_STATE_RUNNING_E:
    		{
    			/* TODO: add task activate/suspend here */
    			g_OS_State_e = OS_STATE_RUNNING_E;
 800c0a8:	4b08      	ldr	r3, [pc, #32]	; (800c0cc <Os_Scheduler_TaskMaster_0+0x84>)
 800c0aa:	2203      	movs	r2, #3
 800c0ac:	701a      	strb	r2, [r3, #0]
    		} break;
 800c0ae:	e006      	b.n	800c0be <Os_Scheduler_TaskMaster_0+0x76>
    		case OS_STATE_SHUTDOWN_E:
    		{
    			/* TODO: Addc condition to get here */
    			OS_TASK_CALL(Os_Task_Shutdown(), g_Os_dwt_Shutdown_f32);
 800c0b0:	f000 f8cc 	bl	800c24c <Os_Task_Shutdown>
    			/* TODO: move to reset state */
    			g_OS_State_e = OS_STATE_NVMREAD_E;
 800c0b4:	4b05      	ldr	r3, [pc, #20]	; (800c0cc <Os_Scheduler_TaskMaster_0+0x84>)
 800c0b6:	2202      	movs	r2, #2
 800c0b8:	701a      	strb	r2, [r3, #0]
    		} break;
 800c0ba:	e000      	b.n	800c0be <Os_Scheduler_TaskMaster_0+0x76>
    			/* NvM write all, write error */
    		} break;
    		default:
    		{

    		} break;
 800c0bc:	bf00      	nop
    	while(g_Os_Task5ms_count_u32 == g_Os_5msTimerISR_count_u32)
 800c0be:	e7c5      	b.n	800c04c <Os_Scheduler_TaskMaster_0+0x4>
 800c0c0:	2000154c 	.word	0x2000154c
 800c0c4:	20001534 	.word	0x20001534
 800c0c8:	20001548 	.word	0x20001548
 800c0cc:	20001570 	.word	0x20001570

0800c0d0 <Os_Scheduler_Task10ms_0>:
/**
  * @brief  Periodic 10ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task10ms_0(void)
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800c0d4:	4b0e      	ldr	r3, [pc, #56]	; (800c110 <Os_Scheduler_Task10ms_0+0x40>)
 800c0d6:	781b      	ldrb	r3, [r3, #0]
 800c0d8:	b2db      	uxtb	r3, r3
 800c0da:	2b03      	cmp	r3, #3
 800c0dc:	d112      	bne.n	800c104 <Os_Scheduler_Task10ms_0+0x34>
    	{
			while(g_Os_Task10ms_count_u32 == g_Os_10msTimerISR_count_u32)
 800c0de:	bf00      	nop
 800c0e0:	4b0c      	ldr	r3, [pc, #48]	; (800c114 <Os_Scheduler_Task10ms_0+0x44>)
 800c0e2:	681a      	ldr	r2, [r3, #0]
 800c0e4:	4b0c      	ldr	r3, [pc, #48]	; (800c118 <Os_Scheduler_Task10ms_0+0x48>)
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	429a      	cmp	r2, r3
 800c0ea:	d0f9      	beq.n	800c0e0 <Os_Scheduler_Task10ms_0+0x10>
			{

			}
			Os_Task10ms_0_cnt++;
 800c0ec:	4b0b      	ldr	r3, [pc, #44]	; (800c11c <Os_Scheduler_Task10ms_0+0x4c>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	3301      	adds	r3, #1
 800c0f2:	4a0a      	ldr	r2, [pc, #40]	; (800c11c <Os_Scheduler_Task10ms_0+0x4c>)
 800c0f4:	6013      	str	r3, [r2, #0]
			g_Os_Task10ms_count_u32 = g_Os_10msTimerISR_count_u32;
 800c0f6:	4b08      	ldr	r3, [pc, #32]	; (800c118 <Os_Scheduler_Task10ms_0+0x48>)
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	4a06      	ldr	r2, [pc, #24]	; (800c114 <Os_Scheduler_Task10ms_0+0x44>)
 800c0fc:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_10ms(), g_Os_dwt_10ms_f32);
 800c0fe:	f000 f88d 	bl	800c21c <Os_Task_10ms>
 800c102:	e7e7      	b.n	800c0d4 <Os_Scheduler_Task10ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task10ms_count_u32 = g_Os_10msTimerISR_count_u32;
 800c104:	4b04      	ldr	r3, [pc, #16]	; (800c118 <Os_Scheduler_Task10ms_0+0x48>)
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	4a02      	ldr	r2, [pc, #8]	; (800c114 <Os_Scheduler_Task10ms_0+0x44>)
 800c10a:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800c10c:	e7e2      	b.n	800c0d4 <Os_Scheduler_Task10ms_0+0x4>
 800c10e:	bf00      	nop
 800c110:	20001570 	.word	0x20001570
 800c114:	20001554 	.word	0x20001554
 800c118:	20001538 	.word	0x20001538
 800c11c:	20001550 	.word	0x20001550

0800c120 <Os_Scheduler_Task50ms_0>:
/**
  * @brief  Periodic 50ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task50ms_0(void)
{
 800c120:	b580      	push	{r7, lr}
 800c122:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800c124:	4b0e      	ldr	r3, [pc, #56]	; (800c160 <Os_Scheduler_Task50ms_0+0x40>)
 800c126:	781b      	ldrb	r3, [r3, #0]
 800c128:	b2db      	uxtb	r3, r3
 800c12a:	2b03      	cmp	r3, #3
 800c12c:	d112      	bne.n	800c154 <Os_Scheduler_Task50ms_0+0x34>
    	{
			while(g_Os_Task50ms_count_u32 == g_Os_50msTimerISR_count_u32)
 800c12e:	bf00      	nop
 800c130:	4b0c      	ldr	r3, [pc, #48]	; (800c164 <Os_Scheduler_Task50ms_0+0x44>)
 800c132:	681a      	ldr	r2, [r3, #0]
 800c134:	4b0c      	ldr	r3, [pc, #48]	; (800c168 <Os_Scheduler_Task50ms_0+0x48>)
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	429a      	cmp	r2, r3
 800c13a:	d0f9      	beq.n	800c130 <Os_Scheduler_Task50ms_0+0x10>
			{

			}
			Os_Task50ms_0_cnt++;
 800c13c:	4b0b      	ldr	r3, [pc, #44]	; (800c16c <Os_Scheduler_Task50ms_0+0x4c>)
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	3301      	adds	r3, #1
 800c142:	4a0a      	ldr	r2, [pc, #40]	; (800c16c <Os_Scheduler_Task50ms_0+0x4c>)
 800c144:	6013      	str	r3, [r2, #0]
			g_Os_Task50ms_count_u32 = g_Os_50msTimerISR_count_u32;
 800c146:	4b08      	ldr	r3, [pc, #32]	; (800c168 <Os_Scheduler_Task50ms_0+0x48>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	4a06      	ldr	r2, [pc, #24]	; (800c164 <Os_Scheduler_Task50ms_0+0x44>)
 800c14c:	6013      	str	r3, [r2, #0]
			OS_TASK_CALL(Os_Task_50ms(), g_Os_dwt_50ms_f32);
 800c14e:	f000 f86b 	bl	800c228 <Os_Task_50ms>
 800c152:	e7e7      	b.n	800c124 <Os_Scheduler_Task50ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task50ms_count_u32 = g_Os_50msTimerISR_count_u32;
 800c154:	4b04      	ldr	r3, [pc, #16]	; (800c168 <Os_Scheduler_Task50ms_0+0x48>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	4a02      	ldr	r2, [pc, #8]	; (800c164 <Os_Scheduler_Task50ms_0+0x44>)
 800c15a:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800c15c:	e7e2      	b.n	800c124 <Os_Scheduler_Task50ms_0+0x4>
 800c15e:	bf00      	nop
 800c160:	20001570 	.word	0x20001570
 800c164:	2000155c 	.word	0x2000155c
 800c168:	2000153c 	.word	0x2000153c
 800c16c:	20001558 	.word	0x20001558

0800c170 <Os_Scheduler_Task100ms_0>:
/**
  * @brief  Periodic 100ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task100ms_0(void)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800c174:	4b0e      	ldr	r3, [pc, #56]	; (800c1b0 <Os_Scheduler_Task100ms_0+0x40>)
 800c176:	781b      	ldrb	r3, [r3, #0]
 800c178:	b2db      	uxtb	r3, r3
 800c17a:	2b03      	cmp	r3, #3
 800c17c:	d112      	bne.n	800c1a4 <Os_Scheduler_Task100ms_0+0x34>
    	{
			while(g_Os_Task100ms_count_u32 == g_Os_100msTimerISR_count_u32)
 800c17e:	bf00      	nop
 800c180:	4b0c      	ldr	r3, [pc, #48]	; (800c1b4 <Os_Scheduler_Task100ms_0+0x44>)
 800c182:	681a      	ldr	r2, [r3, #0]
 800c184:	4b0c      	ldr	r3, [pc, #48]	; (800c1b8 <Os_Scheduler_Task100ms_0+0x48>)
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	429a      	cmp	r2, r3
 800c18a:	d0f9      	beq.n	800c180 <Os_Scheduler_Task100ms_0+0x10>
			{

			}
			Os_Task100ms_0_cnt++;
 800c18c:	4b0b      	ldr	r3, [pc, #44]	; (800c1bc <Os_Scheduler_Task100ms_0+0x4c>)
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	3301      	adds	r3, #1
 800c192:	4a0a      	ldr	r2, [pc, #40]	; (800c1bc <Os_Scheduler_Task100ms_0+0x4c>)
 800c194:	6013      	str	r3, [r2, #0]
			g_Os_Task100ms_count_u32 = g_Os_100msTimerISR_count_u32;
 800c196:	4b08      	ldr	r3, [pc, #32]	; (800c1b8 <Os_Scheduler_Task100ms_0+0x48>)
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	4a06      	ldr	r2, [pc, #24]	; (800c1b4 <Os_Scheduler_Task100ms_0+0x44>)
 800c19c:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_100ms(), g_Os_dwt_100ms_f32);
 800c19e:	f000 f849 	bl	800c234 <Os_Task_100ms>
 800c1a2:	e7e7      	b.n	800c174 <Os_Scheduler_Task100ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task100ms_count_u32 = g_Os_100msTimerISR_count_u32;
 800c1a4:	4b04      	ldr	r3, [pc, #16]	; (800c1b8 <Os_Scheduler_Task100ms_0+0x48>)
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	4a02      	ldr	r2, [pc, #8]	; (800c1b4 <Os_Scheduler_Task100ms_0+0x44>)
 800c1aa:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800c1ac:	e7e2      	b.n	800c174 <Os_Scheduler_Task100ms_0+0x4>
 800c1ae:	bf00      	nop
 800c1b0:	20001570 	.word	0x20001570
 800c1b4:	20001564 	.word	0x20001564
 800c1b8:	20001540 	.word	0x20001540
 800c1bc:	20001560 	.word	0x20001560

0800c1c0 <Os_Scheduler_Task500ms_0>:
/**
  * @brief  Periodic 500ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task500ms_0(void)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800c1c4:	4b0e      	ldr	r3, [pc, #56]	; (800c200 <Os_Scheduler_Task500ms_0+0x40>)
 800c1c6:	781b      	ldrb	r3, [r3, #0]
 800c1c8:	b2db      	uxtb	r3, r3
 800c1ca:	2b03      	cmp	r3, #3
 800c1cc:	d112      	bne.n	800c1f4 <Os_Scheduler_Task500ms_0+0x34>
    	{
			while(g_Os_Task500ms_count_u32 == g_Os_500msTimerISR_count_u32)
 800c1ce:	bf00      	nop
 800c1d0:	4b0c      	ldr	r3, [pc, #48]	; (800c204 <Os_Scheduler_Task500ms_0+0x44>)
 800c1d2:	681a      	ldr	r2, [r3, #0]
 800c1d4:	4b0c      	ldr	r3, [pc, #48]	; (800c208 <Os_Scheduler_Task500ms_0+0x48>)
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	429a      	cmp	r2, r3
 800c1da:	d0f9      	beq.n	800c1d0 <Os_Scheduler_Task500ms_0+0x10>
			{

			}
			Os_Task500ms_0_cnt++;
 800c1dc:	4b0b      	ldr	r3, [pc, #44]	; (800c20c <Os_Scheduler_Task500ms_0+0x4c>)
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	3301      	adds	r3, #1
 800c1e2:	4a0a      	ldr	r2, [pc, #40]	; (800c20c <Os_Scheduler_Task500ms_0+0x4c>)
 800c1e4:	6013      	str	r3, [r2, #0]
			g_Os_Task500ms_count_u32 = g_Os_500msTimerISR_count_u32;
 800c1e6:	4b08      	ldr	r3, [pc, #32]	; (800c208 <Os_Scheduler_Task500ms_0+0x48>)
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	4a06      	ldr	r2, [pc, #24]	; (800c204 <Os_Scheduler_Task500ms_0+0x44>)
 800c1ec:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_500ms(), g_Os_dwt_500ms_f32);
 800c1ee:	f000 f827 	bl	800c240 <Os_Task_500ms>
 800c1f2:	e7e7      	b.n	800c1c4 <Os_Scheduler_Task500ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task500ms_count_u32 = g_Os_500msTimerISR_count_u32;
 800c1f4:	4b04      	ldr	r3, [pc, #16]	; (800c208 <Os_Scheduler_Task500ms_0+0x48>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	4a02      	ldr	r2, [pc, #8]	; (800c204 <Os_Scheduler_Task500ms_0+0x44>)
 800c1fa:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800c1fc:	e7e2      	b.n	800c1c4 <Os_Scheduler_Task500ms_0+0x4>
 800c1fe:	bf00      	nop
 800c200:	20001570 	.word	0x20001570
 800c204:	2000156c 	.word	0x2000156c
 800c208:	20001544 	.word	0x20001544
 800c20c:	20001568 	.word	0x20001568

0800c210 <Os_Task_Master>:

#include "Os_task.h"
#include "Rte_Os.h"

TASK(Master)()
{
 800c210:	b580      	push	{r7, lr}
 800c212:	af00      	add	r7, sp, #0
	Rte_Os_Task_Master();
 800c214:	f000 f872 	bl	800c2fc <Rte_Task_Master>
}
 800c218:	bf00      	nop
 800c21a:	bd80      	pop	{r7, pc}

0800c21c <Os_Task_10ms>:

TASK(10ms)()
{
 800c21c:	b580      	push	{r7, lr}
 800c21e:	af00      	add	r7, sp, #0
	Rte_Os_Task_10ms();
 800c220:	f000 f890 	bl	800c344 <Rte_Task_10ms>
}
 800c224:	bf00      	nop
 800c226:	bd80      	pop	{r7, pc}

0800c228 <Os_Task_50ms>:

TASK(50ms)()
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	af00      	add	r7, sp, #0
	Rte_Os_Task_50ms();
 800c22c:	f000 f89e 	bl	800c36c <Rte_Task_50ms>
}
 800c230:	bf00      	nop
 800c232:	bd80      	pop	{r7, pc}

0800c234 <Os_Task_100ms>:

TASK(100ms)()
{
 800c234:	b580      	push	{r7, lr}
 800c236:	af00      	add	r7, sp, #0
	Rte_Os_Task_100ms();
 800c238:	f000 f8a0 	bl	800c37c <Rte_Task_100ms>
}
 800c23c:	bf00      	nop
 800c23e:	bd80      	pop	{r7, pc}

0800c240 <Os_Task_500ms>:

TASK(500ms)()
{
 800c240:	b580      	push	{r7, lr}
 800c242:	af00      	add	r7, sp, #0
	Rte_Os_Task_500ms();
 800c244:	f000 f8a6 	bl	800c394 <Rte_Task_500ms>
}
 800c248:	bf00      	nop
 800c24a:	bd80      	pop	{r7, pc}

0800c24c <Os_Task_Shutdown>:

TASK(Shutdown)()
{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	af00      	add	r7, sp, #0
	Rte_Os_Task_Shutdown();
 800c250:	f000 f8a6 	bl	800c3a0 <Rte_Task_Shutdown>
}
 800c254:	bf00      	nop
 800c256:	bd80      	pop	{r7, pc}

0800c258 <Tm_Init>:

#include "Tm.h"
#include "Gpt.h"

void Tm_Init(void)
{
 800c258:	b480      	push	{r7}
 800c25a:	af00      	add	r7, sp, #0

}
 800c25c:	bf00      	nop
 800c25e:	46bd      	mov	sp, r7
 800c260:	bc80      	pop	{r7}
 800c262:	4770      	bx	lr

0800c264 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800c264:	f8df d034 	ldr.w	sp, [pc, #52]	; 800c29c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800c268:	480d      	ldr	r0, [pc, #52]	; (800c2a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800c26a:	490e      	ldr	r1, [pc, #56]	; (800c2a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800c26c:	4a0e      	ldr	r2, [pc, #56]	; (800c2a8 <LoopForever+0xe>)
  movs r3, #0
 800c26e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800c270:	e002      	b.n	800c278 <LoopCopyDataInit>

0800c272 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800c272:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800c274:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800c276:	3304      	adds	r3, #4

0800c278 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800c278:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800c27a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800c27c:	d3f9      	bcc.n	800c272 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800c27e:	4a0b      	ldr	r2, [pc, #44]	; (800c2ac <LoopForever+0x12>)
  ldr r4, =_ebss
 800c280:	4c0b      	ldr	r4, [pc, #44]	; (800c2b0 <LoopForever+0x16>)
  movs r3, #0
 800c282:	2300      	movs	r3, #0
  b LoopFillZerobss
 800c284:	e001      	b.n	800c28a <LoopFillZerobss>

0800c286 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800c286:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800c288:	3204      	adds	r2, #4

0800c28a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800c28a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800c28c:	d3fb      	bcc.n	800c286 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800c28e:	f7fb fdad 	bl	8007dec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c292:	f000 faa7 	bl	800c7e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	EcuM_Init
 800c296:	f7ff fd82 	bl	800bd9e <EcuM_Init>

0800c29a <LoopForever>:

LoopForever:
    b LoopForever
 800c29a:	e7fe      	b.n	800c29a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800c29c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800c2a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800c2a4:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800c2a8:	0800c8d8 	.word	0x0800c8d8
  ldr r2, =_sbss
 800c2ac:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 800c2b0:	20001638 	.word	0x20001638

0800c2b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800c2b4:	e7fe      	b.n	800c2b4 <ADC1_2_IRQHandler>

0800c2b6 <Rte_Call_EnterProtectedSection>:

static inline void Rte_Call_EnterProtectedSection(void);
static inline void Rte_Call_LeaveProtectedSection(void);

static inline void Rte_Call_EnterProtectedSection(void)
{
 800c2b6:	b480      	push	{r7}
 800c2b8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800c2ba:	b672      	cpsid	i
}
 800c2bc:	bf00      	nop
	__disable_irq();
}
 800c2be:	bf00      	nop
 800c2c0:	46bd      	mov	sp, r7
 800c2c2:	bc80      	pop	{r7}
 800c2c4:	4770      	bx	lr

0800c2c6 <Rte_Call_LeaveProtectedSection>:

static inline void Rte_Call_LeaveProtectedSection(void)
{
 800c2c6:	b480      	push	{r7}
 800c2c8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 800c2ca:	b662      	cpsie	i
}
 800c2cc:	bf00      	nop
	__enable_irq();
}
 800c2ce:	bf00      	nop
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	bc80      	pop	{r7}
 800c2d4:	4770      	bx	lr
	...

0800c2d8 <Rte_Init>:

void Rte_Init(void)
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	af00      	add	r7, sp, #0
	Int_ButtonState = (uint8)HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 800c2dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c2e0:	4804      	ldr	r0, [pc, #16]	; (800c2f4 <Rte_Init+0x1c>)
 800c2e2:	f7f7 fec3 	bl	800406c <HAL_GPIO_ReadPin>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	461a      	mov	r2, r3
 800c2ea:	4b03      	ldr	r3, [pc, #12]	; (800c2f8 <Rte_Init+0x20>)
 800c2ec:	701a      	strb	r2, [r3, #0]
}
 800c2ee:	bf00      	nop
 800c2f0:	bd80      	pop	{r7, pc}
 800c2f2:	bf00      	nop
 800c2f4:	48000800 	.word	0x48000800
 800c2f8:	20001571 	.word	0x20001571

0800c2fc <Rte_Task_Master>:

/* Os Tasks*/
/* Init task */
void Rte_Task_Master(void)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	af00      	add	r7, sp, #0
	/* EcuM startup two: MCal drivers init, BswM init */
	EcuM_StartUp_Two();
 800c300:	f7ff fd47 	bl	800bd92 <EcuM_StartUp_Two>

	/* Bsw stacks init */
	NvM_Init();
 800c304:	f7ff f928 	bl	800b558 <NvM_Init>
	Ea_Init();
 800c308:	f7ff f8e2 	bl	800b4d0 <Ea_Init>
	/* Rte init */
	Rte_Init();
 800c30c:	f7ff ffe4 	bl	800c2d8 <Rte_Init>
	/* Cdd init */
	Cdd_Servo_Init();
 800c310:	f7f6 fa18 	bl	8002744 <Cdd_Servo_Init>
	Cdd_Ultrasonic_Init();
 800c314:	f7f6 fb84 	bl	8002a20 <Cdd_Ultrasonic_Init>
	Cdd_DCMotor_Init();
 800c318:	f7f5 fd48 	bl	8001dac <Cdd_DCMotor_Init>
	/* Asw init */
	Access_Init();
 800c31c:	f7f4 fe3e 	bl	8000f9c <Access_Init>
	Engine_Init();
 800c320:	f7f5 fa6c 	bl	80017fc <Engine_Init>
	Brakes_Init();
 800c324:	f7f4 ff50 	bl	80011c8 <Brakes_Init>
	Steering_Init();
 800c328:	f7f5 fd06 	bl	8001d38 <Steering_Init>
	Blinker_Init();
 800c32c:	f7f5 fc32 	bl	8001b94 <Blinker_Init>
	FrontLights_Init();
 800c330:	f7f5 fccc 	bl	8001ccc <FrontLights_Init>
	InteriorLights_Init();
 800c334:	f7f5 fcdc 	bl	8001cf0 <InteriorLights_Init>
	RearLights_Init();
 800c338:	f7f5 fcec 	bl	8001d14 <RearLights_Init>
	/* Init function of ASW module used for testing purposes. TODO: remove after tests */
	LED_Init();
 800c33c:	f7f5 fba4 	bl	8001a88 <LED_Init>

	/* Add new ASW init functions here */
}
 800c340:	bf00      	nop
 800c342:	bd80      	pop	{r7, pc}

0800c344 <Rte_Task_10ms>:

void Rte_Task_10ms(void)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	af00      	add	r7, sp, #0
	/* BSW */
	BswM_MainFunction();
 800c348:	f7ff f978 	bl	800b63c <BswM_MainFunction>
	NvM_MainFunction();
 800c34c:	f7ff f914 	bl	800b578 <NvM_MainFunction>
	/* CDD */
	Cdd_Servo_MainFunction();
 800c350:	f7f6 fa20 	bl	8002794 <Cdd_Servo_MainFunction>
	Cdd_Ultrasonic_MainFunction();
 800c354:	f7f6 fc8c 	bl	8002c70 <Cdd_Ultrasonic_MainFunction>
	/* ASW */
	Access_MainFunction();
 800c358:	f7f4 fe2c 	bl	8000fb4 <Access_MainFunction>
	Engine_MainFunction();
 800c35c:	f7f5 fa5a 	bl	8001814 <Engine_MainFunction>
	Brakes_MainFunction();
 800c360:	f7f4 ff66 	bl	8001230 <Brakes_MainFunction>
	Steering_MainFunction();
 800c364:	f7f5 fcf4 	bl	8001d50 <Steering_MainFunction>

}
 800c368:	bf00      	nop
 800c36a:	bd80      	pop	{r7, pc}

0800c36c <Rte_Task_50ms>:

void Rte_Task_50ms(void)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	af00      	add	r7, sp, #0
	/* MainFunction of ASW module used for testing purposes. TODO: remove after tests */
	LED_MainFunction();
 800c370:	f7f5 fbae 	bl	8001ad0 <LED_MainFunction>
	Cdd_DCMotor_MainFunction();
 800c374:	f7f6 f82c 	bl	80023d0 <Cdd_DCMotor_MainFunction>
}
 800c378:	bf00      	nop
 800c37a:	bd80      	pop	{r7, pc}

0800c37c <Rte_Task_100ms>:

void Rte_Task_100ms(void)
{
 800c37c:	b580      	push	{r7, lr}
 800c37e:	af00      	add	r7, sp, #0
	Blinker_MainFunction();
 800c380:	f7f5 fc26 	bl	8001bd0 <Blinker_MainFunction>
	FrontLights_MainFunction();
 800c384:	f7f5 fcae 	bl	8001ce4 <FrontLights_MainFunction>
	InteriorLights_MainFunction();
 800c388:	f7f5 fcbe 	bl	8001d08 <InteriorLights_MainFunction>
	RearLights_MainFunction();
 800c38c:	f7f5 fcce 	bl	8001d2c <RearLights_MainFunction>
}
 800c390:	bf00      	nop
 800c392:	bd80      	pop	{r7, pc}

0800c394 <Rte_Task_500ms>:

void Rte_Task_500ms(void)
{
 800c394:	b480      	push	{r7}
 800c396:	af00      	add	r7, sp, #0

	/* UART test section. TODO: remove */

}
 800c398:	bf00      	nop
 800c39a:	46bd      	mov	sp, r7
 800c39c:	bc80      	pop	{r7}
 800c39e:	4770      	bx	lr

0800c3a0 <Rte_Task_Shutdown>:

void Rte_Task_Shutdown(void)
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	af00      	add	r7, sp, #0
	/* ASW Shutdown callbacks */
	LED_Shutdown();
 800c3a4:	f7f5 fbe6 	bl	8001b74 <LED_Shutdown>
	Brakes_Shutdown();
 800c3a8:	f7f4 ff8a 	bl	80012c0 <Brakes_Shutdown>

	/* BSW Shutdown callbacks */
}
 800c3ac:	bf00      	nop
 800c3ae:	bd80      	pop	{r7, pc}

0800c3b0 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement>:
/* CDD interfaces: Ultrasonic */
/* Cdd_Ultrasonic: Trigger measurement */
void Rte_Call_Cdd_Ultrasonic_TriggerMeasurement(void)
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN, (GPIO_PinState)GPIO_PIN_SET);
 800c3b4:	4b0b      	ldr	r3, [pc, #44]	; (800c3e4 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	4a0a      	ldr	r2, [pc, #40]	; (800c3e4 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800c3ba:	8891      	ldrh	r1, [r2, #4]
 800c3bc:	2201      	movs	r2, #1
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f7f7 fe6b 	bl	800409a <HAL_GPIO_WritePin>
	__asm("NOP");
 800c3c4:	bf00      	nop
	__asm("NOP");
 800c3c6:	bf00      	nop
	__asm("NOP");
 800c3c8:	bf00      	nop
	__asm("NOP");
 800c3ca:	bf00      	nop
	__asm("NOP");
 800c3cc:	bf00      	nop
	HAL_GPIO_WritePin(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN, (GPIO_PinState)GPIO_PIN_RESET);
 800c3ce:	4b05      	ldr	r3, [pc, #20]	; (800c3e4 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	4a04      	ldr	r2, [pc, #16]	; (800c3e4 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800c3d4:	8891      	ldrh	r1, [r2, #4]
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f7f7 fe5e 	bl	800409a <HAL_GPIO_WritePin>
}
 800c3de:	bf00      	nop
 800c3e0:	bd80      	pop	{r7, pc}
 800c3e2:	bf00      	nop
 800c3e4:	0800c884 	.word	0x0800c884

0800c3e8 <Rte_Read_Cdd_Ultrasonic_Distance_f32>:

/* Cdd_Ultrasonic: Read distance */
void Rte_Read_Cdd_Ultrasonic_Distance_f32(float32 *distance)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b082      	sub	sp, #8
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
	*distance = Cdd_Ultrasonic_ReadDistance();
 800c3f0:	f7f6 fc58 	bl	8002ca4 <Cdd_Ultrasonic_ReadDistance>
 800c3f4:	4602      	mov	r2, r0
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	601a      	str	r2, [r3, #0]
}
 800c3fa:	bf00      	nop
 800c3fc:	3708      	adds	r7, #8
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bd80      	pop	{r7, pc}
	...

0800c404 <Rte_Read_PC13_Pin_State>:
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
}

/* Read PC13 pin state - button state */
void Rte_Read_PC13_Pin_State(uint8 *state)
{
 800c404:	b480      	push	{r7}
 800c406:	b083      	sub	sp, #12
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
	*state = Int_ButtonState;
 800c40c:	4b04      	ldr	r3, [pc, #16]	; (800c420 <Rte_Read_PC13_Pin_State+0x1c>)
 800c40e:	781b      	ldrb	r3, [r3, #0]
 800c410:	b2da      	uxtb	r2, r3
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	701a      	strb	r2, [r3, #0]
}
 800c416:	bf00      	nop
 800c418:	370c      	adds	r7, #12
 800c41a:	46bd      	mov	sp, r7
 800c41c:	bc80      	pop	{r7}
 800c41e:	4770      	bx	lr
 800c420:	20001571 	.word	0x20001571

0800c424 <Rte_Write_PC13_Pin_State>:

/* Save PC13 Pin state (called from IRQ) - TODO: change this */
void Rte_Write_PC13_Pin_State(uint8 state)
{
 800c424:	b480      	push	{r7}
 800c426:	b083      	sub	sp, #12
 800c428:	af00      	add	r7, sp, #0
 800c42a:	4603      	mov	r3, r0
 800c42c:	71fb      	strb	r3, [r7, #7]
	Int_ButtonState = state;
 800c42e:	4a04      	ldr	r2, [pc, #16]	; (800c440 <Rte_Write_PC13_Pin_State+0x1c>)
 800c430:	79fb      	ldrb	r3, [r7, #7]
 800c432:	7013      	strb	r3, [r2, #0]
}
 800c434:	bf00      	nop
 800c436:	370c      	adds	r7, #12
 800c438:	46bd      	mov	sp, r7
 800c43a:	bc80      	pop	{r7}
 800c43c:	4770      	bx	lr
 800c43e:	bf00      	nop
 800c440:	20001571 	.word	0x20001571

0800c444 <Rte_Read_PC6_Pin_State>:

/* Read PC6 pin state - joystick switch */
void Rte_Read_PC6_Pin_State(uint8 *state)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b082      	sub	sp, #8
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
	*state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6);
 800c44c:	2140      	movs	r1, #64	; 0x40
 800c44e:	4805      	ldr	r0, [pc, #20]	; (800c464 <Rte_Read_PC6_Pin_State+0x20>)
 800c450:	f7f7 fe0c 	bl	800406c <HAL_GPIO_ReadPin>
 800c454:	4603      	mov	r3, r0
 800c456:	461a      	mov	r2, r3
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	701a      	strb	r2, [r3, #0]
}
 800c45c:	bf00      	nop
 800c45e:	3708      	adds	r7, #8
 800c460:	46bd      	mov	sp, r7
 800c462:	bd80      	pop	{r7, pc}
 800c464:	48000800 	.word	0x48000800

0800c468 <Rte_Read_g_CollisionWarning_Status>:

void Rte_Read_g_CollisionWarning_Status(uint8 *status)
{
 800c468:	b480      	push	{r7}
 800c46a:	b083      	sub	sp, #12
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
	*status = g_Rte_CollisionWarning_Status_u8;
 800c470:	4b04      	ldr	r3, [pc, #16]	; (800c484 <Rte_Read_g_CollisionWarning_Status+0x1c>)
 800c472:	781a      	ldrb	r2, [r3, #0]
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	701a      	strb	r2, [r3, #0]
}
 800c478:	bf00      	nop
 800c47a:	370c      	adds	r7, #12
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bc80      	pop	{r7}
 800c480:	4770      	bx	lr
 800c482:	bf00      	nop
 800c484:	20001576 	.word	0x20001576

0800c488 <Rte_Write_g_CollisionWarning_Status>:

void Rte_Write_g_CollisionWarning_Status(uint8 status)
{
 800c488:	b480      	push	{r7}
 800c48a:	b083      	sub	sp, #12
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	4603      	mov	r3, r0
 800c490:	71fb      	strb	r3, [r7, #7]
	g_Rte_CollisionWarning_Status_u8 = status;
 800c492:	4a04      	ldr	r2, [pc, #16]	; (800c4a4 <Rte_Write_g_CollisionWarning_Status+0x1c>)
 800c494:	79fb      	ldrb	r3, [r7, #7]
 800c496:	7013      	strb	r3, [r2, #0]
}
 800c498:	bf00      	nop
 800c49a:	370c      	adds	r7, #12
 800c49c:	46bd      	mov	sp, r7
 800c49e:	bc80      	pop	{r7}
 800c4a0:	4770      	bx	lr
 800c4a2:	bf00      	nop
 800c4a4:	20001576 	.word	0x20001576

0800c4a8 <Rte_Read_DIO_Autobrakes_State_b>:

void Rte_Read_DIO_Autobrakes_State_b(boolean *state)
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b083      	sub	sp, #12
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
	*state = g_Rte_Autobrakes_Status_b;
 800c4b0:	4b04      	ldr	r3, [pc, #16]	; (800c4c4 <Rte_Read_DIO_Autobrakes_State_b+0x1c>)
 800c4b2:	781a      	ldrb	r2, [r3, #0]
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	701a      	strb	r2, [r3, #0]
}
 800c4b8:	bf00      	nop
 800c4ba:	370c      	adds	r7, #12
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bc80      	pop	{r7}
 800c4c0:	4770      	bx	lr
 800c4c2:	bf00      	nop
 800c4c4:	20001577 	.word	0x20001577

0800c4c8 <Rte_Write_PC_2>:

/* Write PC2 pin state */
void Rte_Write_PC_2(boolean state)
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	b082      	sub	sp, #8
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	71fb      	strb	r3, [r7, #7]
	if(FALSE == state)
 800c4d2:	79fb      	ldrb	r3, [r7, #7]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d105      	bne.n	800c4e4 <Rte_Write_PC_2+0x1c>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 800c4d8:	2200      	movs	r2, #0
 800c4da:	2104      	movs	r1, #4
 800c4dc:	4806      	ldr	r0, [pc, #24]	; (800c4f8 <Rte_Write_PC_2+0x30>)
 800c4de:	f7f7 fddc 	bl	800409a <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
	}
}
 800c4e2:	e004      	b.n	800c4ee <Rte_Write_PC_2+0x26>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 800c4e4:	2201      	movs	r2, #1
 800c4e6:	2104      	movs	r1, #4
 800c4e8:	4803      	ldr	r0, [pc, #12]	; (800c4f8 <Rte_Write_PC_2+0x30>)
 800c4ea:	f7f7 fdd6 	bl	800409a <HAL_GPIO_WritePin>
}
 800c4ee:	bf00      	nop
 800c4f0:	3708      	adds	r7, #8
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bd80      	pop	{r7, pc}
 800c4f6:	bf00      	nop
 800c4f8:	48000800 	.word	0x48000800

0800c4fc <Rte_Write_PC_3>:

/* Write PC3 pin state */
void Rte_Write_PC_3(boolean state)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b082      	sub	sp, #8
 800c500:	af00      	add	r7, sp, #0
 800c502:	4603      	mov	r3, r0
 800c504:	71fb      	strb	r3, [r7, #7]
	if(FALSE == state)
 800c506:	79fb      	ldrb	r3, [r7, #7]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d105      	bne.n	800c518 <Rte_Write_PC_3+0x1c>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800c50c:	2200      	movs	r2, #0
 800c50e:	2108      	movs	r1, #8
 800c510:	4806      	ldr	r0, [pc, #24]	; (800c52c <Rte_Write_PC_3+0x30>)
 800c512:	f7f7 fdc2 	bl	800409a <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
	}
}
 800c516:	e004      	b.n	800c522 <Rte_Write_PC_3+0x26>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 800c518:	2201      	movs	r2, #1
 800c51a:	2108      	movs	r1, #8
 800c51c:	4803      	ldr	r0, [pc, #12]	; (800c52c <Rte_Write_PC_3+0x30>)
 800c51e:	f7f7 fdbc 	bl	800409a <HAL_GPIO_WritePin>
}
 800c522:	bf00      	nop
 800c524:	3708      	adds	r7, #8
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}
 800c52a:	bf00      	nop
 800c52c:	48000800 	.word	0x48000800

0800c530 <Rte_Write_DIO_Autobrakes_State_b>:

/* Write PC6 pin state */
void Rte_Write_DIO_Autobrakes_State_b(boolean state)
{
 800c530:	b480      	push	{r7}
 800c532:	b083      	sub	sp, #12
 800c534:	af00      	add	r7, sp, #0
 800c536:	4603      	mov	r3, r0
 800c538:	71fb      	strb	r3, [r7, #7]
	g_Rte_Autobrakes_Status_b = state;
 800c53a:	4a04      	ldr	r2, [pc, #16]	; (800c54c <Rte_Write_DIO_Autobrakes_State_b+0x1c>)
 800c53c:	79fb      	ldrb	r3, [r7, #7]
 800c53e:	7013      	strb	r3, [r2, #0]
	else
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
	}
	*/
}
 800c540:	bf00      	nop
 800c542:	370c      	adds	r7, #12
 800c544:	46bd      	mov	sp, r7
 800c546:	bc80      	pop	{r7}
 800c548:	4770      	bx	lr
 800c54a:	bf00      	nop
 800c54c:	20001577 	.word	0x20001577

0800c550 <Rte_Cdd_Servo_RawMove>:

void Rte_Cdd_Servo_RawMove(uint16 pulse)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b082      	sub	sp, #8
 800c554:	af00      	add	r7, sp, #0
 800c556:	4603      	mov	r3, r0
 800c558:	80fb      	strh	r3, [r7, #6]
	Cdd_Servo_RawMove(pulse);
 800c55a:	88fb      	ldrh	r3, [r7, #6]
 800c55c:	4618      	mov	r0, r3
 800c55e:	f7f6 f8fd 	bl	800275c <Cdd_Servo_RawMove>
}
 800c562:	bf00      	nop
 800c564:	3708      	adds	r7, #8
 800c566:	46bd      	mov	sp, r7
 800c568:	bd80      	pop	{r7, pc}
	...

0800c56c <Rte_Read_NvM_Block>:

void Rte_Read_NvM_Block(uint16 blockID, uint8 *data)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b082      	sub	sp, #8
 800c570:	af00      	add	r7, sp, #0
 800c572:	4603      	mov	r3, r0
 800c574:	6039      	str	r1, [r7, #0]
 800c576:	80fb      	strh	r3, [r7, #6]
	/* TODO:	- remove direct read <- should be done by ReadAll
	 * 			- add block update after write
	 */
	NvM_ReadBlock(blockID, Rte_NvM_RAM_Block[blockID]);
 800c578:	88fb      	ldrh	r3, [r7, #6]
 800c57a:	015b      	lsls	r3, r3, #5
 800c57c:	4a07      	ldr	r2, [pc, #28]	; (800c59c <Rte_Read_NvM_Block+0x30>)
 800c57e:	441a      	add	r2, r3
 800c580:	88fb      	ldrh	r3, [r7, #6]
 800c582:	4611      	mov	r1, r2
 800c584:	4618      	mov	r0, r3
 800c586:	f7ff f82a 	bl	800b5de <NvM_ReadBlock>
	data = &Rte_NvM_RAM_Block[blockID][0u];
 800c58a:	88fb      	ldrh	r3, [r7, #6]
 800c58c:	015b      	lsls	r3, r3, #5
 800c58e:	4a03      	ldr	r2, [pc, #12]	; (800c59c <Rte_Read_NvM_Block+0x30>)
 800c590:	4413      	add	r3, r2
 800c592:	603b      	str	r3, [r7, #0]
}
 800c594:	bf00      	nop
 800c596:	3708      	adds	r7, #8
 800c598:	46bd      	mov	sp, r7
 800c59a:	bd80      	pop	{r7, pc}
 800c59c:	20001578 	.word	0x20001578

0800c5a0 <Rte_Write_NvM_Block>:

void Rte_Write_NvM_Block(uint16 blockID, uint8 *data)
{
 800c5a0:	b580      	push	{r7, lr}
 800c5a2:	b082      	sub	sp, #8
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	6039      	str	r1, [r7, #0]
 800c5aa:	80fb      	strh	r3, [r7, #6]
	NvM_WriteBlock(blockID, data);
 800c5ac:	88fb      	ldrh	r3, [r7, #6]
 800c5ae:	6839      	ldr	r1, [r7, #0]
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	f7ff f805 	bl	800b5c0 <NvM_WriteBlock>
}
 800c5b6:	bf00      	nop
 800c5b8:	3708      	adds	r7, #8
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
	...

0800c5c0 <Rte_Write_AN0_Voltage_u16>:

void Rte_Write_AN0_Voltage_u16(uint16 voltage)
{
 800c5c0:	b480      	push	{r7}
 800c5c2:	b083      	sub	sp, #12
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	4603      	mov	r3, r0
 800c5c8:	80fb      	strh	r3, [r7, #6]
	Rte_ADC_AN0_Voltage = voltage;
 800c5ca:	4a04      	ldr	r2, [pc, #16]	; (800c5dc <Rte_Write_AN0_Voltage_u16+0x1c>)
 800c5cc:	88fb      	ldrh	r3, [r7, #6]
 800c5ce:	8013      	strh	r3, [r2, #0]
}
 800c5d0:	bf00      	nop
 800c5d2:	370c      	adds	r7, #12
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bc80      	pop	{r7}
 800c5d8:	4770      	bx	lr
 800c5da:	bf00      	nop
 800c5dc:	20001572 	.word	0x20001572

0800c5e0 <Rte_Read_AN0_Voltage_u16>:

void Rte_Read_AN0_Voltage_u16(uint16 *voltage)
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b082      	sub	sp, #8
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
	/* Disable interrupts */
	Rte_Call_EnterProtectedSection();
 800c5e8:	f7ff fe65 	bl	800c2b6 <Rte_Call_EnterProtectedSection>
	/* Read ADC value */
	*voltage = Rte_ADC_AN0_Voltage;
 800c5ec:	4b05      	ldr	r3, [pc, #20]	; (800c604 <Rte_Read_AN0_Voltage_u16+0x24>)
 800c5ee:	881b      	ldrh	r3, [r3, #0]
 800c5f0:	b29a      	uxth	r2, r3
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	801a      	strh	r2, [r3, #0]
	/* Enable interrupts */
	Rte_Call_LeaveProtectedSection();
 800c5f6:	f7ff fe66 	bl	800c2c6 <Rte_Call_LeaveProtectedSection>
}
 800c5fa:	bf00      	nop
 800c5fc:	3708      	adds	r7, #8
 800c5fe:	46bd      	mov	sp, r7
 800c600:	bd80      	pop	{r7, pc}
 800c602:	bf00      	nop
 800c604:	20001572 	.word	0x20001572

0800c608 <Rte_Write_AN2_Voltage_u16>:

void Rte_Write_AN2_Voltage_u16(uint16 voltage)
{
 800c608:	b480      	push	{r7}
 800c60a:	b083      	sub	sp, #12
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	4603      	mov	r3, r0
 800c610:	80fb      	strh	r3, [r7, #6]
	Rte_ADC_AN2_Voltage = voltage;
 800c612:	4a04      	ldr	r2, [pc, #16]	; (800c624 <Rte_Write_AN2_Voltage_u16+0x1c>)
 800c614:	88fb      	ldrh	r3, [r7, #6]
 800c616:	8013      	strh	r3, [r2, #0]
}
 800c618:	bf00      	nop
 800c61a:	370c      	adds	r7, #12
 800c61c:	46bd      	mov	sp, r7
 800c61e:	bc80      	pop	{r7}
 800c620:	4770      	bx	lr
 800c622:	bf00      	nop
 800c624:	20001574 	.word	0x20001574

0800c628 <Rte_Read_AN2_Voltage_u16>:

void Rte_Read_AN2_Voltage_u16(uint16 *voltage)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b082      	sub	sp, #8
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	6078      	str	r0, [r7, #4]
	/* Disable interrupts */
	Rte_Call_EnterProtectedSection();
 800c630:	f7ff fe41 	bl	800c2b6 <Rte_Call_EnterProtectedSection>
	/* Read ADC value */
	*voltage = Rte_ADC_AN2_Voltage;
 800c634:	4b05      	ldr	r3, [pc, #20]	; (800c64c <Rte_Read_AN2_Voltage_u16+0x24>)
 800c636:	881b      	ldrh	r3, [r3, #0]
 800c638:	b29a      	uxth	r2, r3
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	801a      	strh	r2, [r3, #0]
	/* Enable interrupts */
	Rte_Call_LeaveProtectedSection();
 800c63e:	f7ff fe42 	bl	800c2c6 <Rte_Call_LeaveProtectedSection>
}
 800c642:	bf00      	nop
 800c644:	3708      	adds	r7, #8
 800c646:	46bd      	mov	sp, r7
 800c648:	bd80      	pop	{r7, pc}
 800c64a:	bf00      	nop
 800c64c:	20001574 	.word	0x20001574

0800c650 <Rte_Read_Remote_D0>:

void Rte_Read_Remote_D0(uint8 *status)
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b082      	sub	sp, #8
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
	*status = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7);
 800c658:	2180      	movs	r1, #128	; 0x80
 800c65a:	4805      	ldr	r0, [pc, #20]	; (800c670 <Rte_Read_Remote_D0+0x20>)
 800c65c:	f7f7 fd06 	bl	800406c <HAL_GPIO_ReadPin>
 800c660:	4603      	mov	r3, r0
 800c662:	461a      	mov	r2, r3
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	701a      	strb	r2, [r3, #0]
}
 800c668:	bf00      	nop
 800c66a:	3708      	adds	r7, #8
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}
 800c670:	48000800 	.word	0x48000800

0800c674 <Rte_Read_Remote_D1>:

void Rte_Read_Remote_D1(uint8 *status)
{
 800c674:	b580      	push	{r7, lr}
 800c676:	b082      	sub	sp, #8
 800c678:	af00      	add	r7, sp, #0
 800c67a:	6078      	str	r0, [r7, #4]
	*status = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3);
 800c67c:	2108      	movs	r1, #8
 800c67e:	4805      	ldr	r0, [pc, #20]	; (800c694 <Rte_Read_Remote_D1+0x20>)
 800c680:	f7f7 fcf4 	bl	800406c <HAL_GPIO_ReadPin>
 800c684:	4603      	mov	r3, r0
 800c686:	461a      	mov	r2, r3
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	701a      	strb	r2, [r3, #0]
}
 800c68c:	bf00      	nop
 800c68e:	3708      	adds	r7, #8
 800c690:	46bd      	mov	sp, r7
 800c692:	bd80      	pop	{r7, pc}
 800c694:	48000400 	.word	0x48000400

0800c698 <Rte_Read_Remote_D2>:

void Rte_Read_Remote_D2(uint8 *status)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b082      	sub	sp, #8
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
	*status = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9);
 800c6a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c6a4:	4805      	ldr	r0, [pc, #20]	; (800c6bc <Rte_Read_Remote_D2+0x24>)
 800c6a6:	f7f7 fce1 	bl	800406c <HAL_GPIO_ReadPin>
 800c6aa:	4603      	mov	r3, r0
 800c6ac:	461a      	mov	r2, r3
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	701a      	strb	r2, [r3, #0]
}
 800c6b2:	bf00      	nop
 800c6b4:	3708      	adds	r7, #8
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	bd80      	pop	{r7, pc}
 800c6ba:	bf00      	nop
 800c6bc:	48000800 	.word	0x48000800

0800c6c0 <Rte_Read_Remote_D3>:

void Rte_Read_Remote_D3(uint8 *status)
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b082      	sub	sp, #8
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	6078      	str	r0, [r7, #4]
	*status = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 800c6c8:	2110      	movs	r1, #16
 800c6ca:	4805      	ldr	r0, [pc, #20]	; (800c6e0 <Rte_Read_Remote_D3+0x20>)
 800c6cc:	f7f7 fcce 	bl	800406c <HAL_GPIO_ReadPin>
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	461a      	mov	r2, r3
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	701a      	strb	r2, [r3, #0]
}
 800c6d8:	bf00      	nop
 800c6da:	3708      	adds	r7, #8
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}
 800c6e0:	48000400 	.word	0x48000400

0800c6e4 <Rte_Write_PB_13>:

/* Write Green pin state */
void Rte_Write_PB_13(boolean state)
{
 800c6e4:	b580      	push	{r7, lr}
 800c6e6:	b082      	sub	sp, #8
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	4603      	mov	r3, r0
 800c6ec:	71fb      	strb	r3, [r7, #7]
	if(TRUE == state)
 800c6ee:	79fb      	ldrb	r3, [r7, #7]
 800c6f0:	2b01      	cmp	r3, #1
 800c6f2:	d106      	bne.n	800c702 <Rte_Write_PB_13+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_GREEN, GPIO_PIN_SET);
 800c6f4:	2201      	movs	r2, #1
 800c6f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c6fa:	4807      	ldr	r0, [pc, #28]	; (800c718 <Rte_Write_PB_13+0x34>)
 800c6fc:	f7f7 fccd 	bl	800409a <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_GREEN, GPIO_PIN_RESET);
	}
}
 800c700:	e005      	b.n	800c70e <Rte_Write_PB_13+0x2a>
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_GREEN, GPIO_PIN_RESET);
 800c702:	2200      	movs	r2, #0
 800c704:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800c708:	4803      	ldr	r0, [pc, #12]	; (800c718 <Rte_Write_PB_13+0x34>)
 800c70a:	f7f7 fcc6 	bl	800409a <HAL_GPIO_WritePin>
}
 800c70e:	bf00      	nop
 800c710:	3708      	adds	r7, #8
 800c712:	46bd      	mov	sp, r7
 800c714:	bd80      	pop	{r7, pc}
 800c716:	bf00      	nop
 800c718:	48000400 	.word	0x48000400

0800c71c <Rte_Write_PB_14>:

/* Write Yellow pin state */
void Rte_Write_PB_14(boolean state)
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b082      	sub	sp, #8
 800c720:	af00      	add	r7, sp, #0
 800c722:	4603      	mov	r3, r0
 800c724:	71fb      	strb	r3, [r7, #7]
	if(TRUE == state)
 800c726:	79fb      	ldrb	r3, [r7, #7]
 800c728:	2b01      	cmp	r3, #1
 800c72a:	d106      	bne.n	800c73a <Rte_Write_PB_14+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_YELLOW, GPIO_PIN_SET);
 800c72c:	2201      	movs	r2, #1
 800c72e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800c732:	4807      	ldr	r0, [pc, #28]	; (800c750 <Rte_Write_PB_14+0x34>)
 800c734:	f7f7 fcb1 	bl	800409a <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_YELLOW, GPIO_PIN_RESET);
	}
}
 800c738:	e005      	b.n	800c746 <Rte_Write_PB_14+0x2a>
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_YELLOW, GPIO_PIN_RESET);
 800c73a:	2200      	movs	r2, #0
 800c73c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800c740:	4803      	ldr	r0, [pc, #12]	; (800c750 <Rte_Write_PB_14+0x34>)
 800c742:	f7f7 fcaa 	bl	800409a <HAL_GPIO_WritePin>
}
 800c746:	bf00      	nop
 800c748:	3708      	adds	r7, #8
 800c74a:	46bd      	mov	sp, r7
 800c74c:	bd80      	pop	{r7, pc}
 800c74e:	bf00      	nop
 800c750:	48000400 	.word	0x48000400

0800c754 <Rte_Write_PB_15>:

/* Write Red pin state */
void Rte_Write_PB_15(boolean state)
{
 800c754:	b580      	push	{r7, lr}
 800c756:	b082      	sub	sp, #8
 800c758:	af00      	add	r7, sp, #0
 800c75a:	4603      	mov	r3, r0
 800c75c:	71fb      	strb	r3, [r7, #7]
	if(TRUE == state)
 800c75e:	79fb      	ldrb	r3, [r7, #7]
 800c760:	2b01      	cmp	r3, #1
 800c762:	d106      	bne.n	800c772 <Rte_Write_PB_15+0x1e>
	{
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_RED, GPIO_PIN_SET);
 800c764:	2201      	movs	r2, #1
 800c766:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c76a:	4807      	ldr	r0, [pc, #28]	; (800c788 <Rte_Write_PB_15+0x34>)
 800c76c:	f7f7 fc95 	bl	800409a <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_RED, GPIO_PIN_RESET);
	}
}
 800c770:	e005      	b.n	800c77e <Rte_Write_PB_15+0x2a>
		HAL_GPIO_WritePin(GPIOB, LED_AUTOBRAKES_RED, GPIO_PIN_RESET);
 800c772:	2200      	movs	r2, #0
 800c774:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c778:	4803      	ldr	r0, [pc, #12]	; (800c788 <Rte_Write_PB_15+0x34>)
 800c77a:	f7f7 fc8e 	bl	800409a <HAL_GPIO_WritePin>
}
 800c77e:	bf00      	nop
 800c780:	3708      	adds	r7, #8
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}
 800c786:	bf00      	nop
 800c788:	48000400 	.word	0x48000400

0800c78c <Rte_Call_DCMotor_Set_Speed>:
{
	DC_MOTOR_Start(au8_MOTOR_Instance, au8_DIR, au8_SPEED);
}

void Rte_Call_DCMotor_Set_Speed(uint8 au8_MOTOR_Instance, uint8 au8_SPEED)
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b082      	sub	sp, #8
 800c790:	af00      	add	r7, sp, #0
 800c792:	4603      	mov	r3, r0
 800c794:	460a      	mov	r2, r1
 800c796:	71fb      	strb	r3, [r7, #7]
 800c798:	4613      	mov	r3, r2
 800c79a:	71bb      	strb	r3, [r7, #6]
	DC_MOTOR_Set_Speed(au8_MOTOR_Instance, au8_SPEED);
 800c79c:	79ba      	ldrb	r2, [r7, #6]
 800c79e:	79fb      	ldrb	r3, [r7, #7]
 800c7a0:	4611      	mov	r1, r2
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f7f5 fd70 	bl	8002288 <DC_MOTOR_Set_Speed>
}
 800c7a8:	bf00      	nop
 800c7aa:	3708      	adds	r7, #8
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}

0800c7b0 <Rte_Call_DCMotor_Set_Dir>:

void Rte_Call_DCMotor_Set_Dir(uint8 au8_MOTOR_Instance, uint8 au8_DIR)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b082      	sub	sp, #8
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	460a      	mov	r2, r1
 800c7ba:	71fb      	strb	r3, [r7, #7]
 800c7bc:	4613      	mov	r3, r2
 800c7be:	71bb      	strb	r3, [r7, #6]
	DC_MOTOR_Set_Dir(au8_MOTOR_Instance, au8_DIR);
 800c7c0:	79ba      	ldrb	r2, [r7, #6]
 800c7c2:	79fb      	ldrb	r3, [r7, #7]
 800c7c4:	4611      	mov	r1, r2
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	f7f5 fdae 	bl	8002328 <DC_MOTOR_Set_Dir>
}
 800c7cc:	bf00      	nop
 800c7ce:	3708      	adds	r7, #8
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	bd80      	pop	{r7, pc}

0800c7d4 <memset>:
 800c7d4:	4402      	add	r2, r0
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	4293      	cmp	r3, r2
 800c7da:	d100      	bne.n	800c7de <memset+0xa>
 800c7dc:	4770      	bx	lr
 800c7de:	f803 1b01 	strb.w	r1, [r3], #1
 800c7e2:	e7f9      	b.n	800c7d8 <memset+0x4>

0800c7e4 <__libc_init_array>:
 800c7e4:	b570      	push	{r4, r5, r6, lr}
 800c7e6:	4d0d      	ldr	r5, [pc, #52]	; (800c81c <__libc_init_array+0x38>)
 800c7e8:	4c0d      	ldr	r4, [pc, #52]	; (800c820 <__libc_init_array+0x3c>)
 800c7ea:	1b64      	subs	r4, r4, r5
 800c7ec:	10a4      	asrs	r4, r4, #2
 800c7ee:	2600      	movs	r6, #0
 800c7f0:	42a6      	cmp	r6, r4
 800c7f2:	d109      	bne.n	800c808 <__libc_init_array+0x24>
 800c7f4:	4d0b      	ldr	r5, [pc, #44]	; (800c824 <__libc_init_array+0x40>)
 800c7f6:	4c0c      	ldr	r4, [pc, #48]	; (800c828 <__libc_init_array+0x44>)
 800c7f8:	f000 f818 	bl	800c82c <_init>
 800c7fc:	1b64      	subs	r4, r4, r5
 800c7fe:	10a4      	asrs	r4, r4, #2
 800c800:	2600      	movs	r6, #0
 800c802:	42a6      	cmp	r6, r4
 800c804:	d105      	bne.n	800c812 <__libc_init_array+0x2e>
 800c806:	bd70      	pop	{r4, r5, r6, pc}
 800c808:	f855 3b04 	ldr.w	r3, [r5], #4
 800c80c:	4798      	blx	r3
 800c80e:	3601      	adds	r6, #1
 800c810:	e7ee      	b.n	800c7f0 <__libc_init_array+0xc>
 800c812:	f855 3b04 	ldr.w	r3, [r5], #4
 800c816:	4798      	blx	r3
 800c818:	3601      	adds	r6, #1
 800c81a:	e7f2      	b.n	800c802 <__libc_init_array+0x1e>
 800c81c:	0800c8d0 	.word	0x0800c8d0
 800c820:	0800c8d0 	.word	0x0800c8d0
 800c824:	0800c8d0 	.word	0x0800c8d0
 800c828:	0800c8d4 	.word	0x0800c8d4

0800c82c <_init>:
 800c82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c82e:	bf00      	nop
 800c830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c832:	bc08      	pop	{r3}
 800c834:	469e      	mov	lr, r3
 800c836:	4770      	bx	lr

0800c838 <_fini>:
 800c838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c83a:	bf00      	nop
 800c83c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c83e:	bc08      	pop	{r3}
 800c840:	469e      	mov	lr, r3
 800c842:	4770      	bx	lr
