
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.dcp' for cell 'system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_1/system_rst_ps7_0_100M_1.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2106.430 ; gain = 0.000 ; free physical = 21354 ; free virtual = 29228
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_1/system_rst_ps7_0_100M_1_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_1/system_rst_ps7_0_100M_1_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_1/system_rst_ps7_0_100M_1.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.gen/sources_1/bd/system/ip/system_rst_ps7_0_100M_1/system_rst_ps7_0_100M_1.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.891 ; gain = 0.000 ; free physical = 21241 ; free virtual = 29115
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2397.891 ; gain = 643.805 ; free physical = 21241 ; free virtual = 29115
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2397.891 ; gain = 0.000 ; free physical = 21228 ; free virtual = 29103

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13ff8b7a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2810.473 ; gain = 412.582 ; free physical = 20858 ; free virtual = 28747

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 into driver instance system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1665fd453

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3090.363 ; gain = 0.000 ; free physical = 20609 ; free virtual = 28498
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Retarget, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1665fd453

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3090.363 ; gain = 0.000 ; free physical = 20609 ; free virtual = 28498
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d26b9abf

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3090.363 ; gain = 0.000 ; free physical = 20609 ; free virtual = 28498
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 103 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d26b9abf

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3122.379 ; gain = 32.016 ; free physical = 20609 ; free virtual = 28498
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d26b9abf

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3122.379 ; gain = 32.016 ; free physical = 20609 ; free virtual = 28498
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 126828ce0

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3122.379 ; gain = 32.016 ; free physical = 20609 ; free virtual = 28498
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              38  |                                             13  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             103  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.379 ; gain = 0.000 ; free physical = 20608 ; free virtual = 28498
Ending Logic Optimization Task | Checksum: abd21a55

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3122.379 ; gain = 32.016 ; free physical = 20608 ; free virtual = 28498

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: abd21a55

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.379 ; gain = 0.000 ; free physical = 20608 ; free virtual = 28498

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: abd21a55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.379 ; gain = 0.000 ; free physical = 20608 ; free virtual = 28498

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.379 ; gain = 0.000 ; free physical = 20608 ; free virtual = 28498
Ending Netlist Obfuscation Task | Checksum: abd21a55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3122.379 ; gain = 0.000 ; free physical = 20608 ; free virtual = 28498
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3122.379 ; gain = 724.488 ; free physical = 20608 ; free virtual = 28498
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3170.402 ; gain = 40.020 ; free physical = 20595 ; free virtual = 28485
INFO: [Common 17-1381] The checkpoint '/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20563 ; free virtual = 28456
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 74fb3acf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20563 ; free virtual = 28456
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20563 ; free virtual = 28456

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1319dc9f0

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20553 ; free virtual = 28448

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 132fce3d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20561 ; free virtual = 28457

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 132fce3d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20561 ; free virtual = 28457
Phase 1 Placer Initialization | Checksum: 132fce3d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20561 ; free virtual = 28457

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12e40c5ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20541 ; free virtual = 28438

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 142d145e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20546 ; free virtual = 28443

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 142d145e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20546 ; free virtual = 28443

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 113de802b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20539 ; free virtual = 28437

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 26 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 11 nets or LUTs. Breaked 0 LUT, combined 11 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20535 ; free virtual = 28436

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             11  |                    11  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             11  |                    11  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 189774141

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20535 ; free virtual = 28436
Phase 2.4 Global Placement Core | Checksum: 1cd0aa5f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20535 ; free virtual = 28436
Phase 2 Global Placement | Checksum: 1cd0aa5f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20535 ; free virtual = 28436

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ad1e6b25

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20535 ; free virtual = 28436

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c7a867c6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20535 ; free virtual = 28436

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17e257be3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20535 ; free virtual = 28436

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d87d8751

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20535 ; free virtual = 28436

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 148fc562f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20530 ; free virtual = 28432

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b025fe35

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20530 ; free virtual = 28432

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d97d81c3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20530 ; free virtual = 28432
Phase 3 Detail Placement | Checksum: d97d81c3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20530 ; free virtual = 28432

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dbd50809

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.756 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 110acc4d9

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: fb6ab14c

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429
Phase 4.1.1.1 BUFG Insertion | Checksum: dbd50809

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.756. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 160267780

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429
Phase 4.1 Post Commit Optimization | Checksum: 160267780

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 160267780

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 160267780

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429
Phase 4.3 Placer Reporting | Checksum: 160267780

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 189684c4a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429
Ending Placer Task | Checksum: edd5a690

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20528 ; free virtual = 28429
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20543 ; free virtual = 28447
INFO: [Common 17-1381] The checkpoint '/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20534 ; free virtual = 28437
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20554 ; free virtual = 28457
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20534 ; free virtual = 28437
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3242.438 ; gain = 0.000 ; free physical = 20514 ; free virtual = 28421
INFO: [Common 17-1381] The checkpoint '/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1ff22b6 ConstDB: 0 ShapeSum: ebd683da RouteDB: 0
Post Restoration Checksum: NetGraph: 20a90c46 NumContArr: 80d6d617 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: a17fe25d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3287.895 ; gain = 37.957 ; free physical = 20395 ; free virtual = 28300

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a17fe25d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3318.895 ; gain = 68.957 ; free physical = 20360 ; free virtual = 28265

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a17fe25d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3318.895 ; gain = 68.957 ; free physical = 20360 ; free virtual = 28266
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 13cddce7d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20343 ; free virtual = 28249
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.817 | TNS=0.000  | WHS=-0.239 | THS=-22.735|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1510
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1510
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: ef9194e6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20340 ; free virtual = 28246

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ef9194e6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20340 ; free virtual = 28246
Phase 3 Initial Routing | Checksum: 1aacd2413

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20340 ; free virtual = 28245

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.755 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1da9e88e3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20339 ; free virtual = 28245

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.755 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 156a829ee

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20339 ; free virtual = 28245

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.755 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b9807f33

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20339 ; free virtual = 28245
Phase 4 Rip-up And Reroute | Checksum: 1b9807f33

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20339 ; free virtual = 28245

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b9807f33

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20339 ; free virtual = 28245

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b9807f33

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20339 ; free virtual = 28245
Phase 5 Delay and Skew Optimization | Checksum: 1b9807f33

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20339 ; free virtual = 28245

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aa5d56cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20339 ; free virtual = 28245
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.870 | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10faebde3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20339 ; free virtual = 28245
Phase 6 Post Hold Fix | Checksum: 10faebde3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20339 ; free virtual = 28245

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.190276 %
  Global Horizontal Routing Utilization  = 0.261663 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f54ab1dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20339 ; free virtual = 28245

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f54ab1dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3347.777 ; gain = 97.840 ; free physical = 20338 ; free virtual = 28244

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10627c0ba

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3363.785 ; gain = 113.848 ; free physical = 20337 ; free virtual = 28243

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.870 | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10627c0ba

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3363.785 ; gain = 113.848 ; free physical = 20337 ; free virtual = 28243
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3363.785 ; gain = 113.848 ; free physical = 20373 ; free virtual = 28279

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3363.785 ; gain = 121.348 ; free physical = 20373 ; free virtual = 28279
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3363.785 ; gain = 0.000 ; free physical = 20363 ; free virtual = 28272
INFO: [Common 17-1381] The checkpoint '/home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/platform/xil_prj/zedio_hw/zedTestIO/zedTestIO.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3692.453 ; gain = 239.910 ; free physical = 20334 ; free virtual = 28251
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 14:16:38 2023...
