///Reader of register DIFSEL
pub type R = crate::R<u32, super::DIFSEL>;
///Writer for register DIFSEL
pub type W = crate::W<u32, super::DIFSEL>;
///Register DIFSEL `reset()`'s with value 0
impl crate::ResetValue for super::DIFSEL {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
///Differential mode for channels 0
///
///Value on reset: 0
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum DIFSEL_0_A {
    ///0: Input channel is configured in single-ended mode
    SINGLEENDED = 0,
    ///1: Input channel is configured in differential mode
    DIFFERENTIAL = 1,
}
impl From<DIFSEL_0_A> for bool {
    #[inline(always)]
    fn from(variant: DIFSEL_0_A) -> Self {
        variant as u8 != 0
    }
}
///Reader of field `DIFSEL_0`
pub type DIFSEL_0_R = crate::R<bool, DIFSEL_0_A>;
impl DIFSEL_0_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub fn variant(&self) -> DIFSEL_0_A {
        match self.bits {
            false => DIFSEL_0_A::SINGLEENDED,
            true => DIFSEL_0_A::DIFFERENTIAL,
        }
    }
    ///Checks if the value of the field is `SINGLEENDED`
    #[inline(always)]
    pub fn is_single_ended(&self) -> bool {
        *self == DIFSEL_0_A::SINGLEENDED
    }
    ///Checks if the value of the field is `DIFFERENTIAL`
    #[inline(always)]
    pub fn is_differential(&self) -> bool {
        *self == DIFSEL_0_A::DIFFERENTIAL
    }
}
///Write proxy for field `DIFSEL_0`
pub struct DIFSEL_0_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_0_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_0_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_1_A = DIFSEL_0_A;
///Reader of field `DIFSEL_1`
pub type DIFSEL_1_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_1`
pub struct DIFSEL_1_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_1_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_1_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_2_A = DIFSEL_0_A;
///Reader of field `DIFSEL_2`
pub type DIFSEL_2_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_2`
pub struct DIFSEL_2_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_2_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_2_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_3_A = DIFSEL_0_A;
///Reader of field `DIFSEL_3`
pub type DIFSEL_3_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_3`
pub struct DIFSEL_3_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_3_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_3_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_4_A = DIFSEL_0_A;
///Reader of field `DIFSEL_4`
pub type DIFSEL_4_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_4`
pub struct DIFSEL_4_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_4_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_4_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_5_A = DIFSEL_0_A;
///Reader of field `DIFSEL_5`
pub type DIFSEL_5_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_5`
pub struct DIFSEL_5_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_5_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_5_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u32) & 0x01) << 5);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_6_A = DIFSEL_0_A;
///Reader of field `DIFSEL_6`
pub type DIFSEL_6_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_6`
pub struct DIFSEL_6_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_6_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_6_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_7_A = DIFSEL_0_A;
///Reader of field `DIFSEL_7`
pub type DIFSEL_7_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_7`
pub struct DIFSEL_7_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_7_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_7_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u32) & 0x01) << 7);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_8_A = DIFSEL_0_A;
///Reader of field `DIFSEL_8`
pub type DIFSEL_8_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_8`
pub struct DIFSEL_8_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_8_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_8_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 8)) | (((value as u32) & 0x01) << 8);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_9_A = DIFSEL_0_A;
///Reader of field `DIFSEL_9`
pub type DIFSEL_9_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_9`
pub struct DIFSEL_9_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_9_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_9_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 9)) | (((value as u32) & 0x01) << 9);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_10_A = DIFSEL_0_A;
///Reader of field `DIFSEL_10`
pub type DIFSEL_10_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_10`
pub struct DIFSEL_10_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_10_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_10_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_11_A = DIFSEL_0_A;
///Reader of field `DIFSEL_11`
pub type DIFSEL_11_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_11`
pub struct DIFSEL_11_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_11_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_11_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 11)) | (((value as u32) & 0x01) << 11);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_12_A = DIFSEL_0_A;
///Reader of field `DIFSEL_12`
pub type DIFSEL_12_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_12`
pub struct DIFSEL_12_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_12_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_12_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 12)) | (((value as u32) & 0x01) << 12);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_13_A = DIFSEL_0_A;
///Reader of field `DIFSEL_13`
pub type DIFSEL_13_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_13`
pub struct DIFSEL_13_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_13_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_13_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 13)) | (((value as u32) & 0x01) << 13);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_14_A = DIFSEL_0_A;
///Reader of field `DIFSEL_14`
pub type DIFSEL_14_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_14`
pub struct DIFSEL_14_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_14_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_14_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 14)) | (((value as u32) & 0x01) << 14);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_15_A = DIFSEL_0_A;
///Reader of field `DIFSEL_15`
pub type DIFSEL_15_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_15`
pub struct DIFSEL_15_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_15_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_15_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 15)) | (((value as u32) & 0x01) << 15);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_16_A = DIFSEL_0_A;
///Reader of field `DIFSEL_16`
pub type DIFSEL_16_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_16`
pub struct DIFSEL_16_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_16_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_16_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 16)) | (((value as u32) & 0x01) << 16);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_17_A = DIFSEL_0_A;
///Reader of field `DIFSEL_17`
pub type DIFSEL_17_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_17`
pub struct DIFSEL_17_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_17_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_17_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 17)) | (((value as u32) & 0x01) << 17);
        self.w
    }
}
///Differential mode for channels 0
pub type DIFSEL_18_A = DIFSEL_0_A;
///Reader of field `DIFSEL_18`
pub type DIFSEL_18_R = crate::R<bool, DIFSEL_0_A>;
///Write proxy for field `DIFSEL_18`
pub struct DIFSEL_18_W<'a> {
    w: &'a mut W,
}
impl<'a> DIFSEL_18_W<'a> {
    ///Writes `variant` to the field
    #[inline(always)]
    pub fn variant(self, variant: DIFSEL_18_A) -> &'a mut W {
        {
            self.bit(variant.into())
        }
    }
    ///Input channel is configured in single-ended mode
    #[inline(always)]
    pub fn single_ended(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::SINGLEENDED)
    }
    ///Input channel is configured in differential mode
    #[inline(always)]
    pub fn differential(self) -> &'a mut W {
        self.variant(DIFSEL_0_A::DIFFERENTIAL)
    }
    ///Sets the field bit
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    ///Clears the field bit
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    ///Writes raw bits to the field
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 18)) | (((value as u32) & 0x01) << 18);
        self.w
    }
}
impl R {
    ///Bit 0 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_0(&self) -> DIFSEL_0_R {
        DIFSEL_0_R::new((self.bits & 0x01) != 0)
    }
    ///Bit 1 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_1(&self) -> DIFSEL_1_R {
        DIFSEL_1_R::new(((self.bits >> 1) & 0x01) != 0)
    }
    ///Bit 2 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_2(&self) -> DIFSEL_2_R {
        DIFSEL_2_R::new(((self.bits >> 2) & 0x01) != 0)
    }
    ///Bit 3 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_3(&self) -> DIFSEL_3_R {
        DIFSEL_3_R::new(((self.bits >> 3) & 0x01) != 0)
    }
    ///Bit 4 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_4(&self) -> DIFSEL_4_R {
        DIFSEL_4_R::new(((self.bits >> 4) & 0x01) != 0)
    }
    ///Bit 5 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_5(&self) -> DIFSEL_5_R {
        DIFSEL_5_R::new(((self.bits >> 5) & 0x01) != 0)
    }
    ///Bit 6 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_6(&self) -> DIFSEL_6_R {
        DIFSEL_6_R::new(((self.bits >> 6) & 0x01) != 0)
    }
    ///Bit 7 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_7(&self) -> DIFSEL_7_R {
        DIFSEL_7_R::new(((self.bits >> 7) & 0x01) != 0)
    }
    ///Bit 8 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_8(&self) -> DIFSEL_8_R {
        DIFSEL_8_R::new(((self.bits >> 8) & 0x01) != 0)
    }
    ///Bit 9 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_9(&self) -> DIFSEL_9_R {
        DIFSEL_9_R::new(((self.bits >> 9) & 0x01) != 0)
    }
    ///Bit 10 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_10(&self) -> DIFSEL_10_R {
        DIFSEL_10_R::new(((self.bits >> 10) & 0x01) != 0)
    }
    ///Bit 11 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_11(&self) -> DIFSEL_11_R {
        DIFSEL_11_R::new(((self.bits >> 11) & 0x01) != 0)
    }
    ///Bit 12 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_12(&self) -> DIFSEL_12_R {
        DIFSEL_12_R::new(((self.bits >> 12) & 0x01) != 0)
    }
    ///Bit 13 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_13(&self) -> DIFSEL_13_R {
        DIFSEL_13_R::new(((self.bits >> 13) & 0x01) != 0)
    }
    ///Bit 14 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_14(&self) -> DIFSEL_14_R {
        DIFSEL_14_R::new(((self.bits >> 14) & 0x01) != 0)
    }
    ///Bit 15 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_15(&self) -> DIFSEL_15_R {
        DIFSEL_15_R::new(((self.bits >> 15) & 0x01) != 0)
    }
    ///Bit 16 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_16(&self) -> DIFSEL_16_R {
        DIFSEL_16_R::new(((self.bits >> 16) & 0x01) != 0)
    }
    ///Bit 17 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_17(&self) -> DIFSEL_17_R {
        DIFSEL_17_R::new(((self.bits >> 17) & 0x01) != 0)
    }
    ///Bit 18 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_18(&self) -> DIFSEL_18_R {
        DIFSEL_18_R::new(((self.bits >> 18) & 0x01) != 0)
    }
}
impl W {
    ///Bit 0 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_0(&mut self) -> DIFSEL_0_W {
        DIFSEL_0_W { w: self }
    }
    ///Bit 1 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_1(&mut self) -> DIFSEL_1_W {
        DIFSEL_1_W { w: self }
    }
    ///Bit 2 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_2(&mut self) -> DIFSEL_2_W {
        DIFSEL_2_W { w: self }
    }
    ///Bit 3 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_3(&mut self) -> DIFSEL_3_W {
        DIFSEL_3_W { w: self }
    }
    ///Bit 4 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_4(&mut self) -> DIFSEL_4_W {
        DIFSEL_4_W { w: self }
    }
    ///Bit 5 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_5(&mut self) -> DIFSEL_5_W {
        DIFSEL_5_W { w: self }
    }
    ///Bit 6 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_6(&mut self) -> DIFSEL_6_W {
        DIFSEL_6_W { w: self }
    }
    ///Bit 7 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_7(&mut self) -> DIFSEL_7_W {
        DIFSEL_7_W { w: self }
    }
    ///Bit 8 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_8(&mut self) -> DIFSEL_8_W {
        DIFSEL_8_W { w: self }
    }
    ///Bit 9 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_9(&mut self) -> DIFSEL_9_W {
        DIFSEL_9_W { w: self }
    }
    ///Bit 10 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_10(&mut self) -> DIFSEL_10_W {
        DIFSEL_10_W { w: self }
    }
    ///Bit 11 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_11(&mut self) -> DIFSEL_11_W {
        DIFSEL_11_W { w: self }
    }
    ///Bit 12 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_12(&mut self) -> DIFSEL_12_W {
        DIFSEL_12_W { w: self }
    }
    ///Bit 13 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_13(&mut self) -> DIFSEL_13_W {
        DIFSEL_13_W { w: self }
    }
    ///Bit 14 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_14(&mut self) -> DIFSEL_14_W {
        DIFSEL_14_W { w: self }
    }
    ///Bit 15 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_15(&mut self) -> DIFSEL_15_W {
        DIFSEL_15_W { w: self }
    }
    ///Bit 16 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_16(&mut self) -> DIFSEL_16_W {
        DIFSEL_16_W { w: self }
    }
    ///Bit 17 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_17(&mut self) -> DIFSEL_17_W {
        DIFSEL_17_W { w: self }
    }
    ///Bit 18 - Differential mode for channels 0
    #[inline(always)]
    pub fn difsel_18(&mut self) -> DIFSEL_18_W {
        DIFSEL_18_W { w: self }
    }
}
