########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
########################################

TOP_MODULE := top_level
PWD := $(shell pwd)
PROJECT := yarr
PROJECT_FILE := $(PROJECT).xpr
TOOL_PATH := /opt/Xilinx/Vivado/2016.2/bin
TCL_INTERPRETER := vivado -mode tcl -source
ifneq ($(strip $(TOOL_PATH)),)
TCL_INTERPRETER := $(TOOL_PATH)/$(TCL_INTERPRETER)
endif

SYN_FAMILY := 
SYN_DEVICE := xc7k325
SYN_PACKAGE := tfbg676
SYN_GRADE := -2

TCL_CREATE := create_project $(PROJECT) ./
TCL_OPEN := open_project $(PROJECT_FILE)
TCL_CLOSE := exit
ifneq ($(wildcard $(PROJECT_FILE)),)
TCL_CREATE := $(TCL_OPEN)
endif

#target for performing local synthesis
all: bitstream

SOURCES_VerilogFile := \
../../../rtl/kintex7/rx-core/descrambler.v

SOURCES_XCIFile := \
../../../ip-cores/kintex7/fifo_605x32/fifo_605x32.xci \
../../../ip-cores/kintex7/axis_data_fifo_1/axis_data_fifo_1.xci \
../../../ip-cores/kintex7/ila_wsh_pipe/ila_wsh_pipe.xci \
../../../ip-cores/kintex7/axis_data_fifo_0/axis_data_fifo_0.xci \
../../../ip-cores/kintex7/mig_7series_0/mig_7series_0.xci \
../../../ip-cores/kintex7/tx_fifo/tx_fifo.xci \
../../../ip-cores/kintex7/rx_bridge_ctrl_fifo/rx_bridge_ctrl_fifo.xci \
../../../ip-cores/kintex7/fifo_32x512/fifo_32x512.xci \
../../../ip-cores/kintex7/fifo_29x32/fifo_29x32.xci \
../../../ip-cores/kintex7/fifo_96x512_1/fifo_96x512.xci \
../../../ip-cores/kintex7/rx_channel_fifo/rx_channel_fifo.xci \
../../../ip-cores/kintex7/ila_ddr/ila_ddr.xci \
../../../ip-cores/kintex7/fifo_8x32/fifo_8x32.xci \
../../../ip-cores/kintex7/pcie_7x_0/pcie_7x_0.xci \
../../../ip-cores/kintex7/ila_axis/ila_axis.xci \
../../../ip-cores/kintex7/l2p_fifo64/l2p_fifo64.xci \
../../../ip-cores/kintex7/fifo_256x16/fifo_256x16.xci \
../../../ip-cores/kintex7/fifo_64x512/fifo_64x512.xci \
../../../ip-cores/kintex7/rx_bridge_fifo/rx_bridge_fifo.xci \
../../../ip-cores/kintex7/ila_rx_dma_wb/ila_rx_dma_wb.xci \
../../../ip-cores/kintex7/clk_gen/clk_gen.xci

SOURCES_VHDLFile := \
../../../rtl/kintex7/rx-core/wb_rx_bridge.vhd \
../../../rtl/trigger-logic/edge_detector.vhd \
../../../rtl/tx-core/wb_tx_core.vhd \
../../../rtl/common/generic_async_fifo_wrapper.vhd \
../../../rtl/common/k_dual_bram.vhd \
../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_bram.vhd \
../../../rtl/kintex7/rx-core/wb_rx_core.vhd \
../../../rtl/kintex7/wbexp-core/p2l_decoder.vhd \
../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_lut.vhd \
../../../rtl/kintex7/wbexp-core/l2p_arbiter.vhd \
../../../rtl/common/common_pkg.vhd \
../../../rtl/kintex7/wbexp-core/l2p_dma_master.vhd \
../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_wrapper.vhd \
../../../rtl/trigger-logic/eudet_tlu.vhd \
../app.vhd \
../../../rtl/common/synchronizer.vhd \
../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_pkg.vhd \
../../../rtl/kintex7/wbexp-core/l2p_fifo.vhd \
../../../rtl/kintex7/wbexp-core/wbmaster32.vhd \
../../../rtl/kintex7/rx-core/gearbox32to66.vhd \
../../../rtl/kintex7/ddr3k7-core/ddr3_ctrl_wb.vhd \
board_pkg.vhd \
../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_lut_base.vhd \
../../../rtl/i2c-master/i2c_master_registers.vhd \
../../../rtl/kintex7/wbexp-core/gn4124_core_pkg.vhd \
../app_pkg.vhd \
../../../rtl/kintex7/wbexp-core/wbexp_core_pkg.vhd \
../../../rtl/common/rr_arbiter.vhd \
../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_top.vhd \
../../../rtl/i2c-master/i2c_master_byte_ctrl.vhd \
../../../rtl/i2c-master/i2c_master_wb_top.vhd \
../../../rtl/kintex7/rx-core/fei4_rx_channel.vhd \
../bram_yarr.vhd \
../../../rtl/kintex7/ddr3k7-core/ddr3_write_core.vhd \
../../../rtl/kintex7/wbexp-core/wbexp_core.vhd \
../../../rtl/trigger-logic/delayer.vhd \
../../../rtl/kintex7/rx-core/xapp1017/serdes_1_to_468_idelay_ddr.vhd \
../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_disp.vhd \
../../../rtl/kintex7/wbexp-core/dma_controller.vhd \
../../../rtl/trigger-logic/wb_trigger_logic.vhd \
../../../rtl/kintex7/rx-core/xapp1017/delay_controller_wrap.vhd \
../../../rtl/kintex7/wbexp-core/dma_controller_wb_slave.vhd \
../../../rtl/i2c-master/i2c_master_bit_ctrl.vhd \
../../../rtl/kintex7/ddr3k7-core/ddr3_read_core.vhd \
../../../rtl/tx-core/serial_port.vhd \
../../../rtl/kintex7/rx-core/aurora_rx_channel.vhd \
../../../rtl/kintex7/wbexp-core/p2l_dma_master.vhd \
../../../rtl/kintex7/rx-core/decode_8b10b/decode_8b10b_rtl.vhd \
../../../rtl/tx-core/trigger_unit.vhd \
../../../rtl/common/wb_addr_decoder.vhd \
../../../rtl/kintex7/rx-core/cdr_serdes.vhd \
../../../rtl/kintex7/rx-core/data_alignment.vhd \
../../../rtl/tx-core/tx_channel.vhd \
../../../rtl/kintex7/rx-core/aurora_rx_lane.vhd \
../../../rtl/common/wb_spi.vhd \
../../../rtl/common/simple_counter.vhd

SOURCES_XDCFile := \
../xpressk7-fmc-quad-dp-ohio.xdc \
../xpressk7.xdc \
../xpressk7-timing.xdc

files.tcl:
		@$(foreach sourcefile, $(SOURCES_VerilogFile), echo "add_files -norecurse $(sourcefile); set_property IS_GLOBAL_INCLUDE 1 [get_files $(sourcefile)]" >> $@ &)
		@$(foreach sourcefile, $(SOURCES_XCIFile), echo "add_files -norecurse $(sourcefile); set_property IS_GLOBAL_INCLUDE 1 [get_files $(sourcefile)]" >> $@ &)
		@$(foreach sourcefile, $(SOURCES_VHDLFile), echo "add_files -norecurse $(sourcefile); set_property IS_GLOBAL_INCLUDE 1 [get_files $(sourcefile)]" >> $@ &)
		@$(foreach sourcefile, $(SOURCES_XDCFile), echo "add_files -norecurse $(sourcefile); set_property IS_GLOBAL_INCLUDE 1 [get_files $(sourcefile)]" >> $@ &)

SYN_PRE_PROJECT_CMD := 
SYN_POST_PROJECT_CMD := 

SYN_PRE_SYNTHESIZE_CMD := 
SYN_POST_SYNTHESIZE_CMD := 

SYN_PRE_PAR_CMD := 
SYN_POST_PAR_CMD := 

SYN_PRE_BITSTREAM_CMD := 
SYN_POST_BITSTREAM_CMD := 

project.tcl:
		echo $(TCL_CREATE) >> $@
		echo set_property "part" "$(SYN_DEVICE)$(SYN_PACKAGE)$(SYN_GRADE)" [current_project] >> $@
		echo set_property "target_language" "VHDL" [current_project] >> $@
		echo set_property "top" "$(TOP_MODULE)" [get_property srcset [current_run]] >> $@
		echo set_property "ip_repo_paths" "../../../ip-cores" [current_fileset] >> $@
		echo source files.tcl >> $@
		echo update_compile_order -fileset sources_1 >> $@
		echo update_compile_order -fileset sim_1 >> $@
		echo $(TCL_CLOSE) >> $@

project: files.tcl project.tcl
		$(SYN_PRE_PROJECT_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_PROJECT_CMD)
		touch $@

synthesize.tcl:
		echo $(TCL_OPEN) >> $@
		echo  >> $@
		echo reset_run synth_1 >> $@
		echo launch_runs synth_1 >> $@
		echo wait_on_run synth_1 >> $@
		echo set result [get_property STATUS [get_runs synth_1]] >> $@
		echo set keyword [lindex [split '$$'result " "] end] >> $@
		echo if { '$$'keyword != \"Complete!\" } { >> $@
		echo     exit 1 >> $@
		echo } >> $@
		echo $(TCL_CLOSE) >> $@

synthesize: project synthesize.tcl
		$(SYN_PRE_SYNTHESIZE_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_SYNTHESIZE_CMD)
		touch $@

par.tcl:
		echo $(TCL_OPEN) >> $@
		echo  >> $@
		echo reset_run impl_1 >> $@
		echo launch_runs impl_1 >> $@
		echo wait_on_run impl_1 >> $@
		echo set result [get_property STATUS [get_runs impl_1]] >> $@
		echo set keyword [lindex [split '$$'result " "] end] >> $@
		echo if { '$$'keyword != \"Complete!\" } { >> $@
		echo     exit 1 >> $@
		echo } >> $@
		echo $(TCL_CLOSE) >> $@

par: synthesize par.tcl
		$(SYN_PRE_PAR_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_PAR_CMD)
		touch $@

bitstream.tcl:
		echo $(TCL_OPEN) >> $@
		echo launch_runs impl_1 -to_step write_bitstream >> $@
		echo wait_on_run impl_1 >> $@
		echo $(TCL_CLOSE) >> $@

bitstream: par bitstream.tcl
		$(SYN_PRE_BITSTREAM_CMD)
		$(TCL_INTERPRETER) $@.tcl
		$(SYN_POST_BITSTREAM_CMD)
		touch $@

CLEAN_TARGETS := $(LIBS) .Xil *.jou *.log *.pb $(PROJECT).cache $(PROJECT).data work $(PROJECT).runs $(PROJECT).hw $(PROJECT).ip_user_files $(PROJECT_FILE)

clean:
		rm -rf $(CLEAN_TARGETS)
		rm -rf project synthesize translate map par bitstream
		rm -rf project.tcl synthesize.tcl translate.tcl map.tcl par.tcl bitstream.tcl files.tcl

mrproper: clean
		rm -rf *.bit *.bin

.PHONY: mrproper clean all
