Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Sep 13 16:18:14 2024
| Host         : dario-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AES_encoderOnBoard_timing_summary_routed.rpt -pb AES_encoderOnBoard_timing_summary_routed.pb -rpx AES_encoderOnBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_encoderOnBoard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.817        0.000                      0                  591        0.161        0.000                      0                  591        9.500        0.000                       0                   294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        12.817        0.000                      0                  591        0.161        0.000                      0                  591        9.500        0.000                       0                   294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       12.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.817ns  (required time - arrival time)
  Source:                 temp_value_reg[127]_i_3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temp_value_reg[127]_i_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.702ns (41.214%)  route 3.854ns (58.786%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 25.135 - 20.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.843     5.445    CLK_IBUF_BUFG
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y71         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.899 r  temp_value_reg[127]_i_3/DOADO[4]
                         net (fo=4, routed)           1.577     9.476    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[23]_1[4]
    SLICE_X18Y177        LUT6 (Prop_lut6_I2_O)        0.124     9.600 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[20]_i_1__0/O
                         net (fo=2, routed)           1.380    10.980    aes_enc/dp/keyGenerator/round_key_reg/d[20]
    SLICE_X15Y176        LUT2 (Prop_lut2_I0_O)        0.124    11.104 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[127]_i_15/O
                         net (fo=1, routed)           0.897    12.001    aes_enc_n_22
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.713    25.135    CLK_IBUF_BUFG
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKBWRCLK
                         clock pessimism              0.284    25.419    
                         clock uncertainty           -0.035    25.384    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    24.818    temp_value_reg[127]_i_3
  -------------------------------------------------------------------
                         required time                         24.818    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                 12.817    

Slack (MET) :             12.862ns  (required time - arrival time)
  Source:                 temp_value_reg[103]_i_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 2.732ns (43.335%)  route 3.572ns (56.665%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.849     5.451    CLK_IBUF_BUFG
    RAMB18_X0Y72         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y72         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.905 r  temp_value_reg[103]_i_2/DOADO[2]
                         net (fo=4, routed)           1.626     9.531    aes_enc/dp/keyGenerator/round_key_reg/DOADO[2]
    SLICE_X20Y184        LUT6 (Prop_lut6_I2_O)        0.124     9.655 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[2]_i_1__0/O
                         net (fo=2, routed)           1.174    10.829    aes_enc/dp/keyGenerator/round_key_reg/d[2]
    SLICE_X15Y177        LUT2 (Prop_lut2_I0_O)        0.154    10.983 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_7/O
                         net (fo=1, routed)           0.772    11.755    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_7_n_0
    RAMB18_X0Y70         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.716    25.138    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    RAMB18_X0Y70         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK
                         clock pessimism              0.284    25.422    
                         clock uncertainty           -0.035    25.387    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.769    24.618    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep
  -------------------------------------------------------------------
                         required time                         24.618    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                 12.862    

Slack (MET) :             12.919ns  (required time - arrival time)
  Source:                 temp_value_reg[103]_i_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 2.728ns (43.860%)  route 3.492ns (56.140%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.849     5.451    CLK_IBUF_BUFG
    RAMB18_X0Y72         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y72         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.905 r  temp_value_reg[103]_i_2/DOADO[1]
                         net (fo=4, routed)           1.651     9.556    aes_enc/dp/keyGenerator/round_key_reg/DOADO[1]
    SLICE_X22Y184        LUT6 (Prop_lut6_I2_O)        0.124     9.680 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[1]_i_1__0/O
                         net (fo=2, routed)           1.003    10.683    aes_enc/dp/keyGenerator/round_key_reg/d[1]
    SLICE_X14Y179        LUT2 (Prop_lut2_I0_O)        0.150    10.833 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_8/O
                         net (fo=1, routed)           0.838    11.671    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_8_n_0
    RAMB18_X0Y70         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.716    25.138    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    RAMB18_X0Y70         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK
                         clock pessimism              0.284    25.422    
                         clock uncertainty           -0.035    25.387    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.797    24.590    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep
  -------------------------------------------------------------------
                         required time                         24.590    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                 12.919    

Slack (MET) :             12.933ns  (required time - arrival time)
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/reg/temp_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 1.679ns (23.944%)  route 5.333ns (76.056%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 25.090 - 20.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.806     5.409    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X17Y184        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y184        FDRE (Prop_fdre_C_Q)         0.456     5.865 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[32]/Q
                         net (fo=3, routed)           1.186     7.050    aes_enc/dp/keyGenerator/round_key_reg/round_key[32]
    SLICE_X30Y185        LUT2 (Prop_lut2_I0_O)        0.124     7.174 r  aes_enc/dp/keyGenerator/round_key_reg/g0_b0__3_i_1/O
                         net (fo=32, routed)          1.851     9.025    aes_enc/dp/keyGenerator/round_key_reg/g0_b0__3_i_1_n_0
    SLICE_X34Y183        LUT6 (Prop_lut6_I0_O)        0.124     9.149 r  aes_enc/dp/keyGenerator/round_key_reg/g3_b7__3/O
                         net (fo=1, routed)           0.000     9.149    aes_enc/dp/SubBox/substituter[4].sbox/temp_value_reg[7]_i_2_4
    SLICE_X34Y183        MUXF7 (Prop_muxf7_I1_O)      0.214     9.363 r  aes_enc/dp/SubBox/substituter[4].sbox/temp_value_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     9.363    aes_enc/dp/SubBox/substituter[4].sbox/temp_value_reg[7]_i_6_n_0
    SLICE_X34Y183        MUXF8 (Prop_muxf8_I1_O)      0.088     9.451 r  aes_enc/dp/SubBox/substituter[4].sbox/temp_value_reg[7]_i_2/O
                         net (fo=12, routed)          1.946    11.397    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[31]_1
    SLICE_X33Y180        LUT3 (Prop_lut3_I1_O)        0.347    11.744 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[4]_i_4/O
                         net (fo=1, routed)           0.351    12.095    aes_enc/dp/keyGenerator/round_key_reg/temp_value[4]_i_4_n_0
    SLICE_X32Y180        LUT6 (Prop_lut6_I5_O)        0.326    12.421 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[4]_i_1/O
                         net (fo=1, routed)           0.000    12.421    aes_enc/dp/reg/D[4]
    SLICE_X32Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.668    25.090    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X32Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[4]/C
                         clock pessimism              0.268    25.359    
                         clock uncertainty           -0.035    25.323    
    SLICE_X32Y180        FDRE (Setup_fdre_C_D)        0.031    25.354    aes_enc/dp/reg/temp_value_reg[4]
  -------------------------------------------------------------------
                         required time                         25.354    
                         arrival time                         -12.421    
  -------------------------------------------------------------------
                         slack                                 12.933    

Slack (MET) :             12.966ns  (required time - arrival time)
  Source:                 temp_value_reg[103]_i_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 2.730ns (44.066%)  route 3.465ns (55.934%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.849     5.451    CLK_IBUF_BUFG
    RAMB18_X0Y72         RAMB18E1                                     r  temp_value_reg[103]_i_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y72         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.905 r  temp_value_reg[103]_i_2/DOADO[5]
                         net (fo=4, routed)           1.456     9.361    aes_enc/dp/keyGenerator/round_key_reg/DOADO[5]
    SLICE_X23Y184        LUT6 (Prop_lut6_I2_O)        0.124     9.485 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[5]_i_1__0/O
                         net (fo=2, routed)           1.185    10.670    aes_enc/dp/keyGenerator/round_key_reg/d[5]
    SLICE_X15Y176        LUT2 (Prop_lut2_I0_O)        0.152    10.822 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_4/O
                         net (fo=1, routed)           0.824    11.646    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_4_n_0
    RAMB18_X0Y70         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.716    25.138    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    RAMB18_X0Y70         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK
                         clock pessimism              0.284    25.422    
                         clock uncertainty           -0.035    25.387    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774    24.613    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep
  -------------------------------------------------------------------
                         required time                         24.613    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                 12.966    

Slack (MET) :             13.007ns  (required time - arrival time)
  Source:                 aes_enc/dp/reg/temp_value_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/reg/temp_value_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 1.940ns (27.946%)  route 5.002ns (72.054%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 25.095 - 20.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.808     5.411    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X19Y185        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDRE (Prop_fdre_C_Q)         0.456     5.867 r  aes_enc/dp/reg/temp_value_reg[67]/Q
                         net (fo=1, routed)           0.817     6.684    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][67]
    SLICE_X20Y185        LUT2 (Prop_lut2_I1_O)        0.149     6.833 r  aes_enc/dp/keyGenerator/round_key_reg/g0_b0__7_i_4/O
                         net (fo=32, routed)          2.075     8.907    aes_enc/dp/keyGenerator/round_key_reg/g0_b0__7_i_4_n_0
    SLICE_X28Y187        LUT6 (Prop_lut6_I3_O)        0.332     9.239 r  aes_enc/dp/keyGenerator/round_key_reg/g3_b1__7/O
                         net (fo=1, routed)           0.000     9.239    aes_enc/dp/SubBox/substituter[8].sbox/temp_value_reg[33]_i_2_3
    SLICE_X28Y187        MUXF7 (Prop_muxf7_I1_O)      0.217     9.456 r  aes_enc/dp/SubBox/substituter[8].sbox/temp_value_reg[33]_i_6/O
                         net (fo=1, routed)           0.000     9.456    aes_enc/dp/SubBox/substituter[8].sbox/temp_value_reg[33]_i_6_n_0
    SLICE_X28Y187        MUXF8 (Prop_muxf8_I1_O)      0.094     9.550 r  aes_enc/dp/SubBox/substituter[8].sbox/temp_value_reg[33]_i_2/O
                         net (fo=6, routed)           1.290    10.840    aes_enc/dp/keyGenerator/round_key_reg/sub_out[31]
    SLICE_X30Y183        LUT4 (Prop_lut4_I3_O)        0.344    11.184 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[41]_i_3/O
                         net (fo=1, routed)           0.821    12.005    aes_enc/dp/keyGenerator/round_key_reg/temp_value[41]_i_3_n_0
    SLICE_X29Y183        LUT6 (Prop_lut6_I4_O)        0.348    12.353 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[41]_i_1/O
                         net (fo=1, routed)           0.000    12.353    aes_enc/dp/reg/D[41]
    SLICE_X29Y183        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.673    25.095    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X29Y183        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[41]/C
                         clock pessimism              0.268    25.364    
                         clock uncertainty           -0.035    25.328    
    SLICE_X29Y183        FDRE (Setup_fdre_C_D)        0.031    25.359    aes_enc/dp/reg/temp_value_reg[41]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                         -12.353    
  -------------------------------------------------------------------
                         slack                                 13.007    

Slack (MET) :             13.017ns  (required time - arrival time)
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/reg/temp_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.929ns  (logic 1.449ns (20.913%)  route 5.480ns (79.087%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 25.090 - 20.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.806     5.409    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X17Y184        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y184        FDRE (Prop_fdre_C_Q)         0.456     5.865 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[32]/Q
                         net (fo=3, routed)           1.186     7.050    aes_enc/dp/keyGenerator/round_key_reg/round_key[32]
    SLICE_X30Y185        LUT2 (Prop_lut2_I0_O)        0.124     7.174 r  aes_enc/dp/keyGenerator/round_key_reg/g0_b0__3_i_1/O
                         net (fo=32, routed)          1.851     9.025    aes_enc/dp/keyGenerator/round_key_reg/g0_b0__3_i_1_n_0
    SLICE_X34Y183        LUT6 (Prop_lut6_I0_O)        0.124     9.149 r  aes_enc/dp/keyGenerator/round_key_reg/g3_b7__3/O
                         net (fo=1, routed)           0.000     9.149    aes_enc/dp/SubBox/substituter[4].sbox/temp_value_reg[7]_i_2_4
    SLICE_X34Y183        MUXF7 (Prop_muxf7_I1_O)      0.214     9.363 r  aes_enc/dp/SubBox/substituter[4].sbox/temp_value_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     9.363    aes_enc/dp/SubBox/substituter[4].sbox/temp_value_reg[7]_i_6_n_0
    SLICE_X34Y183        MUXF8 (Prop_muxf8_I1_O)      0.088     9.451 r  aes_enc/dp/SubBox/substituter[4].sbox/temp_value_reg[7]_i_2/O
                         net (fo=12, routed)          1.946    11.397    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[31]_1
    SLICE_X33Y180        LUT3 (Prop_lut3_I0_O)        0.319    11.716 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[12]_i_3/O
                         net (fo=1, routed)           0.497    12.213    aes_enc/dp/keyGenerator/round_key_reg/temp_value[12]_i_3_n_0
    SLICE_X32Y180        LUT6 (Prop_lut6_I4_O)        0.124    12.337 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[12]_i_1/O
                         net (fo=1, routed)           0.000    12.337    aes_enc/dp/reg/D[12]
    SLICE_X32Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.668    25.090    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X32Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[12]/C
                         clock pessimism              0.268    25.359    
                         clock uncertainty           -0.035    25.323    
    SLICE_X32Y180        FDRE (Setup_fdre_C_D)        0.031    25.354    aes_enc/dp/reg/temp_value_reg[12]
  -------------------------------------------------------------------
                         required time                         25.354    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                 13.017    

Slack (MET) :             13.058ns  (required time - arrival time)
  Source:                 aes_enc/dp/reg/temp_value_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/reg/temp_value_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 1.719ns (24.954%)  route 5.170ns (75.046%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 25.095 - 20.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.808     5.411    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X17Y186        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y186        FDRE (Prop_fdre_C_Q)         0.456     5.867 r  aes_enc/dp/reg/temp_value_reg[64]/Q
                         net (fo=1, routed)           0.815     6.682    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][64]
    SLICE_X17Y184        LUT2 (Prop_lut2_I1_O)        0.149     6.831 r  aes_enc/dp/keyGenerator/round_key_reg/g0_b0__7_i_1/O
                         net (fo=32, routed)          2.326     9.157    aes_enc/dp/keyGenerator/round_key_reg/g0_b0__7_i_1_n_0
    SLICE_X27Y187        LUT6 (Prop_lut6_I0_O)        0.332     9.489 r  aes_enc/dp/keyGenerator/round_key_reg/g0_b7__7/O
                         net (fo=1, routed)           0.000     9.489    aes_enc/dp/SubBox/substituter[8].sbox/temp_value_reg[63]_i_4_1
    SLICE_X27Y187        MUXF7 (Prop_muxf7_I0_O)      0.238     9.727 r  aes_enc/dp/SubBox/substituter[8].sbox/temp_value_reg[63]_i_7/O
                         net (fo=1, routed)           0.000     9.727    aes_enc/dp/SubBox/substituter[8].sbox/temp_value_reg[63]_i_7_n_0
    SLICE_X27Y187        MUXF8 (Prop_muxf8_I0_O)      0.104     9.831 r  aes_enc/dp/SubBox/substituter[8].sbox/temp_value_reg[63]_i_4/O
                         net (fo=12, routed)          1.523    11.354    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[63]_1
    SLICE_X29Y183        LUT5 (Prop_lut5_I3_O)        0.316    11.670 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[40]_i_2/O
                         net (fo=1, routed)           0.505    12.175    aes_enc/cu/mix_col_output[25]
    SLICE_X28Y183        LUT5 (Prop_lut5_I4_O)        0.124    12.299 r  aes_enc/cu/temp_value[40]_i_1/O
                         net (fo=1, routed)           0.000    12.299    aes_enc/dp/reg/D[40]
    SLICE_X28Y183        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.673    25.095    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X28Y183        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[40]/C
                         clock pessimism              0.268    25.364    
                         clock uncertainty           -0.035    25.328    
    SLICE_X28Y183        FDRE (Setup_fdre_C_D)        0.029    25.357    aes_enc/dp/reg/temp_value_reg[40]
  -------------------------------------------------------------------
                         required time                         25.357    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                 13.058    

Slack (MET) :             13.070ns  (required time - arrival time)
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/reg/temp_value_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 1.912ns (27.587%)  route 5.019ns (72.413%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 25.095 - 20.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.802     5.405    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X12Y180        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y180        FDRE (Prop_fdre_C_Q)         0.478     5.883 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[56]/Q
                         net (fo=4, routed)           1.392     7.275    aes_enc/dp/keyGenerator/round_key_reg/Q[0]
    SLICE_X31Y183        LUT2 (Prop_lut2_I0_O)        0.295     7.570 r  aes_enc/dp/keyGenerator/round_key_reg/g0_b0__6_i_1/O
                         net (fo=32, routed)          1.566     9.136    aes_enc/dp/keyGenerator/round_key_reg/g0_b0__6_i_1_n_0
    SLICE_X34Y186        LUT6 (Prop_lut6_I0_O)        0.124     9.260 r  aes_enc/dp/keyGenerator/round_key_reg/g0_b4__6/O
                         net (fo=1, routed)           0.000     9.260    aes_enc/dp/SubBox/substituter[7].sbox/temp_value_reg[60]_i_2_0
    SLICE_X34Y186        MUXF7 (Prop_muxf7_I0_O)      0.241     9.501 r  aes_enc/dp/SubBox/substituter[7].sbox/temp_value_reg[60]_i_5/O
                         net (fo=1, routed)           0.000     9.501    aes_enc/dp/SubBox/substituter[7].sbox/temp_value_reg[60]_i_5_n_0
    SLICE_X34Y186        MUXF8 (Prop_muxf8_I0_O)      0.098     9.599 r  aes_enc/dp/SubBox/substituter[7].sbox/temp_value_reg[60]_i_2/O
                         net (fo=6, routed)           1.474    11.073    aes_enc/dp/keyGenerator/round_key_reg/sub_out[29]
    SLICE_X27Y183        LUT5 (Prop_lut5_I3_O)        0.349    11.422 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[61]_i_3/O
                         net (fo=1, routed)           0.587    12.009    aes_enc/cu/mix_col_output[35]
    SLICE_X30Y184        LUT5 (Prop_lut5_I4_O)        0.327    12.336 r  aes_enc/cu/temp_value[61]_i_1/O
                         net (fo=1, routed)           0.000    12.336    aes_enc/dp/reg/D[61]
    SLICE_X30Y184        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.673    25.095    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X30Y184        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[61]/C
                         clock pessimism              0.268    25.364    
                         clock uncertainty           -0.035    25.328    
    SLICE_X30Y184        FDRE (Setup_fdre_C_D)        0.077    25.405    aes_enc/dp/reg/temp_value_reg[61]
  -------------------------------------------------------------------
                         required time                         25.405    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                 13.070    

Slack (MET) :             13.109ns  (required time - arrival time)
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temp_value_reg[127]_i_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 2.731ns (45.060%)  route 3.330ns (54.940%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 25.138 - 20.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.843     5.445    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    RAMB18_X0Y70         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y70         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.899 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/DOADO[0]
                         net (fo=4, routed)           1.595     9.494    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_n_15
    SLICE_X20Y179        LUT6 (Prop_lut6_I2_O)        0.124     9.618 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[8]_i_1__0/O
                         net (fo=2, routed)           1.093    10.712    aes_enc/dp/keyGenerator/round_key_reg/d[8]
    SLICE_X8Y177         LUT2 (Prop_lut2_I0_O)        0.153    10.865 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[127]_i_11/O
                         net (fo=1, routed)           0.641    11.506    aes_enc_n_18
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.716    25.138    CLK_IBUF_BUFG
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKARDCLK
                         clock pessimism              0.285    25.423    
                         clock uncertainty           -0.035    25.388    
    RAMB18_X0Y71         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.773    24.615    temp_value_reg[127]_i_3
  -------------------------------------------------------------------
                         required time                         24.615    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                 13.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 aes_enc/cu/FSM_onehot_stato_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/cu/last_round_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.727%)  route 0.126ns (47.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.643     1.563    aes_enc/cu/CLK_IBUF_BUFG
    SLICE_X9Y180         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_fdre_C_Q)         0.141     1.704 r  aes_enc/cu/FSM_onehot_stato_reg[4]/Q
                         net (fo=4, routed)           0.126     1.830    aes_enc/cu/FSM_onehot_stato_reg_n_0_[4]
    SLICE_X11Y181        FDRE                                         r  aes_enc/cu/last_round_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.917     2.082    aes_enc/cu/CLK_IBUF_BUFG
    SLICE_X11Y181        FDRE                                         r  aes_enc/cu/last_round_reg/C
                         clock pessimism             -0.483     1.599    
    SLICE_X11Y181        FDRE (Hold_fdre_C_D)         0.070     1.669    aes_enc/cu/last_round_reg
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.640     1.560    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X17Y177        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDRE (Prop_fdre_C_Q)         0.141     1.701 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[112]/Q
                         net (fo=5, routed)           0.132     1.833    aes_enc/dp/keyGenerator/round_key_reg/round_key[112]
    SLICE_X16Y177        LUT4 (Prop_lut4_I0_O)        0.049     1.882 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[80]_i_1__0/O
                         net (fo=1, routed)           0.000     1.882    aes_enc/dp/keyGenerator/round_key_reg/d[80]
    SLICE_X16Y177        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.913     2.078    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X16Y177        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[80]/C
                         clock pessimism             -0.505     1.573    
    SLICE_X16Y177        FDRE (Hold_fdre_C_D)         0.107     1.680    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.641     1.561    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X21Y179        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y179        FDRE (Prop_fdre_C_Q)         0.128     1.689 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[76]/Q
                         net (fo=4, routed)           0.068     1.756    aes_enc/dp/keyGenerator/round_key_reg/round_key[76]
    SLICE_X21Y179        LUT6 (Prop_lut6_I3_O)        0.099     1.855 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[12]_i_1__0/O
                         net (fo=2, routed)           0.000     1.855    aes_enc/dp/keyGenerator/round_key_reg/d[12]
    SLICE_X21Y179        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.915     2.080    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X21Y179        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[12]/C
                         clock pessimism             -0.519     1.561    
    SLICE_X21Y179        FDRE (Hold_fdre_C_D)         0.092     1.653    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 aes_enc/cu/FSM_onehot_stato_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/cu/inc_counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.774%)  route 0.142ns (50.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.642     1.562    aes_enc/cu/CLK_IBUF_BUFG
    SLICE_X9Y179         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_fdre_C_Q)         0.141     1.703 r  aes_enc/cu/FSM_onehot_stato_reg[3]/Q
                         net (fo=4, routed)           0.142     1.845    aes_enc/cu/Q[1]
    SLICE_X8Y180         FDRE                                         r  aes_enc/cu/inc_counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.916     2.081    aes_enc/cu/CLK_IBUF_BUFG
    SLICE_X8Y180         FDRE                                         r  aes_enc/cu/inc_counter_reg/C
                         clock pessimism             -0.504     1.577    
    SLICE_X8Y180         FDRE (Hold_fdre_C_D)         0.059     1.636    aes_enc/cu/inc_counter_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.640     1.560    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X17Y177        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDRE (Prop_fdre_C_Q)         0.141     1.701 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[112]/Q
                         net (fo=5, routed)           0.132     1.833    aes_enc/dp/keyGenerator/round_key_reg/round_key[112]
    SLICE_X16Y177        LUT5 (Prop_lut5_I2_O)        0.045     1.878 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[48]_i_1__0/O
                         net (fo=1, routed)           0.000     1.878    aes_enc/dp/keyGenerator/round_key_reg/d[48]
    SLICE_X16Y177        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.913     2.078    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X16Y177        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[48]/C
                         clock pessimism             -0.505     1.573    
    SLICE_X16Y177        FDRE (Hold_fdre_C_D)         0.092     1.665    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.231%)  route 0.133ns (41.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.645     1.565    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X21Y183        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y183        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[100]/Q
                         net (fo=5, routed)           0.133     1.839    aes_enc/dp/keyGenerator/round_key_reg/round_key[100]
    SLICE_X22Y183        LUT6 (Prop_lut6_I1_O)        0.045     1.884 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[4]_i_1__0/O
                         net (fo=2, routed)           0.000     1.884    aes_enc/dp/keyGenerator/round_key_reg/d[4]
    SLICE_X22Y183        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.919     2.084    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X22Y183        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[4]/C
                         clock pessimism             -0.505     1.579    
    SLICE_X22Y183        FDRE (Hold_fdre_C_D)         0.092     1.671    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.640     1.560    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X21Y177        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y177        FDRE (Prop_fdre_C_Q)         0.128     1.688 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[79]/Q
                         net (fo=4, routed)           0.082     1.770    aes_enc/dp/keyGenerator/round_key_reg/round_key[79]
    SLICE_X21Y177        LUT6 (Prop_lut6_I3_O)        0.099     1.869 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[15]_i_1__0/O
                         net (fo=2, routed)           0.000     1.869    aes_enc/dp/keyGenerator/round_key_reg/d[15]
    SLICE_X21Y177        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.913     2.078    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X21Y177        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[15]/C
                         clock pessimism             -0.518     1.560    
    SLICE_X21Y177        FDRE (Hold_fdre_C_D)         0.092     1.652    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.646     1.566    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X19Y184        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y184        FDRE (Prop_fdre_C_Q)         0.128     1.694 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[71]/Q
                         net (fo=4, routed)           0.083     1.777    aes_enc/dp/keyGenerator/round_key_reg/round_key[71]
    SLICE_X19Y184        LUT6 (Prop_lut6_I3_O)        0.099     1.876 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[7]_i_1__0/O
                         net (fo=2, routed)           0.000     1.876    aes_enc/dp/keyGenerator/round_key_reg/d[7]
    SLICE_X19Y184        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.920     2.085    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X19Y184        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[7]/C
                         clock pessimism             -0.519     1.566    
    SLICE_X19Y184        FDRE (Hold_fdre_C_D)         0.092     1.658    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.646     1.566    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X23Y184        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y184        FDRE (Prop_fdre_C_Q)         0.128     1.694 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[69]/Q
                         net (fo=4, routed)           0.083     1.777    aes_enc/dp/keyGenerator/round_key_reg/round_key[69]
    SLICE_X23Y184        LUT6 (Prop_lut6_I3_O)        0.099     1.876 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[5]_i_1__0/O
                         net (fo=2, routed)           0.000     1.876    aes_enc/dp/keyGenerator/round_key_reg/d[5]
    SLICE_X23Y184        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.920     2.085    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X23Y184        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[5]/C
                         clock pessimism             -0.519     1.566    
    SLICE_X23Y184        FDRE (Hold_fdre_C_D)         0.092     1.658    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.646     1.566    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X16Y184        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y184        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[102]/Q
                         net (fo=5, routed)           0.143     1.850    aes_enc/dp/keyGenerator/round_key_reg/round_key[102]
    SLICE_X16Y183        LUT6 (Prop_lut6_I1_O)        0.045     1.895 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[6]_i_1__0/O
                         net (fo=2, routed)           0.000     1.895    aes_enc/dp/keyGenerator/round_key_reg/d[6]
    SLICE_X16Y183        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.919     2.084    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X16Y183        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[6]/C
                         clock pessimism             -0.505     1.579    
    SLICE_X16Y183        FDRE (Hold_fdre_C_D)         0.092     1.671    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y72    temp_value_reg[103]_i_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y71    temp_value_reg[127]_i_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y71    temp_value_reg[127]_i_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y70    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y180    aes_enc/cu/FSM_onehot_stato_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y180    aes_enc/cu/FSM_onehot_stato_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y180    aes_enc/cu/FSM_onehot_stato_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y179    aes_enc/cu/FSM_onehot_stato_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y180    aes_enc/cu/FSM_onehot_stato_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y180    aes_enc/cu/FSM_onehot_stato_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.974ns  (logic 3.325ns (47.672%)  route 3.649ns (52.328%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.801     5.404    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X10Y179        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y179        FDRE (Prop_fdre_C_Q)         0.518     5.922 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[126]/Q
                         net (fo=3, routed)           0.881     6.803    aes_enc/dp/keyGenerator/round_key_reg/Q[14]
    SLICE_X10Y179        LUT2 (Prop_lut2_I0_O)        0.124     6.927 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[6]_inst_i_1/O
                         net (fo=17, routed)          2.768     9.695    encrypted_msg_OBUF[6]
    B8                   OBUF (Prop_obuf_I_O)         2.683    12.377 r  encrypted_msg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.377    encrypted_msg[6]
    B8                                                                r  encrypted_msg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 3.302ns (48.401%)  route 3.520ns (51.599%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.801     5.404    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X14Y179        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.518     5.922 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[123]/Q
                         net (fo=2, routed)           0.871     6.792    aes_enc/dp/keyGenerator/round_key_reg/Q[11]
    SLICE_X14Y179        LUT2 (Prop_lut2_I0_O)        0.124     6.916 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[3]_inst_i_1/O
                         net (fo=33, routed)          2.649     9.566    encrypted_msg_OBUF[3]
    C10                  OBUF (Prop_obuf_I_O)         2.660    12.225 r  encrypted_msg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.225    encrypted_msg[3]
    C10                                                               r  encrypted_msg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.816ns  (logic 3.306ns (48.508%)  route 3.510ns (51.492%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.801     5.404    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X8Y179         FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y179         FDRE (Prop_fdre_C_Q)         0.518     5.922 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[127]/Q
                         net (fo=4, routed)           0.948     6.869    aes_enc/dp/keyGenerator/round_key_reg/Q[15]
    SLICE_X12Y179        LUT2 (Prop_lut2_I0_O)        0.124     6.993 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           2.562     9.555    encrypted_msg_OBUF[7]
    B9                   OBUF (Prop_obuf_I_O)         2.664    12.220 r  encrypted_msg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.220    encrypted_msg[7]
    B9                                                                r  encrypted_msg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.456ns  (logic 3.196ns (49.497%)  route 3.260ns (50.503%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.801     5.404    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X11Y179        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y179        FDRE (Prop_fdre_C_Q)         0.456     5.860 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[120]/Q
                         net (fo=4, routed)           0.656     6.516    aes_enc/dp/keyGenerator/round_key_reg/Q[8]
    SLICE_X11Y179        LUT2 (Prop_lut2_I0_O)        0.124     6.640 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          2.604     9.244    encrypted_msg_OBUF[0]
    D10                  OBUF (Prop_obuf_I_O)         2.616    11.860 r  encrypted_msg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.860    encrypted_msg[0]
    D10                                                               r  encrypted_msg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 3.237ns (50.629%)  route 3.157ns (49.371%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.802     5.405    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X15Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y180        FDRE (Prop_fdre_C_Q)         0.456     5.861 r  aes_enc/dp/reg/temp_value_reg[124]/Q
                         net (fo=1, routed)           0.580     6.441    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][124]
    SLICE_X13Y179        LUT2 (Prop_lut2_I1_O)        0.124     6.565 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[4]_inst_i_1/O
                         net (fo=33, routed)          2.576     9.141    encrypted_msg_OBUF[4]
    C11                  OBUF (Prop_obuf_I_O)         2.657    11.799 r  encrypted_msg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.799    encrypted_msg[4]
    C11                                                               r  encrypted_msg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.280ns  (logic 3.269ns (52.057%)  route 3.011ns (47.943%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.801     5.404    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X16Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_fdre_C_Q)         0.456     5.860 r  aes_enc/dp/reg/temp_value_reg[125]/Q
                         net (fo=1, routed)           0.547     6.407    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][125]
    SLICE_X13Y180        LUT2 (Prop_lut2_I1_O)        0.124     6.531 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[5]_inst_i_1/O
                         net (fo=33, routed)          2.463     8.995    encrypted_msg_OBUF[5]
    A8                   OBUF (Prop_obuf_I_O)         2.689    11.684 r  encrypted_msg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.684    encrypted_msg[5]
    A8                                                                r  encrypted_msg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.262ns  (logic 3.259ns (52.042%)  route 3.003ns (47.958%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.803     5.406    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X13Y181        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y181        FDRE (Prop_fdre_C_Q)         0.456     5.862 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[122]/Q
                         net (fo=2, routed)           0.816     6.677    aes_enc/dp/keyGenerator/round_key_reg/Q[10]
    SLICE_X10Y178        LUT2 (Prop_lut2_I0_O)        0.124     6.801 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[2]_inst_i_1/O
                         net (fo=33, routed)          2.188     8.989    encrypted_msg_OBUF[2]
    A10                  OBUF (Prop_obuf_I_O)         2.679    11.668 r  encrypted_msg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.668    encrypted_msg[2]
    A10                                                               r  encrypted_msg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.075ns  (logic 3.254ns (53.571%)  route 2.820ns (46.429%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.801     5.404    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X15Y179        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y179        FDRE (Prop_fdre_C_Q)         0.456     5.860 r  aes_enc/dp/reg/temp_value_reg[121]/Q
                         net (fo=1, routed)           0.429     6.289    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][121]
    SLICE_X12Y179        LUT2 (Prop_lut2_I1_O)        0.124     6.413 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[1]_inst_i_1/O
                         net (fo=33, routed)          2.391     8.804    encrypted_msg_OBUF[1]
    A9                   OBUF (Prop_obuf_I_O)         2.674    11.478 r  encrypted_msg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.478    encrypted_msg[1]
    A9                                                                r  encrypted_msg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/cu/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.114ns  (logic 3.184ns (62.262%)  route 1.930ns (37.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.797     5.400    aes_enc/cu/CLK_IBUF_BUFG
    SLICE_X8Y177         FDRE                                         r  aes_enc/cu/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.518     5.918 r  aes_enc/cu/done_reg/Q
                         net (fo=1, routed)           1.930     7.848    done_OBUF
    C9                   OBUF (Prop_obuf_I_O)         2.666    10.514 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    10.514    done
    C9                                                                r  done (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes_enc/cu/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.347ns (74.129%)  route 0.470ns (25.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.641     1.561    aes_enc/cu/CLK_IBUF_BUFG
    SLICE_X8Y177         FDRE                                         r  aes_enc/cu/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y177         FDRE (Prop_fdre_C_Q)         0.164     1.725 r  aes_enc/cu/done_reg/Q
                         net (fo=1, routed)           0.470     2.195    done_OBUF
    C9                   OBUF (Prop_obuf_I_O)         1.183     3.377 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.377    done
    C9                                                                r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.404ns (63.745%)  route 0.799ns (36.255%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.641     1.561    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X14Y178        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y178        FDRE (Prop_fdre_C_Q)         0.164     1.725 r  aes_enc/dp/reg/temp_value_reg[122]/Q
                         net (fo=1, routed)           0.177     1.902    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][122]
    SLICE_X10Y178        LUT2 (Prop_lut2_I1_O)        0.045     1.947 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[2]_inst_i_1/O
                         net (fo=33, routed)          0.622     2.568    encrypted_msg_OBUF[2]
    A10                  OBUF (Prop_obuf_I_O)         1.195     3.764 r  encrypted_msg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.764    encrypted_msg[2]
    A10                                                               r  encrypted_msg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.377ns (61.814%)  route 0.850ns (38.187%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.642     1.562    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X15Y179        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y179        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  aes_enc/dp/reg/temp_value_reg[121]/Q
                         net (fo=1, routed)           0.132     1.835    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][121]
    SLICE_X12Y179        LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[1]_inst_i_1/O
                         net (fo=33, routed)          0.718     2.598    encrypted_msg_OBUF[1]
    A9                   OBUF (Prop_obuf_I_O)         1.191     3.789 r  encrypted_msg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.789    encrypted_msg[1]
    A9                                                                r  encrypted_msg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.390ns (61.705%)  route 0.862ns (38.295%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.642     1.562    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X12Y179        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y179        FDRE (Prop_fdre_C_Q)         0.164     1.726 r  aes_enc/dp/reg/temp_value_reg[127]/Q
                         net (fo=1, routed)           0.112     1.838    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][127]
    SLICE_X12Y179        LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[7]_inst_i_1/O
                         net (fo=9, routed)           0.750     2.633    encrypted_msg_OBUF[7]
    B9                   OBUF (Prop_obuf_I_O)         1.181     3.814 r  encrypted_msg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.814    encrypted_msg[7]
    B9                                                                r  encrypted_msg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.383ns (61.337%)  route 0.872ns (38.663%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.642     1.562    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X12Y179        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y179        FDRE (Prop_fdre_C_Q)         0.164     1.726 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[124]/Q
                         net (fo=2, routed)           0.064     1.790    aes_enc/dp/keyGenerator/round_key_reg/Q[12]
    SLICE_X13Y179        LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[4]_inst_i_1/O
                         net (fo=33, routed)          0.807     2.642    encrypted_msg_OBUF[4]
    C11                  OBUF (Prop_obuf_I_O)         1.174     3.816 r  encrypted_msg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.816    encrypted_msg[4]
    C11                                                               r  encrypted_msg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.415ns (61.980%)  route 0.868ns (38.020%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.643     1.563    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    SLICE_X12Y180        FDRE                                         r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y180        FDRE (Prop_fdre_C_Q)         0.164     1.727 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg[125]/Q
                         net (fo=2, routed)           0.064     1.791    aes_enc/dp/keyGenerator/round_key_reg/Q[13]
    SLICE_X13Y180        LUT2 (Prop_lut2_I0_O)        0.045     1.836 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[5]_inst_i_1/O
                         net (fo=33, routed)          0.803     2.640    encrypted_msg_OBUF[5]
    A8                   OBUF (Prop_obuf_I_O)         1.206     3.845 r  encrypted_msg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.845    encrypted_msg[5]
    A8                                                                r  encrypted_msg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.318ns (57.041%)  route 0.993ns (42.959%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.643     1.563    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X13Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y180        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  aes_enc/dp/reg/temp_value_reg[120]/Q
                         net (fo=1, routed)           0.184     1.888    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][120]
    SLICE_X11Y179        LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[0]_inst_i_1/O
                         net (fo=33, routed)          0.809     2.742    encrypted_msg_OBUF[0]
    D10                  OBUF (Prop_obuf_I_O)         1.132     3.874 r  encrypted_msg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.874    encrypted_msg[0]
    D10                                                               r  encrypted_msg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.362ns (58.416%)  route 0.970ns (41.584%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.642     1.562    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X15Y179        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y179        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  aes_enc/dp/reg/temp_value_reg[123]/Q
                         net (fo=1, routed)           0.140     1.843    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][123]
    SLICE_X14Y179        LUT2 (Prop_lut2_I1_O)        0.045     1.888 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[3]_inst_i_1/O
                         net (fo=33, routed)          0.829     2.718    encrypted_msg_OBUF[3]
    C10                  OBUF (Prop_obuf_I_O)         1.176     3.894 r  encrypted_msg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.894    encrypted_msg[3]
    C10                                                               r  encrypted_msg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_enc/dp/reg/temp_value_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encrypted_msg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.385ns (57.244%)  route 1.034ns (42.756%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.642     1.562    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X13Y179        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y179        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  aes_enc/dp/reg/temp_value_reg[126]/Q
                         net (fo=1, routed)           0.167     1.870    aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg[7][126]
    SLICE_X10Y179        LUT2 (Prop_lut2_I1_O)        0.045     1.915 r  aes_enc/dp/keyGenerator/round_key_reg/encrypted_msg_OBUF[6]_inst_i_1/O
                         net (fo=17, routed)          0.867     2.782    encrypted_msg_OBUF[6]
    B8                   OBUF (Prop_obuf_I_O)         1.199     3.981 r  encrypted_msg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.981    encrypted_msg[6]
    B8                                                                r  encrypted_msg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           347 Endpoints
Min Delay           347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/reg/temp_value_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.679ns  (logic 1.631ns (18.793%)  route 7.048ns (81.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          2.681     4.188    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.124     4.312 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         4.366     8.679    aes_enc/dp/reg/SR[0]
    SLICE_X31Y186        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.674     5.096    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X31Y186        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[34]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/reg/temp_value_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.540ns  (logic 1.631ns (19.098%)  route 6.909ns (80.902%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          2.681     4.188    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.124     4.312 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         4.228     8.540    aes_enc/dp/reg/SR[0]
    SLICE_X30Y185        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.674     5.096    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X30Y185        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[32]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/reg/temp_value_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.392ns  (logic 1.631ns (19.435%)  route 6.761ns (80.565%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          2.681     4.188    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.124     4.312 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         4.080     8.392    aes_enc/dp/reg/SR[0]
    SLICE_X31Y184        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.673     5.095    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X31Y184        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[60]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/reg/temp_value_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.392ns  (logic 1.631ns (19.435%)  route 6.761ns (80.565%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          2.681     4.188    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.124     4.312 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         4.080     8.392    aes_enc/dp/reg/SR[0]
    SLICE_X30Y184        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.673     5.095    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X30Y184        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[61]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/reg/temp_value_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.392ns  (logic 1.631ns (19.435%)  route 6.761ns (80.565%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          2.681     4.188    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.124     4.312 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         4.080     8.392    aes_enc/dp/reg/SR[0]
    SLICE_X30Y184        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.673     5.095    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X30Y184        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[62]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/reg/temp_value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.241ns  (logic 1.631ns (19.791%)  route 6.610ns (80.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          2.681     4.188    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.124     4.312 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         3.929     8.241    aes_enc/dp/reg/SR[0]
    SLICE_X32Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.668     5.090    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X32Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[12]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/reg/temp_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.241ns  (logic 1.631ns (19.791%)  route 6.610ns (80.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          2.681     4.188    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.124     4.312 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         3.929     8.241    aes_enc/dp/reg/SR[0]
    SLICE_X32Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.668     5.090    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X32Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[26]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/reg/temp_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.241ns  (logic 1.631ns (19.791%)  route 6.610ns (80.209%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          2.681     4.188    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.124     4.312 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         3.929     8.241    aes_enc/dp/reg/SR[0]
    SLICE_X32Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.668     5.090    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X32Y180        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[4]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/reg/temp_value_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.236ns  (logic 1.631ns (19.803%)  route 6.605ns (80.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          2.681     4.188    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.124     4.312 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         3.924     8.236    aes_enc/dp/reg/SR[0]
    SLICE_X30Y183        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.672     5.094    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X30Y183        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[56]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/reg/temp_value_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.236ns  (logic 1.631ns (19.803%)  route 6.605ns (80.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          2.681     4.188    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.124     4.312 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         3.924     8.236    aes_enc/dp/reg/SR[0]
    SLICE_X31Y183        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         1.672     5.094    aes_enc/dp/reg/CLK_IBUF_BUFG
    SLICE_X31Y183        FDRE                                         r  aes_enc/dp/reg/temp_value_reg[57]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/cu/done_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.320ns (19.949%)  route 1.282ns (80.051%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          1.147     1.422    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.045     1.467 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         0.135     1.602    aes_enc/cu/SS[0]
    SLICE_X8Y177         FDRE                                         r  aes_enc/cu/done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.913     2.078    aes_enc/cu/CLK_IBUF_BUFG
    SLICE_X8Y177         FDRE                                         r  aes_enc/cu/done_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            temp_value_reg[127]_i_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.321ns (19.330%)  route 1.338ns (80.670%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_N_IBUF_inst/O
                         net (fo=34, routed)          1.186     1.460    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT2 (Prop_lut2_I1_O)        0.046     1.506 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[127]_i_13/O
                         net (fo=1, routed)           0.152     1.658    aes_enc_n_20
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.954     2.119    CLK_IBUF_BUFG
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKBWRCLK

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/cu/update_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.320ns (19.191%)  route 1.346ns (80.809%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          1.147     1.422    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.045     1.467 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         0.198     1.665    aes_enc/cu/SS[0]
    SLICE_X9Y178         FDRE                                         r  aes_enc/cu/update_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.914     2.079    aes_enc/cu/CLK_IBUF_BUFG
    SLICE_X9Y178         FDRE                                         r  aes_enc/cu/update_reg_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.681ns  (logic 0.320ns (19.017%)  route 1.361ns (80.983%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_N_IBUF_inst/O
                         net (fo=34, routed)          1.209     1.484    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT2 (Prop_lut2_I1_O)        0.045     1.529 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_3/O
                         net (fo=1, routed)           0.152     1.681    aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep_i_3_n_0
    RAMB18_X0Y70         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.957     2.122    aes_enc/dp/keyGenerator/round_key_reg/CLK_IBUF_BUFG
    RAMB18_X0Y70         RAMB18E1                                     r  aes_enc/dp/keyGenerator/round_key_reg/temp_value_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            temp_value_reg[127]_i_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.320ns (18.994%)  route 1.363ns (81.006%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_N_IBUF_inst/O
                         net (fo=34, routed)          1.214     1.489    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y177         LUT2 (Prop_lut2_I1_O)        0.045     1.534 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[127]_i_9/O
                         net (fo=1, routed)           0.149     1.683    aes_enc_n_16
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.957     2.122    CLK_IBUF_BUFG
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKARDCLK

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            temp_value_reg[127]_i_3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.320ns (18.658%)  route 1.393ns (81.342%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_N_IBUF_inst/O
                         net (fo=34, routed)          1.186     1.460    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT2 (Prop_lut2_I1_O)        0.045     1.505 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[127]_i_16/O
                         net (fo=1, routed)           0.208     1.713    aes_enc_n_23
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.954     2.119    CLK_IBUF_BUFG
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKBWRCLK

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            temp_value_reg[127]_i_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.735ns  (logic 0.320ns (18.422%)  route 1.415ns (81.578%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_N_IBUF_inst/O
                         net (fo=34, routed)          1.209     1.484    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT2 (Prop_lut2_I1_O)        0.045     1.529 r  aes_enc/dp/keyGenerator/round_key_reg/temp_value[127]_i_6/O
                         net (fo=1, routed)           0.206     1.735    aes_enc_n_13
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.957     2.122    CLK_IBUF_BUFG
    RAMB18_X0Y71         RAMB18E1                                     r  temp_value_reg[127]_i_3/CLKARDCLK

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/cu/FSM_onehot_stato_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.320ns (18.409%)  route 1.416ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          1.147     1.422    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.045     1.467 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         0.269     1.736    aes_enc/cu/SS[0]
    SLICE_X9Y179         FDSE                                         r  aes_enc/cu/FSM_onehot_stato_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.915     2.080    aes_enc/cu/CLK_IBUF_BUFG
    SLICE_X9Y179         FDSE                                         r  aes_enc/cu/FSM_onehot_stato_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/cu/FSM_onehot_stato_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.320ns (18.409%)  route 1.416ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          1.147     1.422    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.045     1.467 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         0.269     1.736    aes_enc/cu/SS[0]
    SLICE_X9Y179         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.915     2.080    aes_enc/cu/CLK_IBUF_BUFG
    SLICE_X9Y179         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[1]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            aes_enc/cu/FSM_onehot_stato_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.320ns (18.409%)  route 1.416ns (81.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_N_IBUF_inst/O
                         net (fo=34, routed)          1.147     1.422    aes_enc/dp/keyGenerator/round_key_reg/RST_N_IBUF
    SLICE_X8Y176         LUT1 (Prop_lut1_I0_O)        0.045     1.467 r  aes_enc/dp/keyGenerator/round_key_reg/FSM_onehot_stato[5]_i_1/O
                         net (fo=289, routed)         0.269     1.736    aes_enc/cu/SS[0]
    SLICE_X9Y179         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=293, routed)         0.915     2.080    aes_enc/cu/CLK_IBUF_BUFG
    SLICE_X9Y179         FDRE                                         r  aes_enc/cu/FSM_onehot_stato_reg[2]/C





