# Memory-Class-Based-Verification
Class-based verification project for memory module. Uses SystemVerilog OOP constructs with driver, monitor, scoreboard, env, subscriber and generator to apply directed and random read/write tests, checking data integrity, functional correctness, and valid output behavior.
