Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 15:44:11 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_127/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.777      -13.375                     25                 2561       -0.050       -0.499                     30                 2561        1.725        0.000                       0                  2562  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.777      -13.375                     25                 2561       -0.050       -0.499                     30                 2561        1.725        0.000                       0                  2562  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -0.777ns,  Total Violation      -13.375ns
Hold  :           30  Failing Endpoints,  Worst Slack       -0.050ns,  Total Violation       -0.499ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.777ns  (required time - arrival time)
  Source:                 genblk1[297].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 1.922ns (41.042%)  route 2.761ns (58.958%))
  Logic Levels:           20  (CARRY8=12 LUT2=8)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 5.747 - 4.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.248ns (routing 0.210ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.190ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2561, estimated)     1.248     2.209    genblk1[297].reg_in/CLK
    SLICE_X122Y451       FDRE                                         r  genblk1[297].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y451       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.288 r  genblk1[297].reg_in/reg_out_reg[0]/Q
                         net (fo=6, estimated)        0.146     2.434    conv/mul120/reg_out_reg[7]_i_1360[1]
    SLICE_X122Y451       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     2.548 r  conv/mul120/reg_out_reg[7]_i_1663/O[2]
                         net (fo=2, estimated)        0.277     2.825    conv/add000155/tmp00[120]_36[1]
    SLICE_X122Y449       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     2.861 r  conv/add000155/reg_out[7]_i_1670/O
                         net (fo=1, routed)           0.009     2.870    conv/add000155/reg_out[7]_i_1670_n_0
    SLICE_X122Y449       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.103 r  conv/add000155/reg_out_reg[7]_i_1360/O[5]
                         net (fo=2, estimated)        0.510     3.613    conv/add000155/reg_out_reg[7]_i_1360_n_10
    SLICE_X121Y450       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     3.650 r  conv/add000155/reg_out[7]_i_1363/O
                         net (fo=1, routed)           0.022     3.672    conv/add000155/reg_out[7]_i_1363_n_0
    SLICE_X121Y450       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.831 r  conv/add000155/reg_out_reg[7]_i_921/CO[7]
                         net (fo=1, estimated)        0.026     3.857    conv/add000155/reg_out_reg[7]_i_921_n_0
    SLICE_X121Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.913 r  conv/add000155/reg_out_reg[23]_i_1196/O[0]
                         net (fo=2, estimated)        0.228     4.141    conv/add000155/reg_out_reg[23]_i_1196_n_15
    SLICE_X120Y450       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     4.176 r  conv/add000155/reg_out[23]_i_1215/O
                         net (fo=1, routed)           0.010     4.186    conv/add000155/reg_out[23]_i_1215_n_0
    SLICE_X120Y450       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[7])
                                                      0.198     4.384 r  conv/add000155/reg_out_reg[23]_i_928/O[7]
                         net (fo=1, estimated)        0.479     4.863    conv/add000155/reg_out_reg[23]_i_928_n_8
    SLICE_X124Y448       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.899 r  conv/add000155/reg_out[23]_i_599/O
                         net (fo=1, routed)           0.010     4.909    conv/add000155/reg_out[23]_i_599_n_0
    SLICE_X124Y448       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.024 r  conv/add000155/reg_out_reg[23]_i_359/CO[7]
                         net (fo=1, estimated)        0.026     5.050    conv/add000155/reg_out_reg[23]_i_359_n_0
    SLICE_X124Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.106 r  conv/add000155/reg_out_reg[23]_i_334/O[0]
                         net (fo=1, estimated)        0.282     5.388    conv/add000155/reg_out_reg[23]_i_334_n_15
    SLICE_X127Y448       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     5.426 r  conv/add000155/reg_out[23]_i_179/O
                         net (fo=1, routed)           0.013     5.439    conv/add000155/reg_out[23]_i_179_n_0
    SLICE_X127Y448       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.065     5.504 r  conv/add000155/reg_out_reg[23]_i_93/O[0]
                         net (fo=1, estimated)        0.230     5.734    conv/add000155/reg_out_reg[23]_i_93_n_15
    SLICE_X127Y443       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.773 r  conv/add000155/reg_out[23]_i_46/O
                         net (fo=1, routed)           0.015     5.788    conv/add000155/reg_out[23]_i_46_n_0
    SLICE_X127Y443       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.905 r  conv/add000155/reg_out_reg[23]_i_26/CO[7]
                         net (fo=1, estimated)        0.026     5.931    conv/add000155/reg_out_reg[23]_i_26_n_0
    SLICE_X127Y444       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.987 r  conv/add000155/reg_out_reg[23]_i_25/O[0]
                         net (fo=1, estimated)        0.177     6.164    conv/add000155/reg_out_reg[23]_i_25_n_15
    SLICE_X126Y444       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     6.215 r  conv/add000155/reg_out[23]_i_16/O
                         net (fo=1, routed)           0.009     6.224    conv/add000155/reg_out[23]_i_16_n_0
    SLICE_X126Y444       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     6.457 r  conv/add000155/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, estimated)        0.229     6.686    conv/add000156/tmp07[0]_42[21]
    SLICE_X126Y448       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     6.721 r  conv/add000156/reg_out[23]_i_5/O
                         net (fo=1, routed)           0.011     6.732    conv/add000156/reg_out[23]_i_5_n_0
    SLICE_X126Y448       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     6.866 r  conv/add000156/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.892    reg_out/D[23]
    SLICE_X126Y448       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2561, estimated)     1.077     5.747    reg_out/CLK
    SLICE_X126Y448       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.379     6.126    
                         clock uncertainty           -0.035     6.090    
    SLICE_X126Y448       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.115    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 -0.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 demux/genblk1[368].z_reg[368][2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[368].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.088ns (routing 0.190ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.210ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2561, estimated)     1.088     1.758    demux/CLK
    SLICE_X123Y480       FDRE                                         r  demux/genblk1[368].z_reg[368][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y480       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.816 r  demux/genblk1[368].z_reg[368][2]/Q
                         net (fo=1, estimated)        0.129     1.945    genblk1[368].reg_in/D[2]
    SLICE_X123Y479       FDRE                                         r  genblk1[368].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2561, estimated)     1.285     2.246    genblk1[368].reg_in/CLK
    SLICE_X123Y479       FDRE                                         r  genblk1[368].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.311     1.935    
    SLICE_X123Y479       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.995    genblk1[368].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                 -0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X124Y440  demux/genblk1[0].z_reg[0][7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X132Y429  demux/genblk1[100].z_reg[100][1]/C



