// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.2.0.3.0
// Netlist written on Sun Sep 14 17:10:01 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/counter.sv"
// file 1 "c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/lab3_ek.sv"
// file 2 "c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/numberbank.sv"
// file 3 "c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/scanner.sv"
// file 4 "c:/users/ekendrick/documents/github/e155-lab3/lab3_ek/source/impl_1/sevseg.sv"
// file 5 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v"
// file 6 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd"
// file 7 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 8 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 9 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 10 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 11 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 12 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 13 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 14 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 15 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 16 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 17 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 18 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 19 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 20 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 21 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 22 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 23 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 24 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 25 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 26 "c:/lscc/radiant/2024.2/ip/common/adder/rtl/lscc_adder.v"
// file 27 "c:/lscc/radiant/2024.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 28 "c:/lscc/radiant/2024.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 29 "c:/lscc/radiant/2024.2/ip/common/counter/rtl/lscc_cntr.v"
// file 30 "c:/lscc/radiant/2024.2/ip/common/fifo/rtl/lscc_fifo.v"
// file 31 "c:/lscc/radiant/2024.2/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/lscc/radiant/2024.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 33 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 34 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 35 "c:/lscc/radiant/2024.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 36 "c:/lscc/radiant/2024.2/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 37 "c:/lscc/radiant/2024.2/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 38 "c:/lscc/radiant/2024.2/ip/common/rom/rtl/lscc_rom.v"
// file 39 "c:/lscc/radiant/2024.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 40 "c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v"
// file 41 "c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v"
// file 42 "c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v"
// file 43 "c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v"
// file 44 "c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v"
// file 45 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v"
// file 46 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v"
// file 47 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v"
// file 48 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v"
// file 49 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v"
// file 50 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v"
// file 51 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v"
// file 52 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v"
// file 53 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v"
// file 54 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v"
// file 55 "c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v"
// file 56 "c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input reset, input [3:0]R, output [3:0]C, output [6:0]seg, 
            output [1:0]seg_power);
    
    wire GND_net;
    wire VCC_net;
    wire reset_c;
    wire seg_power_c_N_25;
    (* is_clock=1, lineinfo="@1(17[8],17[11])" *) wire clk;
    wire seg_power_c;
    
    wire n401;
    
    VHI i2 (.Z(VCC_net));
    (* syn_instantiated=1 *) HSOSC hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .CLKHF(clk));
    defparam hf_osc.CLKHF_DIV = "0b01";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=10, LSE_RCOL=50, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@1(43[10],43[50])" *) counter counter2 (seg_power_c, 
            clk, n401, reset_c);
    (* lut_function="(!(A))", lineinfo="@1(51[24],51[28])" *) LUT4 seg_power_c_I_0_1_lut (.A(seg_power_c), 
            .Z(seg_power_c_N_25));
    defparam seg_power_c_I_0_1_lut.INIT = "0x5555";
    (* lineinfo="@1(9[24],9[29])" *) IB reset_pad (.I(reset), .O(reset_c));
    (* lineinfo="@1(13[25],13[34])" *) OB \seg_power_pad[0]  (.I(seg_power_c), 
            .O(seg_power[0]));
    (* lineinfo="@1(13[25],13[34])" *) OB \seg_power_pad[1]  (.I(seg_power_c_N_25), 
            .O(seg_power[1]));
    (* lineinfo="@1(12[25],12[28])" *) OB \seg_pad[0]  (.I(GND_net), .O(seg[0]));
    (* lineinfo="@1(12[25],12[28])" *) OB \seg_pad[1]  (.I(GND_net), .O(seg[1]));
    (* lineinfo="@1(12[25],12[28])" *) OB \seg_pad[2]  (.I(GND_net), .O(seg[2]));
    (* lineinfo="@1(12[25],12[28])" *) OB \seg_pad[3]  (.I(GND_net), .O(seg[3]));
    (* lineinfo="@1(12[25],12[28])" *) OB \seg_pad[4]  (.I(GND_net), .O(seg[4]));
    (* lut_function="(!(A))", lineinfo="@1(9[24],9[29])" *) LUT4 i281_1_lut (.A(reset_c), 
            .Z(n401));
    defparam i281_1_lut.INIT = "0x5555";
    (* lineinfo="@1(12[25],12[28])" *) OB \seg_pad[5]  (.I(GND_net), .O(seg[5]));
    (* lineinfo="@1(12[25],12[28])" *) OB \seg_pad[6]  (.I(VCC_net), .O(seg[6]));
    (* lineinfo="@1(11[25],11[26])" *) OB \C_pad[0]  (.I(GND_net), .O(C[0]));
    (* lineinfo="@1(11[25],11[26])" *) OB \C_pad[1]  (.I(GND_net), .O(C[1]));
    (* lineinfo="@1(11[25],11[26])" *) OB \C_pad[2]  (.I(GND_net), .O(C[2]));
    (* lineinfo="@1(11[25],11[26])" *) OB \C_pad[3]  (.I(GND_net), .O(C[3]));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module counter
//

module counter (output seg_power_c, input clk, input n401, input reset_c);
    
    wire [23:0]count;
    (* is_clock=1, lineinfo="@1(17[8],17[11])" *) wire clk;
    
    wire n533, n899, GND_net, n535;
    wire [23:0]n101;
    
    wire n503, n531, n896, n529, n893, n30, n527, n890, n525, 
        n887, n523, n884, n521, n881, n519, n878, n403, n34, 
        n32, n33, n31, n623, n10, n875, VCC_net, n541, n911, 
        n539, n908, n537, n905, n902;
    
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(count[15]), .D0(n533), .CI0(n533), .A1(GND_net), 
            .B1(GND_net), .C1(count[16]), .D1(n899), .CI1(n899), .CO0(n899), 
            .CO1(n535), .S0(n101[15]), .S1(n101[16]));
    defparam count_303_add_4_17.INIT0 = "0xc33c";
    defparam count_303_add_4_17.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i23 (.D(n101[23]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[23]));
    defparam count_303__i23.REGSET = "RESET";
    defparam count_303__i23.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(count[13]), .D0(n531), .CI0(n531), .A1(GND_net), 
            .B1(GND_net), .C1(count[14]), .D1(n896), .CI1(n896), .CO0(n896), 
            .CO1(n533), .S0(n101[13]), .S1(n101[14]));
    defparam count_303_add_4_15.INIT0 = "0xc33c";
    defparam count_303_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(count[11]), .D0(n529), .CI0(n529), .A1(GND_net), 
            .B1(GND_net), .C1(count[12]), .D1(n893), .CI1(n893), .CO0(n893), 
            .CO1(n531), .S0(n101[11]), .S1(n101[12]));
    defparam count_303_add_4_13.INIT0 = "0xc33c";
    defparam count_303_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(24[8],24[27])" *) LUT4 i11_4_lut (.A(count[14]), 
            .B(count[21]), .C(count[19]), .D(count[0]), .Z(n30));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(count[9]), .D0(n527), .CI0(n527), .A1(GND_net), 
            .B1(GND_net), .C1(count[10]), .D1(n890), .CI1(n890), .CO0(n890), 
            .CO1(n529), .S0(n101[9]), .S1(n101[10]));
    defparam count_303_add_4_11.INIT0 = "0xc33c";
    defparam count_303_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(count[7]), .D0(n525), .CI0(n525), .A1(GND_net), 
            .B1(GND_net), .C1(count[8]), .D1(n887), .CI1(n887), .CO0(n887), 
            .CO1(n527), .S0(n101[7]), .S1(n101[8]));
    defparam count_303_add_4_9.INIT0 = "0xc33c";
    defparam count_303_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(count[5]), .D0(n523), .CI0(n523), .A1(GND_net), 
            .B1(GND_net), .C1(count[6]), .D1(n884), .CI1(n884), .CO0(n884), 
            .CO1(n525), .S0(n101[5]), .S1(n101[6]));
    defparam count_303_add_4_7.INIT0 = "0xc33c";
    defparam count_303_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(count[3]), .D0(n521), .CI0(n521), .A1(GND_net), 
            .B1(GND_net), .C1(count[4]), .D1(n881), .CI1(n881), .CO0(n881), 
            .CO1(n523), .S0(n101[3]), .S1(n101[4]));
    defparam count_303_add_4_5.INIT0 = "0xc33c";
    defparam count_303_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(count[1]), .D0(n519), .CI0(n519), .A1(GND_net), 
            .B1(GND_net), .C1(count[2]), .D1(n878), .CI1(n878), .CO0(n878), 
            .CO1(n521), .S0(n101[1]), .S1(n101[2]));
    defparam count_303_add_4_3.INIT0 = "0xc33c";
    defparam count_303_add_4_3.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i0 (.D(n101[0]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[0]));
    defparam count_303__i0.REGSET = "RESET";
    defparam count_303__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(24[8],24[27])" *) LUT4 i15_4_lut (.A(count[7]), 
            .B(n30), .C(count[2]), .D(count[17]), .Z(n34));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(24[8],24[27])" *) LUT4 i13_4_lut (.A(count[16]), 
            .B(count[6]), .C(count[1]), .D(count[12]), .Z(n32));
    defparam i13_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(24[8],24[27])" *) LUT4 i14_4_lut (.A(count[20]), 
            .B(count[18]), .C(count[15]), .D(count[3]), .Z(n33));
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(24[8],24[27])" *) LUT4 i12_4_lut (.A(count[23]), 
            .B(count[22]), .C(count[11]), .D(count[5]), .Z(n31));
    defparam i12_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(24[8],24[27])" *) LUT4 i18_4_lut (.A(n31), 
            .B(n33), .C(n32), .D(n34), .Z(n623));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i4_4_lut (.A(n623), .B(count[8]), 
            .C(count[4]), .D(count[10]), .Z(n10));
    defparam i4_4_lut.INIT = "0xbfff";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i22 (.D(n101[22]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[22]));
    defparam count_303__i22.REGSET = "RESET";
    defparam count_303__i22.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(count[0]), .D1(n875), .CI1(n875), .CO0(n875), .CO1(n519), 
            .S1(n101[0]));
    defparam count_303_add_4_1.INIT0 = "0xc33c";
    defparam count_303_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i21 (.D(n101[21]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[21]));
    defparam count_303__i21.REGSET = "RESET";
    defparam count_303__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A (D)))" *) LUT4 i534_2_lut_4_lut (.A(count[13]), 
            .B(n10), .C(count[9]), .D(reset_c), .Z(n403));
    defparam i534_2_lut_4_lut.INIT = "0x20ff";
    (* lut_function="(A (B (D)+!B !(C (D)+!C !(D)))+!A (D))" *) LUT4 i1_2_lut_4_lut (.A(count[13]), 
            .B(n10), .C(count[9]), .D(seg_power_c), .Z(n503));
    defparam i1_2_lut_4_lut.INIT = "0xdf20";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(count[23]), .D0(n541), .CI0(n541), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n911), .CI1(n911), .CO0(n911), 
            .S0(n101[23]));
    defparam count_303_add_4_25.INIT0 = "0xc33c";
    defparam count_303_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(count[21]), .D0(n539), .CI0(n539), .A1(GND_net), 
            .B1(GND_net), .C1(count[22]), .D1(n908), .CI1(n908), .CO0(n908), 
            .CO1(n541), .S0(n101[21]), .S1(n101[22]));
    defparam count_303_add_4_23.INIT0 = "0xc33c";
    defparam count_303_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(count[19]), .D0(n537), .CI0(n537), .A1(GND_net), 
            .B1(GND_net), .C1(count[20]), .D1(n905), .CI1(n905), .CO0(n905), 
            .CO1(n539), .S0(n101[19]), .S1(n101[20]));
    defparam count_303_add_4_21.INIT0 = "0xc33c";
    defparam count_303_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@0(28[18],28[30])" *) FA2 count_303_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(count[17]), .D0(n535), .CI0(n535), .A1(GND_net), 
            .B1(GND_net), .C1(count[18]), .D1(n902), .CI1(n902), .CO0(n902), 
            .CO1(n537), .S0(n101[17]), .S1(n101[18]));
    defparam count_303_add_4_19.INIT0 = "0xc33c";
    defparam count_303_add_4_19.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i20 (.D(n101[20]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[20]));
    defparam count_303__i20.REGSET = "RESET";
    defparam count_303__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i19 (.D(n101[19]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[19]));
    defparam count_303__i19.REGSET = "RESET";
    defparam count_303__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i18 (.D(n101[18]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[18]));
    defparam count_303__i18.REGSET = "RESET";
    defparam count_303__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i17 (.D(n101[17]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[17]));
    defparam count_303__i17.REGSET = "RESET";
    defparam count_303__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i16 (.D(n101[16]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[16]));
    defparam count_303__i16.REGSET = "RESET";
    defparam count_303__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i15 (.D(n101[15]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[15]));
    defparam count_303__i15.REGSET = "RESET";
    defparam count_303__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i14 (.D(n101[14]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[14]));
    defparam count_303__i14.REGSET = "RESET";
    defparam count_303__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i13 (.D(n101[13]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[13]));
    defparam count_303__i13.REGSET = "RESET";
    defparam count_303__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i12 (.D(n101[12]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[12]));
    defparam count_303__i12.REGSET = "RESET";
    defparam count_303__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i11 (.D(n101[11]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[11]));
    defparam count_303__i11.REGSET = "RESET";
    defparam count_303__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i10 (.D(n101[10]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[10]));
    defparam count_303__i10.REGSET = "RESET";
    defparam count_303__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i9 (.D(n101[9]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[9]));
    defparam count_303__i9.REGSET = "RESET";
    defparam count_303__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i8 (.D(n101[8]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[8]));
    defparam count_303__i8.REGSET = "RESET";
    defparam count_303__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i7 (.D(n101[7]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[7]));
    defparam count_303__i7.REGSET = "RESET";
    defparam count_303__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i6 (.D(n101[6]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[6]));
    defparam count_303__i6.REGSET = "RESET";
    defparam count_303__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i5 (.D(n101[5]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[5]));
    defparam count_303__i5.REGSET = "RESET";
    defparam count_303__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i1 (.D(n101[1]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[1]));
    defparam count_303__i1.REGSET = "RESET";
    defparam count_303__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i4 (.D(n101[4]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[4]));
    defparam count_303__i4.REGSET = "RESET";
    defparam count_303__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i3 (.D(n101[3]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[3]));
    defparam count_303__i3.REGSET = "RESET";
    defparam count_303__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(28[18],28[30])" *) FD1P3XZ count_303__i2 (.D(n101[2]), 
            .SP(VCC_net), .CK(clk), .SR(n403), .Q(count[2]));
    defparam count_303__i2.REGSET = "RESET";
    defparam count_303__i2.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    VHI i2 (.Z(VCC_net));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=10, LSE_RCOL=50, LSE_LLINE=43, LSE_RLINE=43, lineinfo="@0(18[12],30[5])" *) FD1P3XZ new_clk (.D(n503), 
            .SP(VCC_net), .CK(clk), .SR(n401), .Q(seg_power_c));
    defparam new_clk.REGSET = "RESET";
    defparam new_clk.SRMODE = "CE_OVER_LSR";
    
endmodule
