
# PlanAhead Generated IO constraints 
NET "clk" IOSTANDARD = LVCMOS33;

# PlanAhead Generated physical constraints 
NET "channel1_p" LOC = A5;
NET "channel1_n" LOC = C5;
NET "channel2_p" LOC = A6;
NET "channel2_n" LOC = B6;
NET "channel3_p" LOC = A7;
NET "channel3_n" LOC = C7;
NET "clock_p" LOC = D7;
NET "clock_n" LOC = C6;

NET "clk" LOC = C10;
#Created by Constraints Editor (xa3s400a-ftg256-4) - 2013/07/05
NET "clk" TNM_NET = clk;
TIMESPEC TS_clk = PERIOD "clk" 62.5 ns HIGH 50%;
