{
    "@xmlns:dc": "http://purl.org/dc/elements/1.1/",
    "dc:title": "Arbitrate-and-move primitives for high throughput on-chip interconnection networks",
    "dc:creator": [
        "BALKAN, Aydin O",
        "GANG QU",
        "VISHKIN, Uzi"
    ],
    "dc:contributor": [
        "Institute of electrical and electronics engineers (Organiser of meeting)",
        "IEEE Circuits and systems society (Organiser of meeting)",
        "IEEE International Symposium on Circuits and Systems (Vancouver BC 2004)"
    ],
    "dc:relation": "2004 IEEE International Symposium on Circuits and Systems (proceedings) -- 0ISCAS 2004",
    "dc:date": "2004",
    "dc:type": [
        "Text",
        "Conference Paper"
    ],
    "dc:language": "English",
    "dc:publisher": "IEEE",
    "dc:format": [
        "print",
        "4 p. ; 18 ref"
    ],
    "dc:subject": [
        {
            "@xml:lang": "fr",
            "#text": "Arbre binaire"
        },
        {
            "@xml:lang": "fr",
            "#text": "Architecture réseau"
        },
        {
            "@xml:lang": "fr",
            "#text": "Calcul parallèle"
        },
        {
            "@xml:lang": "fr",
            "#text": "Circuit intégré"
        },
        {
            "@xml:lang": "fr",
            "#text": "Implémentation"
        },
        {
            "@xml:lang": "fr",
            "#text": "Noeud structure"
        },
        {
            "@xml:lang": "fr",
            "#text": "Réseau interconnexion"
        },
        {
            "@xml:lang": "fr",
            "#text": "Système sur puce"
        },
        {
            "@xml:lang": "fr",
            "#text": "Traitement pipeline"
        },
        {
            "@xml:lang": "en",
            "#text": "Binary tree"
        },
        {
            "@xml:lang": "en",
            "#text": "Network architecture"
        },
        {
            "@xml:lang": "en",
            "#text": "Parallel computation"
        },
        {
            "@xml:lang": "en",
            "#text": "Integrated circuit"
        },
        {
            "@xml:lang": "en",
            "#text": "Implementation"
        },
        {
            "@xml:lang": "en",
            "#text": "Nodes"
        },
        {
            "@xml:lang": "en",
            "#text": "Interconnection network"
        },
        {
            "@xml:lang": "en",
            "#text": "System on a chip"
        },
        {
            "@xml:lang": "en",
            "#text": "Pipeline processing"
        },
        {
            "@xml:lang": "es",
            "#text": "Arbol binario"
        },
        {
            "@xml:lang": "es",
            "#text": "Arquitectura red"
        },
        {
            "@xml:lang": "es",
            "#text": "Cálculo paralelo"
        },
        {
            "@xml:lang": "es",
            "#text": "Circuito integrado"
        },
        {
            "@xml:lang": "es",
            "#text": "Implementación"
        },
        {
            "@xml:lang": "es",
            "#text": "Nudo estructura"
        },
        {
            "@xml:lang": "es",
            "#text": "Red interconexión"
        },
        {
            "@xml:lang": "es",
            "#text": "Sistema sobre pastilla"
        },
        "001D03F06A: Conception. Technologies. Analyse fonctionnement. Essais / Design. Technologies. Operation analysis. Testing"
    ],
    "dc:rights": [
        "Inist-CNRS",
        "Sauf mention contraire ci-dessus, le contenu de cette notice bibliographique peut être utilisé dans le cadre d’une licence CC BY 4.0 Inist-CNRS / Unless otherwise stated above, the content of this bibliographic record may be used under a CC BY 4.0 licence by Inist-CNRS / A menos que se haya señalado antes, el contenido de este registro bibliográfico puede ser utilizado al amparo de una licencia CC BY 4.0 Inist-CNRS"
    ],
    "dc:identifier": "Inist-CNRS record number 18144096"
}