;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* CAN */
CAN_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_CanIP__PM_ACT_MSK EQU 0x01
CAN_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_CanIP__PM_STBY_MSK EQU 0x01
CAN_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID
CAN_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_isr__INTC_MASK EQU 0x10000
CAN_isr__INTC_NUMBER EQU 16
CAN_isr__INTC_PRIOR_NUM EQU 7
CAN_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* led */
led__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
led__0__MASK EQU 0x02
led__0__PC EQU CYREG_PRT2_PC1
led__0__PORT EQU 2
led__0__SHIFT EQU 1
led__AG EQU CYREG_PRT2_AG
led__AMUX EQU CYREG_PRT2_AMUX
led__BIE EQU CYREG_PRT2_BIE
led__BIT_MASK EQU CYREG_PRT2_BIT_MASK
led__BYP EQU CYREG_PRT2_BYP
led__CTL EQU CYREG_PRT2_CTL
led__DM0 EQU CYREG_PRT2_DM0
led__DM1 EQU CYREG_PRT2_DM1
led__DM2 EQU CYREG_PRT2_DM2
led__DR EQU CYREG_PRT2_DR
led__INP_DIS EQU CYREG_PRT2_INP_DIS
led__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
led__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
led__LCD_EN EQU CYREG_PRT2_LCD_EN
led__MASK EQU 0x02
led__PORT EQU 2
led__PRT EQU CYREG_PRT2_PRT
led__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
led__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
led__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
led__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
led__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
led__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
led__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
led__PS EQU CYREG_PRT2_PS
led__SHIFT EQU 1
led__SLW EQU CYREG_PRT2_SLW

/* qa1 */
qa1__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
qa1__0__MASK EQU 0x08
qa1__0__PC EQU CYREG_PRT3_PC3
qa1__0__PORT EQU 3
qa1__0__SHIFT EQU 3
qa1__AG EQU CYREG_PRT3_AG
qa1__AMUX EQU CYREG_PRT3_AMUX
qa1__BIE EQU CYREG_PRT3_BIE
qa1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
qa1__BYP EQU CYREG_PRT3_BYP
qa1__CTL EQU CYREG_PRT3_CTL
qa1__DM0 EQU CYREG_PRT3_DM0
qa1__DM1 EQU CYREG_PRT3_DM1
qa1__DM2 EQU CYREG_PRT3_DM2
qa1__DR EQU CYREG_PRT3_DR
qa1__INP_DIS EQU CYREG_PRT3_INP_DIS
qa1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
qa1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
qa1__LCD_EN EQU CYREG_PRT3_LCD_EN
qa1__MASK EQU 0x08
qa1__PORT EQU 3
qa1__PRT EQU CYREG_PRT3_PRT
qa1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
qa1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
qa1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
qa1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
qa1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
qa1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
qa1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
qa1__PS EQU CYREG_PRT3_PS
qa1__SHIFT EQU 3
qa1__SLW EQU CYREG_PRT3_SLW

/* qa2 */
qa2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
qa2__0__MASK EQU 0x20
qa2__0__PC EQU CYREG_PRT0_PC5
qa2__0__PORT EQU 0
qa2__0__SHIFT EQU 5
qa2__AG EQU CYREG_PRT0_AG
qa2__AMUX EQU CYREG_PRT0_AMUX
qa2__BIE EQU CYREG_PRT0_BIE
qa2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
qa2__BYP EQU CYREG_PRT0_BYP
qa2__CTL EQU CYREG_PRT0_CTL
qa2__DM0 EQU CYREG_PRT0_DM0
qa2__DM1 EQU CYREG_PRT0_DM1
qa2__DM2 EQU CYREG_PRT0_DM2
qa2__DR EQU CYREG_PRT0_DR
qa2__INP_DIS EQU CYREG_PRT0_INP_DIS
qa2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
qa2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
qa2__LCD_EN EQU CYREG_PRT0_LCD_EN
qa2__MASK EQU 0x20
qa2__PORT EQU 0
qa2__PRT EQU CYREG_PRT0_PRT
qa2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
qa2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
qa2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
qa2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
qa2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
qa2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
qa2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
qa2__PS EQU CYREG_PRT0_PS
qa2__SHIFT EQU 5
qa2__SLW EQU CYREG_PRT0_SLW

/* qa3 */
qa3__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
qa3__0__MASK EQU 0x04
qa3__0__PC EQU CYREG_PRT2_PC2
qa3__0__PORT EQU 2
qa3__0__SHIFT EQU 2
qa3__AG EQU CYREG_PRT2_AG
qa3__AMUX EQU CYREG_PRT2_AMUX
qa3__BIE EQU CYREG_PRT2_BIE
qa3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
qa3__BYP EQU CYREG_PRT2_BYP
qa3__CTL EQU CYREG_PRT2_CTL
qa3__DM0 EQU CYREG_PRT2_DM0
qa3__DM1 EQU CYREG_PRT2_DM1
qa3__DM2 EQU CYREG_PRT2_DM2
qa3__DR EQU CYREG_PRT2_DR
qa3__INP_DIS EQU CYREG_PRT2_INP_DIS
qa3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
qa3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
qa3__LCD_EN EQU CYREG_PRT2_LCD_EN
qa3__MASK EQU 0x04
qa3__PORT EQU 2
qa3__PRT EQU CYREG_PRT2_PRT
qa3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
qa3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
qa3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
qa3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
qa3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
qa3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
qa3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
qa3__PS EQU CYREG_PRT2_PS
qa3__SHIFT EQU 2
qa3__SLW EQU CYREG_PRT2_SLW

/* qb1 */
qb1__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
qb1__0__MASK EQU 0x10
qb1__0__PC EQU CYREG_PRT3_PC4
qb1__0__PORT EQU 3
qb1__0__SHIFT EQU 4
qb1__AG EQU CYREG_PRT3_AG
qb1__AMUX EQU CYREG_PRT3_AMUX
qb1__BIE EQU CYREG_PRT3_BIE
qb1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
qb1__BYP EQU CYREG_PRT3_BYP
qb1__CTL EQU CYREG_PRT3_CTL
qb1__DM0 EQU CYREG_PRT3_DM0
qb1__DM1 EQU CYREG_PRT3_DM1
qb1__DM2 EQU CYREG_PRT3_DM2
qb1__DR EQU CYREG_PRT3_DR
qb1__INP_DIS EQU CYREG_PRT3_INP_DIS
qb1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
qb1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
qb1__LCD_EN EQU CYREG_PRT3_LCD_EN
qb1__MASK EQU 0x10
qb1__PORT EQU 3
qb1__PRT EQU CYREG_PRT3_PRT
qb1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
qb1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
qb1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
qb1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
qb1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
qb1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
qb1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
qb1__PS EQU CYREG_PRT3_PS
qb1__SHIFT EQU 4
qb1__SLW EQU CYREG_PRT3_SLW

/* qb2 */
qb2__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
qb2__0__MASK EQU 0x40
qb2__0__PC EQU CYREG_PRT0_PC6
qb2__0__PORT EQU 0
qb2__0__SHIFT EQU 6
qb2__AG EQU CYREG_PRT0_AG
qb2__AMUX EQU CYREG_PRT0_AMUX
qb2__BIE EQU CYREG_PRT0_BIE
qb2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
qb2__BYP EQU CYREG_PRT0_BYP
qb2__CTL EQU CYREG_PRT0_CTL
qb2__DM0 EQU CYREG_PRT0_DM0
qb2__DM1 EQU CYREG_PRT0_DM1
qb2__DM2 EQU CYREG_PRT0_DM2
qb2__DR EQU CYREG_PRT0_DR
qb2__INP_DIS EQU CYREG_PRT0_INP_DIS
qb2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
qb2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
qb2__LCD_EN EQU CYREG_PRT0_LCD_EN
qb2__MASK EQU 0x40
qb2__PORT EQU 0
qb2__PRT EQU CYREG_PRT0_PRT
qb2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
qb2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
qb2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
qb2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
qb2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
qb2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
qb2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
qb2__PS EQU CYREG_PRT0_PS
qb2__SHIFT EQU 6
qb2__SLW EQU CYREG_PRT0_SLW

/* qb3 */
qb3__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
qb3__0__MASK EQU 0x08
qb3__0__PC EQU CYREG_PRT2_PC3
qb3__0__PORT EQU 2
qb3__0__SHIFT EQU 3
qb3__AG EQU CYREG_PRT2_AG
qb3__AMUX EQU CYREG_PRT2_AMUX
qb3__BIE EQU CYREG_PRT2_BIE
qb3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
qb3__BYP EQU CYREG_PRT2_BYP
qb3__CTL EQU CYREG_PRT2_CTL
qb3__DM0 EQU CYREG_PRT2_DM0
qb3__DM1 EQU CYREG_PRT2_DM1
qb3__DM2 EQU CYREG_PRT2_DM2
qb3__DR EQU CYREG_PRT2_DR
qb3__INP_DIS EQU CYREG_PRT2_INP_DIS
qb3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
qb3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
qb3__LCD_EN EQU CYREG_PRT2_LCD_EN
qb3__MASK EQU 0x08
qb3__PORT EQU 2
qb3__PRT EQU CYREG_PRT2_PRT
qb3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
qb3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
qb3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
qb3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
qb3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
qb3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
qb3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
qb3__PS EQU CYREG_PRT2_PS
qb3__SHIFT EQU 3
qb3__SLW EQU CYREG_PRT2_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

/* dir1 */
dir1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
dir1__0__MASK EQU 0x40
dir1__0__PC EQU CYREG_PRT3_PC6
dir1__0__PORT EQU 3
dir1__0__SHIFT EQU 6
dir1__AG EQU CYREG_PRT3_AG
dir1__AMUX EQU CYREG_PRT3_AMUX
dir1__BIE EQU CYREG_PRT3_BIE
dir1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
dir1__BYP EQU CYREG_PRT3_BYP
dir1__CTL EQU CYREG_PRT3_CTL
dir1__DM0 EQU CYREG_PRT3_DM0
dir1__DM1 EQU CYREG_PRT3_DM1
dir1__DM2 EQU CYREG_PRT3_DM2
dir1__DR EQU CYREG_PRT3_DR
dir1__INP_DIS EQU CYREG_PRT3_INP_DIS
dir1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
dir1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
dir1__LCD_EN EQU CYREG_PRT3_LCD_EN
dir1__MASK EQU 0x40
dir1__PORT EQU 3
dir1__PRT EQU CYREG_PRT3_PRT
dir1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
dir1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
dir1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
dir1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
dir1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
dir1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
dir1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
dir1__PS EQU CYREG_PRT3_PS
dir1__SHIFT EQU 6
dir1__SLW EQU CYREG_PRT3_SLW

/* dir2 */
dir2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
dir2__0__MASK EQU 0x02
dir2__0__PC EQU CYREG_PRT0_PC1
dir2__0__PORT EQU 0
dir2__0__SHIFT EQU 1
dir2__AG EQU CYREG_PRT0_AG
dir2__AMUX EQU CYREG_PRT0_AMUX
dir2__BIE EQU CYREG_PRT0_BIE
dir2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
dir2__BYP EQU CYREG_PRT0_BYP
dir2__CTL EQU CYREG_PRT0_CTL
dir2__DM0 EQU CYREG_PRT0_DM0
dir2__DM1 EQU CYREG_PRT0_DM1
dir2__DM2 EQU CYREG_PRT0_DM2
dir2__DR EQU CYREG_PRT0_DR
dir2__INP_DIS EQU CYREG_PRT0_INP_DIS
dir2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
dir2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
dir2__LCD_EN EQU CYREG_PRT0_LCD_EN
dir2__MASK EQU 0x02
dir2__PORT EQU 0
dir2__PRT EQU CYREG_PRT0_PRT
dir2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
dir2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
dir2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
dir2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
dir2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
dir2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
dir2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
dir2__PS EQU CYREG_PRT0_PS
dir2__SHIFT EQU 1
dir2__SLW EQU CYREG_PRT0_SLW

/* dir3 */
dir3__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
dir3__0__MASK EQU 0x80
dir3__0__PC EQU CYREG_PRT2_PC7
dir3__0__PORT EQU 2
dir3__0__SHIFT EQU 7
dir3__AG EQU CYREG_PRT2_AG
dir3__AMUX EQU CYREG_PRT2_AMUX
dir3__BIE EQU CYREG_PRT2_BIE
dir3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
dir3__BYP EQU CYREG_PRT2_BYP
dir3__CTL EQU CYREG_PRT2_CTL
dir3__DM0 EQU CYREG_PRT2_DM0
dir3__DM1 EQU CYREG_PRT2_DM1
dir3__DM2 EQU CYREG_PRT2_DM2
dir3__DR EQU CYREG_PRT2_DR
dir3__INP_DIS EQU CYREG_PRT2_INP_DIS
dir3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
dir3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
dir3__LCD_EN EQU CYREG_PRT2_LCD_EN
dir3__MASK EQU 0x80
dir3__PORT EQU 2
dir3__PRT EQU CYREG_PRT2_PRT
dir3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
dir3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
dir3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
dir3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
dir3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
dir3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
dir3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
dir3__PS EQU CYREG_PRT2_PS
dir3__SHIFT EQU 7
dir3__SLW EQU CYREG_PRT2_SLW

/* pwm1 */
pwm1__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
pwm1__0__MASK EQU 0x80
pwm1__0__PC EQU CYREG_PRT3_PC7
pwm1__0__PORT EQU 3
pwm1__0__SHIFT EQU 7
pwm1__AG EQU CYREG_PRT3_AG
pwm1__AMUX EQU CYREG_PRT3_AMUX
pwm1__BIE EQU CYREG_PRT3_BIE
pwm1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pwm1__BYP EQU CYREG_PRT3_BYP
pwm1__CTL EQU CYREG_PRT3_CTL
pwm1__DM0 EQU CYREG_PRT3_DM0
pwm1__DM1 EQU CYREG_PRT3_DM1
pwm1__DM2 EQU CYREG_PRT3_DM2
pwm1__DR EQU CYREG_PRT3_DR
pwm1__INP_DIS EQU CYREG_PRT3_INP_DIS
pwm1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pwm1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pwm1__LCD_EN EQU CYREG_PRT3_LCD_EN
pwm1__MASK EQU 0x80
pwm1__PORT EQU 3
pwm1__PRT EQU CYREG_PRT3_PRT
pwm1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pwm1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pwm1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pwm1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pwm1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pwm1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pwm1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pwm1__PS EQU CYREG_PRT3_PS
pwm1__SHIFT EQU 7
pwm1__SLW EQU CYREG_PRT3_SLW

/* pwm2 */
pwm2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
pwm2__0__MASK EQU 0x04
pwm2__0__PC EQU CYREG_PRT0_PC2
pwm2__0__PORT EQU 0
pwm2__0__SHIFT EQU 2
pwm2__AG EQU CYREG_PRT0_AG
pwm2__AMUX EQU CYREG_PRT0_AMUX
pwm2__BIE EQU CYREG_PRT0_BIE
pwm2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
pwm2__BYP EQU CYREG_PRT0_BYP
pwm2__CTL EQU CYREG_PRT0_CTL
pwm2__DM0 EQU CYREG_PRT0_DM0
pwm2__DM1 EQU CYREG_PRT0_DM1
pwm2__DM2 EQU CYREG_PRT0_DM2
pwm2__DR EQU CYREG_PRT0_DR
pwm2__INP_DIS EQU CYREG_PRT0_INP_DIS
pwm2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
pwm2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
pwm2__LCD_EN EQU CYREG_PRT0_LCD_EN
pwm2__MASK EQU 0x04
pwm2__PORT EQU 0
pwm2__PRT EQU CYREG_PRT0_PRT
pwm2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
pwm2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
pwm2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
pwm2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
pwm2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
pwm2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
pwm2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
pwm2__PS EQU CYREG_PRT0_PS
pwm2__SHIFT EQU 2
pwm2__SLW EQU CYREG_PRT0_SLW

/* pwm3 */
pwm3__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
pwm3__0__MASK EQU 0x40
pwm3__0__PC EQU CYREG_PRT2_PC6
pwm3__0__PORT EQU 2
pwm3__0__SHIFT EQU 6
pwm3__AG EQU CYREG_PRT2_AG
pwm3__AMUX EQU CYREG_PRT2_AMUX
pwm3__BIE EQU CYREG_PRT2_BIE
pwm3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pwm3__BYP EQU CYREG_PRT2_BYP
pwm3__CTL EQU CYREG_PRT2_CTL
pwm3__DM0 EQU CYREG_PRT2_DM0
pwm3__DM1 EQU CYREG_PRT2_DM1
pwm3__DM2 EQU CYREG_PRT2_DM2
pwm3__DR EQU CYREG_PRT2_DR
pwm3__INP_DIS EQU CYREG_PRT2_INP_DIS
pwm3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pwm3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pwm3__LCD_EN EQU CYREG_PRT2_LCD_EN
pwm3__MASK EQU 0x40
pwm3__PORT EQU 2
pwm3__PRT EQU CYREG_PRT2_PRT
pwm3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pwm3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pwm3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pwm3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pwm3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pwm3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pwm3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pwm3__PS EQU CYREG_PRT2_PS
pwm3__SHIFT EQU 6
pwm3__SLW EQU CYREG_PRT2_SLW

/* slp1 */
slp1__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
slp1__0__MASK EQU 0x01
slp1__0__PC EQU CYREG_IO_PC_PRT15_PC0
slp1__0__PORT EQU 15
slp1__0__SHIFT EQU 0
slp1__AG EQU CYREG_PRT15_AG
slp1__AMUX EQU CYREG_PRT15_AMUX
slp1__BIE EQU CYREG_PRT15_BIE
slp1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
slp1__BYP EQU CYREG_PRT15_BYP
slp1__CTL EQU CYREG_PRT15_CTL
slp1__DM0 EQU CYREG_PRT15_DM0
slp1__DM1 EQU CYREG_PRT15_DM1
slp1__DM2 EQU CYREG_PRT15_DM2
slp1__DR EQU CYREG_PRT15_DR
slp1__INP_DIS EQU CYREG_PRT15_INP_DIS
slp1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
slp1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
slp1__LCD_EN EQU CYREG_PRT15_LCD_EN
slp1__MASK EQU 0x01
slp1__PORT EQU 15
slp1__PRT EQU CYREG_PRT15_PRT
slp1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
slp1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
slp1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
slp1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
slp1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
slp1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
slp1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
slp1__PS EQU CYREG_PRT15_PS
slp1__SHIFT EQU 0
slp1__SLW EQU CYREG_PRT15_SLW

/* slp2 */
slp2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
slp2__0__MASK EQU 0x08
slp2__0__PC EQU CYREG_PRT0_PC3
slp2__0__PORT EQU 0
slp2__0__SHIFT EQU 3
slp2__AG EQU CYREG_PRT0_AG
slp2__AMUX EQU CYREG_PRT0_AMUX
slp2__BIE EQU CYREG_PRT0_BIE
slp2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
slp2__BYP EQU CYREG_PRT0_BYP
slp2__CTL EQU CYREG_PRT0_CTL
slp2__DM0 EQU CYREG_PRT0_DM0
slp2__DM1 EQU CYREG_PRT0_DM1
slp2__DM2 EQU CYREG_PRT0_DM2
slp2__DR EQU CYREG_PRT0_DR
slp2__INP_DIS EQU CYREG_PRT0_INP_DIS
slp2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
slp2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
slp2__LCD_EN EQU CYREG_PRT0_LCD_EN
slp2__MASK EQU 0x08
slp2__PORT EQU 0
slp2__PRT EQU CYREG_PRT0_PRT
slp2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
slp2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
slp2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
slp2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
slp2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
slp2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
slp2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
slp2__PS EQU CYREG_PRT0_PS
slp2__SHIFT EQU 3
slp2__SLW EQU CYREG_PRT0_SLW

/* slp3 */
slp3__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
slp3__0__MASK EQU 0x20
slp3__0__PC EQU CYREG_PRT2_PC5
slp3__0__PORT EQU 2
slp3__0__SHIFT EQU 5
slp3__AG EQU CYREG_PRT2_AG
slp3__AMUX EQU CYREG_PRT2_AMUX
slp3__BIE EQU CYREG_PRT2_BIE
slp3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
slp3__BYP EQU CYREG_PRT2_BYP
slp3__CTL EQU CYREG_PRT2_CTL
slp3__DM0 EQU CYREG_PRT2_DM0
slp3__DM1 EQU CYREG_PRT2_DM1
slp3__DM2 EQU CYREG_PRT2_DM2
slp3__DR EQU CYREG_PRT2_DR
slp3__INP_DIS EQU CYREG_PRT2_INP_DIS
slp3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
slp3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
slp3__LCD_EN EQU CYREG_PRT2_LCD_EN
slp3__MASK EQU 0x20
slp3__PORT EQU 2
slp3__PRT EQU CYREG_PRT2_PRT
slp3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
slp3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
slp3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
slp3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
slp3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
slp3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
slp3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
slp3__PS EQU CYREG_PRT2_PS
slp3__SHIFT EQU 5
slp3__SLW EQU CYREG_PRT2_SLW

/* CANRX */
CANRX__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
CANRX__0__MASK EQU 0x40
CANRX__0__PC EQU CYREG_PRT1_PC6
CANRX__0__PORT EQU 1
CANRX__0__SHIFT EQU 6
CANRX__AG EQU CYREG_PRT1_AG
CANRX__AMUX EQU CYREG_PRT1_AMUX
CANRX__BIE EQU CYREG_PRT1_BIE
CANRX__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CANRX__BYP EQU CYREG_PRT1_BYP
CANRX__CTL EQU CYREG_PRT1_CTL
CANRX__DM0 EQU CYREG_PRT1_DM0
CANRX__DM1 EQU CYREG_PRT1_DM1
CANRX__DM2 EQU CYREG_PRT1_DM2
CANRX__DR EQU CYREG_PRT1_DR
CANRX__INP_DIS EQU CYREG_PRT1_INP_DIS
CANRX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CANRX__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CANRX__LCD_EN EQU CYREG_PRT1_LCD_EN
CANRX__MASK EQU 0x40
CANRX__PORT EQU 1
CANRX__PRT EQU CYREG_PRT1_PRT
CANRX__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CANRX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CANRX__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CANRX__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CANRX__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CANRX__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CANRX__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CANRX__PS EQU CYREG_PRT1_PS
CANRX__SHIFT EQU 6
CANRX__SLW EQU CYREG_PRT1_SLW

/* CANTX */
CANTX__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
CANTX__0__MASK EQU 0x20
CANTX__0__PC EQU CYREG_PRT1_PC5
CANTX__0__PORT EQU 1
CANTX__0__SHIFT EQU 5
CANTX__AG EQU CYREG_PRT1_AG
CANTX__AMUX EQU CYREG_PRT1_AMUX
CANTX__BIE EQU CYREG_PRT1_BIE
CANTX__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CANTX__BYP EQU CYREG_PRT1_BYP
CANTX__CTL EQU CYREG_PRT1_CTL
CANTX__DM0 EQU CYREG_PRT1_DM0
CANTX__DM1 EQU CYREG_PRT1_DM1
CANTX__DM2 EQU CYREG_PRT1_DM2
CANTX__DR EQU CYREG_PRT1_DR
CANTX__INP_DIS EQU CYREG_PRT1_INP_DIS
CANTX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CANTX__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CANTX__LCD_EN EQU CYREG_PRT1_LCD_EN
CANTX__MASK EQU 0x20
CANTX__PORT EQU 1
CANTX__PRT EQU CYREG_PRT1_PRT
CANTX__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CANTX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CANTX__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CANTX__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CANTX__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CANTX__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CANTX__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CANTX__PS EQU CYREG_PRT1_PS
CANTX__SHIFT EQU 5
CANTX__SLW EQU CYREG_PRT1_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* QuadDec1 */
QuadDec1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
QuadDec1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
QuadDec1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
QuadDec1_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
QuadDec1_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
QuadDec1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
QuadDec1_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
QuadDec1_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
QuadDec1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
QuadDec1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
QuadDec1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec1_isr__INTC_MASK EQU 0x01
QuadDec1_isr__INTC_NUMBER EQU 0
QuadDec1_isr__INTC_PRIOR_NUM EQU 7
QuadDec1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
QuadDec1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* QuadDec2 */
QuadDec2_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec2_bQuadDec_Stsreg__0__POS EQU 0
QuadDec2_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec2_bQuadDec_Stsreg__1__POS EQU 1
QuadDec2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec2_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
QuadDec2_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec2_bQuadDec_Stsreg__2__POS EQU 2
QuadDec2_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec2_bQuadDec_Stsreg__3__POS EQU 3
QuadDec2_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec2_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
QuadDec2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec2_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
QuadDec2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
QuadDec2_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec2_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec2_isr__INTC_MASK EQU 0x02
QuadDec2_isr__INTC_NUMBER EQU 1
QuadDec2_isr__INTC_PRIOR_NUM EQU 7
QuadDec2_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
QuadDec2_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec2_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* QuadDec3 */
QuadDec3_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec3_bQuadDec_Stsreg__0__POS EQU 0
QuadDec3_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec3_bQuadDec_Stsreg__1__POS EQU 1
QuadDec3_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec3_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
QuadDec3_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec3_bQuadDec_Stsreg__2__POS EQU 2
QuadDec3_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec3_bQuadDec_Stsreg__3__POS EQU 3
QuadDec3_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec3_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
QuadDec3_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec3_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec3_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec3_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec3_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec3_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
QuadDec3_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
QuadDec3_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
QuadDec3_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
QuadDec3_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec3_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec3_isr__INTC_MASK EQU 0x04
QuadDec3_isr__INTC_NUMBER EQU 2
QuadDec3_isr__INTC_PRIOR_NUM EQU 7
QuadDec3_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
QuadDec3_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec3_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BlocoPWM1 */
BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
BlocoPWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
BlocoPWM1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
BlocoPWM1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
BlocoPWM1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
BlocoPWM1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
BlocoPWM1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
BlocoPWM1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
BlocoPWM1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
BlocoPWM1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
BlocoPWM1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
BlocoPWM1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
BlocoPWM1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
BlocoPWM1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
BlocoPWM1_PWMUDB_genblk8_stsreg__0__POS EQU 0
BlocoPWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
BlocoPWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
BlocoPWM1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
BlocoPWM1_PWMUDB_genblk8_stsreg__2__POS EQU 2
BlocoPWM1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
BlocoPWM1_PWMUDB_genblk8_stsreg__3__POS EQU 3
BlocoPWM1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
BlocoPWM1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
BlocoPWM1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
BlocoPWM1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
BlocoPWM1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
BlocoPWM1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1

/* BlocoPWM2 */
BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
BlocoPWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
BlocoPWM2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
BlocoPWM2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
BlocoPWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
BlocoPWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
BlocoPWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
BlocoPWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
BlocoPWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
BlocoPWM2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
BlocoPWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
BlocoPWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
BlocoPWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
BlocoPWM2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
BlocoPWM2_PWMUDB_genblk8_stsreg__0__POS EQU 0
BlocoPWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
BlocoPWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
BlocoPWM2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
BlocoPWM2_PWMUDB_genblk8_stsreg__2__POS EQU 2
BlocoPWM2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
BlocoPWM2_PWMUDB_genblk8_stsreg__3__POS EQU 3
BlocoPWM2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
BlocoPWM2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
BlocoPWM2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
BlocoPWM2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
BlocoPWM2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
BlocoPWM2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

/* BlocoPWM3 */
BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
BlocoPWM3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
BlocoPWM3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
BlocoPWM3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
BlocoPWM3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
BlocoPWM3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
BlocoPWM3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
BlocoPWM3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
BlocoPWM3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
BlocoPWM3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
BlocoPWM3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
BlocoPWM3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
BlocoPWM3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
BlocoPWM3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
BlocoPWM3_PWMUDB_genblk8_stsreg__0__POS EQU 0
BlocoPWM3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
BlocoPWM3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
BlocoPWM3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
BlocoPWM3_PWMUDB_genblk8_stsreg__2__POS EQU 2
BlocoPWM3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
BlocoPWM3_PWMUDB_genblk8_stsreg__3__POS EQU 3
BlocoPWM3_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
BlocoPWM3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
BlocoPWM3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
BlocoPWM3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
BlocoPWM3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
BlocoPWM3_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

/* TimerMotores */
TimerMotores_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
TimerMotores_TimerUDB_rstSts_stsreg__0__POS EQU 0
TimerMotores_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
TimerMotores_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
TimerMotores_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
TimerMotores_TimerUDB_rstSts_stsreg__2__POS EQU 2
TimerMotores_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
TimerMotores_TimerUDB_rstSts_stsreg__3__POS EQU 3
TimerMotores_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
TimerMotores_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
TimerMotores_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
TimerMotores_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
TimerMotores_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
TimerMotores_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
TimerMotores_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
TimerMotores_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
TimerMotores_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
TimerMotores_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
TimerMotores_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
TimerMotores_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
TimerMotores_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
TimerMotores_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
TimerMotores_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
TimerMotores_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
TimerMotores_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
TimerMotores_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* timer_clock_1 */
timer_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_1__INDEX EQU 0x00
timer_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_1__PM_ACT_MSK EQU 0x01
timer_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_1__PM_STBY_MSK EQU 0x01

/* TimerCinematico */
TimerCinematico_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
TimerCinematico_TimerUDB_rstSts_stsreg__0__POS EQU 0
TimerCinematico_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
TimerCinematico_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
TimerCinematico_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
TimerCinematico_TimerUDB_rstSts_stsreg__2__POS EQU 2
TimerCinematico_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
TimerCinematico_TimerUDB_rstSts_stsreg__3__POS EQU 3
TimerCinematico_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
TimerCinematico_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
TimerCinematico_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
TimerCinematico_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
TimerCinematico_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
TimerCinematico_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
TimerCinematico_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
TimerCinematico_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
TimerCinematico_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
TimerCinematico_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
TimerCinematico_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
TimerCinematico_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
TimerCinematico_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
TimerCinematico_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
TimerCinematico_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
TimerCinematico_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
TimerCinematico_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
TimerCinematico_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
TimerCinematico_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
TimerCinematico_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
TimerCinematico_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
TimerCinematico_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

/* isr_timer_motores */
isr_timer_motores__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_timer_motores__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_timer_motores__INTC_MASK EQU 0x10
isr_timer_motores__INTC_NUMBER EQU 4
isr_timer_motores__INTC_PRIOR_NUM EQU 7
isr_timer_motores__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_timer_motores__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_timer_motores__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_timer_cinematico */
isr_timer_cinematico__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_timer_cinematico__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_timer_cinematico__INTC_MASK EQU 0x08
isr_timer_cinematico__INTC_NUMBER EQU 3
isr_timer_cinematico__INTC_PRIOR_NUM EQU 7
isr_timer_cinematico__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_timer_cinematico__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_timer_cinematico__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
