
*** Running vivado
    with args -log TestingSystem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TestingSystem.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TestingSystem.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 377.926 ; gain = 90.543
Command: synth_design -top TestingSystem -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 830.531 ; gain = 178.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TestingSystem' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/TestingSystem.vhd:44]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 500000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ButtonDebouncer.vhd:34' bound to instance 'b_deb_reset' of component 'ButtonDebouncer' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/TestingSystem.vhd:117]
INFO: [Synth 8-638] synthesizing module 'ButtonDebouncer' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ButtonDebouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 500000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ButtonDebouncer.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebouncer' (1#1) [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ButtonDebouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 500000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ButtonDebouncer.vhd:34' bound to instance 'b_deb_read' of component 'ButtonDebouncer' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/TestingSystem.vhd:131]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ROM.vhd:37' bound to instance 'mem_1' of component 'ROM' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/TestingSystem.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ROM.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ROM.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'ROM' (2#1) [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ROM.vhd:48]
INFO: [Synth 8-3491] module 'Combinatorial' declared at 'C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/Combinatorial.vhd:34' bound to instance 'mac_comb' of component 'Combinatorial' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/TestingSystem.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Combinatorial' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/Combinatorial.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Combinatorial' (3#1) [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/Combinatorial.vhd:41]
INFO: [Synth 8-3491] module 'ROM_3' declared at 'C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ROM_3.vhd:35' bound to instance 'mem_2' of component 'ROM_3' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/TestingSystem.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ROM_3' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ROM_3.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ROM_3.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ROM_3' (4#1) [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/ROM_3.vhd:49]
INFO: [Synth 8-3491] module 'counter_mod8' declared at 'C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/counter_mod8.vhd:35' bound to instance 'counter' of component 'counter_mod8' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/TestingSystem.vhd:171]
INFO: [Synth 8-638] synthesizing module 'counter_mod8' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/counter_mod8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'counter_mod8' (5#1) [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/counter_mod8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TestingSystem' (6#1) [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/TestingSystem.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 893.199 ; gain = 241.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 893.199 ; gain = 241.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 893.199 ; gain = 241.066
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TestingSystem_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TestingSystem_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1009.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1009.488 ; gain = 357.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1009.488 ; gain = 357.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1009.488 ; gain = 357.355
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'output_reg' [C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.srcs/sources_1/new/Combinatorial.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1009.488 ; gain = 357.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ButtonDebouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
Module Combinatorial 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      3 Bit        Muxes := 1     
Module ROM_3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module counter_mod8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_1/DATA_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_2/DATA_OUT_reg[2] )
WARNING: [Synth 8-3332] Sequential element (mac_comb/output_reg[2]) is unused and will be removed from module TestingSystem.
WARNING: [Synth 8-3332] Sequential element (mac_comb/output_reg[1]) is unused and will be removed from module TestingSystem.
WARNING: [Synth 8-3332] Sequential element (mac_comb/output_reg[0]) is unused and will be removed from module TestingSystem.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1009.488 ; gain = 357.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1009.488 ; gain = 357.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1013.449 ; gain = 361.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1014.656 ; gain = 362.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1020.406 ; gain = 368.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1020.406 ; gain = 368.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1020.406 ; gain = 368.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1020.406 ; gain = 368.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1020.406 ; gain = 368.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1020.406 ; gain = 368.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |     4|
|6     |LUT4   |     9|
|7     |LUT5   |     7|
|8     |LUT6   |    30|
|9     |FDRE   |    89|
|10    |FDSE   |     3|
|11    |IBUF   |     3|
|12    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+--------------+------------------+------+
|      |Instance      |Module            |Cells |
+------+--------------+------------------+------+
|1     |top           |                  |   173|
|2     |  b_deb_read  |ButtonDebouncer   |    58|
|3     |  b_deb_reset |ButtonDebouncer_0 |    55|
|4     |  counter     |counter_mod8      |     8|
|5     |  mac_comb    |Combinatorial     |     2|
|6     |  mem_1       |ROM               |     3|
|7     |  mem_2       |ROM_3             |    40|
+------+--------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1020.406 ; gain = 368.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1020.406 ; gain = 251.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1020.406 ; gain = 368.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1037.270 ; gain = 659.344
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1037.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/giuse/Documents/Progetti tesina/Esercizio 6/TestingSystem_04_Board/TestingSystem_03.runs/synth_1/TestingSystem.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TestingSystem_utilization_synth.rpt -pb TestingSystem_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  3 10:23:44 2022...
