{
  "design": {
    "design_info": {
      "boundary_crc": "0xE8716836F7227718",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../po_co_counter.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "xlslice_0": "",
      "xlconcat_0": "",
      "start_0": "",
      "rst_ps7_0_50M": "",
      "delay_ch1": "",
      "delay_out": "",
      "AFGtrigger": "",
      "count1_2": "",
      "resetcount": "",
      "time_window": "",
      "delay_ch2": "",
      "axi_smc": "",
      "coincidencecounter_0": "",
      "axi_dma": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "axis_switch_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "s01_couplers": {
          "auto_pc": ""
        },
        "s02_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "axis_data_fifo_ch1": "",
      "axis_data_fifo_ch2": "",
      "axi_intc_0": "",
      "delay_ch3": "",
      "delay_ch4": "",
      "delay_ch5": "",
      "delay_ch6": "",
      "delay_ch7": "",
      "delay_ch8": "",
      "count3_4": "",
      "count5_6": "",
      "count7_8": "",
      "co_count1_5_6": "",
      "co_count1_7_8": "",
      "co_count2_5_6": "",
      "co_count2_7_8": "",
      "co_count3_5_6": "",
      "co_count3_7_8": "",
      "co_count4_5_6": "",
      "co_count4_7_8": "",
      "axis_data_fifo_ch3": "",
      "axis_data_fifo_ch4": "",
      "axis_data_fifo_ch5": "",
      "axis_data_fifo_ch6": "",
      "axis_data_fifo_ch7": "",
      "axis_data_fifo_ch8": "",
      "reset": "",
      "integration_time": ""
    },
    "interface_ports": {
      "MDIO_ETHERNET_0_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MDC": {
            "physical_name": "MDIO_ETHERNET_0_0_mdc",
            "direction": "O"
          },
          "MDIO_O": {
            "physical_name": "MDIO_ETHERNET_0_0_mdio_o",
            "direction": "O"
          },
          "MDIO_T": {
            "physical_name": "MDIO_ETHERNET_0_0_mdio_t",
            "direction": "O"
          },
          "MDIO_I": {
            "physical_name": "MDIO_ETHERNET_0_0_mdio_i",
            "direction": "I"
          }
        }
      },
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "ENET0_GMII_TX_EN_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ENET0_GMII_TX_CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_ENET0_GMII_TX_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "enet0_gmii_rxd": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "ENET0_GMII_RX_DV_0": {
        "direction": "I"
      },
      "enet0_gmii_txd": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "ENET0_GMII_RX_CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_ENET0_GMII_RX_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "green": {
        "direction": "O"
      },
      "red": {
        "direction": "O"
      },
      "ScopeChannel3": {
        "direction": "O"
      },
      "AFGtrigger": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ch1": {
        "direction": "I"
      },
      "ch2": {
        "direction": "I"
      },
      "ch3": {
        "direction": "I"
      },
      "ch4": {
        "direction": "I"
      },
      "ch5": {
        "direction": "I"
      },
      "ch6": {
        "direction": "I"
      },
      "ch7": {
        "direction": "I"
      },
      "ch8": {
        "direction": "I"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "7",
        "xci_name": "design_1_processing_system7_0_0",
        "xci_path": "ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "25.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "250.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "250000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "125000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x0FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "EMIO"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "EMIO"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "100 Mbps"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SMC": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "FALSE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "FALSE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "250"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "125"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "25"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "NAND Flash#GPIO#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND",
              "Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#UART 1#UART 1#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD",
              "0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "cs#gpio[1]#ale#we_b#data[2]#data[0]#data[1]#cle#re_b#data[4]#data[5]#data[6]#data[7]#data[3]#busy#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#tx#rx#gpio[26]#gpio[27]#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#gpio[48]#gpio[49]#gpio[50]#gpio[51]#gpio[52]#gpio[53]"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "15"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "15"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "30"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "5"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "25"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "30"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "15"
          },
          "PCW_NAND_GRP_D8_ENABLE": {
            "value": "0"
          },
          "PCW_NAND_NAND_IO": {
            "value": "MIO 0 2.. 14"
          },
          "PCW_NAND_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SMC_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 24 .. 25"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K128M16 HA-15E"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          },
          "S_AXI_HP2": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP2"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "5",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip/design_1_xlslice_0_0/design_1_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "7",
        "xci_name": "design_1_xlconcat_0_0",
        "xci_path": "ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "IN0_WIDTH": {
            "value": "4"
          },
          "IN1_WIDTH": {
            "value": "4"
          }
        }
      },
      "start_0": {
        "vlnv": "xilinx.com:module_ref:start:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_start_0_0",
        "xci_path": "ip/design_1_start_0_0/design_1_start_0_0.xci",
        "inst_hier_path": "start_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "start",
          "boundary_crc": "0x0"
        },
        "ports": {
          "led_green": {
            "direction": "O"
          },
          "led_red": {
            "direction": "O"
          },
          "ch1": {
            "direction": "I"
          },
          "ch2": {
            "direction": "I"
          },
          "ch3": {
            "direction": "I"
          },
          "ch4": {
            "direction": "I"
          },
          "ch5": {
            "direction": "I"
          },
          "ch6": {
            "direction": "I"
          },
          "ch7": {
            "direction": "I"
          },
          "ch8": {
            "direction": "I"
          },
          "clk_250mhz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              }
            }
          },
          "delay_ch1": {
            "direction": "I",
            "left": "20",
            "right": "0"
          },
          "delay_ch2": {
            "direction": "I",
            "left": "20",
            "right": "0"
          },
          "delay_ch3": {
            "direction": "I",
            "left": "20",
            "right": "0"
          },
          "delay_ch4": {
            "direction": "I",
            "left": "20",
            "right": "0"
          },
          "delay_ch5": {
            "direction": "I",
            "left": "20",
            "right": "0"
          },
          "delay_ch6": {
            "direction": "I",
            "left": "20",
            "right": "0"
          },
          "delay_ch7": {
            "direction": "I",
            "left": "20",
            "right": "0"
          },
          "delay_ch8": {
            "direction": "I",
            "left": "20",
            "right": "0"
          },
          "integration_time": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reset_out": {
            "type": "rst",
            "direction": "O"
          },
          "count_ch1": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count_ch2": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count_ch3": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count_ch4": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count_ch5": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count_ch6": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count_ch7": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count_ch8": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "time_ch1": {
            "direction": "O",
            "left": "59",
            "right": "0"
          },
          "time_ch2": {
            "direction": "O",
            "left": "59",
            "right": "0"
          },
          "time_ch3": {
            "direction": "O",
            "left": "59",
            "right": "0"
          },
          "time_ch4": {
            "direction": "O",
            "left": "59",
            "right": "0"
          },
          "time_ch5": {
            "direction": "O",
            "left": "59",
            "right": "0"
          },
          "time_ch6": {
            "direction": "O",
            "left": "59",
            "right": "0"
          },
          "time_ch7": {
            "direction": "O",
            "left": "59",
            "right": "0"
          },
          "time_ch8": {
            "direction": "O",
            "left": "59",
            "right": "0"
          },
          "new_time_ch1": {
            "direction": "O"
          },
          "new_time_ch2": {
            "direction": "O"
          },
          "new_time_ch3": {
            "direction": "O"
          },
          "new_time_ch4": {
            "direction": "O"
          },
          "new_time_ch5": {
            "direction": "O"
          },
          "new_time_ch6": {
            "direction": "O"
          },
          "new_time_ch7": {
            "direction": "O"
          },
          "new_time_ch8": {
            "direction": "O"
          },
          "delay_ch1_out": {
            "direction": "O",
            "left": "20",
            "right": "0"
          },
          "delay_ch2_out": {
            "direction": "O",
            "left": "20",
            "right": "0"
          },
          "time_ch1_dma": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "time_ch2_dma": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "time_ch3_dma": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "time_ch4_dma": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "time_ch5_dma": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "time_ch6_dma": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "time_ch7_dma": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "time_ch8_dma": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ch1_data_valid": {
            "direction": "O"
          },
          "ch2_data_valid": {
            "direction": "O"
          },
          "ch3_data_valid": {
            "direction": "O"
          },
          "ch4_data_valid": {
            "direction": "O"
          },
          "ch5_data_valid": {
            "direction": "O"
          },
          "ch6_data_valid": {
            "direction": "O"
          },
          "ch7_data_valid": {
            "direction": "O"
          },
          "ch8_data_valid": {
            "direction": "O"
          },
          "ch1_t_last": {
            "direction": "O"
          },
          "ch2_t_last": {
            "direction": "O"
          },
          "ch3_t_last": {
            "direction": "O"
          },
          "ch4_t_last": {
            "direction": "O"
          },
          "ch5_t_last": {
            "direction": "O"
          },
          "ch6_t_last": {
            "direction": "O"
          },
          "ch7_t_last": {
            "direction": "O"
          },
          "ch8_t_last": {
            "direction": "O"
          },
          "ch1_ready": {
            "direction": "I"
          },
          "ch2_ready": {
            "direction": "I"
          },
          "ch3_ready": {
            "direction": "I"
          },
          "ch4_ready": {
            "direction": "I"
          },
          "ch5_ready": {
            "direction": "I"
          },
          "ch6_ready": {
            "direction": "I"
          },
          "ch7_ready": {
            "direction": "I"
          },
          "ch8_ready": {
            "direction": "I"
          },
          "reset_ext": {
            "type": "rst",
            "direction": "I"
          },
          "new_time": {
            "direction": "O"
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "design_1_rst_ps7_0_50M_1",
        "xci_path": "ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xci",
        "inst_hier_path": "rst_ps7_0_50M",
        "has_run_ip_tcl": "true"
      },
      "delay_ch1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_0_3",
        "xci_path": "ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xci",
        "inst_hier_path": "delay_ch1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "21"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "delay_out": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_0_9",
        "xci_path": "ip/design_1_axi_gpio_0_9/design_1_axi_gpio_0_9.xci",
        "inst_hier_path": "delay_out",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "21"
          },
          "C_GPIO_WIDTH": {
            "value": "21"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "AFGtrigger": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_0_0",
        "xci_path": "ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci",
        "inst_hier_path": "AFGtrigger",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_DOUT_DEFAULT": {
            "value": "0x00000000"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "count1_2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_0_6",
        "xci_path": "ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6.xci",
        "inst_hier_path": "count1_2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "22"
          },
          "C_GPIO_WIDTH": {
            "value": "22"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "resetcount": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_0_1",
        "xci_path": "ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xci",
        "inst_hier_path": "resetcount",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x00000000"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "time_window": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_0_4",
        "xci_path": "ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4.xci",
        "inst_hier_path": "time_window",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "21"
          }
        }
      },
      "delay_ch2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_0_12",
        "xci_path": "ip/design_1_axi_gpio_0_12/design_1_axi_gpio_0_12.xci",
        "inst_hier_path": "delay_ch2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "21"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "27",
        "xci_name": "design_1_axi_smc_1",
        "xci_path": "ip/design_1_axi_smc_1/design_1_axi_smc_1.xci",
        "inst_hier_path": "axi_smc",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "29"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI",
              "M06_AXI",
              "M07_AXI",
              "M08_AXI",
              "M09_AXI",
              "M10_AXI",
              "M11_AXI",
              "M12_AXI",
              "M13_AXI",
              "M14_AXI",
              "M15_AXI",
              "M16_AXI",
              "M17_AXI",
              "M18_AXI",
              "M19_AXI",
              "M20_AXI",
              "M21_AXI",
              "M22_AXI",
              "M23_AXI",
              "M24_AXI",
              "M25_AXI",
              "M26_AXI",
              "M27_AXI",
              "M28_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:M06_AXI:M07_AXI:M08_AXI:M09_AXI:M10_AXI:M11_AXI:M12_AXI:M13_AXI:M14_AXI:M15_AXI:M16_AXI:M17_AXI:M18_AXI:M19_AXI:M20_AXI:M21_AXI:M22_AXI:M23_AXI:M24_AXI:M25_AXI:M26_AXI:M27_AXI:M28_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M20_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M21_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M22_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M23_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M24_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M25_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M26_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M27_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "M28_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            },
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          }
        }
      },
      "coincidencecounter_0": {
        "vlnv": "xilinx.com:module_ref:coincidencecounter:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_coincidencecounter_0_0",
        "xci_path": "ip/design_1_coincidencecounter_0_0/design_1_coincidencecounter_0_0.xci",
        "inst_hier_path": "coincidencecounter_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "coincidencecounter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk_250mhz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              }
            }
          },
          "new_time_ch1": {
            "direction": "I"
          },
          "new_time_ch2": {
            "direction": "I"
          },
          "new_time_ch3": {
            "direction": "I"
          },
          "new_time_ch4": {
            "direction": "I"
          },
          "new_time_ch5": {
            "direction": "I"
          },
          "new_time_ch6": {
            "direction": "I"
          },
          "new_time_ch7": {
            "direction": "I"
          },
          "new_time_ch8": {
            "direction": "I"
          },
          "time_window": {
            "direction": "I",
            "left": "20",
            "right": "0"
          },
          "time_ch1": {
            "direction": "I",
            "left": "59",
            "right": "0"
          },
          "time_ch2": {
            "direction": "I",
            "left": "59",
            "right": "0"
          },
          "time_ch3": {
            "direction": "I",
            "left": "59",
            "right": "0"
          },
          "time_ch4": {
            "direction": "I",
            "left": "59",
            "right": "0"
          },
          "time_ch5": {
            "direction": "I",
            "left": "59",
            "right": "0"
          },
          "time_ch6": {
            "direction": "I",
            "left": "59",
            "right": "0"
          },
          "time_ch7": {
            "direction": "I",
            "left": "59",
            "right": "0"
          },
          "time_ch8": {
            "direction": "I",
            "left": "59",
            "right": "0"
          },
          "count1_5_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count1_6_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count1_7_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count1_8_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count2_5_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count2_6_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count2_7_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count2_8_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count3_5_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count3_6_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count3_7_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count3_8_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count4_5_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count4_6_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count4_7_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "count4_8_out": {
            "direction": "O",
            "left": "21",
            "right": "0"
          }
        }
      },
      "axi_dma": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "ip_revision": "36",
        "xci_name": "design_1_axi_dma_0_0",
        "xci_path": "ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xci",
        "inst_hier_path": "axi_dma",
        "has_run_ip_tcl": "true",
        "parameters": {
          "c_include_mm2s_dre": {
            "value": "0"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_m_axi_mm2s_data_width": {
            "value": "64"
          },
          "c_m_axi_s2mm_data_width": {
            "value": "64"
          },
          "c_m_axis_mm2s_tdata_width": {
            "value": "32"
          },
          "c_mm2s_burst_size": {
            "value": "8"
          },
          "c_s2mm_burst_size": {
            "value": "16"
          },
          "c_s_axis_s2mm_tdata_width": {
            "value": "64"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_S2MM": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            },
            "Data_SG": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "has_run_ip_tcl": "true"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "design_1_proc_sys_reset_1_0",
        "xci_path": "ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1",
        "has_run_ip_tcl": "true"
      },
      "axis_switch_0": {
        "vlnv": "xilinx.com:ip:axis_switch:1.1",
        "ip_revision": "35",
        "xci_name": "design_1_axis_switch_0_1",
        "xci_path": "ip/design_1_axis_switch_0_1/design_1_axis_switch_0_1.xci",
        "inst_hier_path": "axis_switch_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_SI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXIS"
            ]
          },
          "M00_AXIS": {
            "bd_attributes": {
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            }
          },
          "S01_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXIS"
            ]
          },
          "S02_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXIS"
            ]
          },
          "S03_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXIS"
            ]
          },
          "S04_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXIS"
            ]
          },
          "S05_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXIS"
            ]
          },
          "S06_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXIS"
            ]
          },
          "S07_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "interior",
                "value_src": "default"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXIS"
            ]
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_1_axi_interconnect_0_0/design_1_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "37",
            "xci_name": "design_1_axi_interconnect_0_imp_xbar_0",
            "xci_path": "ip/design_1_axi_interconnect_0_imp_xbar_0/design_1_axi_interconnect_0_imp_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI:M01_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "M00_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "S01_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI:M01_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "M01_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "S02_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI:M01_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "design_1_axi_interconnect_0_imp_auto_pc_0",
                "xci_path": "ip/design_1_axi_interconnect_0_imp_auto_pc_0/design_1_axi_interconnect_0_imp_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "design_1_axi_interconnect_0_imp_auto_pc_1",
                "xci_path": "ip/design_1_axi_interconnect_0_imp_auto_pc_1/design_1_axi_interconnect_0_imp_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s02_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s02_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axis_data_fifo_ch1": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "17",
        "xci_name": "design_1_axis_data_fifo_0_0",
        "xci_path": "ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_ch1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ACLKEN_CONV_MODE": {
            "value": "0"
          },
          "FIFO_DEPTH": {
            "value": "32"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "M_AXIS": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "axis_data_fifo_ch2": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "17",
        "xci_name": "design_1_axis_data_fifo_0_1",
        "xci_path": "ip/design_1_axis_data_fifo_0_1/design_1_axis_data_fifo_0_1.xci",
        "inst_hier_path": "axis_data_fifo_ch2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "32"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "M_AXIS": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "21",
        "xci_name": "design_1_axi_intc_0_0",
        "xci_path": "ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xci",
        "inst_hier_path": "axi_intc_0",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "interrupt": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "INTR_CTRL",
                "value_src": "default"
              }
            }
          }
        }
      },
      "delay_ch3": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_0_14",
        "xci_path": "ip/design_1_axi_gpio_0_14/design_1_axi_gpio_0_14.xci",
        "inst_hier_path": "delay_ch3",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "21"
          }
        }
      },
      "delay_ch4": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_0",
        "xci_path": "ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xci",
        "inst_hier_path": "delay_ch4",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "21"
          }
        }
      },
      "delay_ch5": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_1",
        "xci_path": "ip/design_1_axi_gpio_1_1/design_1_axi_gpio_1_1.xci",
        "inst_hier_path": "delay_ch5",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "21"
          }
        }
      },
      "delay_ch6": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_2",
        "xci_path": "ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2.xci",
        "inst_hier_path": "delay_ch6",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "21"
          }
        }
      },
      "delay_ch7": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_3",
        "xci_path": "ip/design_1_axi_gpio_1_3/design_1_axi_gpio_1_3.xci",
        "inst_hier_path": "delay_ch7",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "21"
          }
        }
      },
      "delay_ch8": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_4",
        "xci_path": "ip/design_1_axi_gpio_1_4/design_1_axi_gpio_1_4.xci",
        "inst_hier_path": "delay_ch8",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "21"
          }
        }
      },
      "count3_4": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_5",
        "xci_path": "ip/design_1_axi_gpio_1_5/design_1_axi_gpio_1_5.xci",
        "inst_hier_path": "count3_4",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "22"
          },
          "C_GPIO_WIDTH": {
            "value": "22"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "count5_6": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_6",
        "xci_path": "ip/design_1_axi_gpio_1_6/design_1_axi_gpio_1_6.xci",
        "inst_hier_path": "count5_6",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "22"
          },
          "C_GPIO_WIDTH": {
            "value": "22"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "count7_8": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_7",
        "xci_path": "ip/design_1_axi_gpio_1_7/design_1_axi_gpio_1_7.xci",
        "inst_hier_path": "count7_8",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "22"
          },
          "C_GPIO_WIDTH": {
            "value": "22"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "co_count1_5_6": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_8",
        "xci_path": "ip/design_1_axi_gpio_1_8/design_1_axi_gpio_1_8.xci",
        "inst_hier_path": "co_count1_5_6",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "22"
          },
          "C_GPIO_WIDTH": {
            "value": "22"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "co_count1_7_8": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_9",
        "xci_path": "ip/design_1_axi_gpio_1_9/design_1_axi_gpio_1_9.xci",
        "inst_hier_path": "co_count1_7_8",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "22"
          },
          "C_GPIO_WIDTH": {
            "value": "22"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "co_count2_5_6": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_10",
        "xci_path": "ip/design_1_axi_gpio_1_10/design_1_axi_gpio_1_10.xci",
        "inst_hier_path": "co_count2_5_6",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "22"
          },
          "C_GPIO_WIDTH": {
            "value": "22"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "co_count2_7_8": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_11",
        "xci_path": "ip/design_1_axi_gpio_1_11/design_1_axi_gpio_1_11.xci",
        "inst_hier_path": "co_count2_7_8",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "22"
          },
          "C_GPIO_WIDTH": {
            "value": "22"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "co_count3_5_6": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_12",
        "xci_path": "ip/design_1_axi_gpio_1_12/design_1_axi_gpio_1_12.xci",
        "inst_hier_path": "co_count3_5_6",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "22"
          },
          "C_GPIO_WIDTH": {
            "value": "22"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "co_count3_7_8": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_13",
        "xci_path": "ip/design_1_axi_gpio_1_13/design_1_axi_gpio_1_13.xci",
        "inst_hier_path": "co_count3_7_8",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "22"
          },
          "C_GPIO_WIDTH": {
            "value": "22"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "co_count4_5_6": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_14",
        "xci_path": "ip/design_1_axi_gpio_1_14/design_1_axi_gpio_1_14.xci",
        "inst_hier_path": "co_count4_5_6",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "22"
          },
          "C_GPIO_WIDTH": {
            "value": "22"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "co_count4_7_8": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_1_15",
        "xci_path": "ip/design_1_axi_gpio_1_15/design_1_axi_gpio_1_15.xci",
        "inst_hier_path": "co_count4_7_8",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "22"
          },
          "C_GPIO_WIDTH": {
            "value": "22"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axis_data_fifo_ch3": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "17",
        "xci_name": "design_1_axis_data_fifo_ch1_0",
        "xci_path": "ip/design_1_axis_data_fifo_ch1_0/design_1_axis_data_fifo_ch1_0.xci",
        "inst_hier_path": "axis_data_fifo_ch3",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ACLKEN_CONV_MODE": {
            "value": "0"
          },
          "FIFO_DEPTH": {
            "value": "32"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "M_AXIS": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "axis_data_fifo_ch4": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "17",
        "xci_name": "design_1_axis_data_fifo_ch1_1",
        "xci_path": "ip/design_1_axis_data_fifo_ch1_1/design_1_axis_data_fifo_ch1_1.xci",
        "inst_hier_path": "axis_data_fifo_ch4",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ACLKEN_CONV_MODE": {
            "value": "0"
          },
          "FIFO_DEPTH": {
            "value": "32"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "M_AXIS": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "axis_data_fifo_ch5": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "17",
        "xci_name": "design_1_axis_data_fifo_ch1_2",
        "xci_path": "ip/design_1_axis_data_fifo_ch1_2/design_1_axis_data_fifo_ch1_2.xci",
        "inst_hier_path": "axis_data_fifo_ch5",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ACLKEN_CONV_MODE": {
            "value": "0"
          },
          "FIFO_DEPTH": {
            "value": "32"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "M_AXIS": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "axis_data_fifo_ch6": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "17",
        "xci_name": "design_1_axis_data_fifo_ch5_0",
        "xci_path": "ip/design_1_axis_data_fifo_ch5_0/design_1_axis_data_fifo_ch5_0.xci",
        "inst_hier_path": "axis_data_fifo_ch6",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ACLKEN_CONV_MODE": {
            "value": "0"
          },
          "FIFO_DEPTH": {
            "value": "32"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "M_AXIS": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "axis_data_fifo_ch7": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "17",
        "xci_name": "design_1_axis_data_fifo_ch5_1",
        "xci_path": "ip/design_1_axis_data_fifo_ch5_1/design_1_axis_data_fifo_ch5_1.xci",
        "inst_hier_path": "axis_data_fifo_ch7",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ACLKEN_CONV_MODE": {
            "value": "0"
          },
          "FIFO_DEPTH": {
            "value": "32"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "M_AXIS": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "axis_data_fifo_ch8": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "17",
        "xci_name": "design_1_axis_data_fifo_ch7_0",
        "xci_path": "ip/design_1_axis_data_fifo_ch7_0/design_1_axis_data_fifo_ch7_0.xci",
        "inst_hier_path": "axis_data_fifo_ch8",
        "has_run_ip_tcl": "true",
        "parameters": {
          "ACLKEN_CONV_MODE": {
            "value": "0"
          },
          "FIFO_DEPTH": {
            "value": "32"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "M_AXIS": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "reset": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_0_15",
        "xci_path": "ip/design_1_axi_gpio_0_15/design_1_axi_gpio_0_15.xci",
        "inst_hier_path": "reset",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      },
      "integration_time": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_0_16",
        "xci_path": "ip/design_1_axi_gpio_0_16/design_1_axi_gpio_0_16.xci",
        "inst_hier_path": "integration_time",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "axi_dma_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma/M_AXI_MM2S",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_dma_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma/M_AXI_S2MM",
          "axi_interconnect_0/S01_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP2",
          "axi_interconnect_0/M01_AXI"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "count1_2/S_AXI"
        ]
      },
      "axi_smc_M01_AXI": {
        "interface_ports": [
          "axi_smc/M01_AXI",
          "AFGtrigger/S_AXI"
        ]
      },
      "axi_smc_M02_AXI": {
        "interface_ports": [
          "axi_smc/M02_AXI",
          "resetcount/S_AXI"
        ]
      },
      "axi_smc_M03_AXI": {
        "interface_ports": [
          "axi_smc/M03_AXI",
          "axi_dma/S_AXI_LITE"
        ]
      },
      "axi_smc_M04_AXI": {
        "interface_ports": [
          "axi_smc/M04_AXI",
          "delay_ch1/S_AXI"
        ]
      },
      "axi_smc_M06_AXI": {
        "interface_ports": [
          "axi_intc_0/s_axi",
          "axi_smc/M06_AXI"
        ]
      },
      "axi_smc_M07_AXI": {
        "interface_ports": [
          "axi_smc/M07_AXI",
          "time_window/S_AXI"
        ]
      },
      "axi_smc_M08_AXI": {
        "interface_ports": [
          "axi_smc/M08_AXI",
          "delay_ch3/S_AXI"
        ]
      },
      "axi_smc_M09_AXI": {
        "interface_ports": [
          "axi_smc/M09_AXI",
          "delay_out/S_AXI"
        ]
      },
      "axi_smc_M10_AXI": {
        "interface_ports": [
          "axi_smc/M10_AXI",
          "count3_4/S_AXI"
        ]
      },
      "axi_smc_M11_AXI": {
        "interface_ports": [
          "axi_smc/M11_AXI",
          "delay_ch2/S_AXI"
        ]
      },
      "axi_smc_M12_AXI": {
        "interface_ports": [
          "axi_smc/M12_AXI",
          "count5_6/S_AXI"
        ]
      },
      "axi_smc_M13_AXI": {
        "interface_ports": [
          "axi_smc/M13_AXI",
          "count7_8/S_AXI"
        ]
      },
      "axi_smc_M14_AXI": {
        "interface_ports": [
          "axi_smc/M14_AXI",
          "delay_ch4/S_AXI"
        ]
      },
      "axi_smc_M15_AXI": {
        "interface_ports": [
          "axi_smc/M15_AXI",
          "delay_ch5/S_AXI"
        ]
      },
      "axi_smc_M16_AXI": {
        "interface_ports": [
          "axi_smc/M16_AXI",
          "delay_ch6/S_AXI"
        ]
      },
      "axi_smc_M17_AXI": {
        "interface_ports": [
          "axi_smc/M17_AXI",
          "delay_ch7/S_AXI"
        ]
      },
      "axi_smc_M18_AXI": {
        "interface_ports": [
          "axi_smc/M18_AXI",
          "delay_ch8/S_AXI"
        ]
      },
      "axi_smc_M19_AXI": {
        "interface_ports": [
          "axi_smc/M19_AXI",
          "co_count1_5_6/S_AXI"
        ]
      },
      "axi_smc_M20_AXI": {
        "interface_ports": [
          "axi_smc/M20_AXI",
          "co_count1_7_8/S_AXI"
        ]
      },
      "axi_smc_M21_AXI": {
        "interface_ports": [
          "axi_smc/M21_AXI",
          "co_count2_5_6/S_AXI"
        ]
      },
      "axi_smc_M22_AXI": {
        "interface_ports": [
          "axi_smc/M22_AXI",
          "co_count2_7_8/S_AXI"
        ]
      },
      "axi_smc_M23_AXI": {
        "interface_ports": [
          "axi_smc/M23_AXI",
          "co_count3_5_6/S_AXI"
        ]
      },
      "axi_smc_M24_AXI": {
        "interface_ports": [
          "axi_smc/M24_AXI",
          "co_count3_7_8/S_AXI"
        ]
      },
      "axi_smc_M25_AXI": {
        "interface_ports": [
          "axi_smc/M25_AXI",
          "co_count4_5_6/S_AXI"
        ]
      },
      "axi_smc_M26_AXI": {
        "interface_ports": [
          "axi_smc/M26_AXI",
          "co_count4_7_8/S_AXI"
        ]
      },
      "axi_smc_M27_AXI": {
        "interface_ports": [
          "axi_smc/M27_AXI",
          "integration_time/S_AXI"
        ]
      },
      "axi_smc_M28_AXI": {
        "interface_ports": [
          "axi_smc/M28_AXI",
          "reset/S_AXI"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_ch1/M_AXIS",
          "axis_switch_0/S00_AXIS"
        ]
      },
      "axis_data_fifo_0_M_AXIS1": {
        "interface_ports": [
          "axis_data_fifo_ch2/M_AXIS",
          "axis_switch_0/S01_AXIS"
        ]
      },
      "axis_data_fifo_ch3_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_ch3/M_AXIS",
          "axis_switch_0/S02_AXIS"
        ]
      },
      "axis_data_fifo_ch4_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_ch4/M_AXIS",
          "axis_switch_0/S03_AXIS"
        ]
      },
      "axis_data_fifo_ch5_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_ch5/M_AXIS",
          "axis_switch_0/S04_AXIS"
        ]
      },
      "axis_data_fifo_ch6_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_ch6/M_AXIS",
          "axis_switch_0/S05_AXIS"
        ]
      },
      "axis_data_fifo_ch7_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_ch7/M_AXIS",
          "axis_switch_0/S06_AXIS"
        ]
      },
      "axis_data_fifo_ch8_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_ch8/M_AXIS",
          "axis_switch_0/S07_AXIS"
        ]
      },
      "axis_switch_0_M00_AXIS": {
        "interface_ports": [
          "axis_switch_0/M00_AXIS",
          "axi_dma/S_AXIS_S2MM"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_MDIO_ETHERNET_0": {
        "interface_ports": [
          "MDIO_ETHERNET_0_0",
          "processing_system7_0/MDIO_ETHERNET_0"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "axi_smc/S00_AXI"
        ]
      }
    },
    "nets": {
      "AFGtrigger_gpio_io_o": {
        "ports": [
          "AFGtrigger/gpio_io_o",
          "AFGtrigger"
        ]
      },
      "ENET0_GMII_RX_CLK_0_1": {
        "ports": [
          "ENET0_GMII_RX_CLK_0",
          "processing_system7_0/ENET0_GMII_RX_CLK"
        ]
      },
      "ENET0_GMII_RX_DV_0_1": {
        "ports": [
          "ENET0_GMII_RX_DV_0",
          "processing_system7_0/ENET0_GMII_RX_DV"
        ]
      },
      "ENET0_GMII_TX_CLK_0_1": {
        "ports": [
          "ENET0_GMII_TX_CLK_0",
          "processing_system7_0/ENET0_GMII_TX_CLK"
        ]
      },
      "In0_0_1": {
        "ports": [
          "enet0_gmii_rxd",
          "xlconcat_0/In0"
        ]
      },
      "Net": {
        "ports": [
          "processing_system7_0/FCLK_CLK2",
          "axi_dma/s_axi_lite_aclk",
          "axi_dma/m_axi_mm2s_aclk",
          "axi_dma/m_axi_s2mm_aclk",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "processing_system7_0/S_AXI_HP2_ACLK",
          "proc_sys_reset_0/slowest_sync_clk",
          "axi_smc/aclk1",
          "axis_switch_0/aclk",
          "axi_interconnect_0/S02_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "axis_data_fifo_ch1/m_axis_aclk",
          "axis_data_fifo_ch2/m_axis_aclk",
          "axis_data_fifo_ch3/m_axis_aclk",
          "axis_data_fifo_ch4/m_axis_aclk",
          "axis_data_fifo_ch5/m_axis_aclk",
          "axis_data_fifo_ch6/m_axis_aclk",
          "axis_data_fifo_ch7/m_axis_aclk",
          "axis_data_fifo_ch8/m_axis_aclk"
        ]
      },
      "Net1": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_dma/axi_resetn",
          "axis_switch_0/aresetn",
          "axi_interconnect_0/S02_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/S01_ARESETN"
        ]
      },
      "axi_dma_s2mm_introut": {
        "ports": [
          "axi_dma/s2mm_introut",
          "axi_intc_0/intr"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "delay_ch8/gpio_io_o",
          "start_0/delay_ch8"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc_0/irq",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "axis_data_fifo_0_s_axis_tready": {
        "ports": [
          "axis_data_fifo_ch1/s_axis_tready",
          "start_0/ch1_ready"
        ]
      },
      "axis_data_fifo_0_s_axis_tready1": {
        "ports": [
          "axis_data_fifo_ch2/s_axis_tready",
          "start_0/ch2_ready"
        ]
      },
      "axis_data_fifo_ch3_s_axis_tready": {
        "ports": [
          "axis_data_fifo_ch3/s_axis_tready",
          "start_0/ch3_ready"
        ]
      },
      "axis_data_fifo_ch4_s_axis_tready": {
        "ports": [
          "axis_data_fifo_ch4/s_axis_tready",
          "start_0/ch4_ready"
        ]
      },
      "axis_data_fifo_ch5_s_axis_tready": {
        "ports": [
          "axis_data_fifo_ch5/s_axis_tready",
          "start_0/ch5_ready"
        ]
      },
      "axis_data_fifo_ch6_s_axis_tready": {
        "ports": [
          "axis_data_fifo_ch6/s_axis_tready",
          "start_0/ch6_ready"
        ]
      },
      "axis_data_fifo_ch7_s_axis_tready": {
        "ports": [
          "axis_data_fifo_ch7/s_axis_tready",
          "start_0/ch7_ready"
        ]
      },
      "axis_data_fifo_ch8_s_axis_tready": {
        "ports": [
          "axis_data_fifo_ch8/s_axis_tready",
          "start_0/ch8_ready"
        ]
      },
      "ch1_0_1": {
        "ports": [
          "ch1",
          "start_0/ch1"
        ]
      },
      "ch2_0_1": {
        "ports": [
          "ch2",
          "start_0/ch2"
        ]
      },
      "ch3_0_1": {
        "ports": [
          "ch3",
          "start_0/ch3"
        ]
      },
      "ch4_0_1": {
        "ports": [
          "ch4",
          "start_0/ch4"
        ]
      },
      "ch5_0_1": {
        "ports": [
          "ch5",
          "start_0/ch5"
        ]
      },
      "ch6_0_1": {
        "ports": [
          "ch6",
          "start_0/ch6"
        ]
      },
      "ch7_0_1": {
        "ports": [
          "ch7",
          "start_0/ch7"
        ]
      },
      "ch8_0_1": {
        "ports": [
          "ch8",
          "start_0/ch8"
        ]
      },
      "coincidencecounter_0_count1_5": {
        "ports": [
          "coincidencecounter_0/count1_5_out",
          "co_count1_5_6/gpio_io_i"
        ]
      },
      "coincidencecounter_0_count1_6": {
        "ports": [
          "coincidencecounter_0/count1_6_out",
          "co_count1_5_6/gpio2_io_i"
        ]
      },
      "coincidencecounter_0_count1_7": {
        "ports": [
          "coincidencecounter_0/count1_7_out",
          "co_count1_7_8/gpio_io_i"
        ]
      },
      "coincidencecounter_0_count1_8": {
        "ports": [
          "coincidencecounter_0/count1_8_out",
          "co_count1_7_8/gpio2_io_i"
        ]
      },
      "coincidencecounter_0_count2_5": {
        "ports": [
          "coincidencecounter_0/count2_5_out",
          "co_count2_5_6/gpio_io_i"
        ]
      },
      "coincidencecounter_0_count2_6": {
        "ports": [
          "coincidencecounter_0/count2_6_out",
          "co_count2_5_6/gpio2_io_i"
        ]
      },
      "coincidencecounter_0_count2_7": {
        "ports": [
          "coincidencecounter_0/count2_7_out",
          "co_count2_7_8/gpio_io_i"
        ]
      },
      "coincidencecounter_0_count2_8": {
        "ports": [
          "coincidencecounter_0/count2_8_out",
          "co_count2_7_8/gpio2_io_i"
        ]
      },
      "coincidencecounter_0_count3_5": {
        "ports": [
          "coincidencecounter_0/count3_5_out",
          "co_count3_5_6/gpio_io_i"
        ]
      },
      "coincidencecounter_0_count3_6": {
        "ports": [
          "coincidencecounter_0/count3_6_out",
          "co_count3_5_6/gpio2_io_i"
        ]
      },
      "coincidencecounter_0_count3_7": {
        "ports": [
          "coincidencecounter_0/count3_7_out",
          "co_count3_7_8/gpio_io_i"
        ]
      },
      "coincidencecounter_0_count3_8": {
        "ports": [
          "coincidencecounter_0/count3_8_out",
          "co_count3_7_8/gpio2_io_i"
        ]
      },
      "coincidencecounter_0_count4_5_out": {
        "ports": [
          "coincidencecounter_0/count4_5_out",
          "co_count4_5_6/gpio_io_i"
        ]
      },
      "coincidencecounter_0_count4_6": {
        "ports": [
          "coincidencecounter_0/count4_6_out",
          "co_count4_5_6/gpio2_io_i"
        ]
      },
      "coincidencecounter_0_count4_7": {
        "ports": [
          "coincidencecounter_0/count4_7_out",
          "co_count4_7_8/gpio_io_i"
        ]
      },
      "coincidencecounter_0_count4_8": {
        "ports": [
          "coincidencecounter_0/count4_8_out",
          "co_count4_7_8/gpio2_io_i"
        ]
      },
      "delay_ch2_gpio_io_o": {
        "ports": [
          "delay_ch2/gpio_io_o",
          "start_0/delay_ch2"
        ]
      },
      "delay_ch3": {
        "ports": [
          "delay_ch3/gpio_io_o",
          "start_0/delay_ch3"
        ]
      },
      "delay_ch4_gpio_io_o": {
        "ports": [
          "delay_ch4/gpio_io_o",
          "start_0/delay_ch4"
        ]
      },
      "delay_ch5_gpio_io_o": {
        "ports": [
          "delay_ch5/gpio_io_o",
          "start_0/delay_ch5"
        ]
      },
      "delay_ch6_gpio_io_o": {
        "ports": [
          "delay_ch6/gpio_io_o",
          "start_0/delay_ch6"
        ]
      },
      "delay_ch7_gpio_io_o": {
        "ports": [
          "delay_ch7/gpio_io_o",
          "start_0/delay_ch7"
        ]
      },
      "delay_gpio_io_o": {
        "ports": [
          "delay_ch1/gpio_io_o",
          "start_0/delay_ch1"
        ]
      },
      "integration_time_gpio_io_o": {
        "ports": [
          "integration_time/gpio_io_o",
          "start_0/integration_time"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "axis_data_fifo_ch1/s_axis_aresetn",
          "axis_data_fifo_ch2/s_axis_aresetn",
          "axis_data_fifo_ch3/s_axis_aresetn",
          "axis_data_fifo_ch4/s_axis_aresetn",
          "axis_data_fifo_ch5/s_axis_aresetn",
          "axis_data_fifo_ch6/s_axis_aresetn",
          "axis_data_fifo_ch7/s_axis_aresetn",
          "axis_data_fifo_ch8/s_axis_aresetn"
        ]
      },
      "processing_system7_0_ENET0_GMII_TXD": {
        "ports": [
          "processing_system7_0/ENET0_GMII_TXD",
          "xlslice_0/Din"
        ]
      },
      "processing_system7_0_ENET0_GMII_TX_EN": {
        "ports": [
          "processing_system7_0/ENET0_GMII_TX_EN",
          "ENET0_GMII_TX_EN_0"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "rst_ps7_0_50M/slowest_sync_clk",
          "axi_smc/aclk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "delay_ch1/s_axi_aclk",
          "resetcount/s_axi_aclk",
          "time_window/s_axi_aclk",
          "delay_ch2/s_axi_aclk",
          "delay_out/s_axi_aclk",
          "count1_2/s_axi_aclk",
          "AFGtrigger/s_axi_aclk",
          "axi_intc_0/s_axi_aclk",
          "delay_ch3/s_axi_aclk",
          "count3_4/s_axi_aclk",
          "count5_6/s_axi_aclk",
          "count7_8/s_axi_aclk",
          "delay_ch4/s_axi_aclk",
          "delay_ch5/s_axi_aclk",
          "delay_ch6/s_axi_aclk",
          "delay_ch7/s_axi_aclk",
          "delay_ch8/s_axi_aclk",
          "co_count1_5_6/s_axi_aclk",
          "co_count1_7_8/s_axi_aclk",
          "co_count2_5_6/s_axi_aclk",
          "co_count2_7_8/s_axi_aclk",
          "co_count3_5_6/s_axi_aclk",
          "co_count3_7_8/s_axi_aclk",
          "co_count4_5_6/s_axi_aclk",
          "co_count4_7_8/s_axi_aclk",
          "integration_time/s_axi_aclk",
          "reset/s_axi_aclk"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "proc_sys_reset_1/slowest_sync_clk",
          "axis_data_fifo_ch1/s_axis_aclk",
          "axis_data_fifo_ch2/s_axis_aclk",
          "axis_data_fifo_ch3/s_axis_aclk",
          "axis_data_fifo_ch4/s_axis_aclk",
          "axis_data_fifo_ch5/s_axis_aclk",
          "axis_data_fifo_ch6/s_axis_aclk",
          "axis_data_fifo_ch7/s_axis_aclk",
          "axis_data_fifo_ch8/s_axis_aclk",
          "start_0/clk_250mhz",
          "coincidencecounter_0/clk_250mhz"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M/ext_reset_in",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "reset_gpio_io_o": {
        "ports": [
          "reset/gpio_io_o",
          "start_0/reset_ext"
        ]
      },
      "resetcount_gpio_io_o": {
        "ports": [
          "resetcount/gpio_io_o",
          "coincidencecounter_0/reset"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "delay_ch1/s_axi_aresetn",
          "delay_out/s_axi_aresetn",
          "AFGtrigger/s_axi_aresetn",
          "count1_2/s_axi_aresetn",
          "resetcount/s_axi_aresetn",
          "time_window/s_axi_aresetn",
          "delay_ch2/s_axi_aresetn",
          "axi_smc/aresetn",
          "axi_intc_0/s_axi_aresetn",
          "delay_ch3/s_axi_aresetn",
          "count3_4/s_axi_aresetn",
          "count5_6/s_axi_aresetn",
          "count7_8/s_axi_aresetn",
          "delay_ch4/s_axi_aresetn",
          "delay_ch5/s_axi_aresetn",
          "delay_ch6/s_axi_aresetn",
          "delay_ch7/s_axi_aresetn",
          "delay_ch8/s_axi_aresetn",
          "co_count1_5_6/s_axi_aresetn",
          "co_count1_7_8/s_axi_aresetn",
          "co_count2_5_6/s_axi_aresetn",
          "co_count2_7_8/s_axi_aresetn",
          "co_count3_5_6/s_axi_aresetn",
          "co_count3_7_8/s_axi_aresetn",
          "co_count4_5_6/s_axi_aresetn",
          "co_count4_7_8/s_axi_aresetn",
          "integration_time/s_axi_aresetn",
          "reset/s_axi_aresetn"
        ]
      },
      "start_0_ScopeChannel3": {
        "ports": [
          "ScopeChannel3"
        ]
      },
      "start_0_ch1_data_valid": {
        "ports": [
          "start_0/ch1_data_valid",
          "axis_data_fifo_ch1/s_axis_tvalid"
        ]
      },
      "start_0_ch1_t_last": {
        "ports": [
          "start_0/ch1_t_last",
          "axis_data_fifo_ch1/s_axis_tlast"
        ]
      },
      "start_0_ch2_data_valid": {
        "ports": [
          "start_0/ch2_data_valid",
          "axis_data_fifo_ch2/s_axis_tvalid"
        ]
      },
      "start_0_ch2_t_last": {
        "ports": [
          "start_0/ch2_t_last",
          "axis_data_fifo_ch2/s_axis_tlast"
        ]
      },
      "start_0_ch3_data_valid": {
        "ports": [
          "start_0/ch3_data_valid",
          "axis_data_fifo_ch3/s_axis_tvalid"
        ]
      },
      "start_0_ch3_t_last": {
        "ports": [
          "start_0/ch3_t_last",
          "axis_data_fifo_ch3/s_axis_tlast"
        ]
      },
      "start_0_ch4_data_valid": {
        "ports": [
          "start_0/ch4_data_valid",
          "axis_data_fifo_ch4/s_axis_tvalid"
        ]
      },
      "start_0_ch4_t_last": {
        "ports": [
          "start_0/ch4_t_last",
          "axis_data_fifo_ch4/s_axis_tlast"
        ]
      },
      "start_0_ch5_data_valid": {
        "ports": [
          "start_0/ch5_data_valid",
          "axis_data_fifo_ch5/s_axis_tvalid"
        ]
      },
      "start_0_ch5_t_last": {
        "ports": [
          "start_0/ch5_t_last",
          "axis_data_fifo_ch5/s_axis_tlast"
        ]
      },
      "start_0_ch6_data_valid": {
        "ports": [
          "start_0/ch6_data_valid",
          "axis_data_fifo_ch6/s_axis_tvalid"
        ]
      },
      "start_0_ch6_t_last": {
        "ports": [
          "start_0/ch6_t_last",
          "axis_data_fifo_ch6/s_axis_tlast"
        ]
      },
      "start_0_ch7_data_valid": {
        "ports": [
          "start_0/ch7_data_valid",
          "axis_data_fifo_ch7/s_axis_tvalid"
        ]
      },
      "start_0_ch7_t_last": {
        "ports": [
          "start_0/ch7_t_last",
          "axis_data_fifo_ch7/s_axis_tlast"
        ]
      },
      "start_0_ch8_data_valid": {
        "ports": [
          "start_0/ch8_data_valid",
          "axis_data_fifo_ch8/s_axis_tvalid"
        ]
      },
      "start_0_ch8_t_last": {
        "ports": [
          "start_0/ch8_t_last",
          "axis_data_fifo_ch8/s_axis_tlast"
        ]
      },
      "start_0_count_ch1": {
        "ports": [
          "start_0/count_ch1",
          "count1_2/gpio_io_i"
        ]
      },
      "start_0_count_ch2": {
        "ports": [
          "start_0/count_ch2",
          "count1_2/gpio2_io_i"
        ]
      },
      "start_0_count_ch3": {
        "ports": [
          "start_0/count_ch3",
          "count3_4/gpio_io_i"
        ]
      },
      "start_0_count_ch4": {
        "ports": [
          "start_0/count_ch4",
          "count3_4/gpio2_io_i"
        ]
      },
      "start_0_count_ch5": {
        "ports": [
          "start_0/count_ch5",
          "count5_6/gpio_io_i"
        ]
      },
      "start_0_count_ch6": {
        "ports": [
          "start_0/count_ch6",
          "count5_6/gpio2_io_i"
        ]
      },
      "start_0_count_ch7": {
        "ports": [
          "start_0/count_ch7",
          "count7_8/gpio_io_i"
        ]
      },
      "start_0_count_ch8": {
        "ports": [
          "start_0/count_ch8",
          "count7_8/gpio2_io_i"
        ]
      },
      "start_0_delay_ch1_out": {
        "ports": [
          "start_0/delay_ch1_out",
          "delay_out/gpio_io_i"
        ]
      },
      "start_0_delay_ch2_out": {
        "ports": [
          "start_0/delay_ch2_out",
          "delay_out/gpio2_io_i"
        ]
      },
      "start_0_green": {
        "ports": [
          "start_0/led_green",
          "green"
        ]
      },
      "start_0_new_time": {
        "ports": [
          "start_0/new_time"
        ]
      },
      "start_0_new_time_ch1": {
        "ports": [
          "start_0/new_time_ch1",
          "coincidencecounter_0/new_time_ch1"
        ]
      },
      "start_0_new_time_ch2": {
        "ports": [
          "start_0/new_time_ch2",
          "coincidencecounter_0/new_time_ch2"
        ]
      },
      "start_0_new_time_ch3": {
        "ports": [
          "start_0/new_time_ch3",
          "coincidencecounter_0/new_time_ch3"
        ]
      },
      "start_0_new_time_ch4": {
        "ports": [
          "start_0/new_time_ch4",
          "coincidencecounter_0/new_time_ch4"
        ]
      },
      "start_0_new_time_ch5": {
        "ports": [
          "start_0/new_time_ch5",
          "coincidencecounter_0/new_time_ch5"
        ]
      },
      "start_0_new_time_ch6": {
        "ports": [
          "start_0/new_time_ch6",
          "coincidencecounter_0/new_time_ch6"
        ]
      },
      "start_0_new_time_ch7": {
        "ports": [
          "start_0/new_time_ch7",
          "coincidencecounter_0/new_time_ch7"
        ]
      },
      "start_0_new_time_ch8": {
        "ports": [
          "start_0/new_time_ch8",
          "coincidencecounter_0/new_time_ch8"
        ]
      },
      "start_0_red": {
        "ports": [
          "start_0/led_red",
          "red"
        ]
      },
      "start_0_time_ch1_dma": {
        "ports": [
          "start_0/time_ch1_dma",
          "axis_data_fifo_ch1/s_axis_tdata"
        ]
      },
      "start_0_time_ch1_out": {
        "ports": [
          "start_0/time_ch1",
          "coincidencecounter_0/time_ch1"
        ]
      },
      "start_0_time_ch2_dma": {
        "ports": [
          "start_0/time_ch2_dma",
          "axis_data_fifo_ch2/s_axis_tdata"
        ]
      },
      "start_0_time_ch2_out": {
        "ports": [
          "start_0/time_ch2",
          "coincidencecounter_0/time_ch2"
        ]
      },
      "start_0_time_ch3_dma": {
        "ports": [
          "start_0/time_ch3_dma",
          "axis_data_fifo_ch3/s_axis_tdata"
        ]
      },
      "start_0_time_ch3_out": {
        "ports": [
          "start_0/time_ch3",
          "coincidencecounter_0/time_ch3"
        ]
      },
      "start_0_time_ch4_dma": {
        "ports": [
          "start_0/time_ch4_dma",
          "axis_data_fifo_ch4/s_axis_tdata"
        ]
      },
      "start_0_time_ch4_out": {
        "ports": [
          "start_0/time_ch4",
          "coincidencecounter_0/time_ch4"
        ]
      },
      "start_0_time_ch5_dma": {
        "ports": [
          "start_0/time_ch5_dma",
          "axis_data_fifo_ch5/s_axis_tdata"
        ]
      },
      "start_0_time_ch5_out": {
        "ports": [
          "start_0/time_ch5",
          "coincidencecounter_0/time_ch5"
        ]
      },
      "start_0_time_ch6_dma": {
        "ports": [
          "start_0/time_ch6_dma",
          "axis_data_fifo_ch6/s_axis_tdata"
        ]
      },
      "start_0_time_ch6_out": {
        "ports": [
          "start_0/time_ch6",
          "coincidencecounter_0/time_ch6"
        ]
      },
      "start_0_time_ch7_dma": {
        "ports": [
          "start_0/time_ch7_dma",
          "axis_data_fifo_ch7/s_axis_tdata"
        ]
      },
      "start_0_time_ch7_out": {
        "ports": [
          "start_0/time_ch7",
          "coincidencecounter_0/time_ch7"
        ]
      },
      "start_0_time_ch8_dma": {
        "ports": [
          "start_0/time_ch8_dma",
          "axis_data_fifo_ch8/s_axis_tdata"
        ]
      },
      "start_0_time_ch8_out": {
        "ports": [
          "start_0/time_ch8",
          "coincidencecounter_0/time_ch8"
        ]
      },
      "time_window_gpio_io_o": {
        "ports": [
          "time_window/gpio_io_o",
          "coincidencecounter_0/time_window"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processing_system7_0/ENET0_GMII_RXD"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "enet0_gmii_txd"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_AFGtrigger_Reg": {
                "address_block": "/AFGtrigger/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_dma_Reg": {
                "address_block": "/axi_dma/S_AXI_LITE/Reg",
                "offset": "0x40400000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/delay_ch3/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x41800000",
                "range": "64K"
              },
              "SEG_co_count1_5_6_Reg": {
                "address_block": "/co_count1_5_6/S_AXI/Reg",
                "offset": "0x41310000",
                "range": "64K"
              },
              "SEG_co_count1_7_8_Reg": {
                "address_block": "/co_count1_7_8/S_AXI/Reg",
                "offset": "0x41320000",
                "range": "64K"
              },
              "SEG_co_count2_5_6_Reg": {
                "address_block": "/co_count2_5_6/S_AXI/Reg",
                "offset": "0x41330000",
                "range": "64K"
              },
              "SEG_co_count2_7_8_Reg": {
                "address_block": "/co_count2_7_8/S_AXI/Reg",
                "offset": "0x41340000",
                "range": "64K"
              },
              "SEG_co_count3_5_6_Reg": {
                "address_block": "/co_count3_5_6/S_AXI/Reg",
                "offset": "0x41350000",
                "range": "64K"
              },
              "SEG_co_count3_7_8_Reg": {
                "address_block": "/co_count3_7_8/S_AXI/Reg",
                "offset": "0x41360000",
                "range": "64K"
              },
              "SEG_co_count4_5_6_Reg": {
                "address_block": "/co_count4_5_6/S_AXI/Reg",
                "offset": "0x41370000",
                "range": "64K"
              },
              "SEG_co_count4_7_8_Reg": {
                "address_block": "/co_count4_7_8/S_AXI/Reg",
                "offset": "0x41380000",
                "range": "64K"
              },
              "SEG_count3_4_Reg": {
                "address_block": "/count3_4/S_AXI/Reg",
                "offset": "0x41260000",
                "range": "64K"
              },
              "SEG_count5_6_Reg": {
                "address_block": "/count5_6/S_AXI/Reg",
                "offset": "0x41280000",
                "range": "64K"
              },
              "SEG_count7_8_Reg": {
                "address_block": "/count7_8/S_AXI/Reg",
                "offset": "0x412A0000",
                "range": "64K"
              },
              "SEG_count_Reg": {
                "address_block": "/count1_2/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_delay_Reg": {
                "address_block": "/delay_ch1/S_AXI/Reg",
                "offset": "0x41240000",
                "range": "64K"
              },
              "SEG_delay_ch2_Reg": {
                "address_block": "/delay_ch2/S_AXI/Reg",
                "offset": "0x412B0000",
                "range": "64K"
              },
              "SEG_delay_ch4_Reg": {
                "address_block": "/delay_ch4/S_AXI/Reg",
                "offset": "0x412C0000",
                "range": "64K"
              },
              "SEG_delay_ch5_Reg": {
                "address_block": "/delay_ch5/S_AXI/Reg",
                "offset": "0x412D0000",
                "range": "64K"
              },
              "SEG_delay_ch6_Reg": {
                "address_block": "/delay_ch6/S_AXI/Reg",
                "offset": "0x412E0000",
                "range": "64K"
              },
              "SEG_delay_ch7_Reg": {
                "address_block": "/delay_ch7/S_AXI/Reg",
                "offset": "0x412F0000",
                "range": "64K"
              },
              "SEG_delay_ch8_Reg": {
                "address_block": "/delay_ch8/S_AXI/Reg",
                "offset": "0x41300000",
                "range": "64K"
              },
              "SEG_delay_out_Reg": {
                "address_block": "/delay_out/S_AXI/Reg",
                "offset": "0x41290000",
                "range": "64K"
              },
              "SEG_integration_time_Reg": {
                "address_block": "/integration_time/S_AXI/Reg",
                "offset": "0x41390000",
                "range": "64K"
              },
              "SEG_reset_Reg": {
                "address_block": "/resetcount/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_reset_Reg_1": {
                "address_block": "/reset/S_AXI/Reg",
                "offset": "0x413A0000",
                "range": "64K"
              },
              "SEG_time_window_Reg": {
                "address_block": "/time_window/S_AXI/Reg",
                "offset": "0x41270000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_dma": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "128M"
              },
              "SEG_processing_system7_0_HP2_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x08000000",
                "range": "128M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "128M"
              },
              "SEG_processing_system7_0_HP2_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x08000000",
                "range": "128M"
              }
            }
          },
          "Data_SG": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "128M"
              },
              "SEG_processing_system7_0_HP2_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x08000000",
                "range": "128M"
              }
            }
          }
        }
      }
    }
  }
}