# SystemVerilog_Final_Project
The project involves system-level design and integration, creation and use of SystemVerilog interfaces, $readmemh, bus-functional models, FSM modeling, &amp; using protected SystemVerilog IP.
