-- VHDL for IBM SMS ALD group EditTranslator
-- Title: EditTranslator
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 10/6/2020 8:08:24 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EditTranslator is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_B_CH_NOT_8_AND_NOT_1_BIT: in STD_LOGIC;
		PS_B_CH_NOT_4_AND_NOT_2_BIT: in STD_LOGIC;
		PS_B_CYCLE: in STD_LOGIC;
		PS_EDIT_OP_CODE: in STD_LOGIC;
		PS_MOVE_ZERO_SUP_OP_CODE: in STD_LOGIC;
		PS_B_CH_B_AND_A_BIT: in STD_LOGIC;
		PS_B_CH_NOT_8_AND_1_BIT: in STD_LOGIC;
		PS_B_CH_NOT_4_AND_2_BIT: in STD_LOGIC;
		PS_B_CH_8_AND_1_BIT: in STD_LOGIC;
		PS_B_CH_B_AND_NOT_A_BIT: in STD_LOGIC;
		PS_B_CH_NOT_B_AND_NOT_A_BIT: in STD_LOGIC;
		PS_B_CH_8_AND_NOT_1_BIT: in STD_LOGIC;
		PS_B_CH_NOT_B_AND_A_BIT: in STD_LOGIC;
		PS_1ST_SCAN: in STD_LOGIC;
		PS_B_CH_4_AND_NOT_2_BIT: in STD_LOGIC;
		PS_B_CH_NOT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_B_CH_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_NOT_CTRL_0: out STD_LOGIC;
		PS_NOT_ASTERISK: out STD_LOGIC;
		PS_NOT_DOLLAR_SIGN: out STD_LOGIC;
		PS_NOT_SIG_DIGIT: out STD_LOGIC;
		PS_NOT_COMMA: out STD_LOGIC;
		PS_NOT_MINUS_SYMBOL: out STD_LOGIC;
		PS_NOT_DECIMAL: out STD_LOGIC;
		MS_NOT_DECIMAL: out STD_LOGIC;
		PS_NOT_BLANK: out STD_LOGIC;
		PS_NOT_C_CHAR: out STD_LOGIC;
		PS_NOT_R_CHAR: out STD_LOGIC;
		PS_NOT_SPACE: out STD_LOGIC;
		PS_Z_OP_DOT_B_CYCLE: out STD_LOGIC;
		MS_Z_OP_DOT_B_CYCLE: out STD_LOGIC;
		PS_E_OR_Z_OP_DOT_B_CYCLE: out STD_LOGIC;
		PS_E_OP_DOT_B_CYCLE_1: out STD_LOGIC;
		PS_E_OP_DOT_B_CYCLE_2: out STD_LOGIC;
		PS_C_OR_R_OR_MINUS: out STD_LOGIC;
		MS_BLANK: out STD_LOGIC;
		MS_CONTROL_ZERO: out STD_LOGIC;
		PS_BLANK: out STD_LOGIC;
		PS_BLANK_OR_ZERO: out STD_LOGIC;
		PS_CONTROL_ZERO: out STD_LOGIC;
		PS_COMMA: out STD_LOGIC;
		PS_BLANK_0_OR_COMMA: out STD_LOGIC;
		PS_0_OR_DECIMAL: out STD_LOGIC;
		PS_BLK_0_PUNCT_OR_SIG_DIGIT: out STD_LOGIC;
		MS_SIG_DIGIT: out STD_LOGIC;
		PS_SIG_DIGIT: out STD_LOGIC;
		PS_DECIMAL: out STD_LOGIC;
		PS_ASTERISK: out STD_LOGIC;
		PS_ASTERISK_OR_DOLLAR_SIGN: out STD_LOGIC;
		PS_DOLLAR_SIGN: out STD_LOGIC;
		MS_SPACE: out STD_LOGIC);
end EditTranslator;


ARCHITECTURE structural of EditTranslator is

	 signal MS_MINUS_SIGN: STD_LOGIC;
	 signal MS_NUMERIC_1_THRU_7: STD_LOGIC;
	 signal MS_NU_8_OR_9_CHAR: STD_LOGIC;
	 signal MS_DECIMAL: STD_LOGIC;
	 signal MS_COMMA: STD_LOGIC;

	 signal XX_PS_NOT_BLANK: STD_LOGIC;
	 signal XX_MS_BLANK: STD_LOGIC;
	 signal XX_MS_CONTROL_ZERO: STD_LOGIC;
	 signal XX_PS_E_OP_DOT_B_CYCLE_1: STD_LOGIC;

BEGIN

	PS_NOT_BLANK <= 
		XX_PS_NOT_BLANK;
	MS_BLANK <= 
		XX_MS_BLANK;
	MS_CONTROL_ZERO <= 
		XX_MS_CONTROL_ZERO;
	PS_E_OP_DOT_B_CYCLE_1 <= 
		XX_PS_E_OP_DOT_B_CYCLE_1;

Page_17_11_01_1: ENTITY ALD_17_11_01_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_BUS(5),
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_BUS(0),
	PS_B_CH_8_BIT =>
		PS_B_CH_BUS(3),
	PS_B_CH_4_BIT =>
		PS_B_CH_BUS(2),
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_BUS(1),
	PS_B_CH_B_BIT =>
		PS_B_CH_BUS(5),
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_BUS(2),
	PS_B_CH_2_BIT =>
		PS_B_CH_BUS(1),
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_BUS(4),
	PS_B_CH_1_BIT =>
		PS_B_CH_BUS(0),
	PS_NOT_CTRL_0 =>
		PS_NOT_CTRL_0,
	PS_NOT_ASTERISK =>
		PS_NOT_ASTERISK,
	PS_NOT_DOLLAR_SIGN =>
		PS_NOT_DOLLAR_SIGN
	);

Page_17_11_02_1: ENTITY ALD_17_11_02_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_4_BIT =>
		PS_B_CH_BUS(2),
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_BUS(5),
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_BUS(4),
	PS_B_CH_NOT_8_AND_NOT_1_BIT =>
		PS_B_CH_NOT_8_AND_NOT_1_BIT,
	PS_B_CH_NOT_4_AND_NOT_2_BIT =>
		PS_B_CH_NOT_4_AND_NOT_2_BIT,
	PS_B_CH_8_BIT =>
		PS_B_CH_BUS(3),
	PS_B_CH_A_BIT =>
		PS_B_CH_BUS(4),
	PS_B_CH_2_BIT =>
		PS_B_CH_BUS(1),
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_BUS(3),
	PS_B_CH_B_BIT =>
		PS_B_CH_BUS(5),
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_BUS(1),
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_BUS(0),
	PS_B_CH_1_BIT =>
		PS_B_CH_BUS(0),
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_BUS(2),
	PS_NOT_SIG_DIGIT =>
		PS_NOT_SIG_DIGIT,
	PS_NOT_COMMA =>
		PS_NOT_COMMA,
	PS_NOT_MINUS_SYMBOL =>
		PS_NOT_MINUS_SYMBOL,
	PS_NOT_DECIMAL =>
		PS_NOT_DECIMAL,
	MS_NOT_DECIMAL =>
		MS_NOT_DECIMAL
	);

Page_17_11_03_1: ENTITY ALD_17_11_03_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_B_BIT =>
		PS_B_CH_NOT_BUS(5),
	PS_B_CH_NOT_A_BIT =>
		PS_B_CH_NOT_BUS(4),
	PS_B_CH_2_BIT =>
		PS_B_CH_BUS(1),
	PS_B_CH_A_BIT =>
		PS_B_CH_BUS(4),
	PS_B_CH_B_BIT =>
		PS_B_CH_BUS(5),
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_BUS(3),
	PS_B_CH_NOT_4_BIT =>
		PS_B_CH_NOT_BUS(2),
	PS_B_CH_8_BIT =>
		PS_B_CH_BUS(3),
	PS_B_CH_1_BIT =>
		PS_B_CH_BUS(0),
	PS_B_CH_NOT_2_BIT =>
		PS_B_CH_NOT_BUS(1),
	PS_B_CH_NOT_1_BIT =>
		PS_B_CH_NOT_BUS(0),
	PS_NOT_BLANK =>
		XX_PS_NOT_BLANK,
	PS_NOT_C_CHAR =>
		PS_NOT_C_CHAR,
	PS_NOT_R_CHAR =>
		PS_NOT_R_CHAR,
	PS_NOT_SPACE =>
		PS_NOT_SPACE
	);

Page_17_11_04_1: ENTITY ALD_17_11_04_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_MOVE_ZERO_SUP_OP_CODE =>
		PS_MOVE_ZERO_SUP_OP_CODE,
	PS_B_CYCLE =>
		PS_B_CYCLE,
	PS_EDIT_OP_CODE =>
		PS_EDIT_OP_CODE,
	PS_B_CH_B_AND_A_BIT =>
		PS_B_CH_B_AND_A_BIT,
	PS_B_CH_NOT_8_AND_1_BIT =>
		PS_B_CH_NOT_8_AND_1_BIT,
	PS_B_CH_NOT_4_AND_2_BIT =>
		PS_B_CH_NOT_4_AND_2_BIT,
	PS_B_CH_8_AND_1_BIT =>
		PS_B_CH_8_AND_1_BIT,
	PS_B_CH_B_AND_NOT_A_BIT =>
		PS_B_CH_B_AND_NOT_A_BIT,
	PS_B_CH_NOT_4_AND_NOT_2_BIT =>
		PS_B_CH_NOT_4_AND_NOT_2_BIT,
	PS_B_CH_NOT_8_AND_NOT_1_BIT =>
		PS_B_CH_NOT_8_AND_NOT_1_BIT,
	PS_Z_OP_DOT_B_CYCLE =>
		PS_Z_OP_DOT_B_CYCLE,
	MS_Z_OP_DOT_B_CYCLE =>
		MS_Z_OP_DOT_B_CYCLE,
	PS_E_OR_Z_OP_DOT_B_CYCLE =>
		PS_E_OR_Z_OP_DOT_B_CYCLE,
	PS_E_OP_DOT_B_CYCLE_1 =>
		XX_PS_E_OP_DOT_B_CYCLE_1,
	PS_E_OP_DOT_B_CYCLE_2 =>
		PS_E_OP_DOT_B_CYCLE_2,
	PS_C_OR_R_OR_MINUS =>
		PS_C_OR_R_OR_MINUS,
	MS_MINUS_SIGN =>
		MS_MINUS_SIGN
	);

Page_17_11_05_1: ENTITY ALD_17_11_05_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_NOT_8_BIT =>
		PS_B_CH_NOT_BUS(3),
	PS_NOT_BLANK =>
		XX_PS_NOT_BLANK,
	PS_B_CH_8_BIT =>
		PS_B_CH_BUS(3),
	PS_B_CH_B_AND_A_BIT =>
		PS_B_CH_B_AND_A_BIT,
	PS_B_CH_NOT_B_AND_NOT_A_BIT =>
		PS_B_CH_NOT_B_AND_NOT_A_BIT,
	PS_B_CH_NOT_4_AND_NOT_2_BIT =>
		PS_B_CH_NOT_4_AND_NOT_2_BIT,
	PS_B_CH_NOT_8_AND_NOT_1_BIT =>
		PS_B_CH_NOT_8_AND_NOT_1_BIT,
	PS_B_CH_8_AND_1_BIT =>
		PS_B_CH_8_AND_1_BIT,
	PS_B_CH_NOT_4_AND_2_BIT =>
		PS_B_CH_NOT_4_AND_2_BIT,
	PS_B_CH_8_AND_NOT_1_BIT =>
		PS_B_CH_8_AND_NOT_1_BIT,
	PS_B_CH_NOT_B_AND_A_BIT =>
		PS_B_CH_NOT_B_AND_A_BIT,
	MS_NUMERIC_1_THRU_7 =>
		MS_NUMERIC_1_THRU_7,
	MS_NU_8_OR_9_CHAR =>
		MS_NU_8_OR_9_CHAR,
	MS_DECIMAL =>
		MS_DECIMAL,
	MS_BLANK =>
		XX_MS_BLANK,
	MS_CONTROL_ZERO =>
		XX_MS_CONTROL_ZERO,
	MS_COMMA =>
		MS_COMMA
	);

Page_17_11_06_1: ENTITY ALD_17_11_06_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_CONTROL_ZERO =>
		XX_MS_CONTROL_ZERO,
	MS_BLANK =>
		XX_MS_BLANK,
	MS_COMMA =>
		MS_COMMA,
	MS_NU_8_OR_9_CHAR =>
		MS_NU_8_OR_9_CHAR,
	MS_MINUS_SIGN =>
		MS_MINUS_SIGN,
	MS_NUMERIC_1_THRU_7 =>
		MS_NUMERIC_1_THRU_7,
	MS_DECIMAL =>
		MS_DECIMAL,
	PS_BLANK =>
		PS_BLANK,
	PS_BLANK_OR_ZERO =>
		PS_BLANK_OR_ZERO,
	PS_CONTROL_ZERO =>
		PS_CONTROL_ZERO,
	PS_COMMA =>
		PS_COMMA,
	PS_BLANK_0_OR_COMMA =>
		PS_BLANK_0_OR_COMMA,
	PS_0_OR_DECIMAL =>
		PS_0_OR_DECIMAL,
	PS_BLK_0_PUNCT_OR_SIG_DIGIT =>
		PS_BLK_0_PUNCT_OR_SIG_DIGIT,
	MS_SIG_DIGIT =>
		MS_SIG_DIGIT,
	PS_SIG_DIGIT =>
		PS_SIG_DIGIT,
	PS_DECIMAL =>
		PS_DECIMAL
	);

Page_17_11_07_1: ENTITY ALD_17_11_07_1_EDIT_TRANSLATOR
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_B_CH_8_AND_NOT_1_BIT =>
		PS_B_CH_8_AND_NOT_1_BIT,
	PS_B_CH_4_AND_NOT_2_BIT =>
		PS_B_CH_4_AND_NOT_2_BIT,
	PS_B_CH_B_AND_NOT_A_BIT =>
		PS_B_CH_B_AND_NOT_A_BIT,
	PS_B_CH_8_AND_1_BIT =>
		PS_B_CH_8_AND_1_BIT,
	PS_B_CH_NOT_4_AND_2_BIT =>
		PS_B_CH_NOT_4_AND_2_BIT,
	PS_E_OP_DOT_B_CYCLE_1 =>
		XX_PS_E_OP_DOT_B_CYCLE_1,
	PS_B_CH_B_AND_A_BIT =>
		PS_B_CH_B_AND_A_BIT,
	PS_B_CH_NOT_8_AND_NOT_1_BIT =>
		PS_B_CH_NOT_8_AND_NOT_1_BIT,
	PS_B_CH_NOT_4_AND_NOT_2_BIT =>
		PS_B_CH_NOT_4_AND_NOT_2_BIT,
	PS_1ST_SCAN =>
		PS_1ST_SCAN,
	PS_ASTERISK =>
		PS_ASTERISK,
	PS_ASTERISK_OR_DOLLAR_SIGN =>
		PS_ASTERISK_OR_DOLLAR_SIGN,
	PS_DOLLAR_SIGN =>
		PS_DOLLAR_SIGN,
	MS_SPACE =>
		MS_SPACE
	);


END;
