--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf platform.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2160 paths analyzed, 439 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.617ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd1 (SLICE_X24Y114.AX), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.588ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.494 - 0.488)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i to comm_fpga_fx2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y96.CQ      Tcko                  0.447   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X1Y121.B4      net (fanout=3)        3.993   write_fifo/inputFull
    SLICE_X1Y121.B       Tilo                  0.259   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X24Y115.A5     net (fanout=3)        4.162   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X24Y115.A      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1-In
    SLICE_X24Y114.AX     net (fanout=1)        0.386   comm_fpga_fx2/state_FSM_FFd1-In
    SLICE_X24Y114.CLK    Tdick                 0.136   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.588ns (1.047ns logic, 8.541ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_3 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.733ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.494 - 0.485)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_3 to comm_fpga_fx2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y101.DQ     Tcko                  0.391   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_3
    SLICE_X13Y101.A1     net (fanout=1)        0.603   comm_fpga_fx2/chanAddr<3>
    SLICE_X13Y101.A      Tilo                  0.259   comm_fpga_fx2/chanAddr<3>
                                                       _n0195<6>1
    SLICE_X1Y121.B1      net (fanout=12)       2.332   _n0195
    SLICE_X1Y121.B       Tilo                  0.259   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X24Y115.A5     net (fanout=3)        4.162   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X24Y115.A      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1-In
    SLICE_X24Y114.AX     net (fanout=1)        0.386   comm_fpga_fx2/state_FSM_FFd1-In
    SLICE_X24Y114.CLK    Tdick                 0.136   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.733ns (1.250ns logic, 7.483ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.585ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.494 - 0.485)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5 to comm_fpga_fx2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y101.CQ     Tcko                  0.408   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_5
    SLICE_X13Y101.A2     net (fanout=1)        0.438   comm_fpga_fx2/chanAddr<5>
    SLICE_X13Y101.A      Tilo                  0.259   comm_fpga_fx2/chanAddr<3>
                                                       _n0195<6>1
    SLICE_X1Y121.B1      net (fanout=12)       2.332   _n0195
    SLICE_X1Y121.B       Tilo                  0.259   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X24Y115.A5     net (fanout=3)        4.162   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X24Y115.A      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1-In
    SLICE_X24Y114.AX     net (fanout=1)        0.386   comm_fpga_fx2/state_FSM_FFd1-In
    SLICE_X24Y114.CLK    Tdick                 0.136   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.585ns (1.267ns logic, 7.318ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd1_1 (SLICE_X24Y115.A5), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.202ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.493 - 0.488)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i to comm_fpga_fx2/state_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y96.CQ      Tcko                  0.447   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X1Y121.B4      net (fanout=3)        3.993   write_fifo/inputFull
    SLICE_X1Y121.B       Tilo                  0.259   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X24Y115.A5     net (fanout=3)        4.162   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X24Y115.CLK    Tas                   0.341   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1-In
                                                       comm_fpga_fx2/state_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.202ns (1.047ns logic, 8.155ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_3 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.347ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.493 - 0.485)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_3 to comm_fpga_fx2/state_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y101.DQ     Tcko                  0.391   comm_fpga_fx2/chanAddr<3>
                                                       comm_fpga_fx2/chanAddr_3
    SLICE_X13Y101.A1     net (fanout=1)        0.603   comm_fpga_fx2/chanAddr<3>
    SLICE_X13Y101.A      Tilo                  0.259   comm_fpga_fx2/chanAddr<3>
                                                       _n0195<6>1
    SLICE_X1Y121.B1      net (fanout=12)       2.332   _n0195
    SLICE_X1Y121.B       Tilo                  0.259   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X24Y115.A5     net (fanout=3)        4.162   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X24Y115.CLK    Tas                   0.341   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1-In
                                                       comm_fpga_fx2/state_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.347ns (1.250ns logic, 7.097ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/chanAddr_5 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.199ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.493 - 0.485)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/chanAddr_5 to comm_fpga_fx2/state_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y101.CQ     Tcko                  0.408   comm_fpga_fx2/chanAddr<6>
                                                       comm_fpga_fx2/chanAddr_5
    SLICE_X13Y101.A2     net (fanout=1)        0.438   comm_fpga_fx2/chanAddr<5>
    SLICE_X13Y101.A      Tilo                  0.259   comm_fpga_fx2/chanAddr<3>
                                                       _n0195<6>1
    SLICE_X1Y121.B1      net (fanout=12)       2.332   _n0195
    SLICE_X1Y121.B       Tilo                  0.259   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1
    SLICE_X24Y115.A5     net (fanout=3)        4.162   comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o
    SLICE_X24Y115.CLK    Tas                   0.341   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1-In
                                                       comm_fpga_fx2/state_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.199ns (1.267ns logic, 6.932ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd4 (SLICE_X25Y116.A5), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.561ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.491 - 0.488)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y96.CQ      Tcko                  0.447   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X2Y116.B3      net (fanout=3)        3.863   write_fifo/inputFull
    SLICE_X2Y116.B       Tilo                  0.203   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>2
                                                       comm_fpga_fx2/state_FSM_FFd4-In11
    SLICE_X25Y116.A5     net (fanout=1)        3.726   comm_fpga_fx2/state_FSM_FFd4-In1
    SLICE_X25Y116.CLK    Tas                   0.322   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.561ns (0.972ns logic, 7.589ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_0 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.184ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.238 - 0.255)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_0 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y115.AQ      Tcko                  0.447   comm_fpga_fx2/count<1>
                                                       comm_fpga_fx2/count_0
    SLICE_X1Y121.D5      net (fanout=4)        0.902   comm_fpga_fx2/count<0>
    SLICE_X1Y121.D       Tilo                  0.259   comm_fpga_fx2/count<31>
                                                       comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>2
    SLICE_X2Y116.A3      net (fanout=1)        0.735   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>
    SLICE_X2Y116.A       Tilo                  0.203   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>2
                                                       comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>6
    SLICE_X2Y116.B4      net (fanout=5)        0.387   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o
    SLICE_X2Y116.B       Tilo                  0.203   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>2
                                                       comm_fpga_fx2/state_FSM_FFd4-In11
    SLICE_X25Y116.A5     net (fanout=1)        3.726   comm_fpga_fx2/state_FSM_FFd4-In1
    SLICE_X25Y116.CLK    Tas                   0.322   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.184ns (1.434ns logic, 5.750ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_12 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.092ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.238 - 0.248)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_12 to comm_fpga_fx2/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y118.AQ      Tcko                  0.391   comm_fpga_fx2/count<13>
                                                       comm_fpga_fx2/count_12
    SLICE_X1Y118.A2      net (fanout=3)        0.802   comm_fpga_fx2/count<12>
    SLICE_X1Y118.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>4
                                                       comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>5
    SLICE_X2Y116.A2      net (fanout=1)        0.799   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>4
    SLICE_X2Y116.A       Tilo                  0.203   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>2
                                                       comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>6
    SLICE_X2Y116.B4      net (fanout=5)        0.387   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o
    SLICE_X2Y116.B       Tilo                  0.203   comm_fpga_fx2/count[31]_GND_5_o_equal_19_o<31>2
                                                       comm_fpga_fx2/state_FSM_FFd4-In11
    SLICE_X25Y116.A5     net (fanout=1)        3.726   comm_fpga_fx2/state_FSM_FFd4-In1
    SLICE_X25Y116.CLK    Tas                   0.322   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
                                                       comm_fpga_fx2/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (1.378ns logic, 5.714ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y46.ADDRBRDADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.076 - 0.075)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X35Y95.AQ          Tcko                  0.198   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                           write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    RAMB8_X2Y46.ADDRBRDADDR5 net (fanout=10)       0.296   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>
    RAMB8_X2Y46.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.428ns (0.132ns logic, 0.296ns route)
                                                           (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y46.ADDRBRDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X32Y94.AQ          Tcko                  0.200   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
                                                           write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    RAMB8_X2Y46.ADDRBRDADDR9 net (fanout=3)        0.297   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
    RAMB8_X2Y46.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                           write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.431ns (0.134ns logic, 0.297ns route)
                                                           (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (SLICE_X33Y96.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y96.AQ      Tcko                  0.198   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    SLICE_X33Y96.A6      net (fanout=3)        0.022   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<6>
    SLICE_X33Y96.CLK     Tah         (-Th)    -0.215   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gcc0.gc0.count[6]_GND_56_o_add_0_OUT_xor<6>11
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y46.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y46.CLKBRDCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    9.617|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2160 paths, 0 nets, and 678 connections

Design statistics:
   Minimum period:   9.617ns{1}   (Maximum frequency: 103.983MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 17 13:46:31 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 451 MB



