\hypertarget{group___r_c_c___a_h_b1___force___release___reset}{}\doxysection{AHB1 Force Release Reset}
\label{group___r_c_c___a_h_b1___force___release___reset}\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}}


Force or release AHB1 peripheral reset.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga87d828d91e67aaa931853a60779826c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR = 0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_gab329bd497cccffd979bcca9fd42bbc79}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga3b89be9638638ffce3ebd4f08a3b64cf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga4f05c575d762edf40a6d17f88671b68d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga9135dece327ecc27f333f86dcf3ba8ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_gaf0be736e6cdebf31eeded223acc25613}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga23b6a1e77c4f045c29cc36a4b1e910b0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR = 0x00U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_gad56e47c2eacd972491f94296053d0cc3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_gaf03da3b36478071844fbd77df618a686}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga1df0e3536d3450435bdccdbe9c878736}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_gaaf11aa8bacb98c4e567bbaa58635acec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_ga8f7eef8316c35175df11d77f5106d334}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___force___release___reset_gab7d22b3d82cd2616c8e3fa930e437757}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Force or release AHB1 peripheral reset. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_ga87d828d91e67aaa931853a60779826c2}\label{group___r_c_c___a_h_b1___force___release___reset_ga87d828d91e67aaa931853a60779826c2}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_AHB1\_FORCE\_RESET@{\_\_HAL\_RCC\_AHB1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_AHB1\_FORCE\_RESET@{\_\_HAL\_RCC\_AHB1\_FORCE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AHB1\_FORCE\_RESET}{\_\_HAL\_RCC\_AHB1\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR = 0x\+FFFFFFFFU)}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_ga23b6a1e77c4f045c29cc36a4b1e910b0}\label{group___r_c_c___a_h_b1___force___release___reset_ga23b6a1e77c4f045c29cc36a4b1e910b0}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_AHB1\_RELEASE\_RESET@{\_\_HAL\_RCC\_AHB1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_AHB1\_RELEASE\_RESET@{\_\_HAL\_RCC\_AHB1\_RELEASE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AHB1\_RELEASE\_RESET}{\_\_HAL\_RCC\_AHB1\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR = 0x00U)}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_ga9135dece327ecc27f333f86dcf3ba8ee}\label{group___r_c_c___a_h_b1___force___release___reset_ga9135dece327ecc27f333f86dcf3ba8ee}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_DMA1\_FORCE\_RESET@{\_\_HAL\_RCC\_DMA1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_DMA1\_FORCE\_RESET@{\_\_HAL\_RCC\_DMA1\_FORCE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_FORCE\_RESET}{\_\_HAL\_RCC\_DMA1\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}}))}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_ga8f7eef8316c35175df11d77f5106d334}\label{group___r_c_c___a_h_b1___force___release___reset_ga8f7eef8316c35175df11d77f5106d334}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_DMA1\_RELEASE\_RESET@{\_\_HAL\_RCC\_DMA1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_DMA1\_RELEASE\_RESET@{\_\_HAL\_RCC\_DMA1\_RELEASE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_RELEASE\_RESET}{\_\_HAL\_RCC\_DMA1\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}}))}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_gaf0be736e6cdebf31eeded223acc25613}\label{group___r_c_c___a_h_b1___force___release___reset_gaf0be736e6cdebf31eeded223acc25613}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_DMA2\_FORCE\_RESET@{\_\_HAL\_RCC\_DMA2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_DMA2\_FORCE\_RESET@{\_\_HAL\_RCC\_DMA2\_FORCE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_FORCE\_RESET}{\_\_HAL\_RCC\_DMA2\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}}))}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_gab7d22b3d82cd2616c8e3fa930e437757}\label{group___r_c_c___a_h_b1___force___release___reset_gab7d22b3d82cd2616c8e3fa930e437757}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_DMA2\_RELEASE\_RESET@{\_\_HAL\_RCC\_DMA2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_DMA2\_RELEASE\_RESET@{\_\_HAL\_RCC\_DMA2\_RELEASE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_RELEASE\_RESET}{\_\_HAL\_RCC\_DMA2\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}}))}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_gab329bd497cccffd979bcca9fd42bbc79}\label{group___r_c_c___a_h_b1___force___release___reset_gab329bd497cccffd979bcca9fd42bbc79}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_GPIOA\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOA\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOA\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOA\_FORCE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_FORCE\_RESET}{\_\_HAL\_RCC\_GPIOA\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}}))}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_gad56e47c2eacd972491f94296053d0cc3}\label{group___r_c_c___a_h_b1___force___release___reset_gad56e47c2eacd972491f94296053d0cc3}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET}{\_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}}))}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_ga3b89be9638638ffce3ebd4f08a3b64cf}\label{group___r_c_c___a_h_b1___force___release___reset_ga3b89be9638638ffce3ebd4f08a3b64cf}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_GPIOB\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOB\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOB\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOB\_FORCE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_FORCE\_RESET}{\_\_HAL\_RCC\_GPIOB\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}}))}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_gaf03da3b36478071844fbd77df618a686}\label{group___r_c_c___a_h_b1___force___release___reset_gaf03da3b36478071844fbd77df618a686}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET}{\_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}}))}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}\label{group___r_c_c___a_h_b1___force___release___reset_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_GPIOC\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOC\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOC\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOC\_FORCE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_FORCE\_RESET}{\_\_HAL\_RCC\_GPIOC\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}}))}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_ga1df0e3536d3450435bdccdbe9c878736}\label{group___r_c_c___a_h_b1___force___release___reset_ga1df0e3536d3450435bdccdbe9c878736}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET}{\_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}}))}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_ga4f05c575d762edf40a6d17f88671b68d}\label{group___r_c_c___a_h_b1___force___release___reset_ga4f05c575d762edf40a6d17f88671b68d}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_GPIOH\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOH\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOH\_FORCE\_RESET@{\_\_HAL\_RCC\_GPIOH\_FORCE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_FORCE\_RESET}{\_\_HAL\_RCC\_GPIOH\_FORCE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR $\vert$= (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}}))}

\mbox{\Hypertarget{group___r_c_c___a_h_b1___force___release___reset_gaaf11aa8bacb98c4e567bbaa58635acec}\label{group___r_c_c___a_h_b1___force___release___reset_gaaf11aa8bacb98c4e567bbaa58635acec}} 
\index{AHB1 Force Release Reset@{AHB1 Force Release Reset}!\_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET@{\_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET}!AHB1 Force Release Reset@{AHB1 Force Release Reset}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET}{\_\_HAL\_RCC\_GPIOH\_RELEASE\_RESET}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+RSTR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}}))}

