
BOOTLOADER1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006af0  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a50  08006cb8  08006cb8  00007cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007708  08007708  0000900c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007708  08007708  00008708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007710  08007710  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007710  08007710  00008710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007714  08007714  00008714  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08007718  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ec  20000010  08007724  00009010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  08007724  000090fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec6b  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c9e  00000000  00000000  00017ca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  0001a948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008ff  00000000  00000000  0001b530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002605b  00000000  00000000  0001be2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011491  00000000  00000000  00041e8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6e76  00000000  00000000  0005331b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a191  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e68  00000000  00000000  0013a1d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  0013d03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000010 	.word	0x20000010
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08006ca0 	.word	0x08006ca0

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000014 	.word	0x20000014
 8000204:	08006ca0 	.word	0x08006ca0

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b988 	b.w	8000530 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	468e      	mov	lr, r1
 8000240:	4604      	mov	r4, r0
 8000242:	4688      	mov	r8, r1
 8000244:	2b00      	cmp	r3, #0
 8000246:	d14a      	bne.n	80002de <__udivmoddi4+0xa6>
 8000248:	428a      	cmp	r2, r1
 800024a:	4617      	mov	r7, r2
 800024c:	d962      	bls.n	8000314 <__udivmoddi4+0xdc>
 800024e:	fab2 f682 	clz	r6, r2
 8000252:	b14e      	cbz	r6, 8000268 <__udivmoddi4+0x30>
 8000254:	f1c6 0320 	rsb	r3, r6, #32
 8000258:	fa01 f806 	lsl.w	r8, r1, r6
 800025c:	fa20 f303 	lsr.w	r3, r0, r3
 8000260:	40b7      	lsls	r7, r6
 8000262:	ea43 0808 	orr.w	r8, r3, r8
 8000266:	40b4      	lsls	r4, r6
 8000268:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800026c:	fa1f fc87 	uxth.w	ip, r7
 8000270:	fbb8 f1fe 	udiv	r1, r8, lr
 8000274:	0c23      	lsrs	r3, r4, #16
 8000276:	fb0e 8811 	mls	r8, lr, r1, r8
 800027a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027e:	fb01 f20c 	mul.w	r2, r1, ip
 8000282:	429a      	cmp	r2, r3
 8000284:	d909      	bls.n	800029a <__udivmoddi4+0x62>
 8000286:	18fb      	adds	r3, r7, r3
 8000288:	f101 30ff 	add.w	r0, r1, #4294967295
 800028c:	f080 80ea 	bcs.w	8000464 <__udivmoddi4+0x22c>
 8000290:	429a      	cmp	r2, r3
 8000292:	f240 80e7 	bls.w	8000464 <__udivmoddi4+0x22c>
 8000296:	3902      	subs	r1, #2
 8000298:	443b      	add	r3, r7
 800029a:	1a9a      	subs	r2, r3, r2
 800029c:	b2a3      	uxth	r3, r4
 800029e:	fbb2 f0fe 	udiv	r0, r2, lr
 80002a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80002ae:	459c      	cmp	ip, r3
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0x8e>
 80002b2:	18fb      	adds	r3, r7, r3
 80002b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b8:	f080 80d6 	bcs.w	8000468 <__udivmoddi4+0x230>
 80002bc:	459c      	cmp	ip, r3
 80002be:	f240 80d3 	bls.w	8000468 <__udivmoddi4+0x230>
 80002c2:	443b      	add	r3, r7
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ca:	eba3 030c 	sub.w	r3, r3, ip
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa2>
 80002d2:	40f3      	lsrs	r3, r6
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xb6>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb0>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa2>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x14c>
 80002f6:	4573      	cmp	r3, lr
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xc8>
 80002fa:	4282      	cmp	r2, r0
 80002fc:	f200 8105 	bhi.w	800050a <__udivmoddi4+0x2d2>
 8000300:	1a84      	subs	r4, r0, r2
 8000302:	eb6e 0203 	sbc.w	r2, lr, r3
 8000306:	2001      	movs	r0, #1
 8000308:	4690      	mov	r8, r2
 800030a:	2d00      	cmp	r5, #0
 800030c:	d0e5      	beq.n	80002da <__udivmoddi4+0xa2>
 800030e:	e9c5 4800 	strd	r4, r8, [r5]
 8000312:	e7e2      	b.n	80002da <__udivmoddi4+0xa2>
 8000314:	2a00      	cmp	r2, #0
 8000316:	f000 8090 	beq.w	800043a <__udivmoddi4+0x202>
 800031a:	fab2 f682 	clz	r6, r2
 800031e:	2e00      	cmp	r6, #0
 8000320:	f040 80a4 	bne.w	800046c <__udivmoddi4+0x234>
 8000324:	1a8a      	subs	r2, r1, r2
 8000326:	0c03      	lsrs	r3, r0, #16
 8000328:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800032c:	b280      	uxth	r0, r0
 800032e:	b2bc      	uxth	r4, r7
 8000330:	2101      	movs	r1, #1
 8000332:	fbb2 fcfe 	udiv	ip, r2, lr
 8000336:	fb0e 221c 	mls	r2, lr, ip, r2
 800033a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033e:	fb04 f20c 	mul.w	r2, r4, ip
 8000342:	429a      	cmp	r2, r3
 8000344:	d907      	bls.n	8000356 <__udivmoddi4+0x11e>
 8000346:	18fb      	adds	r3, r7, r3
 8000348:	f10c 38ff 	add.w	r8, ip, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x11c>
 800034e:	429a      	cmp	r2, r3
 8000350:	f200 80e0 	bhi.w	8000514 <__udivmoddi4+0x2dc>
 8000354:	46c4      	mov	ip, r8
 8000356:	1a9b      	subs	r3, r3, r2
 8000358:	fbb3 f2fe 	udiv	r2, r3, lr
 800035c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000360:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000364:	fb02 f404 	mul.w	r4, r2, r4
 8000368:	429c      	cmp	r4, r3
 800036a:	d907      	bls.n	800037c <__udivmoddi4+0x144>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x142>
 8000374:	429c      	cmp	r4, r3
 8000376:	f200 80ca 	bhi.w	800050e <__udivmoddi4+0x2d6>
 800037a:	4602      	mov	r2, r0
 800037c:	1b1b      	subs	r3, r3, r4
 800037e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x98>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa0e f401 	lsl.w	r4, lr, r1
 8000394:	fa20 f306 	lsr.w	r3, r0, r6
 8000398:	fa2e fe06 	lsr.w	lr, lr, r6
 800039c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fa00 f801 	lsl.w	r8, r0, r1
 80003a6:	fa1f fc87 	uxth.w	ip, r7
 80003aa:	fbbe f0f9 	udiv	r0, lr, r9
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003bc:	45a6      	cmp	lr, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1a0>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ca:	f080 809c 	bcs.w	8000506 <__udivmoddi4+0x2ce>
 80003ce:	45a6      	cmp	lr, r4
 80003d0:	f240 8099 	bls.w	8000506 <__udivmoddi4+0x2ce>
 80003d4:	3802      	subs	r0, #2
 80003d6:	443c      	add	r4, r7
 80003d8:	eba4 040e 	sub.w	r4, r4, lr
 80003dc:	fa1f fe83 	uxth.w	lr, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f0:	45a4      	cmp	ip, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1ce>
 80003f4:	193c      	adds	r4, r7, r4
 80003f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003fa:	f080 8082 	bcs.w	8000502 <__udivmoddi4+0x2ca>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d97f      	bls.n	8000502 <__udivmoddi4+0x2ca>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800040a:	eba4 040c 	sub.w	r4, r4, ip
 800040e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000412:	4564      	cmp	r4, ip
 8000414:	4673      	mov	r3, lr
 8000416:	46e1      	mov	r9, ip
 8000418:	d362      	bcc.n	80004e0 <__udivmoddi4+0x2a8>
 800041a:	d05f      	beq.n	80004dc <__udivmoddi4+0x2a4>
 800041c:	b15d      	cbz	r5, 8000436 <__udivmoddi4+0x1fe>
 800041e:	ebb8 0203 	subs.w	r2, r8, r3
 8000422:	eb64 0409 	sbc.w	r4, r4, r9
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	fa22 f301 	lsr.w	r3, r2, r1
 800042e:	431e      	orrs	r6, r3
 8000430:	40cc      	lsrs	r4, r1
 8000432:	e9c5 6400 	strd	r6, r4, [r5]
 8000436:	2100      	movs	r1, #0
 8000438:	e74f      	b.n	80002da <__udivmoddi4+0xa2>
 800043a:	fbb1 fcf2 	udiv	ip, r1, r2
 800043e:	0c01      	lsrs	r1, r0, #16
 8000440:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000444:	b280      	uxth	r0, r0
 8000446:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800044a:	463b      	mov	r3, r7
 800044c:	4638      	mov	r0, r7
 800044e:	463c      	mov	r4, r7
 8000450:	46b8      	mov	r8, r7
 8000452:	46be      	mov	lr, r7
 8000454:	2620      	movs	r6, #32
 8000456:	fbb1 f1f7 	udiv	r1, r1, r7
 800045a:	eba2 0208 	sub.w	r2, r2, r8
 800045e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000462:	e766      	b.n	8000332 <__udivmoddi4+0xfa>
 8000464:	4601      	mov	r1, r0
 8000466:	e718      	b.n	800029a <__udivmoddi4+0x62>
 8000468:	4610      	mov	r0, r2
 800046a:	e72c      	b.n	80002c6 <__udivmoddi4+0x8e>
 800046c:	f1c6 0220 	rsb	r2, r6, #32
 8000470:	fa2e f302 	lsr.w	r3, lr, r2
 8000474:	40b7      	lsls	r7, r6
 8000476:	40b1      	lsls	r1, r6
 8000478:	fa20 f202 	lsr.w	r2, r0, r2
 800047c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000480:	430a      	orrs	r2, r1
 8000482:	fbb3 f8fe 	udiv	r8, r3, lr
 8000486:	b2bc      	uxth	r4, r7
 8000488:	fb0e 3318 	mls	r3, lr, r8, r3
 800048c:	0c11      	lsrs	r1, r2, #16
 800048e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000492:	fb08 f904 	mul.w	r9, r8, r4
 8000496:	40b0      	lsls	r0, r6
 8000498:	4589      	cmp	r9, r1
 800049a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049e:	b280      	uxth	r0, r0
 80004a0:	d93e      	bls.n	8000520 <__udivmoddi4+0x2e8>
 80004a2:	1879      	adds	r1, r7, r1
 80004a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a8:	d201      	bcs.n	80004ae <__udivmoddi4+0x276>
 80004aa:	4589      	cmp	r9, r1
 80004ac:	d81f      	bhi.n	80004ee <__udivmoddi4+0x2b6>
 80004ae:	eba1 0109 	sub.w	r1, r1, r9
 80004b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b6:	fb09 f804 	mul.w	r8, r9, r4
 80004ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80004be:	b292      	uxth	r2, r2
 80004c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d229      	bcs.n	800051c <__udivmoddi4+0x2e4>
 80004c8:	18ba      	adds	r2, r7, r2
 80004ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ce:	d2c4      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d0:	4542      	cmp	r2, r8
 80004d2:	d2c2      	bcs.n	800045a <__udivmoddi4+0x222>
 80004d4:	f1a9 0102 	sub.w	r1, r9, #2
 80004d8:	443a      	add	r2, r7
 80004da:	e7be      	b.n	800045a <__udivmoddi4+0x222>
 80004dc:	45f0      	cmp	r8, lr
 80004de:	d29d      	bcs.n	800041c <__udivmoddi4+0x1e4>
 80004e0:	ebbe 0302 	subs.w	r3, lr, r2
 80004e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e8:	3801      	subs	r0, #1
 80004ea:	46e1      	mov	r9, ip
 80004ec:	e796      	b.n	800041c <__udivmoddi4+0x1e4>
 80004ee:	eba7 0909 	sub.w	r9, r7, r9
 80004f2:	4449      	add	r1, r9
 80004f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fc:	fb09 f804 	mul.w	r8, r9, r4
 8000500:	e7db      	b.n	80004ba <__udivmoddi4+0x282>
 8000502:	4673      	mov	r3, lr
 8000504:	e77f      	b.n	8000406 <__udivmoddi4+0x1ce>
 8000506:	4650      	mov	r0, sl
 8000508:	e766      	b.n	80003d8 <__udivmoddi4+0x1a0>
 800050a:	4608      	mov	r0, r1
 800050c:	e6fd      	b.n	800030a <__udivmoddi4+0xd2>
 800050e:	443b      	add	r3, r7
 8000510:	3a02      	subs	r2, #2
 8000512:	e733      	b.n	800037c <__udivmoddi4+0x144>
 8000514:	f1ac 0c02 	sub.w	ip, ip, #2
 8000518:	443b      	add	r3, r7
 800051a:	e71c      	b.n	8000356 <__udivmoddi4+0x11e>
 800051c:	4649      	mov	r1, r9
 800051e:	e79c      	b.n	800045a <__udivmoddi4+0x222>
 8000520:	eba1 0109 	sub.w	r1, r1, r9
 8000524:	46c4      	mov	ip, r8
 8000526:	fbb1 f9fe 	udiv	r9, r1, lr
 800052a:	fb09 f804 	mul.w	r8, r9, r4
 800052e:	e7c4      	b.n	80004ba <__udivmoddi4+0x282>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <BL_ReadConfig>:
 * @param[out] cfg  Pointer to BootConfig_t structure to be filled.
 *
 * @retval 1  Configuration was empty or invalid and defaults were applied.
 * @retval 0  Configuration was valid and read successfully.
 */
uint8_t BL_ReadConfig(BootConfig_t *cfg) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b084      	sub	sp, #16
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
	uint8_t config_was_empty = 0;
 800053c:	2300      	movs	r3, #0
 800053e:	73fb      	strb	r3, [r7, #15]
    // Direct memory read
    memcpy(cfg, (void *)CONFIG_SECTOR_ADDR, sizeof(BootConfig_t));
 8000540:	2220      	movs	r2, #32
 8000542:	490f      	ldr	r1, [pc, #60]	@ (8000580 <BL_ReadConfig+0x4c>)
 8000544:	6878      	ldr	r0, [r7, #4]
 8000546:	f006 fb9d 	bl	8006c84 <memcpy>

    // If config is empty (0xFFFFFFFF) or invalid, set defaults
    if (cfg->magic_number != 0xDEADBEEF) {
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4a0d      	ldr	r2, [pc, #52]	@ (8000584 <BL_ReadConfig+0x50>)
 8000550:	4293      	cmp	r3, r2
 8000552:	d010      	beq.n	8000576 <BL_ReadConfig+0x42>
        cfg->magic_number = 0xDEADBEEF;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	4a0b      	ldr	r2, [pc, #44]	@ (8000584 <BL_ReadConfig+0x50>)
 8000558:	601a      	str	r2, [r3, #0]
        cfg->system_status = STATE_NORMAL;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2201      	movs	r2, #1
 800055e:	605a      	str	r2, [r3, #4]
        cfg->boot_failure_count = 0;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2200      	movs	r2, #0
 8000564:	609a      	str	r2, [r3, #8]
        cfg->active_slot = 1;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2201      	movs	r2, #1
 800056a:	60da      	str	r2, [r3, #12]
        cfg->current_version = 0;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2200      	movs	r2, #0
 8000570:	611a      	str	r2, [r3, #16]

        config_was_empty = 1;
 8000572:	2301      	movs	r3, #1
 8000574:	73fb      	strb	r3, [r7, #15]
    }
    return config_was_empty;
 8000576:	7bfb      	ldrb	r3, [r7, #15]
}
 8000578:	4618      	mov	r0, r3
 800057a:	3710      	adds	r7, #16
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	08010000 	.word	0x08010000
 8000584:	deadbeef 	.word	0xdeadbeef

08000588 <BL_WriteConfig>:
 * @param[in] cfg  Pointer to the configuration structure to be written.
 *
 * @retval 1  Configuration written successfully.
 * @retval 0  Flash erase or programming failed.
 */
uint8_t BL_WriteConfig(BootConfig_t *cfg) {
 8000588:	b5b0      	push	{r4, r5, r7, lr}
 800058a:	b08a      	sub	sp, #40	@ 0x28
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
    uint32_t SectorError;

    // CHANGE 1: Use 32-bit pointer and count
    uint32_t *data_ptr = (uint32_t *)cfg;
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	623b      	str	r3, [r7, #32]
    int num_words = sizeof(BootConfig_t) / 4; // 32 bytes / 4 = 8 Words
 8000594:	2308      	movs	r3, #8
 8000596:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000598:	b672      	cpsid	i
}
 800059a:	bf00      	nop

    // 1. Disable Interrupts (Critical Safety)
    __disable_irq();

    HAL_FLASH_Unlock();
 800059c:	f001 f9f4 	bl	8001988 <HAL_FLASH_Unlock>

    // -- Step A: Erase Sector 2 --
    FLASH_EraseInitTypeDef erase_init = {0};
 80005a0:	f107 0308 	add.w	r3, r7, #8
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]
    erase_init.TypeErase    = FLASH_TYPEERASE_SECTORS;
 80005ae:	2300      	movs	r3, #0
 80005b0:	60bb      	str	r3, [r7, #8]
    erase_init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80005b2:	2302      	movs	r3, #2
 80005b4:	617b      	str	r3, [r7, #20]
    erase_init.Sector       = CONFIG_SECTOR_NUM;
 80005b6:	2302      	movs	r3, #2
 80005b8:	60fb      	str	r3, [r7, #12]
    erase_init.NbSectors    = 1;
 80005ba:	2301      	movs	r3, #1
 80005bc:	613b      	str	r3, [r7, #16]

    if (HAL_FLASHEx_Erase(&erase_init, &SectorError) != HAL_OK) {
 80005be:	f107 0218 	add.w	r2, r7, #24
 80005c2:	f107 0308 	add.w	r3, r7, #8
 80005c6:	4611      	mov	r1, r2
 80005c8:	4618      	mov	r0, r3
 80005ca:	f001 fb3f 	bl	8001c4c <HAL_FLASHEx_Erase>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d005      	beq.n	80005e0 <BL_WriteConfig+0x58>
        HAL_FLASH_Lock();
 80005d4:	f001 f9fa 	bl	80019cc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80005d8:	b662      	cpsie	i
}
 80005da:	bf00      	nop
        __enable_irq(); // Re-enable on failure
        return 0;
 80005dc:	2300      	movs	r3, #0
 80005de:	e029      	b.n	8000634 <BL_WriteConfig+0xac>
    }

    // -- Step B: Write New Struct (Word by Word) --
    for (int i = 0; i < num_words; i++) {
 80005e0:	2300      	movs	r3, #0
 80005e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80005e4:	e01d      	b.n	8000622 <BL_WriteConfig+0x9a>
        // CHANGE 2: Program 32-bit Word
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
                              CONFIG_SECTOR_ADDR + (i * 4), // Offset by 4 bytes
 80005e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80005e8:	4b14      	ldr	r3, [pc, #80]	@ (800063c <BL_WriteConfig+0xb4>)
 80005ea:	4413      	add	r3, r2
 80005ec:	009b      	lsls	r3, r3, #2
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80005ee:	4619      	mov	r1, r3
                              data_ptr[i]) != HAL_OK) {
 80005f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005f2:	009b      	lsls	r3, r3, #2
 80005f4:	6a3a      	ldr	r2, [r7, #32]
 80005f6:	4413      	add	r3, r2
 80005f8:	681b      	ldr	r3, [r3, #0]
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80005fa:	2200      	movs	r2, #0
 80005fc:	461c      	mov	r4, r3
 80005fe:	4615      	mov	r5, r2
 8000600:	4622      	mov	r2, r4
 8000602:	462b      	mov	r3, r5
 8000604:	2002      	movs	r0, #2
 8000606:	f001 f965 	bl	80018d4 <HAL_FLASH_Program>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d005      	beq.n	800061c <BL_WriteConfig+0x94>
            HAL_FLASH_Lock();
 8000610:	f001 f9dc 	bl	80019cc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000614:	b662      	cpsie	i
}
 8000616:	bf00      	nop
            __enable_irq(); // Re-enable on failure
            return 0;
 8000618:	2300      	movs	r3, #0
 800061a:	e00b      	b.n	8000634 <BL_WriteConfig+0xac>
    for (int i = 0; i < num_words; i++) {
 800061c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800061e:	3301      	adds	r3, #1
 8000620:	627b      	str	r3, [r7, #36]	@ 0x24
 8000622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000624:	69fb      	ldr	r3, [r7, #28]
 8000626:	429a      	cmp	r2, r3
 8000628:	dbdd      	blt.n	80005e6 <BL_WriteConfig+0x5e>
        }
    }

    HAL_FLASH_Lock();
 800062a:	f001 f9cf 	bl	80019cc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 800062e:	b662      	cpsie	i
}
 8000630:	bf00      	nop

    // 2. Re-enable Interrupts
    __enable_irq();

    return 1;
 8000632:	2301      	movs	r3, #1
}
 8000634:	4618      	mov	r0, r3
 8000636:	3728      	adds	r7, #40	@ 0x28
 8000638:	46bd      	mov	sp, r7
 800063a:	bdb0      	pop	{r4, r5, r7, pc}
 800063c:	02004000 	.word	0x02004000

08000640 <BL_Raw_Copy>:

// Used to move code from Scratch (S7) to Active (S5)
static uint8_t BL_Raw_Copy(uint32_t src_addr, uint32_t dest_addr){
 8000640:	b5b0      	push	{r4, r5, r7, lr}
 8000642:	b08a      	sub	sp, #40	@ 0x28
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
 8000648:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800064a:	b672      	cpsid	i
}
 800064c:	bf00      	nop

    // 1. We MUST erase the destination first.
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    if (dest_addr == APP_ACTIVE_START_ADDR) erase.Sector = FLASH_SECTOR_5;
 800064e:	683b      	ldr	r3, [r7, #0]
 8000650:	4a27      	ldr	r2, [pc, #156]	@ (80006f0 <BL_Raw_Copy+0xb0>)
 8000652:	4293      	cmp	r3, r2
 8000654:	d102      	bne.n	800065c <BL_Raw_Copy+0x1c>
 8000656:	2305      	movs	r3, #5
 8000658:	617b      	str	r3, [r7, #20]
 800065a:	e008      	b.n	800066e <BL_Raw_Copy+0x2e>
    else if (dest_addr == APP_DOWNLOAD_START_ADDR) erase.Sector = FLASH_SECTOR_6;
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	4a25      	ldr	r2, [pc, #148]	@ (80006f4 <BL_Raw_Copy+0xb4>)
 8000660:	4293      	cmp	r3, r2
 8000662:	d102      	bne.n	800066a <BL_Raw_Copy+0x2a>
 8000664:	2306      	movs	r3, #6
 8000666:	617b      	str	r3, [r7, #20]
 8000668:	e001      	b.n	800066e <BL_Raw_Copy+0x2e>
    else erase.Sector = FLASH_SECTOR_7;
 800066a:	2307      	movs	r3, #7
 800066c:	617b      	str	r3, [r7, #20]

    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 800066e:	2300      	movs	r3, #0
 8000670:	613b      	str	r3, [r7, #16]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000672:	2302      	movs	r3, #2
 8000674:	61fb      	str	r3, [r7, #28]
    erase.NbSectors = 1;
 8000676:	2301      	movs	r3, #1
 8000678:	61bb      	str	r3, [r7, #24]

    // Erase
    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 800067a:	f107 020c 	add.w	r2, r7, #12
 800067e:	f107 0310 	add.w	r3, r7, #16
 8000682:	4611      	mov	r1, r2
 8000684:	4618      	mov	r0, r3
 8000686:	f001 fae1 	bl	8001c4c <HAL_FLASHEx_Erase>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d003      	beq.n	8000698 <BL_Raw_Copy+0x58>
  __ASM volatile ("cpsie i" : : : "memory");
 8000690:	b662      	cpsie	i
}
 8000692:	bf00      	nop
        __enable_irq(); // [SAFETY] Re-enable on failure
        return 0; // Error
 8000694:	2300      	movs	r3, #0
 8000696:	e027      	b.n	80006e8 <BL_Raw_Copy+0xa8>
    }

    // 2. The Loop: Read -> Write directly (32-bit WORD)
    // CHANGE 1: Loop condition uses *4 instead of *8
    for (uint32_t i = 0; (i * 4) < SLOT_SIZE; i++) {
 8000698:	2300      	movs	r3, #0
 800069a:	627b      	str	r3, [r7, #36]	@ 0x24
 800069c:	e01c      	b.n	80006d8 <BL_Raw_Copy+0x98>

        // CHANGE 2: Read 32-bit word (uint32_t)
        // We cast the source address to a uint32_t pointer
    	uint32_t data = *(uint32_t*)(src_addr + (i * 4));
 800069e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006a0:	009a      	lsls	r2, r3, #2
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	4413      	add	r3, r2
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	623b      	str	r3, [r7, #32]

        // CHANGE 3: Write using FLASH_TYPEPROGRAM_WORD
        // Note: HAL_FLASH_Program takes 64-bit Data arg, but uses lower 32-bits for WORD type.
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + (i * 4), data) != HAL_OK) {
 80006aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006ac:	009a      	lsls	r2, r3, #2
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	18d1      	adds	r1, r2, r3
 80006b2:	6a3b      	ldr	r3, [r7, #32]
 80006b4:	2200      	movs	r2, #0
 80006b6:	461c      	mov	r4, r3
 80006b8:	4615      	mov	r5, r2
 80006ba:	4622      	mov	r2, r4
 80006bc:	462b      	mov	r3, r5
 80006be:	2002      	movs	r0, #2
 80006c0:	f001 f908 	bl	80018d4 <HAL_FLASH_Program>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d003      	beq.n	80006d2 <BL_Raw_Copy+0x92>
  __ASM volatile ("cpsie i" : : : "memory");
 80006ca:	b662      	cpsie	i
}
 80006cc:	bf00      	nop
            __enable_irq(); // [SAFETY] Re-enable on failure
            return 0; // Error
 80006ce:	2300      	movs	r3, #0
 80006d0:	e00a      	b.n	80006e8 <BL_Raw_Copy+0xa8>
    for (uint32_t i = 0; (i * 4) < SLOT_SIZE; i++) {
 80006d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006d4:	3301      	adds	r3, #1
 80006d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80006d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006da:	009b      	lsls	r3, r3, #2
 80006dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80006e0:	d3dd      	bcc.n	800069e <BL_Raw_Copy+0x5e>
  __ASM volatile ("cpsie i" : : : "memory");
 80006e2:	b662      	cpsie	i
}
 80006e4:	bf00      	nop
        }
    }

    // [SAFETY] Re-enable interrupts after success
    __enable_irq();
    return 1; // Success
 80006e6:	2301      	movs	r3, #1
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3728      	adds	r7, #40	@ 0x28
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bdb0      	pop	{r4, r5, r7, pc}
 80006f0:	08040000 	.word	0x08040000
 80006f4:	08080000 	.word	0x08080000

080006f8 <BL_Decrypt_Copy>:

// Used to backup Old App (S5 -> S6)
static uint8_t BL_Decrypt_Copy(uint32_t src_addr, uint32_t dest_addr) {
 80006f8:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 80006fc:	b0bf      	sub	sp, #252	@ 0xfc
 80006fe:	af00      	add	r7, sp, #0
 8000700:	6078      	str	r0, [r7, #4]
 8000702:	6039      	str	r1, [r7, #0]
    uint8_t buffer_enc[16];
    uint8_t buffer_dec[16];
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    if (tc_aes128_set_decrypt_key(&s, AES_SECRET_KEY) == 0) return 0;
 8000704:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000708:	494b      	ldr	r1, [pc, #300]	@ (8000838 <BL_Decrypt_Copy+0x140>)
 800070a:	4618      	mov	r0, r3
 800070c:	f003 fae4 	bl	8003cd8 <tc_aes128_set_decrypt_key>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d101      	bne.n	800071a <BL_Decrypt_Copy+0x22>
 8000716:	2300      	movs	r3, #0
 8000718:	e089      	b.n	800082e <BL_Decrypt_Copy+0x136>
  __ASM volatile ("cpsid i" : : : "memory");
 800071a:	b672      	cpsid	i
}
 800071c:	bf00      	nop

    __disable_irq();
    HAL_FLASH_Unlock();
 800071e:	f001 f933 	bl	8001988 <HAL_FLASH_Unlock>

    // Erase Dest
    if (dest_addr == APP_ACTIVE_START_ADDR) erase.Sector = FLASH_SECTOR_5;
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	4a45      	ldr	r2, [pc, #276]	@ (800083c <BL_Decrypt_Copy+0x144>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d102      	bne.n	8000730 <BL_Decrypt_Copy+0x38>
 800072a:	2305      	movs	r3, #5
 800072c:	617b      	str	r3, [r7, #20]
 800072e:	e008      	b.n	8000742 <BL_Decrypt_Copy+0x4a>
    else if (dest_addr == APP_DOWNLOAD_START_ADDR) erase.Sector = FLASH_SECTOR_6;
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	4a43      	ldr	r2, [pc, #268]	@ (8000840 <BL_Decrypt_Copy+0x148>)
 8000734:	4293      	cmp	r3, r2
 8000736:	d102      	bne.n	800073e <BL_Decrypt_Copy+0x46>
 8000738:	2306      	movs	r3, #6
 800073a:	617b      	str	r3, [r7, #20]
 800073c:	e001      	b.n	8000742 <BL_Decrypt_Copy+0x4a>
    else erase.Sector = FLASH_SECTOR_7;
 800073e:	2307      	movs	r3, #7
 8000740:	617b      	str	r3, [r7, #20]

    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000746:	2302      	movs	r3, #2
 8000748:	61fb      	str	r3, [r7, #28]
    erase.NbSectors = 1;
 800074a:	2301      	movs	r3, #1
 800074c:	61bb      	str	r3, [r7, #24]

    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 800074e:	f107 020c 	add.w	r2, r7, #12
 8000752:	f107 0310 	add.w	r3, r7, #16
 8000756:	4611      	mov	r1, r2
 8000758:	4618      	mov	r0, r3
 800075a:	f001 fa77 	bl	8001c4c <HAL_FLASHEx_Erase>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d005      	beq.n	8000770 <BL_Decrypt_Copy+0x78>
        HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000764:	f001 f932 	bl	80019cc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000768:	b662      	cpsie	i
}
 800076a:	bf00      	nop
 800076c:	2300      	movs	r3, #0
 800076e:	e05e      	b.n	800082e <BL_Decrypt_Copy+0x136>
    }

    // Decrypt Loop
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000770:	2300      	movs	r3, #0
 8000772:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000776:	e050      	b.n	800081a <BL_Decrypt_Copy+0x122>
        memcpy(buffer_enc, (void*)(src_addr + offset), 16);
 8000778:	687a      	ldr	r2, [r7, #4]
 800077a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800077e:	4413      	add	r3, r2
 8000780:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8000784:	6818      	ldr	r0, [r3, #0]
 8000786:	6859      	ldr	r1, [r3, #4]
 8000788:	689a      	ldr	r2, [r3, #8]
 800078a:	68db      	ldr	r3, [r3, #12]
 800078c:	c40f      	stmia	r4!, {r0, r1, r2, r3}

        if (tc_aes_decrypt(buffer_dec, buffer_enc, &s) == 0) {
 800078e:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000792:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000796:	f107 0320 	add.w	r3, r7, #32
 800079a:	4618      	mov	r0, r3
 800079c:	f003 fe1b 	bl	80043d6 <tc_aes_decrypt>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d105      	bne.n	80007b2 <BL_Decrypt_Copy+0xba>
             HAL_FLASH_Lock(); __enable_irq(); return 0;
 80007a6:	f001 f911 	bl	80019cc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80007aa:	b662      	cpsie	i
}
 80007ac:	bf00      	nop
 80007ae:	2300      	movs	r3, #0
 80007b0:	e03d      	b.n	800082e <BL_Decrypt_Copy+0x136>
        }

        for (int i = 0; i < 4; i++) {
 80007b2:	2300      	movs	r3, #0
 80007b4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80007b8:	e026      	b.n	8000808 <BL_Decrypt_Copy+0x110>
            uint32_t data_word;
            memcpy(&data_word, &buffer_dec[i*4], 4);
 80007ba:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80007be:	009b      	lsls	r3, r3, #2
 80007c0:	f107 0220 	add.w	r2, r7, #32
 80007c4:	4413      	add	r3, r2
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	60bb      	str	r3, [r7, #8]
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + offset + (i*4), data_word) != HAL_OK) {
 80007ca:	683a      	ldr	r2, [r7, #0]
 80007cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80007d0:	4413      	add	r3, r2
 80007d2:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 80007d6:	0092      	lsls	r2, r2, #2
 80007d8:	1899      	adds	r1, r3, r2
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	2200      	movs	r2, #0
 80007de:	4698      	mov	r8, r3
 80007e0:	4691      	mov	r9, r2
 80007e2:	4642      	mov	r2, r8
 80007e4:	464b      	mov	r3, r9
 80007e6:	2002      	movs	r0, #2
 80007e8:	f001 f874 	bl	80018d4 <HAL_FLASH_Program>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d005      	beq.n	80007fe <BL_Decrypt_Copy+0x106>
                HAL_FLASH_Lock(); __enable_irq(); return 0;
 80007f2:	f001 f8eb 	bl	80019cc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80007f6:	b662      	cpsie	i
}
 80007f8:	bf00      	nop
 80007fa:	2300      	movs	r3, #0
 80007fc:	e017      	b.n	800082e <BL_Decrypt_Copy+0x136>
        for (int i = 0; i < 4; i++) {
 80007fe:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000802:	3301      	adds	r3, #1
 8000804:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000808:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800080c:	2b03      	cmp	r3, #3
 800080e:	ddd4      	ble.n	80007ba <BL_Decrypt_Copy+0xc2>
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000814:	3310      	adds	r3, #16
 8000816:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800081a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800081e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8000822:	d3a9      	bcc.n	8000778 <BL_Decrypt_Copy+0x80>
            }
        }
    }
    HAL_FLASH_Lock(); __enable_irq(); return 1;
 8000824:	f001 f8d2 	bl	80019cc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000828:	b662      	cpsie	i
}
 800082a:	bf00      	nop
 800082c:	2301      	movs	r3, #1
}
 800082e:	4618      	mov	r0, r3
 8000830:	37fc      	adds	r7, #252	@ 0xfc
 8000832:	46bd      	mov	sp, r7
 8000834:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8000838:	080072f0 	.word	0x080072f0
 800083c:	08040000 	.word	0x08040000
 8000840:	08080000 	.word	0x08080000

08000844 <BL_Encrypt_Copy>:

// --- HELPER 3: Encrypt Copy (Plaintext -> Encrypted) ---
// Used to backup Old App (S5 -> S6)
static uint8_t BL_Encrypt_Copy(uint32_t src_addr, uint32_t dest_addr) {
 8000844:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 8000848:	b0bf      	sub	sp, #252	@ 0xfc
 800084a:	af00      	add	r7, sp, #0
 800084c:	6078      	str	r0, [r7, #4]
 800084e:	6039      	str	r1, [r7, #0]
    uint8_t buffer_enc[16];
    FLASH_EraseInitTypeDef erase;
    uint32_t error;

    // Notice: set_encrypt_key here
    if (tc_aes128_set_encrypt_key(&s, AES_SECRET_KEY) == 0) return 0;
 8000850:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000854:	4944      	ldr	r1, [pc, #272]	@ (8000968 <BL_Encrypt_Copy+0x124>)
 8000856:	4618      	mov	r0, r3
 8000858:	f003 fe36 	bl	80044c8 <tc_aes128_set_encrypt_key>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d101      	bne.n	8000866 <BL_Encrypt_Copy+0x22>
 8000862:	2300      	movs	r3, #0
 8000864:	e07b      	b.n	800095e <BL_Encrypt_Copy+0x11a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000866:	b672      	cpsid	i
}
 8000868:	bf00      	nop

    __disable_irq();
    HAL_FLASH_Unlock();
 800086a:	f001 f88d 	bl	8001988 <HAL_FLASH_Unlock>

    // Erase Dest (Usually S6)
    erase.Sector = FLASH_SECTOR_6;
 800086e:	2306      	movs	r3, #6
 8000870:	617b      	str	r3, [r7, #20]
    erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000876:	2302      	movs	r3, #2
 8000878:	61fb      	str	r3, [r7, #28]
    erase.NbSectors = 1;
 800087a:	2301      	movs	r3, #1
 800087c:	61bb      	str	r3, [r7, #24]

    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK) {
 800087e:	f107 020c 	add.w	r2, r7, #12
 8000882:	f107 0310 	add.w	r3, r7, #16
 8000886:	4611      	mov	r1, r2
 8000888:	4618      	mov	r0, r3
 800088a:	f001 f9df 	bl	8001c4c <HAL_FLASHEx_Erase>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d005      	beq.n	80008a0 <BL_Encrypt_Copy+0x5c>
        HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000894:	f001 f89a 	bl	80019cc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000898:	b662      	cpsie	i
}
 800089a:	bf00      	nop
 800089c:	2300      	movs	r3, #0
 800089e:	e05e      	b.n	800095e <BL_Encrypt_Copy+0x11a>
    }

    // Encrypt Loop
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 80008a0:	2300      	movs	r3, #0
 80008a2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80008a6:	e050      	b.n	800094a <BL_Encrypt_Copy+0x106>
        memcpy(buffer_plain, (void*)(src_addr + offset), 16);
 80008a8:	687a      	ldr	r2, [r7, #4]
 80008aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80008ae:	4413      	add	r3, r2
 80008b0:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80008b4:	6818      	ldr	r0, [r3, #0]
 80008b6:	6859      	ldr	r1, [r3, #4]
 80008b8:	689a      	ldr	r2, [r3, #8]
 80008ba:	68db      	ldr	r3, [r3, #12]
 80008bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}

        // Encrypt Plaintext -> Ciphertext
        if (tc_aes_encrypt(buffer_enc, buffer_plain, &s) == 0) {
 80008be:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80008c2:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80008c6:	f107 0320 	add.w	r3, r7, #32
 80008ca:	4618      	mov	r0, r3
 80008cc:	f004 f88e 	bl	80049ec <tc_aes_encrypt>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d105      	bne.n	80008e2 <BL_Encrypt_Copy+0x9e>
             HAL_FLASH_Lock(); __enable_irq(); return 0;
 80008d6:	f001 f879 	bl	80019cc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 80008da:	b662      	cpsie	i
}
 80008dc:	bf00      	nop
 80008de:	2300      	movs	r3, #0
 80008e0:	e03d      	b.n	800095e <BL_Encrypt_Copy+0x11a>
        }

        for (int i = 0; i < 4; i++) {
 80008e2:	2300      	movs	r3, #0
 80008e4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80008e8:	e026      	b.n	8000938 <BL_Encrypt_Copy+0xf4>
            uint32_t data_word;
            memcpy(&data_word, &buffer_enc[i*4], 4);
 80008ea:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80008ee:	009b      	lsls	r3, r3, #2
 80008f0:	f107 0220 	add.w	r2, r7, #32
 80008f4:	4413      	add	r3, r2
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	60bb      	str	r3, [r7, #8]
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dest_addr + offset + (i*4), data_word) != HAL_OK) {
 80008fa:	683a      	ldr	r2, [r7, #0]
 80008fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000900:	4413      	add	r3, r2
 8000902:	f8d7 20f0 	ldr.w	r2, [r7, #240]	@ 0xf0
 8000906:	0092      	lsls	r2, r2, #2
 8000908:	1899      	adds	r1, r3, r2
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	2200      	movs	r2, #0
 800090e:	4698      	mov	r8, r3
 8000910:	4691      	mov	r9, r2
 8000912:	4642      	mov	r2, r8
 8000914:	464b      	mov	r3, r9
 8000916:	2002      	movs	r0, #2
 8000918:	f000 ffdc 	bl	80018d4 <HAL_FLASH_Program>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d005      	beq.n	800092e <BL_Encrypt_Copy+0xea>
                HAL_FLASH_Lock(); __enable_irq(); return 0;
 8000922:	f001 f853 	bl	80019cc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000926:	b662      	cpsie	i
}
 8000928:	bf00      	nop
 800092a:	2300      	movs	r3, #0
 800092c:	e017      	b.n	800095e <BL_Encrypt_Copy+0x11a>
        for (int i = 0; i < 4; i++) {
 800092e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8000932:	3301      	adds	r3, #1
 8000934:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000938:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800093c:	2b03      	cmp	r3, #3
 800093e:	ddd4      	ble.n	80008ea <BL_Encrypt_Copy+0xa6>
    for (uint32_t offset = 0; offset < SLOT_SIZE; offset += 16) {
 8000940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8000944:	3310      	adds	r3, #16
 8000946:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800094a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800094e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8000952:	d3a9      	bcc.n	80008a8 <BL_Encrypt_Copy+0x64>
            }
        }
    }
    HAL_FLASH_Lock(); __enable_irq(); return 1;
 8000954:	f001 f83a 	bl	80019cc <HAL_FLASH_Lock>
  __ASM volatile ("cpsie i" : : : "memory");
 8000958:	b662      	cpsie	i
}
 800095a:	bf00      	nop
 800095c:	2301      	movs	r3, #1
}
 800095e:	4618      	mov	r0, r3
 8000960:	37fc      	adds	r7, #252	@ 0xfc
 8000962:	46bd      	mov	sp, r7
 8000964:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8000968:	080072f0 	.word	0x080072f0

0800096c <BL_Swap_NoBuffer>:
// --- Main Swap Function ---
void BL_Swap_NoBuffer(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b08e      	sub	sp, #56	@ 0x38
 8000970:	af00      	add	r7, sp, #0

	BootConfig_t cfg;
	BL_ReadConfig(&cfg);
 8000972:	f107 0318 	add.w	r3, r7, #24
 8000976:	4618      	mov	r0, r3
 8000978:	f7ff fddc 	bl	8000534 <BL_ReadConfig>

	HAL_FLASH_Unlock();
 800097c:	f001 f804 	bl	8001988 <HAL_FLASH_Unlock>
    printf("Starting Direct Swap (Zero-RAM Mode)...\r\n");
 8000980:	4830      	ldr	r0, [pc, #192]	@ (8000a44 <BL_Swap_NoBuffer+0xd8>)
 8000982:	f000 fc85 	bl	8001290 <tfp_printf>

    // 1. Copy New App (S6) -> Scratchpad (S7)
    printf("[1/3] Decrypting S6 -> S7...\r\n");
 8000986:	4830      	ldr	r0, [pc, #192]	@ (8000a48 <BL_Swap_NoBuffer+0xdc>)
 8000988:	f000 fc82 	bl	8001290 <tfp_printf>
	if (!BL_Decrypt_Copy(APP_DOWNLOAD_START_ADDR, SCRATCH_ADDR)) {
 800098c:	492f      	ldr	r1, [pc, #188]	@ (8000a4c <BL_Swap_NoBuffer+0xe0>)
 800098e:	4830      	ldr	r0, [pc, #192]	@ (8000a50 <BL_Swap_NoBuffer+0xe4>)
 8000990:	f7ff feb2 	bl	80006f8 <BL_Decrypt_Copy>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d103      	bne.n	80009a2 <BL_Swap_NoBuffer+0x36>
		printf("Error: Decryption Failed.\r\n");
 800099a:	482e      	ldr	r0, [pc, #184]	@ (8000a54 <BL_Swap_NoBuffer+0xe8>)
 800099c:	f000 fc78 	bl	8001290 <tfp_printf>
		return;
 80009a0:	e04c      	b.n	8000a3c <BL_Swap_NoBuffer+0xd0>
	}

	// Note: ensure Firmware_Is_Valid checks the signature against the Plaintext hash
	if (Firmware_Is_Valid(SCRATCH_ADDR, SLOT_SIZE) != 1) {
 80009a2:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 80009a6:	4829      	ldr	r0, [pc, #164]	@ (8000a4c <BL_Swap_NoBuffer+0xe0>)
 80009a8:	f000 f8a0 	bl	8000aec <Firmware_Is_Valid>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d020      	beq.n	80009f4 <BL_Swap_NoBuffer+0x88>
		printf("CRITICAL ERROR: Signature Verification Failed!\r\n");
 80009b2:	4829      	ldr	r0, [pc, #164]	@ (8000a58 <BL_Swap_NoBuffer+0xec>)
 80009b4:	f000 fc6c 	bl	8001290 <tfp_printf>
		printf("The decrypted image is corrupt or unsigned.\r\n");
 80009b8:	4828      	ldr	r0, [pc, #160]	@ (8000a5c <BL_Swap_NoBuffer+0xf0>)
 80009ba:	f000 fc69 	bl	8001290 <tfp_printf>

		// Security Measure: Wipe S7 to prevent running bad code
		FLASH_EraseInitTypeDef erase;
		uint32_t error;
		erase.TypeErase = FLASH_TYPEERASE_SECTORS;
 80009be:	2300      	movs	r3, #0
 80009c0:	60bb      	str	r3, [r7, #8]
		erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80009c2:	2302      	movs	r3, #2
 80009c4:	617b      	str	r3, [r7, #20]
		erase.Sector = FLASH_SECTOR_7;
 80009c6:	2307      	movs	r3, #7
 80009c8:	60fb      	str	r3, [r7, #12]
		erase.NbSectors = 1;
 80009ca:	2301      	movs	r3, #1
 80009cc:	613b      	str	r3, [r7, #16]

		HAL_FLASH_Unlock();
 80009ce:	f000 ffdb 	bl	8001988 <HAL_FLASH_Unlock>
		HAL_FLASHEx_Erase(&erase, &error);
 80009d2:	1d3a      	adds	r2, r7, #4
 80009d4:	f107 0308 	add.w	r3, r7, #8
 80009d8:	4611      	mov	r1, r2
 80009da:	4618      	mov	r0, r3
 80009dc:	f001 f936 	bl	8001c4c <HAL_FLASHEx_Erase>
		HAL_FLASH_Lock();
 80009e0:	f000 fff4 	bl	80019cc <HAL_FLASH_Lock>

		// Reset state so we don't try again
		cfg.system_status = STATE_NORMAL;
 80009e4:	2301      	movs	r3, #1
 80009e6:	61fb      	str	r3, [r7, #28]
		BL_WriteConfig(&cfg);
 80009e8:	f107 0318 	add.w	r3, r7, #24
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff fdcb 	bl	8000588 <BL_WriteConfig>
 80009f2:	e023      	b.n	8000a3c <BL_Swap_NoBuffer+0xd0>
		return;
	}
	printf("Verification Successful. Firmware is trusted.\r\n");
 80009f4:	481a      	ldr	r0, [pc, #104]	@ (8000a60 <BL_Swap_NoBuffer+0xf4>)
 80009f6:	f000 fc4b 	bl	8001290 <tfp_printf>

    // 2. Copy Old App (S5) -> Backup (S6)
	printf("[2/3] Encrypting & Backing up S5 -> S6...\r\n");
 80009fa:	481a      	ldr	r0, [pc, #104]	@ (8000a64 <BL_Swap_NoBuffer+0xf8>)
 80009fc:	f000 fc48 	bl	8001290 <tfp_printf>
	if (!BL_Encrypt_Copy(APP_ACTIVE_START_ADDR, APP_DOWNLOAD_START_ADDR)) {
 8000a00:	4913      	ldr	r1, [pc, #76]	@ (8000a50 <BL_Swap_NoBuffer+0xe4>)
 8000a02:	4819      	ldr	r0, [pc, #100]	@ (8000a68 <BL_Swap_NoBuffer+0xfc>)
 8000a04:	f7ff ff1e 	bl	8000844 <BL_Encrypt_Copy>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d103      	bne.n	8000a16 <BL_Swap_NoBuffer+0xaa>
		printf("Error: Backup Encryption Failed.\r\n");
 8000a0e:	4817      	ldr	r0, [pc, #92]	@ (8000a6c <BL_Swap_NoBuffer+0x100>)
 8000a10:	f000 fc3e 	bl	8001290 <tfp_printf>
		return;
 8000a14:	e012      	b.n	8000a3c <BL_Swap_NoBuffer+0xd0>
	}
	// 3. Install S7 (New Active) -> S5 (Active)
	printf("[3/3] Installing S7 -> S5...\r\n");
 8000a16:	4816      	ldr	r0, [pc, #88]	@ (8000a70 <BL_Swap_NoBuffer+0x104>)
 8000a18:	f000 fc3a 	bl	8001290 <tfp_printf>
	if (!BL_Raw_Copy(SCRATCH_ADDR, APP_ACTIVE_START_ADDR)) {
 8000a1c:	4912      	ldr	r1, [pc, #72]	@ (8000a68 <BL_Swap_NoBuffer+0xfc>)
 8000a1e:	480b      	ldr	r0, [pc, #44]	@ (8000a4c <BL_Swap_NoBuffer+0xe0>)
 8000a20:	f7ff fe0e 	bl	8000640 <BL_Raw_Copy>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d103      	bne.n	8000a32 <BL_Swap_NoBuffer+0xc6>
		printf("Error: Installation Failed.\r\n");
 8000a2a:	4812      	ldr	r0, [pc, #72]	@ (8000a74 <BL_Swap_NoBuffer+0x108>)
 8000a2c:	f000 fc30 	bl	8001290 <tfp_printf>
		return;
 8000a30:	e004      	b.n	8000a3c <BL_Swap_NoBuffer+0xd0>
	}

    HAL_FLASH_Lock();
 8000a32:	f000 ffcb 	bl	80019cc <HAL_FLASH_Lock>
    printf("Swap Complete.\r\n");
 8000a36:	4810      	ldr	r0, [pc, #64]	@ (8000a78 <BL_Swap_NoBuffer+0x10c>)
 8000a38:	f000 fc2a 	bl	8001290 <tfp_printf>
}
 8000a3c:	3738      	adds	r7, #56	@ 0x38
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	08006cb8 	.word	0x08006cb8
 8000a48:	08006ce4 	.word	0x08006ce4
 8000a4c:	080c0000 	.word	0x080c0000
 8000a50:	08080000 	.word	0x08080000
 8000a54:	08006d04 	.word	0x08006d04
 8000a58:	08006d20 	.word	0x08006d20
 8000a5c:	08006d54 	.word	0x08006d54
 8000a60:	08006d84 	.word	0x08006d84
 8000a64:	08006db4 	.word	0x08006db4
 8000a68:	08040000 	.word	0x08040000
 8000a6c:	08006de0 	.word	0x08006de0
 8000a70:	08006e04 	.word	0x08006e04
 8000a74:	08006e24 	.word	0x08006e24
 8000a78:	08006e44 	.word	0x08006e44

08000a7c <Find_Footer_Address>:

extern const uint8_t ECDSA_public_key_xy[];

/* Scans the slot backwards to find the footer magic number */
uint32_t Find_Footer_Address(uint32_t slot_start, uint32_t slot_size)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b089      	sub	sp, #36	@ 0x24
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	6039      	str	r1, [r7, #0]
    uint32_t slot_end = slot_start + slot_size;
 8000a86:	687a      	ldr	r2, [r7, #4]
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	4413      	add	r3, r2
 8000a8c:	61bb      	str	r3, [r7, #24]

    // Scan backwards from end of slot, 4 bytes at a time
    for (uint32_t addr = slot_end - 4; addr >= slot_start; addr -= 4)
 8000a8e:	69bb      	ldr	r3, [r7, #24]
 8000a90:	3b04      	subs	r3, #4
 8000a92:	61fb      	str	r3, [r7, #28]
 8000a94:	e01c      	b.n	8000ad0 <Find_Footer_Address+0x54>
    {
        // Check for Magic Number
        if (*(uint32_t*)addr == FOOTER_MAGIC)
 8000a96:	69fb      	ldr	r3, [r7, #28]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a13      	ldr	r2, [pc, #76]	@ (8000ae8 <Find_Footer_Address+0x6c>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d114      	bne.n	8000aca <Find_Footer_Address+0x4e>
            // We found the Magic at 'addr'.
            // The footer starts before the magic.
            // Struct layout: [Ver][Size][Sig][Magic]
            // Footer Start = Magic_Address - offsetof(magic)
            // But simpler: Footer Start = Magic_Address - (TotalSize - 4)
            uint32_t footer_start = addr - (sizeof(fw_footer_t) - 4);
 8000aa0:	69fb      	ldr	r3, [r7, #28]
 8000aa2:	3b48      	subs	r3, #72	@ 0x48
 8000aa4:	617b      	str	r3, [r7, #20]

            // Double check safety
            if (footer_start < slot_start) continue;
 8000aa6:	697a      	ldr	r2, [r7, #20]
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	429a      	cmp	r2, r3
 8000aac:	d30c      	bcc.n	8000ac8 <Find_Footer_Address+0x4c>

            fw_footer_t *f = (fw_footer_t *)footer_start;
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	613b      	str	r3, [r7, #16]

            // Verify Consistency: Firmware Size + Footer Size should land us here
            uint32_t calculated_end = slot_start + f->size;
 8000ab2:	693b      	ldr	r3, [r7, #16]
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	687a      	ldr	r2, [r7, #4]
 8000ab8:	4413      	add	r3, r2
 8000aba:	60fb      	str	r3, [r7, #12]

            if (calculated_end == footer_start) {
 8000abc:	68fa      	ldr	r2, [r7, #12]
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d102      	bne.n	8000aca <Find_Footer_Address+0x4e>
                return footer_start; // Found valid footer!
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	e008      	b.n	8000ada <Find_Footer_Address+0x5e>
            if (footer_start < slot_start) continue;
 8000ac8:	bf00      	nop
    for (uint32_t addr = slot_end - 4; addr >= slot_start; addr -= 4)
 8000aca:	69fb      	ldr	r3, [r7, #28]
 8000acc:	3b04      	subs	r3, #4
 8000ace:	61fb      	str	r3, [r7, #28]
 8000ad0:	69fa      	ldr	r2, [r7, #28]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d2de      	bcs.n	8000a96 <Find_Footer_Address+0x1a>
            }
        }
    }
    return 0; // Not found
 8000ad8:	2300      	movs	r3, #0
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3724      	adds	r7, #36	@ 0x24
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	454e4421 	.word	0x454e4421

08000aec <Firmware_Is_Valid>:

/* Updated Validation Function */
int Firmware_Is_Valid(uint32_t start_addr, uint32_t slot_size)
{
 8000aec:	b590      	push	{r4, r7, lr}
 8000aee:	b0ad      	sub	sp, #180	@ 0xb4
 8000af0:	af02      	add	r7, sp, #8
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	6039      	str	r1, [r7, #0]
    // 1. Find the footer dynamically
    uint32_t footer_addr = Find_Footer_Address(start_addr, slot_size);
 8000af6:	6839      	ldr	r1, [r7, #0]
 8000af8:	6878      	ldr	r0, [r7, #4]
 8000afa:	f7ff ffbf 	bl	8000a7c <Find_Footer_Address>
 8000afe:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4

    if (footer_addr == 0) {
 8000b02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d101      	bne.n	8000b0e <Firmware_Is_Valid+0x22>
        return 0; // No footer found
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	e02c      	b.n	8000b68 <Firmware_Is_Valid+0x7c>
    }

    fw_footer_t *footer = (fw_footer_t *)footer_addr;
 8000b0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000b12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

    // 2. Hash
    struct tc_sha256_state_struct s;
    uint8_t digest[32];

    (void)tc_sha256_init(&s);
 8000b16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f005 fcfe 	bl	800651c <tc_sha256_init>
    (void)tc_sha256_update(&s, (const uint8_t *)start_addr, footer->size);
 8000b20:	6879      	ldr	r1, [r7, #4]
 8000b22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000b26:	685a      	ldr	r2, [r3, #4]
 8000b28:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f005 fd31 	bl	8006594 <tc_sha256_update>
    (void)tc_sha256_final(digest, &s);
 8000b32:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000b36:	f107 0308 	add.w	r3, r7, #8
 8000b3a:	4611      	mov	r1, r2
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f005 fd6c 	bl	800661a <tc_sha256_final>
    // 3. Verify
    int result = uECC_verify(
        ECDSA_public_key_xy,
        digest,
        32,
        footer->signature,
 8000b42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000b46:	f103 0408 	add.w	r4, r3, #8
    int result = uECC_verify(
 8000b4a:	f004 ff3b 	bl	80059c4 <uECC_secp256r1>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	f107 0108 	add.w	r1, r7, #8
 8000b54:	9300      	str	r3, [sp, #0]
 8000b56:	4623      	mov	r3, r4
 8000b58:	2220      	movs	r2, #32
 8000b5a:	4805      	ldr	r0, [pc, #20]	@ (8000b70 <Firmware_Is_Valid+0x84>)
 8000b5c:	f005 fa0c 	bl	8005f78 <uECC_verify>
 8000b60:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
        uECC_secp256r1()
    );

    return result;
 8000b64:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	37ac      	adds	r7, #172	@ 0xac
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd90      	pop	{r4, r7, pc}
 8000b70:	08007300 	.word	0x08007300

08000b74 <Bootloader_JumpToApp>:


#include "main.h"
#include "jump_to_app.h"
#include "mem_layout.h"
void Bootloader_JumpToApp(void) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
 8000b7a:	4b23      	ldr	r3, [pc, #140]	@ (8000c08 <Bootloader_JumpToApp+0x94>)
 8000b7c:	613b      	str	r3, [r7, #16]
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 8000b7e:	693b      	ldr	r3, [r7, #16]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	3304      	adds	r3, #4
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	60bb      	str	r3, [r7, #8]

    //volatile uint32_t ctrl = __get_CONTROL();

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d033      	beq.n	8000bfe <Bootloader_JumpToApp+0x8a>
        return;
    }

    // 1. DISABLE MPU (The ONLY new thing you need)
    HAL_MPU_Disable();
 8000b96:	f000 fe25 	bl	80017e4 <HAL_MPU_Disable>

    // 2. DISABLE SYSTICK
    SysTick->CTRL = 0;
 8000b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8000c0c <Bootloader_JumpToApp+0x98>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8000ba0:	4b1a      	ldr	r3, [pc, #104]	@ (8000c0c <Bootloader_JumpToApp+0x98>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 8000ba6:	4b19      	ldr	r3, [pc, #100]	@ (8000c0c <Bootloader_JumpToApp+0x98>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 8000bac:	b672      	cpsid	i
}
 8000bae:	bf00      	nop

    // 4. DISABLE INTERRUPTS
    __disable_irq();


    HAL_DeInit();
 8000bb0:	f000 fc5e 	bl	8001470 <HAL_DeInit>

    // 5. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	617b      	str	r3, [r7, #20]
 8000bb8:	e010      	b.n	8000bdc <Bootloader_JumpToApp+0x68>
        NVIC->ICER[i] = 0xFFFFFFFF;
 8000bba:	4a15      	ldr	r2, [pc, #84]	@ (8000c10 <Bootloader_JumpToApp+0x9c>)
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	3320      	adds	r3, #32
 8000bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8000bc4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8000bc8:	4a11      	ldr	r2, [pc, #68]	@ (8000c10 <Bootloader_JumpToApp+0x9c>)
 8000bca:	697b      	ldr	r3, [r7, #20]
 8000bcc:	3360      	adds	r3, #96	@ 0x60
 8000bce:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 8; i++) {
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	617b      	str	r3, [r7, #20]
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	2b07      	cmp	r3, #7
 8000be0:	ddeb      	ble.n	8000bba <Bootloader_JumpToApp+0x46>
    }

    // 6. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 8000be2:	4a0c      	ldr	r2, [pc, #48]	@ (8000c14 <Bootloader_JumpToApp+0xa0>)
 8000be4:	693b      	ldr	r3, [r7, #16]
 8000be6:	6093      	str	r3, [r2, #8]
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	f383 8808 	msr	MSP, r3
}
 8000bf2:	bf00      	nop

    // 7. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	607b      	str	r3, [r7, #4]
    pJump();
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	4798      	blx	r3
 8000bfc:	e000      	b.n	8000c00 <Bootloader_JumpToApp+0x8c>
        return;
 8000bfe:	bf00      	nop
}
 8000c00:	3718      	adds	r7, #24
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	08040000 	.word	0x08040000
 8000c0c:	e000e010 	.word	0xe000e010
 8000c10:	e000e100 	.word	0xe000e100
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000c1c:	f000 f968 	bl	8000ef0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c20:	f000 fc19 	bl	8001456 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c24:	f000 f87e 	bl	8000d24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c28:	f000 f914 	bl	8000e54 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000c2c:	f000 f8e2 	bl	8000df4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  	tfp_init(&huart1);
 8000c30:	482c      	ldr	r0, [pc, #176]	@ (8000ce4 <main+0xcc>)
 8000c32:	f000 fa97 	bl	8001164 <tfp_init>
	printf("\r\n========================================\r\n");
 8000c36:	482c      	ldr	r0, [pc, #176]	@ (8000ce8 <main+0xd0>)
 8000c38:	f000 fb2a 	bl	8001290 <tfp_printf>
	printf("Starting Bootloader Version-(%d,%d)\r\n", 1, 6);
 8000c3c:	2206      	movs	r2, #6
 8000c3e:	2101      	movs	r1, #1
 8000c40:	482a      	ldr	r0, [pc, #168]	@ (8000cec <main+0xd4>)
 8000c42:	f000 fb25 	bl	8001290 <tfp_printf>
	printf("========================================\r\n");
 8000c46:	482a      	ldr	r0, [pc, #168]	@ (8000cf0 <main+0xd8>)
 8000c48:	f000 fb22 	bl	8001290 <tfp_printf>

		// COMMIT: Save to Flash before we Reset
		BL_WriteConfig(&config);
*/
	// 1. Read Config (This loads defaults into RAM if Flash is empty)
	if (BL_ReadConfig(&config)) {
 8000c4c:	4829      	ldr	r0, [pc, #164]	@ (8000cf4 <main+0xdc>)
 8000c4e:	f7ff fc71 	bl	8000534 <BL_ReadConfig>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d005      	beq.n	8000c64 <main+0x4c>
	      // Config was empty/invalid.
	      // We modified RAM defaults inside the function.
	      // COMMIT: Save defaults to Flash immediately.
		printf("[BL] Config Invalid/Empty. Initialized to Defaults.\r\n");
 8000c58:	4827      	ldr	r0, [pc, #156]	@ (8000cf8 <main+0xe0>)
 8000c5a:	f000 fb19 	bl	8001290 <tfp_printf>
	    BL_WriteConfig(&config);
 8000c5e:	4825      	ldr	r0, [pc, #148]	@ (8000cf4 <main+0xdc>)
 8000c60:	f7ff fc92 	bl	8000588 <BL_WriteConfig>
	  }

	switch(config.system_status){
 8000c64:	4b23      	ldr	r3, [pc, #140]	@ (8000cf4 <main+0xdc>)
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	2b02      	cmp	r3, #2
 8000c6a:	d002      	beq.n	8000c72 <main+0x5a>
 8000c6c:	2b03      	cmp	r3, #3
 8000c6e:	d00f      	beq.n	8000c90 <main+0x78>
 8000c70:	e011      	b.n	8000c96 <main+0x7e>
		case STATE_UPDATE_REQ:
			printf("[BL] State: UPDATE REQUESTED.\r\n");
 8000c72:	4822      	ldr	r0, [pc, #136]	@ (8000cfc <main+0xe4>)
 8000c74:	f000 fb0c 	bl	8001290 <tfp_printf>
			// This function handles Decryption -> Verification -> Installation -> Reset
			// It DOES NOT return if successful.
			BL_Swap_NoBuffer();
 8000c78:	f7ff fe78 	bl	800096c <BL_Swap_NoBuffer>

			// If we are here, Swap Failed/Aborted without Reset.
			// Revert state to avoid infinite loop.
			printf("[BL] Update Failed. Reverting state.\r\n");
 8000c7c:	4820      	ldr	r0, [pc, #128]	@ (8000d00 <main+0xe8>)
 8000c7e:	f000 fb07 	bl	8001290 <tfp_printf>
			config.system_status = STATE_NORMAL;
 8000c82:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf4 <main+0xdc>)
 8000c84:	2201      	movs	r2, #1
 8000c86:	605a      	str	r2, [r3, #4]
			BL_WriteConfig(&config);
 8000c88:	481a      	ldr	r0, [pc, #104]	@ (8000cf4 <main+0xdc>)
 8000c8a:	f7ff fc7d 	bl	8000588 <BL_WriteConfig>
			break;
 8000c8e:	e027      	b.n	8000ce0 <main+0xc8>

		case STATE_TESTING:
			printf("[BL] State: TESTING/VERIFYING.\r\n");
 8000c90:	481c      	ldr	r0, [pc, #112]	@ (8000d04 <main+0xec>)
 8000c92:	f000 fafd 	bl	8001290 <tfp_printf>

		case STATE_NORMAL:
		default:
		  printf("[BL] State: NORMAL. Checking Active Application...\r\n");
 8000c96:	481c      	ldr	r0, [pc, #112]	@ (8000d08 <main+0xf0>)
 8000c98:	f000 fafa 	bl	8001290 <tfp_printf>

		  // 4. Integrity & Authenticity Check
		  // Verifies SHA-256 + ECDSA of the code sitting in Sector 5
		  if (Firmware_Is_Valid(APP_ACTIVE_START_ADDR, SLOT_SIZE)) {
 8000c9c:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 8000ca0:	481a      	ldr	r0, [pc, #104]	@ (8000d0c <main+0xf4>)
 8000ca2:	f7ff ff23 	bl	8000aec <Firmware_Is_Valid>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d009      	beq.n	8000cc0 <main+0xa8>
			  printf("[BL] Signature Valid. Integrity Verified.\r\n");
 8000cac:	4818      	ldr	r0, [pc, #96]	@ (8000d10 <main+0xf8>)
 8000cae:	f000 faef 	bl	8001290 <tfp_printf>
			  printf("[BL] Jumping to Application at 0x%X...\r\n", APP_ACTIVE_START_ADDR);
 8000cb2:	4916      	ldr	r1, [pc, #88]	@ (8000d0c <main+0xf4>)
 8000cb4:	4817      	ldr	r0, [pc, #92]	@ (8000d14 <main+0xfc>)
 8000cb6:	f000 faeb 	bl	8001290 <tfp_printf>

			  // Lock critical settings before jump
			  // Usually, Bootloader disables its specific MPU settings before jump.
			  Bootloader_JumpToApp();
 8000cba:	f7ff ff5b 	bl	8000b74 <Bootloader_JumpToApp>
			  while(1) {
				  HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
				  HAL_Delay(200);
			  }
		  }
		  break;
 8000cbe:	e00f      	b.n	8000ce0 <main+0xc8>
			  printf("[ERROR] Active Application Verification FAILED!\r\n");
 8000cc0:	4815      	ldr	r0, [pc, #84]	@ (8000d18 <main+0x100>)
 8000cc2:	f000 fae5 	bl	8001290 <tfp_printf>
			  printf("[ERROR] System Halted. Please flash a valid update.\r\n");
 8000cc6:	4815      	ldr	r0, [pc, #84]	@ (8000d1c <main+0x104>)
 8000cc8:	f000 fae2 	bl	8001290 <tfp_printf>
				  HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
 8000ccc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000cd0:	4813      	ldr	r0, [pc, #76]	@ (8000d20 <main+0x108>)
 8000cd2:	f001 fa43 	bl	800215c <HAL_GPIO_TogglePin>
				  HAL_Delay(200);
 8000cd6:	20c8      	movs	r0, #200	@ 0xc8
 8000cd8:	f000 fc4e 	bl	8001578 <HAL_Delay>
				  HAL_GPIO_TogglePin(USER_LED_GPIO_Port, USER_LED_Pin);
 8000cdc:	bf00      	nop
 8000cde:	e7f5      	b.n	8000ccc <main+0xb4>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ce0:	bf00      	nop
 8000ce2:	e7fd      	b.n	8000ce0 <main+0xc8>
 8000ce4:	2000002c 	.word	0x2000002c
 8000ce8:	08006e58 	.word	0x08006e58
 8000cec:	08006e88 	.word	0x08006e88
 8000cf0:	08006eb0 	.word	0x08006eb0
 8000cf4:	200000b8 	.word	0x200000b8
 8000cf8:	08006edc 	.word	0x08006edc
 8000cfc:	08006f14 	.word	0x08006f14
 8000d00:	08006f34 	.word	0x08006f34
 8000d04:	08006f5c 	.word	0x08006f5c
 8000d08:	08006f80 	.word	0x08006f80
 8000d0c:	08040000 	.word	0x08040000
 8000d10:	08006fb8 	.word	0x08006fb8
 8000d14:	08006fe4 	.word	0x08006fe4
 8000d18:	08007010 	.word	0x08007010
 8000d1c:	08007044 	.word	0x08007044
 8000d20:	40022000 	.word	0x40022000

08000d24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b094      	sub	sp, #80	@ 0x50
 8000d28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d2a:	f107 0320 	add.w	r3, r7, #32
 8000d2e:	2230      	movs	r2, #48	@ 0x30
 8000d30:	2100      	movs	r1, #0
 8000d32:	4618      	mov	r0, r3
 8000d34:	f005 ff79 	bl	8006c2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d38:	f107 030c 	add.w	r3, r7, #12
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d48:	4b28      	ldr	r3, [pc, #160]	@ (8000dec <SystemClock_Config+0xc8>)
 8000d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d4c:	4a27      	ldr	r2, [pc, #156]	@ (8000dec <SystemClock_Config+0xc8>)
 8000d4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d52:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d54:	4b25      	ldr	r3, [pc, #148]	@ (8000dec <SystemClock_Config+0xc8>)
 8000d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d5c:	60bb      	str	r3, [r7, #8]
 8000d5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d60:	4b23      	ldr	r3, [pc, #140]	@ (8000df0 <SystemClock_Config+0xcc>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d68:	4a21      	ldr	r2, [pc, #132]	@ (8000df0 <SystemClock_Config+0xcc>)
 8000d6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d6e:	6013      	str	r3, [r2, #0]
 8000d70:	4b1f      	ldr	r3, [pc, #124]	@ (8000df0 <SystemClock_Config+0xcc>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d80:	2301      	movs	r3, #1
 8000d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d84:	2310      	movs	r3, #16
 8000d86:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 10;
 8000d90:	230a      	movs	r3, #10
 8000d92:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 210;
 8000d94:	23d2      	movs	r3, #210	@ 0xd2
 8000d96:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000da0:	f107 0320 	add.w	r3, r7, #32
 8000da4:	4618      	mov	r0, r3
 8000da6:	f001 fa17 	bl	80021d8 <HAL_RCC_OscConfig>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000db0:	f000 f8e2 	bl	8000f78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000db4:	230f      	movs	r3, #15
 8000db6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db8:	2302      	movs	r3, #2
 8000dba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000dc0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000dc4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000dc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000dcc:	f107 030c 	add.w	r3, r7, #12
 8000dd0:	2105      	movs	r1, #5
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f001 fca4 	bl	8002720 <HAL_RCC_ClockConfig>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000dde:	f000 f8cb 	bl	8000f78 <Error_Handler>
  }
}
 8000de2:	bf00      	nop
 8000de4:	3750      	adds	r7, #80	@ 0x50
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40023800 	.word	0x40023800
 8000df0:	40007000 	.word	0x40007000

08000df4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000df8:	4b14      	ldr	r3, [pc, #80]	@ (8000e4c <MX_USART1_UART_Init+0x58>)
 8000dfa:	4a15      	ldr	r2, [pc, #84]	@ (8000e50 <MX_USART1_UART_Init+0x5c>)
 8000dfc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dfe:	4b13      	ldr	r3, [pc, #76]	@ (8000e4c <MX_USART1_UART_Init+0x58>)
 8000e00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e06:	4b11      	ldr	r3, [pc, #68]	@ (8000e4c <MX_USART1_UART_Init+0x58>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e4c <MX_USART1_UART_Init+0x58>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e12:	4b0e      	ldr	r3, [pc, #56]	@ (8000e4c <MX_USART1_UART_Init+0x58>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e18:	4b0c      	ldr	r3, [pc, #48]	@ (8000e4c <MX_USART1_UART_Init+0x58>)
 8000e1a:	220c      	movs	r2, #12
 8000e1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e4c <MX_USART1_UART_Init+0x58>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e24:	4b09      	ldr	r3, [pc, #36]	@ (8000e4c <MX_USART1_UART_Init+0x58>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e2a:	4b08      	ldr	r3, [pc, #32]	@ (8000e4c <MX_USART1_UART_Init+0x58>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e30:	4b06      	ldr	r3, [pc, #24]	@ (8000e4c <MX_USART1_UART_Init+0x58>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e36:	4805      	ldr	r0, [pc, #20]	@ (8000e4c <MX_USART1_UART_Init+0x58>)
 8000e38:	f002 fa48 	bl	80032cc <HAL_UART_Init>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000e42:	f000 f899 	bl	8000f78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	2000002c 	.word	0x2000002c
 8000e50:	40011000 	.word	0x40011000

08000e54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b088      	sub	sp, #32
 8000e58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e5a:	f107 030c 	add.w	r3, r7, #12
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	605a      	str	r2, [r3, #4]
 8000e64:	609a      	str	r2, [r3, #8]
 8000e66:	60da      	str	r2, [r3, #12]
 8000e68:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e6a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee8 <MX_GPIO_Init+0x94>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ee8 <MX_GPIO_Init+0x94>)
 8000e70:	f043 0301 	orr.w	r3, r3, #1
 8000e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e76:	4b1c      	ldr	r3, [pc, #112]	@ (8000ee8 <MX_GPIO_Init+0x94>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	60bb      	str	r3, [r7, #8]
 8000e80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e82:	4b19      	ldr	r3, [pc, #100]	@ (8000ee8 <MX_GPIO_Init+0x94>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e86:	4a18      	ldr	r2, [pc, #96]	@ (8000ee8 <MX_GPIO_Init+0x94>)
 8000e88:	f043 0302 	orr.w	r3, r3, #2
 8000e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ee8 <MX_GPIO_Init+0x94>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e92:	f003 0302 	and.w	r3, r3, #2
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000e9a:	4b13      	ldr	r3, [pc, #76]	@ (8000ee8 <MX_GPIO_Init+0x94>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9e:	4a12      	ldr	r2, [pc, #72]	@ (8000ee8 <MX_GPIO_Init+0x94>)
 8000ea0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea6:	4b10      	ldr	r3, [pc, #64]	@ (8000ee8 <MX_GPIO_Init+0x94>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000eae:	603b      	str	r3, [r7, #0]
 8000eb0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8000eb2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000eb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000eb8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ebc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8000ec2:	f107 030c 	add.w	r3, r7, #12
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4808      	ldr	r0, [pc, #32]	@ (8000eec <MX_GPIO_Init+0x98>)
 8000eca:	f000 ff9b 	bl	8001e04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	2028      	movs	r0, #40	@ 0x28
 8000ed4:	f000 fc4f 	bl	8001776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ed8:	2028      	movs	r0, #40	@ 0x28
 8000eda:	f000 fc68 	bl	80017ae <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ede:	bf00      	nop
 8000ee0:	3720      	adds	r7, #32
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40023800 	.word	0x40023800
 8000eec:	40022000 	.word	0x40022000

08000ef0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000f02:	f000 fc6f 	bl	80017e4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000f06:	2301      	movs	r3, #1
 8000f08:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08000000;
 8000f0e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000f12:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8000f14:	230f      	movs	r3, #15
 8000f16:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO_URO;
 8000f20:	2306      	movs	r3, #6
 8000f22:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000f30:	2300      	movs	r3, #0
 8000f32:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f34:	463b      	mov	r3, r7
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 fc8c 	bl	8001854 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x08010000;
 8000f40:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <MPU_Config+0x84>)
 8000f42:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8000f44:	230e      	movs	r3, #14
 8000f46:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000f48:	2303      	movs	r3, #3
 8000f4a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000f50:	2300      	movs	r3, #0
 8000f52:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000f54:	2300      	movs	r3, #0
 8000f56:	73fb      	strb	r3, [r7, #15]
    MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1; // TEX=1, C=0, B=0 -> Normal, Non-Cacheable
 8000f58:	2301      	movs	r3, #1
 8000f5a:	72bb      	strb	r3, [r7, #10]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f5c:	463b      	mov	r3, r7
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 fc78 	bl	8001854 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f64:	2004      	movs	r0, #4
 8000f66:	f000 fc55 	bl	8001814 <HAL_MPU_Enable>

}
 8000f6a:	bf00      	nop
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	08010000 	.word	0x08010000

08000f78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f7c:	b672      	cpsid	i
}
 8000f7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f80:	bf00      	nop
 8000f82:	e7fd      	b.n	8000f80 <Error_Handler+0x8>

08000f84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <HAL_MspInit+0x44>)
 8000f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8e:	4a0e      	ldr	r2, [pc, #56]	@ (8000fc8 <HAL_MspInit+0x44>)
 8000f90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f96:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <HAL_MspInit+0x44>)
 8000f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f9e:	607b      	str	r3, [r7, #4]
 8000fa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fa2:	4b09      	ldr	r3, [pc, #36]	@ (8000fc8 <HAL_MspInit+0x44>)
 8000fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fa6:	4a08      	ldr	r2, [pc, #32]	@ (8000fc8 <HAL_MspInit+0x44>)
 8000fa8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fac:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fae:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <HAL_MspInit+0x44>)
 8000fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fb6:	603b      	str	r3, [r7, #0]
 8000fb8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	40023800 	.word	0x40023800

08000fcc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b0ac      	sub	sp, #176	@ 0xb0
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fe4:	f107 0318 	add.w	r3, r7, #24
 8000fe8:	2284      	movs	r2, #132	@ 0x84
 8000fea:	2100      	movs	r1, #0
 8000fec:	4618      	mov	r0, r3
 8000fee:	f005 fe1c 	bl	8006c2a <memset>
  if(huart->Instance==USART1)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a32      	ldr	r2, [pc, #200]	@ (80010c0 <HAL_UART_MspInit+0xf4>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d15c      	bne.n	80010b6 <HAL_UART_MspInit+0xea>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ffc:	2340      	movs	r3, #64	@ 0x40
 8000ffe:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001000:	2300      	movs	r3, #0
 8001002:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001004:	f107 0318 	add.w	r3, r7, #24
 8001008:	4618      	mov	r0, r3
 800100a:	f001 fd6f 	bl	8002aec <HAL_RCCEx_PeriphCLKConfig>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001014:	f7ff ffb0 	bl	8000f78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001018:	4b2a      	ldr	r3, [pc, #168]	@ (80010c4 <HAL_UART_MspInit+0xf8>)
 800101a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800101c:	4a29      	ldr	r2, [pc, #164]	@ (80010c4 <HAL_UART_MspInit+0xf8>)
 800101e:	f043 0310 	orr.w	r3, r3, #16
 8001022:	6453      	str	r3, [r2, #68]	@ 0x44
 8001024:	4b27      	ldr	r3, [pc, #156]	@ (80010c4 <HAL_UART_MspInit+0xf8>)
 8001026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001028:	f003 0310 	and.w	r3, r3, #16
 800102c:	617b      	str	r3, [r7, #20]
 800102e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001030:	4b24      	ldr	r3, [pc, #144]	@ (80010c4 <HAL_UART_MspInit+0xf8>)
 8001032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001034:	4a23      	ldr	r2, [pc, #140]	@ (80010c4 <HAL_UART_MspInit+0xf8>)
 8001036:	f043 0302 	orr.w	r3, r3, #2
 800103a:	6313      	str	r3, [r2, #48]	@ 0x30
 800103c:	4b21      	ldr	r3, [pc, #132]	@ (80010c4 <HAL_UART_MspInit+0xf8>)
 800103e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001040:	f003 0302 	and.w	r3, r3, #2
 8001044:	613b      	str	r3, [r7, #16]
 8001046:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001048:	4b1e      	ldr	r3, [pc, #120]	@ (80010c4 <HAL_UART_MspInit+0xf8>)
 800104a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104c:	4a1d      	ldr	r2, [pc, #116]	@ (80010c4 <HAL_UART_MspInit+0xf8>)
 800104e:	f043 0301 	orr.w	r3, r3, #1
 8001052:	6313      	str	r3, [r2, #48]	@ 0x30
 8001054:	4b1b      	ldr	r3, [pc, #108]	@ (80010c4 <HAL_UART_MspInit+0xf8>)
 8001056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001058:	f003 0301 	and.w	r3, r3, #1
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001060:	2380      	movs	r3, #128	@ 0x80
 8001062:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001066:	2302      	movs	r3, #2
 8001068:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	2300      	movs	r3, #0
 800106e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001072:	2303      	movs	r3, #3
 8001074:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001078:	2307      	movs	r3, #7
 800107a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800107e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001082:	4619      	mov	r1, r3
 8001084:	4810      	ldr	r0, [pc, #64]	@ (80010c8 <HAL_UART_MspInit+0xfc>)
 8001086:	f000 febd 	bl	8001e04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800108a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800108e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001092:	2302      	movs	r3, #2
 8001094:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109e:	2303      	movs	r3, #3
 80010a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80010a4:	2307      	movs	r3, #7
 80010a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010aa:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010ae:	4619      	mov	r1, r3
 80010b0:	4806      	ldr	r0, [pc, #24]	@ (80010cc <HAL_UART_MspInit+0x100>)
 80010b2:	f000 fea7 	bl	8001e04 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80010b6:	bf00      	nop
 80010b8:	37b0      	adds	r7, #176	@ 0xb0
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40011000 	.word	0x40011000
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40020400 	.word	0x40020400
 80010cc:	40020000 	.word	0x40020000

080010d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010d4:	bf00      	nop
 80010d6:	e7fd      	b.n	80010d4 <NMI_Handler+0x4>

080010d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010dc:	bf00      	nop
 80010de:	e7fd      	b.n	80010dc <HardFault_Handler+0x4>

080010e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010e4:	bf00      	nop
 80010e6:	e7fd      	b.n	80010e4 <MemManage_Handler+0x4>

080010e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010ec:	bf00      	nop
 80010ee:	e7fd      	b.n	80010ec <BusFault_Handler+0x4>

080010f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <UsageFault_Handler+0x4>

080010f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010fc:	bf00      	nop
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr

08001106 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001106:	b480      	push	{r7}
 8001108:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr

08001122 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001126:	f000 fa07 	bl	8001538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}

0800112e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_LED_Pin);
 8001132:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001136:	f001 f82b 	bl	8002190 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001144:	4b06      	ldr	r3, [pc, #24]	@ (8001160 <SystemInit+0x20>)
 8001146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800114a:	4a05      	ldr	r2, [pc, #20]	@ (8001160 <SystemInit+0x20>)
 800114c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001150:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	e000ed00 	.word	0xe000ed00

08001164 <tfp_init>:
#include "tiny_printf.h"
#include "stm32f7xx_hal.h" // Change this if using a different series

static UART_HandleTypeDef *g_uart_handle = NULL;

void tfp_init(void* handle) {
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
    g_uart_handle = (UART_HandleTypeDef*)handle;
 800116c:	4a04      	ldr	r2, [pc, #16]	@ (8001180 <tfp_init+0x1c>)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6013      	str	r3, [r2, #0]
}
 8001172:	bf00      	nop
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	200000d8 	.word	0x200000d8

08001184 <_tfp_putc>:

static void _tfp_putc(char c) {
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	71fb      	strb	r3, [r7, #7]
    if (g_uart_handle) {
 800118e:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <_tfp_putc+0x28>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d006      	beq.n	80011a4 <_tfp_putc+0x20>
        HAL_UART_Transmit(g_uart_handle, (uint8_t*)&c, 1, 100);
 8001196:	4b05      	ldr	r3, [pc, #20]	@ (80011ac <_tfp_putc+0x28>)
 8001198:	6818      	ldr	r0, [r3, #0]
 800119a:	1df9      	adds	r1, r7, #7
 800119c:	2364      	movs	r3, #100	@ 0x64
 800119e:	2201      	movs	r2, #1
 80011a0:	f002 f8e2 	bl	8003368 <HAL_UART_Transmit>
    }
}
 80011a4:	bf00      	nop
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	200000d8 	.word	0x200000d8

080011b0 <_tfp_puts>:

static void _tfp_puts(char *s) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
    while (*s) _tfp_putc(*s++);
 80011b8:	e006      	b.n	80011c8 <_tfp_puts+0x18>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	1c5a      	adds	r2, r3, #1
 80011be:	607a      	str	r2, [r7, #4]
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff ffde 	bl	8001184 <_tfp_putc>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d1f4      	bne.n	80011ba <_tfp_puts+0xa>
}
 80011d0:	bf00      	nop
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <_tfp_print_unsigned>:

static void _tfp_print_unsigned(uint32_t i, int base) {
 80011dc:	b5b0      	push	{r4, r5, r7, lr}
 80011de:	b090      	sub	sp, #64	@ 0x40
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
    const char hex[] = "0123456789ABCDEF";
 80011e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001260 <_tfp_print_unsigned+0x84>)
 80011e8:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80011ec:	461d      	mov	r5, r3
 80011ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011f2:	682b      	ldr	r3, [r5, #0]
 80011f4:	7023      	strb	r3, [r4, #0]
    char buf[32];
    int pos = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (i == 0) {
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d11a      	bne.n	8001236 <_tfp_print_unsigned+0x5a>
        _tfp_putc('0');
 8001200:	2030      	movs	r0, #48	@ 0x30
 8001202:	f7ff ffbf 	bl	8001184 <_tfp_putc>
 8001206:	e028      	b.n	800125a <_tfp_print_unsigned+0x7e>
        return;
    }
    while (i > 0) {
        buf[pos++] = hex[i % base];
 8001208:	683a      	ldr	r2, [r7, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001210:	fb01 f202 	mul.w	r2, r1, r2
 8001214:	1a9a      	subs	r2, r3, r2
 8001216:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001218:	1c59      	adds	r1, r3, #1
 800121a:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800121c:	3240      	adds	r2, #64	@ 0x40
 800121e:	443a      	add	r2, r7
 8001220:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001224:	3340      	adds	r3, #64	@ 0x40
 8001226:	443b      	add	r3, r7
 8001228:	f803 2c38 	strb.w	r2, [r3, #-56]
        i /= base;
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	fbb2 f3f3 	udiv	r3, r2, r3
 8001234:	607b      	str	r3, [r7, #4]
    while (i > 0) {
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d1e5      	bne.n	8001208 <_tfp_print_unsigned+0x2c>
    }
    while (pos > 0) _tfp_putc(buf[--pos]);
 800123c:	e00a      	b.n	8001254 <_tfp_print_unsigned+0x78>
 800123e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001240:	3b01      	subs	r3, #1
 8001242:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001244:	f107 0208 	add.w	r2, r7, #8
 8001248:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800124a:	4413      	add	r3, r2
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff ff98 	bl	8001184 <_tfp_putc>
 8001254:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001256:	2b00      	cmp	r3, #0
 8001258:	dcf1      	bgt.n	800123e <_tfp_print_unsigned+0x62>
}
 800125a:	3740      	adds	r7, #64	@ 0x40
 800125c:	46bd      	mov	sp, r7
 800125e:	bdb0      	pop	{r4, r5, r7, pc}
 8001260:	080072ac 	.word	0x080072ac

08001264 <_tfp_print_signed>:

static void _tfp_print_signed(int32_t i) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
    if (i < 0) {
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	da05      	bge.n	800127e <_tfp_print_signed+0x1a>
        _tfp_putc('-');
 8001272:	202d      	movs	r0, #45	@ 0x2d
 8001274:	f7ff ff86 	bl	8001184 <_tfp_putc>
        i = -i;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	425b      	negs	r3, r3
 800127c:	607b      	str	r3, [r7, #4]
    }
    _tfp_print_unsigned((uint32_t)i, 10);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	210a      	movs	r1, #10
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff ffaa 	bl	80011dc <_tfp_print_unsigned>
}
 8001288:	bf00      	nop
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <tfp_printf>:

void tfp_printf(const char *fmt, ...) {
 8001290:	b40f      	push	{r0, r1, r2, r3}
 8001292:	b580      	push	{r7, lr}
 8001294:	b082      	sub	sp, #8
 8001296:	af00      	add	r7, sp, #0
    va_list va;
    va_start(va, fmt);
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	603b      	str	r3, [r7, #0]
    char ch;

    while ((ch = *fmt++) != 0) {
 800129e:	e09d      	b.n	80013dc <tfp_printf+0x14c>
        if (ch != '%') {
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	2b25      	cmp	r3, #37	@ 0x25
 80012a4:	d004      	beq.n	80012b0 <tfp_printf+0x20>
            _tfp_putc(ch);
 80012a6:	79fb      	ldrb	r3, [r7, #7]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff ff6b 	bl	8001184 <_tfp_putc>
            continue;
 80012ae:	e095      	b.n	80013dc <tfp_printf+0x14c>
        }
        ch = *fmt++;
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	1c5a      	adds	r2, r3, #1
 80012b4:	613a      	str	r2, [r7, #16]
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	71fb      	strb	r3, [r7, #7]
        switch (ch) {
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	f000 8097 	beq.w	80013f0 <tfp_printf+0x160>
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	f2c0 8085 	blt.w	80013d2 <tfp_printf+0x142>
 80012c8:	2b78      	cmp	r3, #120	@ 0x78
 80012ca:	f300 8082 	bgt.w	80013d2 <tfp_printf+0x142>
 80012ce:	2b58      	cmp	r3, #88	@ 0x58
 80012d0:	db7f      	blt.n	80013d2 <tfp_printf+0x142>
 80012d2:	3b58      	subs	r3, #88	@ 0x58
 80012d4:	2b20      	cmp	r3, #32
 80012d6:	d87c      	bhi.n	80013d2 <tfp_printf+0x142>
 80012d8:	a201      	add	r2, pc, #4	@ (adr r2, 80012e0 <tfp_printf+0x50>)
 80012da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012de:	bf00      	nop
 80012e0:	080013a9 	.word	0x080013a9
 80012e4:	080013d3 	.word	0x080013d3
 80012e8:	080013d3 	.word	0x080013d3
 80012ec:	080013d3 	.word	0x080013d3
 80012f0:	080013d3 	.word	0x080013d3
 80012f4:	080013d3 	.word	0x080013d3
 80012f8:	080013d3 	.word	0x080013d3
 80012fc:	080013d3 	.word	0x080013d3
 8001300:	080013d3 	.word	0x080013d3
 8001304:	080013d3 	.word	0x080013d3
 8001308:	080013d3 	.word	0x080013d3
 800130c:	08001365 	.word	0x08001365
 8001310:	08001387 	.word	0x08001387
 8001314:	080013d3 	.word	0x080013d3
 8001318:	080013d3 	.word	0x080013d3
 800131c:	080013d3 	.word	0x080013d3
 8001320:	080013d3 	.word	0x080013d3
 8001324:	080013d3 	.word	0x080013d3
 8001328:	080013d3 	.word	0x080013d3
 800132c:	080013d3 	.word	0x080013d3
 8001330:	080013d3 	.word	0x080013d3
 8001334:	080013d3 	.word	0x080013d3
 8001338:	080013d3 	.word	0x080013d3
 800133c:	080013d3 	.word	0x080013d3
 8001340:	080013bb 	.word	0x080013bb
 8001344:	080013d3 	.word	0x080013d3
 8001348:	080013d3 	.word	0x080013d3
 800134c:	08001377 	.word	0x08001377
 8001350:	080013d3 	.word	0x080013d3
 8001354:	08001397 	.word	0x08001397
 8001358:	080013d3 	.word	0x080013d3
 800135c:	080013d3 	.word	0x080013d3
 8001360:	080013a9 	.word	0x080013a9
            case 0: goto end;
            case 'c': _tfp_putc((char)va_arg(va, int)); break;
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	1d1a      	adds	r2, r3, #4
 8001368:	603a      	str	r2, [r7, #0]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	b2db      	uxtb	r3, r3
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff ff08 	bl	8001184 <_tfp_putc>
 8001374:	e032      	b.n	80013dc <tfp_printf+0x14c>
            case 's': _tfp_puts(va_arg(va, char*)); break;
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	1d1a      	adds	r2, r3, #4
 800137a:	603a      	str	r2, [r7, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff ff16 	bl	80011b0 <_tfp_puts>
 8001384:	e02a      	b.n	80013dc <tfp_printf+0x14c>
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	1d1a      	adds	r2, r3, #4
 800138a:	603a      	str	r2, [r7, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff ff68 	bl	8001264 <_tfp_print_signed>
 8001394:	e022      	b.n	80013dc <tfp_printf+0x14c>
            case 'u': _tfp_print_unsigned(va_arg(va, uint32_t), 10); break;
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	1d1a      	adds	r2, r3, #4
 800139a:	603a      	str	r2, [r7, #0]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	210a      	movs	r1, #10
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff ff1b 	bl	80011dc <_tfp_print_unsigned>
 80013a6:	e019      	b.n	80013dc <tfp_printf+0x14c>
            case 'x':
            case 'X': _tfp_print_unsigned(va_arg(va, uint32_t), 16); break;
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	1d1a      	adds	r2, r3, #4
 80013ac:	603a      	str	r2, [r7, #0]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2110      	movs	r1, #16
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff ff12 	bl	80011dc <_tfp_print_unsigned>
 80013b8:	e010      	b.n	80013dc <tfp_printf+0x14c>
            case 'p':
                _tfp_puts("0x");
 80013ba:	4811      	ldr	r0, [pc, #68]	@ (8001400 <tfp_printf+0x170>)
 80013bc:	f7ff fef8 	bl	80011b0 <_tfp_puts>
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	1d1a      	adds	r2, r3, #4
 80013c4:	603a      	str	r2, [r7, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2110      	movs	r1, #16
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff ff06 	bl	80011dc <_tfp_print_unsigned>
                break;
 80013d0:	e004      	b.n	80013dc <tfp_printf+0x14c>
            default: _tfp_putc(ch); break;
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff fed5 	bl	8001184 <_tfp_putc>
 80013da:	bf00      	nop
    while ((ch = *fmt++) != 0) {
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	1c5a      	adds	r2, r3, #1
 80013e0:	613a      	str	r2, [r7, #16]
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	71fb      	strb	r3, [r7, #7]
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	f47f af59 	bne.w	80012a0 <tfp_printf+0x10>
        }
    }
end:
 80013ee:	e000      	b.n	80013f2 <tfp_printf+0x162>
            case 0: goto end;
 80013f0:	bf00      	nop
    va_end(va);
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80013fc:	b004      	add	sp, #16
 80013fe:	4770      	bx	lr
 8001400:	080072c0 	.word	0x080072c0

08001404 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001404:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800143c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001408:	f7ff fe9a 	bl	8001140 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800140c:	480c      	ldr	r0, [pc, #48]	@ (8001440 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800140e:	490d      	ldr	r1, [pc, #52]	@ (8001444 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001410:	4a0d      	ldr	r2, [pc, #52]	@ (8001448 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001412:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001414:	e002      	b.n	800141c <LoopCopyDataInit>

08001416 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001416:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001418:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800141a:	3304      	adds	r3, #4

0800141c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800141c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800141e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001420:	d3f9      	bcc.n	8001416 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001422:	4a0a      	ldr	r2, [pc, #40]	@ (800144c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001424:	4c0a      	ldr	r4, [pc, #40]	@ (8001450 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001426:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001428:	e001      	b.n	800142e <LoopFillZerobss>

0800142a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800142a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800142c:	3204      	adds	r2, #4

0800142e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800142e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001430:	d3fb      	bcc.n	800142a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001432:	f005 fc03 	bl	8006c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001436:	f7ff fbef 	bl	8000c18 <main>
  bx  lr    
 800143a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800143c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001440:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001444:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001448:	08007718 	.word	0x08007718
  ldr r2, =_sbss
 800144c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001450:	200000fc 	.word	0x200000fc

08001454 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001454:	e7fe      	b.n	8001454 <ADC_IRQHandler>

08001456 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800145a:	2003      	movs	r0, #3
 800145c:	f000 f980 	bl	8001760 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001460:	2000      	movs	r0, #0
 8001462:	f000 f839 	bl	80014d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001466:	f7ff fd8d 	bl	8000f84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	bd80      	pop	{r7, pc}

08001470 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8001474:	4b13      	ldr	r3, [pc, #76]	@ (80014c4 <HAL_DeInit+0x54>)
 8001476:	f04f 32ff 	mov.w	r2, #4294967295
 800147a:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 800147c:	4b11      	ldr	r3, [pc, #68]	@ (80014c4 <HAL_DeInit+0x54>)
 800147e:	2200      	movs	r2, #0
 8001480:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8001482:	4b10      	ldr	r3, [pc, #64]	@ (80014c4 <HAL_DeInit+0x54>)
 8001484:	f04f 32ff 	mov.w	r2, #4294967295
 8001488:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 800148a:	4b0e      	ldr	r3, [pc, #56]	@ (80014c4 <HAL_DeInit+0x54>)
 800148c:	2200      	movs	r2, #0
 800148e:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8001490:	4b0c      	ldr	r3, [pc, #48]	@ (80014c4 <HAL_DeInit+0x54>)
 8001492:	f04f 32ff 	mov.w	r2, #4294967295
 8001496:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001498:	4b0a      	ldr	r3, [pc, #40]	@ (80014c4 <HAL_DeInit+0x54>)
 800149a:	2200      	movs	r2, #0
 800149c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 800149e:	4b09      	ldr	r3, [pc, #36]	@ (80014c4 <HAL_DeInit+0x54>)
 80014a0:	f04f 32ff 	mov.w	r2, #4294967295
 80014a4:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80014a6:	4b07      	ldr	r3, [pc, #28]	@ (80014c4 <HAL_DeInit+0x54>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80014ac:	4b05      	ldr	r3, [pc, #20]	@ (80014c4 <HAL_DeInit+0x54>)
 80014ae:	f04f 32ff 	mov.w	r2, #4294967295
 80014b2:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80014b4:	4b03      	ldr	r3, [pc, #12]	@ (80014c4 <HAL_DeInit+0x54>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80014ba:	f000 f805 	bl	80014c8 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80014be:	2300      	movs	r3, #0
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40023800 	.word	0x40023800

080014c8 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
	...

080014d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014e0:	4b12      	ldr	r3, [pc, #72]	@ (800152c <HAL_InitTick+0x54>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b12      	ldr	r3, [pc, #72]	@ (8001530 <HAL_InitTick+0x58>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	4619      	mov	r1, r3
 80014ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80014f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 f967 	bl	80017ca <HAL_SYSTICK_Config>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e00e      	b.n	8001524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b0f      	cmp	r3, #15
 800150a:	d80a      	bhi.n	8001522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800150c:	2200      	movs	r2, #0
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	f04f 30ff 	mov.w	r0, #4294967295
 8001514:	f000 f92f 	bl	8001776 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001518:	4a06      	ldr	r2, [pc, #24]	@ (8001534 <HAL_InitTick+0x5c>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800151e:	2300      	movs	r3, #0
 8001520:	e000      	b.n	8001524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
}
 8001524:	4618      	mov	r0, r3
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000000 	.word	0x20000000
 8001530:	20000008 	.word	0x20000008
 8001534:	20000004 	.word	0x20000004

08001538 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800153c:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <HAL_IncTick+0x20>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b06      	ldr	r3, [pc, #24]	@ (800155c <HAL_IncTick+0x24>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4413      	add	r3, r2
 8001548:	4a04      	ldr	r2, [pc, #16]	@ (800155c <HAL_IncTick+0x24>)
 800154a:	6013      	str	r3, [r2, #0]
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	20000008 	.word	0x20000008
 800155c:	200000dc 	.word	0x200000dc

08001560 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return uwTick;
 8001564:	4b03      	ldr	r3, [pc, #12]	@ (8001574 <HAL_GetTick+0x14>)
 8001566:	681b      	ldr	r3, [r3, #0]
}
 8001568:	4618      	mov	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	200000dc 	.word	0x200000dc

08001578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001580:	f7ff ffee 	bl	8001560 <HAL_GetTick>
 8001584:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001590:	d005      	beq.n	800159e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001592:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <HAL_Delay+0x44>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	4413      	add	r3, r2
 800159c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800159e:	bf00      	nop
 80015a0:	f7ff ffde 	bl	8001560 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	68fa      	ldr	r2, [r7, #12]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d8f7      	bhi.n	80015a0 <HAL_Delay+0x28>
  {
  }
}
 80015b0:	bf00      	nop
 80015b2:	bf00      	nop
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000008 	.word	0x20000008

080015c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001600 <__NVIC_SetPriorityGrouping+0x40>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015dc:	4013      	ands	r3, r2
 80015de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80015e8:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <__NVIC_SetPriorityGrouping+0x44>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ee:	4a04      	ldr	r2, [pc, #16]	@ (8001600 <__NVIC_SetPriorityGrouping+0x40>)
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	60d3      	str	r3, [r2, #12]
}
 80015f4:	bf00      	nop
 80015f6:	3714      	adds	r7, #20
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	e000ed00 	.word	0xe000ed00
 8001604:	05fa0000 	.word	0x05fa0000

08001608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800160c:	4b04      	ldr	r3, [pc, #16]	@ (8001620 <__NVIC_GetPriorityGrouping+0x18>)
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	0a1b      	lsrs	r3, r3, #8
 8001612:	f003 0307 	and.w	r3, r3, #7
}
 8001616:	4618      	mov	r0, r3
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	e000ed00 	.word	0xe000ed00

08001624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800162e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001632:	2b00      	cmp	r3, #0
 8001634:	db0b      	blt.n	800164e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	f003 021f 	and.w	r2, r3, #31
 800163c:	4907      	ldr	r1, [pc, #28]	@ (800165c <__NVIC_EnableIRQ+0x38>)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	095b      	lsrs	r3, r3, #5
 8001644:	2001      	movs	r0, #1
 8001646:	fa00 f202 	lsl.w	r2, r0, r2
 800164a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	e000e100 	.word	0xe000e100

08001660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	6039      	str	r1, [r7, #0]
 800166a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800166c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001670:	2b00      	cmp	r3, #0
 8001672:	db0a      	blt.n	800168a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	b2da      	uxtb	r2, r3
 8001678:	490c      	ldr	r1, [pc, #48]	@ (80016ac <__NVIC_SetPriority+0x4c>)
 800167a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167e:	0112      	lsls	r2, r2, #4
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	440b      	add	r3, r1
 8001684:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001688:	e00a      	b.n	80016a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	b2da      	uxtb	r2, r3
 800168e:	4908      	ldr	r1, [pc, #32]	@ (80016b0 <__NVIC_SetPriority+0x50>)
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	f003 030f 	and.w	r3, r3, #15
 8001696:	3b04      	subs	r3, #4
 8001698:	0112      	lsls	r2, r2, #4
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	440b      	add	r3, r1
 800169e:	761a      	strb	r2, [r3, #24]
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	e000e100 	.word	0xe000e100
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b089      	sub	sp, #36	@ 0x24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	f1c3 0307 	rsb	r3, r3, #7
 80016ce:	2b04      	cmp	r3, #4
 80016d0:	bf28      	it	cs
 80016d2:	2304      	movcs	r3, #4
 80016d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	3304      	adds	r3, #4
 80016da:	2b06      	cmp	r3, #6
 80016dc:	d902      	bls.n	80016e4 <NVIC_EncodePriority+0x30>
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3b03      	subs	r3, #3
 80016e2:	e000      	b.n	80016e6 <NVIC_EncodePriority+0x32>
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e8:	f04f 32ff 	mov.w	r2, #4294967295
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	43da      	mvns	r2, r3
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	401a      	ands	r2, r3
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	fa01 f303 	lsl.w	r3, r1, r3
 8001706:	43d9      	mvns	r1, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170c:	4313      	orrs	r3, r2
         );
}
 800170e:	4618      	mov	r0, r3
 8001710:	3724      	adds	r7, #36	@ 0x24
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
	...

0800171c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3b01      	subs	r3, #1
 8001728:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800172c:	d301      	bcc.n	8001732 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800172e:	2301      	movs	r3, #1
 8001730:	e00f      	b.n	8001752 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001732:	4a0a      	ldr	r2, [pc, #40]	@ (800175c <SysTick_Config+0x40>)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3b01      	subs	r3, #1
 8001738:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800173a:	210f      	movs	r1, #15
 800173c:	f04f 30ff 	mov.w	r0, #4294967295
 8001740:	f7ff ff8e 	bl	8001660 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001744:	4b05      	ldr	r3, [pc, #20]	@ (800175c <SysTick_Config+0x40>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800174a:	4b04      	ldr	r3, [pc, #16]	@ (800175c <SysTick_Config+0x40>)
 800174c:	2207      	movs	r2, #7
 800174e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	e000e010 	.word	0xe000e010

08001760 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f7ff ff29 	bl	80015c0 <__NVIC_SetPriorityGrouping>
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001776:	b580      	push	{r7, lr}
 8001778:	b086      	sub	sp, #24
 800177a:	af00      	add	r7, sp, #0
 800177c:	4603      	mov	r3, r0
 800177e:	60b9      	str	r1, [r7, #8]
 8001780:	607a      	str	r2, [r7, #4]
 8001782:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001788:	f7ff ff3e 	bl	8001608 <__NVIC_GetPriorityGrouping>
 800178c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	68b9      	ldr	r1, [r7, #8]
 8001792:	6978      	ldr	r0, [r7, #20]
 8001794:	f7ff ff8e 	bl	80016b4 <NVIC_EncodePriority>
 8001798:	4602      	mov	r2, r0
 800179a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800179e:	4611      	mov	r1, r2
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff ff5d 	bl	8001660 <__NVIC_SetPriority>
}
 80017a6:	bf00      	nop
 80017a8:	3718      	adds	r7, #24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	4603      	mov	r3, r0
 80017b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff ff31 	bl	8001624 <__NVIC_EnableIRQ>
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b082      	sub	sp, #8
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f7ff ffa2 	bl	800171c <SysTick_Config>
 80017d8:	4603      	mov	r3, r0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
	...

080017e4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80017e8:	f3bf 8f5f 	dmb	sy
}
 80017ec:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80017ee:	4b07      	ldr	r3, [pc, #28]	@ (800180c <HAL_MPU_Disable+0x28>)
 80017f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f2:	4a06      	ldr	r2, [pc, #24]	@ (800180c <HAL_MPU_Disable+0x28>)
 80017f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017f8:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80017fa:	4b05      	ldr	r3, [pc, #20]	@ (8001810 <HAL_MPU_Disable+0x2c>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	605a      	str	r2, [r3, #4]
}
 8001800:	bf00      	nop
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	e000ed00 	.word	0xe000ed00
 8001810:	e000ed90 	.word	0xe000ed90

08001814 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800181c:	4a0b      	ldr	r2, [pc, #44]	@ (800184c <HAL_MPU_Enable+0x38>)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001826:	4b0a      	ldr	r3, [pc, #40]	@ (8001850 <HAL_MPU_Enable+0x3c>)
 8001828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800182a:	4a09      	ldr	r2, [pc, #36]	@ (8001850 <HAL_MPU_Enable+0x3c>)
 800182c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001830:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001832:	f3bf 8f4f 	dsb	sy
}
 8001836:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001838:	f3bf 8f6f 	isb	sy
}
 800183c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	e000ed90 	.word	0xe000ed90
 8001850:	e000ed00 	.word	0xe000ed00

08001854 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	785a      	ldrb	r2, [r3, #1]
 8001860:	4b1b      	ldr	r3, [pc, #108]	@ (80018d0 <HAL_MPU_ConfigRegion+0x7c>)
 8001862:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001864:	4b1a      	ldr	r3, [pc, #104]	@ (80018d0 <HAL_MPU_ConfigRegion+0x7c>)
 8001866:	691b      	ldr	r3, [r3, #16]
 8001868:	4a19      	ldr	r2, [pc, #100]	@ (80018d0 <HAL_MPU_ConfigRegion+0x7c>)
 800186a:	f023 0301 	bic.w	r3, r3, #1
 800186e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001870:	4a17      	ldr	r2, [pc, #92]	@ (80018d0 <HAL_MPU_ConfigRegion+0x7c>)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	7b1b      	ldrb	r3, [r3, #12]
 800187c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	7adb      	ldrb	r3, [r3, #11]
 8001882:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001884:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	7a9b      	ldrb	r3, [r3, #10]
 800188a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800188c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	7b5b      	ldrb	r3, [r3, #13]
 8001892:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001894:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	7b9b      	ldrb	r3, [r3, #14]
 800189a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800189c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	7bdb      	ldrb	r3, [r3, #15]
 80018a2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80018a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	7a5b      	ldrb	r3, [r3, #9]
 80018aa:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80018ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	7a1b      	ldrb	r3, [r3, #8]
 80018b2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80018b4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	7812      	ldrb	r2, [r2, #0]
 80018ba:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80018bc:	4a04      	ldr	r2, [pc, #16]	@ (80018d0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80018be:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80018c0:	6113      	str	r3, [r2, #16]
}
 80018c2:	bf00      	nop
 80018c4:	370c      	adds	r7, #12
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	e000ed90 	.word	0xe000ed90

080018d4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80018e2:	4b27      	ldr	r3, [pc, #156]	@ (8001980 <HAL_FLASH_Program+0xac>)
 80018e4:	7d1b      	ldrb	r3, [r3, #20]
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d101      	bne.n	80018ee <HAL_FLASH_Program+0x1a>
 80018ea:	2302      	movs	r3, #2
 80018ec:	e043      	b.n	8001976 <HAL_FLASH_Program+0xa2>
 80018ee:	4b24      	ldr	r3, [pc, #144]	@ (8001980 <HAL_FLASH_Program+0xac>)
 80018f0:	2201      	movs	r2, #1
 80018f2:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018f4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80018f8:	f000 f878 	bl	80019ec <FLASH_WaitForLastOperation>
 80018fc:	4603      	mov	r3, r0
 80018fe:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001900:	7dfb      	ldrb	r3, [r7, #23]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d133      	bne.n	800196e <HAL_FLASH_Program+0x9a>
  {
    switch(TypeProgram)
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2b03      	cmp	r3, #3
 800190a:	d823      	bhi.n	8001954 <HAL_FLASH_Program+0x80>
 800190c:	a201      	add	r2, pc, #4	@ (adr r2, 8001914 <HAL_FLASH_Program+0x40>)
 800190e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001912:	bf00      	nop
 8001914:	08001925 	.word	0x08001925
 8001918:	08001931 	.word	0x08001931
 800191c:	0800193d 	.word	0x0800193d
 8001920:	08001949 	.word	0x08001949
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8001924:	783b      	ldrb	r3, [r7, #0]
 8001926:	4619      	mov	r1, r3
 8001928:	68b8      	ldr	r0, [r7, #8]
 800192a:	f000 f921 	bl	8001b70 <FLASH_Program_Byte>
        break;
 800192e:	e012      	b.n	8001956 <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001930:	883b      	ldrh	r3, [r7, #0]
 8001932:	4619      	mov	r1, r3
 8001934:	68b8      	ldr	r0, [r7, #8]
 8001936:	f000 f8f5 	bl	8001b24 <FLASH_Program_HalfWord>
        break;
 800193a:	e00c      	b.n	8001956 <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	4619      	mov	r1, r3
 8001940:	68b8      	ldr	r0, [r7, #8]
 8001942:	f000 f8c9 	bl	8001ad8 <FLASH_Program_Word>
        break;
 8001946:	e006      	b.n	8001956 <HAL_FLASH_Program+0x82>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 8001948:	e9d7 2300 	ldrd	r2, r3, [r7]
 800194c:	68b8      	ldr	r0, [r7, #8]
 800194e:	f000 f88d 	bl	8001a6c <FLASH_Program_DoubleWord>
        break;
 8001952:	e000      	b.n	8001956 <HAL_FLASH_Program+0x82>
      }
      default :
        break;
 8001954:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001956:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800195a:	f000 f847 	bl	80019ec <FLASH_WaitForLastOperation>
 800195e:	4603      	mov	r3, r0
 8001960:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8001962:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <HAL_FLASH_Program+0xb0>)
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	4a07      	ldr	r2, [pc, #28]	@ (8001984 <HAL_FLASH_Program+0xb0>)
 8001968:	f023 0301 	bic.w	r3, r3, #1
 800196c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800196e:	4b04      	ldr	r3, [pc, #16]	@ (8001980 <HAL_FLASH_Program+0xac>)
 8001970:	2200      	movs	r2, #0
 8001972:	751a      	strb	r2, [r3, #20]

  return status;
 8001974:	7dfb      	ldrb	r3, [r7, #23]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	200000e0 	.word	0x200000e0
 8001984:	40023c00 	.word	0x40023c00

08001988 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800198e:	2300      	movs	r3, #0
 8001990:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001992:	4b0b      	ldr	r3, [pc, #44]	@ (80019c0 <HAL_FLASH_Unlock+0x38>)
 8001994:	691b      	ldr	r3, [r3, #16]
 8001996:	2b00      	cmp	r3, #0
 8001998:	da0b      	bge.n	80019b2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800199a:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <HAL_FLASH_Unlock+0x38>)
 800199c:	4a09      	ldr	r2, [pc, #36]	@ (80019c4 <HAL_FLASH_Unlock+0x3c>)
 800199e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80019a0:	4b07      	ldr	r3, [pc, #28]	@ (80019c0 <HAL_FLASH_Unlock+0x38>)
 80019a2:	4a09      	ldr	r2, [pc, #36]	@ (80019c8 <HAL_FLASH_Unlock+0x40>)
 80019a4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80019a6:	4b06      	ldr	r3, [pc, #24]	@ (80019c0 <HAL_FLASH_Unlock+0x38>)
 80019a8:	691b      	ldr	r3, [r3, #16]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	da01      	bge.n	80019b2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80019b2:	79fb      	ldrb	r3, [r7, #7]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	40023c00 	.word	0x40023c00
 80019c4:	45670123 	.word	0x45670123
 80019c8:	cdef89ab 	.word	0xcdef89ab

080019cc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80019d0:	4b05      	ldr	r3, [pc, #20]	@ (80019e8 <HAL_FLASH_Lock+0x1c>)
 80019d2:	691b      	ldr	r3, [r3, #16]
 80019d4:	4a04      	ldr	r2, [pc, #16]	@ (80019e8 <HAL_FLASH_Lock+0x1c>)
 80019d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80019da:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	40023c00 	.word	0x40023c00

080019ec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80019f4:	2300      	movs	r3, #0
 80019f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80019f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a64 <FLASH_WaitForLastOperation+0x78>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80019fe:	f7ff fdaf 	bl	8001560 <HAL_GetTick>
 8001a02:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001a04:	e010      	b.n	8001a28 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a0c:	d00c      	beq.n	8001a28 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d007      	beq.n	8001a24 <FLASH_WaitForLastOperation+0x38>
 8001a14:	f7ff fda4 	bl	8001560 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d201      	bcs.n	8001a28 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e019      	b.n	8001a5c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001a28:	4b0f      	ldr	r3, [pc, #60]	@ (8001a68 <FLASH_WaitForLastOperation+0x7c>)
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d1e8      	bne.n	8001a06 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8001a34:	4b0c      	ldr	r3, [pc, #48]	@ (8001a68 <FLASH_WaitForLastOperation+0x7c>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d003      	beq.n	8001a48 <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001a40:	f000 f8ba 	bl	8001bb8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e009      	b.n	8001a5c <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001a48:	4b07      	ldr	r3, [pc, #28]	@ (8001a68 <FLASH_WaitForLastOperation+0x7c>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	f003 0301 	and.w	r3, r3, #1
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d002      	beq.n	8001a5a <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001a54:	4b04      	ldr	r3, [pc, #16]	@ (8001a68 <FLASH_WaitForLastOperation+0x7c>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001a5a:	2300      	movs	r3, #0
  
}  
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3710      	adds	r7, #16
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	200000e0 	.word	0x200000e0
 8001a68:	40023c00 	.word	0x40023c00

08001a6c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001a78:	4b16      	ldr	r3, [pc, #88]	@ (8001ad4 <FLASH_Program_DoubleWord+0x68>)
 8001a7a:	691b      	ldr	r3, [r3, #16]
 8001a7c:	4a15      	ldr	r2, [pc, #84]	@ (8001ad4 <FLASH_Program_DoubleWord+0x68>)
 8001a7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a82:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001a84:	4b13      	ldr	r3, [pc, #76]	@ (8001ad4 <FLASH_Program_DoubleWord+0x68>)
 8001a86:	691b      	ldr	r3, [r3, #16]
 8001a88:	4a12      	ldr	r2, [pc, #72]	@ (8001ad4 <FLASH_Program_DoubleWord+0x68>)
 8001a8a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001a8e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001a90:	4b10      	ldr	r3, [pc, #64]	@ (8001ad4 <FLASH_Program_DoubleWord+0x68>)
 8001a92:	691b      	ldr	r3, [r3, #16]
 8001a94:	4a0f      	ldr	r2, [pc, #60]	@ (8001ad4 <FLASH_Program_DoubleWord+0x68>)
 8001a96:	f043 0301 	orr.w	r3, r3, #1
 8001a9a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	683a      	ldr	r2, [r7, #0]
 8001aa0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001aa2:	f3bf 8f6f 	isb	sy
}
 8001aa6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001aa8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	f04f 0300 	mov.w	r3, #0
 8001ab4:	000a      	movs	r2, r1
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	68f9      	ldr	r1, [r7, #12]
 8001aba:	3104      	adds	r1, #4
 8001abc:	4613      	mov	r3, r2
 8001abe:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ac0:	f3bf 8f4f 	dsb	sy
}
 8001ac4:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001ac6:	bf00      	nop
 8001ac8:	3714      	adds	r7, #20
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40023c00 	.word	0x40023c00

08001ad8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b20 <FLASH_Program_Word+0x48>)
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b20 <FLASH_Program_Word+0x48>)
 8001ae8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001aec:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001aee:	4b0c      	ldr	r3, [pc, #48]	@ (8001b20 <FLASH_Program_Word+0x48>)
 8001af0:	691b      	ldr	r3, [r3, #16]
 8001af2:	4a0b      	ldr	r2, [pc, #44]	@ (8001b20 <FLASH_Program_Word+0x48>)
 8001af4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001af8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001afa:	4b09      	ldr	r3, [pc, #36]	@ (8001b20 <FLASH_Program_Word+0x48>)
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	4a08      	ldr	r2, [pc, #32]	@ (8001b20 <FLASH_Program_Word+0x48>)
 8001b00:	f043 0301 	orr.w	r3, r3, #1
 8001b04:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	683a      	ldr	r2, [r7, #0]
 8001b0a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b0c:	f3bf 8f4f 	dsb	sy
}
 8001b10:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001b12:	bf00      	nop
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	40023c00 	.word	0x40023c00

08001b24 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001b30:	4b0e      	ldr	r3, [pc, #56]	@ (8001b6c <FLASH_Program_HalfWord+0x48>)
 8001b32:	691b      	ldr	r3, [r3, #16]
 8001b34:	4a0d      	ldr	r2, [pc, #52]	@ (8001b6c <FLASH_Program_HalfWord+0x48>)
 8001b36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b6c <FLASH_Program_HalfWord+0x48>)
 8001b3e:	691b      	ldr	r3, [r3, #16]
 8001b40:	4a0a      	ldr	r2, [pc, #40]	@ (8001b6c <FLASH_Program_HalfWord+0x48>)
 8001b42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001b48:	4b08      	ldr	r3, [pc, #32]	@ (8001b6c <FLASH_Program_HalfWord+0x48>)
 8001b4a:	691b      	ldr	r3, [r3, #16]
 8001b4c:	4a07      	ldr	r2, [pc, #28]	@ (8001b6c <FLASH_Program_HalfWord+0x48>)
 8001b4e:	f043 0301 	orr.w	r3, r3, #1
 8001b52:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	887a      	ldrh	r2, [r7, #2]
 8001b58:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b5a:	f3bf 8f4f 	dsb	sy
}
 8001b5e:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8001b60:	bf00      	nop
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	40023c00 	.word	0x40023c00

08001b70 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	460b      	mov	r3, r1
 8001b7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8001b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb4 <FLASH_Program_Byte+0x44>)
 8001b7e:	691b      	ldr	r3, [r3, #16]
 8001b80:	4a0c      	ldr	r2, [pc, #48]	@ (8001bb4 <FLASH_Program_Byte+0x44>)
 8001b82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b86:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001b88:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb4 <FLASH_Program_Byte+0x44>)
 8001b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb4 <FLASH_Program_Byte+0x44>)
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001b90:	4b08      	ldr	r3, [pc, #32]	@ (8001bb4 <FLASH_Program_Byte+0x44>)
 8001b92:	691b      	ldr	r3, [r3, #16]
 8001b94:	4a07      	ldr	r2, [pc, #28]	@ (8001bb4 <FLASH_Program_Byte+0x44>)
 8001b96:	f043 0301 	orr.w	r3, r3, #1
 8001b9a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	78fa      	ldrb	r2, [r7, #3]
 8001ba0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ba2:	f3bf 8f4f 	dsb	sy
}
 8001ba6:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr
 8001bb4:	40023c00 	.word	0x40023c00

08001bb8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001bbc:	4b21      	ldr	r3, [pc, #132]	@ (8001c44 <FLASH_SetErrorCode+0x8c>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c48 <FLASH_SetErrorCode+0x90>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	f043 0320 	orr.w	r3, r3, #32
 8001bd0:	4a1d      	ldr	r2, [pc, #116]	@ (8001c48 <FLASH_SetErrorCode+0x90>)
 8001bd2:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c44 <FLASH_SetErrorCode+0x8c>)
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	f003 0310 	and.w	r3, r3, #16
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d005      	beq.n	8001bec <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001be0:	4b19      	ldr	r3, [pc, #100]	@ (8001c48 <FLASH_SetErrorCode+0x90>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	f043 0310 	orr.w	r3, r3, #16
 8001be8:	4a17      	ldr	r2, [pc, #92]	@ (8001c48 <FLASH_SetErrorCode+0x90>)
 8001bea:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001bec:	4b15      	ldr	r3, [pc, #84]	@ (8001c44 <FLASH_SetErrorCode+0x8c>)
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	f003 0320 	and.w	r3, r3, #32
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d005      	beq.n	8001c04 <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001bf8:	4b13      	ldr	r3, [pc, #76]	@ (8001c48 <FLASH_SetErrorCode+0x90>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	f043 0308 	orr.w	r3, r3, #8
 8001c00:	4a11      	ldr	r2, [pc, #68]	@ (8001c48 <FLASH_SetErrorCode+0x90>)
 8001c02:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001c04:	4b0f      	ldr	r3, [pc, #60]	@ (8001c44 <FLASH_SetErrorCode+0x8c>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d005      	beq.n	8001c1c <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001c10:	4b0d      	ldr	r3, [pc, #52]	@ (8001c48 <FLASH_SetErrorCode+0x90>)
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	f043 0304 	orr.w	r3, r3, #4
 8001c18:	4a0b      	ldr	r2, [pc, #44]	@ (8001c48 <FLASH_SetErrorCode+0x90>)
 8001c1a:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8001c1c:	4b09      	ldr	r3, [pc, #36]	@ (8001c44 <FLASH_SetErrorCode+0x8c>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d005      	beq.n	8001c34 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8001c28:	4b07      	ldr	r3, [pc, #28]	@ (8001c48 <FLASH_SetErrorCode+0x90>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	f043 0302 	orr.w	r3, r3, #2
 8001c30:	4a05      	ldr	r2, [pc, #20]	@ (8001c48 <FLASH_SetErrorCode+0x90>)
 8001c32:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001c34:	4b03      	ldr	r3, [pc, #12]	@ (8001c44 <FLASH_SetErrorCode+0x8c>)
 8001c36:	22f2      	movs	r2, #242	@ 0xf2
 8001c38:	60da      	str	r2, [r3, #12]
}
 8001c3a:	bf00      	nop
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	40023c00 	.word	0x40023c00
 8001c48:	200000e0 	.word	0x200000e0

08001c4c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001c5a:	4b2f      	ldr	r3, [pc, #188]	@ (8001d18 <HAL_FLASHEx_Erase+0xcc>)
 8001c5c:	7d1b      	ldrb	r3, [r3, #20]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d101      	bne.n	8001c66 <HAL_FLASHEx_Erase+0x1a>
 8001c62:	2302      	movs	r3, #2
 8001c64:	e053      	b.n	8001d0e <HAL_FLASHEx_Erase+0xc2>
 8001c66:	4b2c      	ldr	r3, [pc, #176]	@ (8001d18 <HAL_FLASHEx_Erase+0xcc>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c6c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001c70:	f7ff febc 	bl	80019ec <FLASH_WaitForLastOperation>
 8001c74:	4603      	mov	r3, r0
 8001c76:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d143      	bne.n	8001d06 <HAL_FLASHEx_Erase+0xba>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	f04f 32ff 	mov.w	r2, #4294967295
 8001c84:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d112      	bne.n	8001cb4 <HAL_FLASHEx_Erase+0x68>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	4618      	mov	r0, r3
 8001c96:	f000 f843 	bl	8001d20 <FLASH_MassErase>
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c9a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001c9e:	f7ff fea5 	bl	80019ec <FLASH_WaitForLastOperation>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001ca6:	4b1d      	ldr	r3, [pc, #116]	@ (8001d1c <HAL_FLASHEx_Erase+0xd0>)
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	4a1c      	ldr	r2, [pc, #112]	@ (8001d1c <HAL_FLASHEx_Erase+0xd0>)
 8001cac:	f023 0304 	bic.w	r3, r3, #4
 8001cb0:	6113      	str	r3, [r2, #16]
 8001cb2:	e028      	b.n	8001d06 <HAL_FLASHEx_Erase+0xba>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	60bb      	str	r3, [r7, #8]
 8001cba:	e01c      	b.n	8001cf6 <HAL_FLASHEx_Erase+0xaa>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	68b8      	ldr	r0, [r7, #8]
 8001cc6:	f000 f851 	bl	8001d6c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001cca:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001cce:	f7ff fe8d 	bl	80019ec <FLASH_WaitForLastOperation>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8001cd6:	4b11      	ldr	r3, [pc, #68]	@ (8001d1c <HAL_FLASHEx_Erase+0xd0>)
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	4a10      	ldr	r2, [pc, #64]	@ (8001d1c <HAL_FLASHEx_Erase+0xd0>)
 8001cdc:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 8001ce0:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8001ce2:	7bfb      	ldrb	r3, [r7, #15]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d003      	beq.n	8001cf0 <HAL_FLASHEx_Erase+0xa4>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	68ba      	ldr	r2, [r7, #8]
 8001cec:	601a      	str	r2, [r3, #0]
          break;
 8001cee:	e00a      	b.n	8001d06 <HAL_FLASHEx_Erase+0xba>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	60bb      	str	r3, [r7, #8]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	689a      	ldr	r2, [r3, #8]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	4413      	add	r3, r2
 8001d00:	68ba      	ldr	r2, [r7, #8]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d3da      	bcc.n	8001cbc <HAL_FLASHEx_Erase+0x70>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001d06:	4b04      	ldr	r3, [pc, #16]	@ (8001d18 <HAL_FLASHEx_Erase+0xcc>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	751a      	strb	r2, [r3, #20]

  return status;
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	200000e0 	.word	0x200000e0
 8001d1c:	40023c00 	.word	0x40023c00

08001d20 <FLASH_MassErase>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 8001d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d68 <FLASH_MassErase+0x48>)
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d68 <FLASH_MassErase+0x48>)
 8001d30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d34:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001d36:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <FLASH_MassErase+0x48>)
 8001d38:	691b      	ldr	r3, [r3, #16]
 8001d3a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d68 <FLASH_MassErase+0x48>)
 8001d3c:	f043 0304 	orr.w	r3, r3, #4
 8001d40:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 8001d42:	4b09      	ldr	r3, [pc, #36]	@ (8001d68 <FLASH_MassErase+0x48>)
 8001d44:	691a      	ldr	r2, [r3, #16]
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	021b      	lsls	r3, r3, #8
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	4a06      	ldr	r2, [pc, #24]	@ (8001d68 <FLASH_MassErase+0x48>)
 8001d4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d52:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d54:	f3bf 8f4f 	dsb	sy
}
 8001d58:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001d5a:	bf00      	nop
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop
 8001d68:	40023c00 	.word	0x40023c00

08001d6c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	460b      	mov	r3, r1
 8001d76:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001d7c:	78fb      	ldrb	r3, [r7, #3]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d102      	bne.n	8001d88 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
 8001d86:	e010      	b.n	8001daa <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001d88:	78fb      	ldrb	r3, [r7, #3]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d103      	bne.n	8001d96 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001d8e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	e009      	b.n	8001daa <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001d96:	78fb      	ldrb	r3, [r7, #3]
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d103      	bne.n	8001da4 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001d9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	e002      	b.n	8001daa <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001da4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001da8:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 8001daa:	4b15      	ldr	r3, [pc, #84]	@ (8001e00 <FLASH_Erase_Sector+0x94>)
 8001dac:	691b      	ldr	r3, [r3, #16]
 8001dae:	4a14      	ldr	r2, [pc, #80]	@ (8001e00 <FLASH_Erase_Sector+0x94>)
 8001db0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001db4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001db6:	4b12      	ldr	r3, [pc, #72]	@ (8001e00 <FLASH_Erase_Sector+0x94>)
 8001db8:	691a      	ldr	r2, [r3, #16]
 8001dba:	4911      	ldr	r1, [pc, #68]	@ (8001e00 <FLASH_Erase_Sector+0x94>)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	610b      	str	r3, [r1, #16]
  FLASH->CR &= SECTOR_MASK;
 8001dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e00 <FLASH_Erase_Sector+0x94>)
 8001dc4:	691b      	ldr	r3, [r3, #16]
 8001dc6:	4a0e      	ldr	r2, [pc, #56]	@ (8001e00 <FLASH_Erase_Sector+0x94>)
 8001dc8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001dcc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001dce:	4b0c      	ldr	r3, [pc, #48]	@ (8001e00 <FLASH_Erase_Sector+0x94>)
 8001dd0:	691a      	ldr	r2, [r3, #16]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	4a09      	ldr	r2, [pc, #36]	@ (8001e00 <FLASH_Erase_Sector+0x94>)
 8001dda:	f043 0302 	orr.w	r3, r3, #2
 8001dde:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001de0:	4b07      	ldr	r3, [pc, #28]	@ (8001e00 <FLASH_Erase_Sector+0x94>)
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	4a06      	ldr	r2, [pc, #24]	@ (8001e00 <FLASH_Erase_Sector+0x94>)
 8001de6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dea:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8001dec:	f3bf 8f4f 	dsb	sy
}
 8001df0:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8001df2:	bf00      	nop
 8001df4:	3714      	adds	r7, #20
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	40023c00 	.word	0x40023c00

08001e04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b089      	sub	sp, #36	@ 0x24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001e16:	2300      	movs	r3, #0
 8001e18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]
 8001e22:	e175      	b.n	8002110 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001e24:	2201      	movs	r2, #1
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	697a      	ldr	r2, [r7, #20]
 8001e34:	4013      	ands	r3, r2
 8001e36:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	f040 8164 	bne.w	800210a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f003 0303 	and.w	r3, r3, #3
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d005      	beq.n	8001e5a <HAL_GPIO_Init+0x56>
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f003 0303 	and.w	r3, r3, #3
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d130      	bne.n	8001ebc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	005b      	lsls	r3, r3, #1
 8001e64:	2203      	movs	r2, #3
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6a:	43db      	mvns	r3, r3
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	68da      	ldr	r2, [r3, #12]
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e90:	2201      	movs	r2, #1
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	69ba      	ldr	r2, [r7, #24]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	091b      	lsrs	r3, r3, #4
 8001ea6:	f003 0201 	and.w	r2, r3, #1
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	69ba      	ldr	r2, [r7, #24]
 8001eba:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f003 0303 	and.w	r3, r3, #3
 8001ec4:	2b03      	cmp	r3, #3
 8001ec6:	d017      	beq.n	8001ef8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	2203      	movs	r2, #3
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	4013      	ands	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	689a      	ldr	r2, [r3, #8]
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	69ba      	ldr	r2, [r7, #24]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 0303 	and.w	r3, r3, #3
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d123      	bne.n	8001f4c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	08da      	lsrs	r2, r3, #3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3208      	adds	r2, #8
 8001f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	f003 0307 	and.w	r3, r3, #7
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	220f      	movs	r2, #15
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	43db      	mvns	r3, r3
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	4013      	ands	r3, r2
 8001f26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	691a      	ldr	r2, [r3, #16]
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	fa02 f303 	lsl.w	r3, r2, r3
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	08da      	lsrs	r2, r3, #3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	3208      	adds	r2, #8
 8001f46:	69b9      	ldr	r1, [r7, #24]
 8001f48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	2203      	movs	r2, #3
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	4013      	ands	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f003 0203 	and.w	r2, r3, #3
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f000 80be 	beq.w	800210a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f8e:	4b66      	ldr	r3, [pc, #408]	@ (8002128 <HAL_GPIO_Init+0x324>)
 8001f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f92:	4a65      	ldr	r2, [pc, #404]	@ (8002128 <HAL_GPIO_Init+0x324>)
 8001f94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f98:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f9a:	4b63      	ldr	r3, [pc, #396]	@ (8002128 <HAL_GPIO_Init+0x324>)
 8001f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001fa6:	4a61      	ldr	r2, [pc, #388]	@ (800212c <HAL_GPIO_Init+0x328>)
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	089b      	lsrs	r3, r3, #2
 8001fac:	3302      	adds	r3, #2
 8001fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	f003 0303 	and.w	r3, r3, #3
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	220f      	movs	r2, #15
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a58      	ldr	r2, [pc, #352]	@ (8002130 <HAL_GPIO_Init+0x32c>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d037      	beq.n	8002042 <HAL_GPIO_Init+0x23e>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a57      	ldr	r2, [pc, #348]	@ (8002134 <HAL_GPIO_Init+0x330>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d031      	beq.n	800203e <HAL_GPIO_Init+0x23a>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a56      	ldr	r2, [pc, #344]	@ (8002138 <HAL_GPIO_Init+0x334>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d02b      	beq.n	800203a <HAL_GPIO_Init+0x236>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a55      	ldr	r2, [pc, #340]	@ (800213c <HAL_GPIO_Init+0x338>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d025      	beq.n	8002036 <HAL_GPIO_Init+0x232>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a54      	ldr	r2, [pc, #336]	@ (8002140 <HAL_GPIO_Init+0x33c>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d01f      	beq.n	8002032 <HAL_GPIO_Init+0x22e>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a53      	ldr	r2, [pc, #332]	@ (8002144 <HAL_GPIO_Init+0x340>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d019      	beq.n	800202e <HAL_GPIO_Init+0x22a>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a52      	ldr	r2, [pc, #328]	@ (8002148 <HAL_GPIO_Init+0x344>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d013      	beq.n	800202a <HAL_GPIO_Init+0x226>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a51      	ldr	r2, [pc, #324]	@ (800214c <HAL_GPIO_Init+0x348>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d00d      	beq.n	8002026 <HAL_GPIO_Init+0x222>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a50      	ldr	r2, [pc, #320]	@ (8002150 <HAL_GPIO_Init+0x34c>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d007      	beq.n	8002022 <HAL_GPIO_Init+0x21e>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a4f      	ldr	r2, [pc, #316]	@ (8002154 <HAL_GPIO_Init+0x350>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d101      	bne.n	800201e <HAL_GPIO_Init+0x21a>
 800201a:	2309      	movs	r3, #9
 800201c:	e012      	b.n	8002044 <HAL_GPIO_Init+0x240>
 800201e:	230a      	movs	r3, #10
 8002020:	e010      	b.n	8002044 <HAL_GPIO_Init+0x240>
 8002022:	2308      	movs	r3, #8
 8002024:	e00e      	b.n	8002044 <HAL_GPIO_Init+0x240>
 8002026:	2307      	movs	r3, #7
 8002028:	e00c      	b.n	8002044 <HAL_GPIO_Init+0x240>
 800202a:	2306      	movs	r3, #6
 800202c:	e00a      	b.n	8002044 <HAL_GPIO_Init+0x240>
 800202e:	2305      	movs	r3, #5
 8002030:	e008      	b.n	8002044 <HAL_GPIO_Init+0x240>
 8002032:	2304      	movs	r3, #4
 8002034:	e006      	b.n	8002044 <HAL_GPIO_Init+0x240>
 8002036:	2303      	movs	r3, #3
 8002038:	e004      	b.n	8002044 <HAL_GPIO_Init+0x240>
 800203a:	2302      	movs	r3, #2
 800203c:	e002      	b.n	8002044 <HAL_GPIO_Init+0x240>
 800203e:	2301      	movs	r3, #1
 8002040:	e000      	b.n	8002044 <HAL_GPIO_Init+0x240>
 8002042:	2300      	movs	r3, #0
 8002044:	69fa      	ldr	r2, [r7, #28]
 8002046:	f002 0203 	and.w	r2, r2, #3
 800204a:	0092      	lsls	r2, r2, #2
 800204c:	4093      	lsls	r3, r2
 800204e:	69ba      	ldr	r2, [r7, #24]
 8002050:	4313      	orrs	r3, r2
 8002052:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002054:	4935      	ldr	r1, [pc, #212]	@ (800212c <HAL_GPIO_Init+0x328>)
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	089b      	lsrs	r3, r3, #2
 800205a:	3302      	adds	r3, #2
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002062:	4b3d      	ldr	r3, [pc, #244]	@ (8002158 <HAL_GPIO_Init+0x354>)
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	43db      	mvns	r3, r3
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	4013      	ands	r3, r2
 8002070:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	4313      	orrs	r3, r2
 8002084:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002086:	4a34      	ldr	r2, [pc, #208]	@ (8002158 <HAL_GPIO_Init+0x354>)
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800208c:	4b32      	ldr	r3, [pc, #200]	@ (8002158 <HAL_GPIO_Init+0x354>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	43db      	mvns	r3, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4013      	ands	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d003      	beq.n	80020b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020b0:	4a29      	ldr	r2, [pc, #164]	@ (8002158 <HAL_GPIO_Init+0x354>)
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020b6:	4b28      	ldr	r3, [pc, #160]	@ (8002158 <HAL_GPIO_Init+0x354>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	43db      	mvns	r3, r3
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	4013      	ands	r3, r2
 80020c4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	4313      	orrs	r3, r2
 80020d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020da:	4a1f      	ldr	r2, [pc, #124]	@ (8002158 <HAL_GPIO_Init+0x354>)
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002158 <HAL_GPIO_Init+0x354>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	43db      	mvns	r3, r3
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	4013      	ands	r3, r2
 80020ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d003      	beq.n	8002104 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	4313      	orrs	r3, r2
 8002102:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002104:	4a14      	ldr	r2, [pc, #80]	@ (8002158 <HAL_GPIO_Init+0x354>)
 8002106:	69bb      	ldr	r3, [r7, #24]
 8002108:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	3301      	adds	r3, #1
 800210e:	61fb      	str	r3, [r7, #28]
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	2b0f      	cmp	r3, #15
 8002114:	f67f ae86 	bls.w	8001e24 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002118:	bf00      	nop
 800211a:	bf00      	nop
 800211c:	3724      	adds	r7, #36	@ 0x24
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	40023800 	.word	0x40023800
 800212c:	40013800 	.word	0x40013800
 8002130:	40020000 	.word	0x40020000
 8002134:	40020400 	.word	0x40020400
 8002138:	40020800 	.word	0x40020800
 800213c:	40020c00 	.word	0x40020c00
 8002140:	40021000 	.word	0x40021000
 8002144:	40021400 	.word	0x40021400
 8002148:	40021800 	.word	0x40021800
 800214c:	40021c00 	.word	0x40021c00
 8002150:	40022000 	.word	0x40022000
 8002154:	40022400 	.word	0x40022400
 8002158:	40013c00 	.word	0x40013c00

0800215c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	460b      	mov	r3, r1
 8002166:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	695b      	ldr	r3, [r3, #20]
 800216c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800216e:	887a      	ldrh	r2, [r7, #2]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	4013      	ands	r3, r2
 8002174:	041a      	lsls	r2, r3, #16
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	43d9      	mvns	r1, r3
 800217a:	887b      	ldrh	r3, [r7, #2]
 800217c:	400b      	ands	r3, r1
 800217e:	431a      	orrs	r2, r3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	619a      	str	r2, [r3, #24]
}
 8002184:	bf00      	nop
 8002186:	3714      	adds	r7, #20
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b082      	sub	sp, #8
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800219a:	4b08      	ldr	r3, [pc, #32]	@ (80021bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800219c:	695a      	ldr	r2, [r3, #20]
 800219e:	88fb      	ldrh	r3, [r7, #6]
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d006      	beq.n	80021b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021a6:	4a05      	ldr	r2, [pc, #20]	@ (80021bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021a8:	88fb      	ldrh	r3, [r7, #6]
 80021aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021ac:	88fb      	ldrh	r3, [r7, #6]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f000 f806 	bl	80021c0 <HAL_GPIO_EXTI_Callback>
  }
}
 80021b4:	bf00      	nop
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40013c00 	.word	0x40013c00

080021c0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	4603      	mov	r3, r0
 80021c8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
	...

080021d8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80021e0:	2300      	movs	r3, #0
 80021e2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d101      	bne.n	80021ee <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e291      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f000 8087 	beq.w	800230a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021fc:	4b96      	ldr	r3, [pc, #600]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 030c 	and.w	r3, r3, #12
 8002204:	2b04      	cmp	r3, #4
 8002206:	d00c      	beq.n	8002222 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002208:	4b93      	ldr	r3, [pc, #588]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f003 030c 	and.w	r3, r3, #12
 8002210:	2b08      	cmp	r3, #8
 8002212:	d112      	bne.n	800223a <HAL_RCC_OscConfig+0x62>
 8002214:	4b90      	ldr	r3, [pc, #576]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800221c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002220:	d10b      	bne.n	800223a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002222:	4b8d      	ldr	r3, [pc, #564]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d06c      	beq.n	8002308 <HAL_RCC_OscConfig+0x130>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d168      	bne.n	8002308 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e26b      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002242:	d106      	bne.n	8002252 <HAL_RCC_OscConfig+0x7a>
 8002244:	4b84      	ldr	r3, [pc, #528]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a83      	ldr	r2, [pc, #524]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 800224a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800224e:	6013      	str	r3, [r2, #0]
 8002250:	e02e      	b.n	80022b0 <HAL_RCC_OscConfig+0xd8>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d10c      	bne.n	8002274 <HAL_RCC_OscConfig+0x9c>
 800225a:	4b7f      	ldr	r3, [pc, #508]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a7e      	ldr	r2, [pc, #504]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002260:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002264:	6013      	str	r3, [r2, #0]
 8002266:	4b7c      	ldr	r3, [pc, #496]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a7b      	ldr	r2, [pc, #492]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 800226c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002270:	6013      	str	r3, [r2, #0]
 8002272:	e01d      	b.n	80022b0 <HAL_RCC_OscConfig+0xd8>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800227c:	d10c      	bne.n	8002298 <HAL_RCC_OscConfig+0xc0>
 800227e:	4b76      	ldr	r3, [pc, #472]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a75      	ldr	r2, [pc, #468]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002284:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002288:	6013      	str	r3, [r2, #0]
 800228a:	4b73      	ldr	r3, [pc, #460]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a72      	ldr	r2, [pc, #456]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002290:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002294:	6013      	str	r3, [r2, #0]
 8002296:	e00b      	b.n	80022b0 <HAL_RCC_OscConfig+0xd8>
 8002298:	4b6f      	ldr	r3, [pc, #444]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a6e      	ldr	r2, [pc, #440]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 800229e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022a2:	6013      	str	r3, [r2, #0]
 80022a4:	4b6c      	ldr	r3, [pc, #432]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a6b      	ldr	r2, [pc, #428]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 80022aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d013      	beq.n	80022e0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b8:	f7ff f952 	bl	8001560 <HAL_GetTick>
 80022bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022be:	e008      	b.n	80022d2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022c0:	f7ff f94e 	bl	8001560 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b64      	cmp	r3, #100	@ 0x64
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e21f      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022d2:	4b61      	ldr	r3, [pc, #388]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d0f0      	beq.n	80022c0 <HAL_RCC_OscConfig+0xe8>
 80022de:	e014      	b.n	800230a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e0:	f7ff f93e 	bl	8001560 <HAL_GetTick>
 80022e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022e6:	e008      	b.n	80022fa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022e8:	f7ff f93a 	bl	8001560 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b64      	cmp	r3, #100	@ 0x64
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e20b      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022fa:	4b57      	ldr	r3, [pc, #348]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d1f0      	bne.n	80022e8 <HAL_RCC_OscConfig+0x110>
 8002306:	e000      	b.n	800230a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002308:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b00      	cmp	r3, #0
 8002314:	d069      	beq.n	80023ea <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002316:	4b50      	ldr	r3, [pc, #320]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	f003 030c 	and.w	r3, r3, #12
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00b      	beq.n	800233a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002322:	4b4d      	ldr	r3, [pc, #308]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	f003 030c 	and.w	r3, r3, #12
 800232a:	2b08      	cmp	r3, #8
 800232c:	d11c      	bne.n	8002368 <HAL_RCC_OscConfig+0x190>
 800232e:	4b4a      	ldr	r3, [pc, #296]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d116      	bne.n	8002368 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800233a:	4b47      	ldr	r3, [pc, #284]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d005      	beq.n	8002352 <HAL_RCC_OscConfig+0x17a>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	2b01      	cmp	r3, #1
 800234c:	d001      	beq.n	8002352 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e1df      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002352:	4b41      	ldr	r3, [pc, #260]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	493d      	ldr	r1, [pc, #244]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002362:	4313      	orrs	r3, r2
 8002364:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002366:	e040      	b.n	80023ea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d023      	beq.n	80023b8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002370:	4b39      	ldr	r3, [pc, #228]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a38      	ldr	r2, [pc, #224]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002376:	f043 0301 	orr.w	r3, r3, #1
 800237a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800237c:	f7ff f8f0 	bl	8001560 <HAL_GetTick>
 8002380:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002384:	f7ff f8ec 	bl	8001560 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b02      	cmp	r3, #2
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e1bd      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002396:	4b30      	ldr	r3, [pc, #192]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d0f0      	beq.n	8002384 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a2:	4b2d      	ldr	r3, [pc, #180]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	00db      	lsls	r3, r3, #3
 80023b0:	4929      	ldr	r1, [pc, #164]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	600b      	str	r3, [r1, #0]
 80023b6:	e018      	b.n	80023ea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023b8:	4b27      	ldr	r3, [pc, #156]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a26      	ldr	r2, [pc, #152]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 80023be:	f023 0301 	bic.w	r3, r3, #1
 80023c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c4:	f7ff f8cc 	bl	8001560 <HAL_GetTick>
 80023c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023cc:	f7ff f8c8 	bl	8001560 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e199      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023de:	4b1e      	ldr	r3, [pc, #120]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f0      	bne.n	80023cc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0308 	and.w	r3, r3, #8
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d038      	beq.n	8002468 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d019      	beq.n	8002432 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023fe:	4b16      	ldr	r3, [pc, #88]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002400:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002402:	4a15      	ldr	r2, [pc, #84]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002404:	f043 0301 	orr.w	r3, r3, #1
 8002408:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800240a:	f7ff f8a9 	bl	8001560 <HAL_GetTick>
 800240e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002410:	e008      	b.n	8002424 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002412:	f7ff f8a5 	bl	8001560 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b02      	cmp	r3, #2
 800241e:	d901      	bls.n	8002424 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e176      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002424:	4b0c      	ldr	r3, [pc, #48]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002426:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d0f0      	beq.n	8002412 <HAL_RCC_OscConfig+0x23a>
 8002430:	e01a      	b.n	8002468 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002432:	4b09      	ldr	r3, [pc, #36]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002436:	4a08      	ldr	r2, [pc, #32]	@ (8002458 <HAL_RCC_OscConfig+0x280>)
 8002438:	f023 0301 	bic.w	r3, r3, #1
 800243c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800243e:	f7ff f88f 	bl	8001560 <HAL_GetTick>
 8002442:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002444:	e00a      	b.n	800245c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002446:	f7ff f88b 	bl	8001560 <HAL_GetTick>
 800244a:	4602      	mov	r2, r0
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	2b02      	cmp	r3, #2
 8002452:	d903      	bls.n	800245c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	e15c      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
 8002458:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800245c:	4b91      	ldr	r3, [pc, #580]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 800245e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002460:	f003 0302 	and.w	r3, r3, #2
 8002464:	2b00      	cmp	r3, #0
 8002466:	d1ee      	bne.n	8002446 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0304 	and.w	r3, r3, #4
 8002470:	2b00      	cmp	r3, #0
 8002472:	f000 80a4 	beq.w	80025be <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002476:	4b8b      	ldr	r3, [pc, #556]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10d      	bne.n	800249e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002482:	4b88      	ldr	r3, [pc, #544]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002486:	4a87      	ldr	r2, [pc, #540]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002488:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800248c:	6413      	str	r3, [r2, #64]	@ 0x40
 800248e:	4b85      	ldr	r3, [pc, #532]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002496:	60bb      	str	r3, [r7, #8]
 8002498:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800249a:	2301      	movs	r3, #1
 800249c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800249e:	4b82      	ldr	r3, [pc, #520]	@ (80026a8 <HAL_RCC_OscConfig+0x4d0>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d118      	bne.n	80024dc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80024aa:	4b7f      	ldr	r3, [pc, #508]	@ (80026a8 <HAL_RCC_OscConfig+0x4d0>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a7e      	ldr	r2, [pc, #504]	@ (80026a8 <HAL_RCC_OscConfig+0x4d0>)
 80024b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024b6:	f7ff f853 	bl	8001560 <HAL_GetTick>
 80024ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024bc:	e008      	b.n	80024d0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024be:	f7ff f84f 	bl	8001560 <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	2b64      	cmp	r3, #100	@ 0x64
 80024ca:	d901      	bls.n	80024d0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e120      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024d0:	4b75      	ldr	r3, [pc, #468]	@ (80026a8 <HAL_RCC_OscConfig+0x4d0>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d0f0      	beq.n	80024be <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d106      	bne.n	80024f2 <HAL_RCC_OscConfig+0x31a>
 80024e4:	4b6f      	ldr	r3, [pc, #444]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 80024e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e8:	4a6e      	ldr	r2, [pc, #440]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 80024ea:	f043 0301 	orr.w	r3, r3, #1
 80024ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80024f0:	e02d      	b.n	800254e <HAL_RCC_OscConfig+0x376>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10c      	bne.n	8002514 <HAL_RCC_OscConfig+0x33c>
 80024fa:	4b6a      	ldr	r3, [pc, #424]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 80024fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024fe:	4a69      	ldr	r2, [pc, #420]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002500:	f023 0301 	bic.w	r3, r3, #1
 8002504:	6713      	str	r3, [r2, #112]	@ 0x70
 8002506:	4b67      	ldr	r3, [pc, #412]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002508:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800250a:	4a66      	ldr	r2, [pc, #408]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 800250c:	f023 0304 	bic.w	r3, r3, #4
 8002510:	6713      	str	r3, [r2, #112]	@ 0x70
 8002512:	e01c      	b.n	800254e <HAL_RCC_OscConfig+0x376>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	2b05      	cmp	r3, #5
 800251a:	d10c      	bne.n	8002536 <HAL_RCC_OscConfig+0x35e>
 800251c:	4b61      	ldr	r3, [pc, #388]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 800251e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002520:	4a60      	ldr	r2, [pc, #384]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002522:	f043 0304 	orr.w	r3, r3, #4
 8002526:	6713      	str	r3, [r2, #112]	@ 0x70
 8002528:	4b5e      	ldr	r3, [pc, #376]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 800252a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800252c:	4a5d      	ldr	r2, [pc, #372]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	6713      	str	r3, [r2, #112]	@ 0x70
 8002534:	e00b      	b.n	800254e <HAL_RCC_OscConfig+0x376>
 8002536:	4b5b      	ldr	r3, [pc, #364]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800253a:	4a5a      	ldr	r2, [pc, #360]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 800253c:	f023 0301 	bic.w	r3, r3, #1
 8002540:	6713      	str	r3, [r2, #112]	@ 0x70
 8002542:	4b58      	ldr	r3, [pc, #352]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002546:	4a57      	ldr	r2, [pc, #348]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002548:	f023 0304 	bic.w	r3, r3, #4
 800254c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d015      	beq.n	8002582 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002556:	f7ff f803 	bl	8001560 <HAL_GetTick>
 800255a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800255c:	e00a      	b.n	8002574 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800255e:	f7fe ffff 	bl	8001560 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	f241 3288 	movw	r2, #5000	@ 0x1388
 800256c:	4293      	cmp	r3, r2
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e0ce      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002574:	4b4b      	ldr	r3, [pc, #300]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d0ee      	beq.n	800255e <HAL_RCC_OscConfig+0x386>
 8002580:	e014      	b.n	80025ac <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002582:	f7fe ffed 	bl	8001560 <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002588:	e00a      	b.n	80025a0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800258a:	f7fe ffe9 	bl	8001560 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002598:	4293      	cmp	r3, r2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e0b8      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a0:	4b40      	ldr	r3, [pc, #256]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 80025a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1ee      	bne.n	800258a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025ac:	7dfb      	ldrb	r3, [r7, #23]
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d105      	bne.n	80025be <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025b2:	4b3c      	ldr	r3, [pc, #240]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b6:	4a3b      	ldr	r2, [pc, #236]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 80025b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025bc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	f000 80a4 	beq.w	8002710 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025c8:	4b36      	ldr	r3, [pc, #216]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f003 030c 	and.w	r3, r3, #12
 80025d0:	2b08      	cmp	r3, #8
 80025d2:	d06b      	beq.n	80026ac <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d149      	bne.n	8002670 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025dc:	4b31      	ldr	r3, [pc, #196]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a30      	ldr	r2, [pc, #192]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 80025e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80025e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e8:	f7fe ffba 	bl	8001560 <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025ee:	e008      	b.n	8002602 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f0:	f7fe ffb6 	bl	8001560 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e087      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002602:	4b28      	ldr	r3, [pc, #160]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1f0      	bne.n	80025f0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	69da      	ldr	r2, [r3, #28]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a1b      	ldr	r3, [r3, #32]
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800261c:	019b      	lsls	r3, r3, #6
 800261e:	431a      	orrs	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002624:	085b      	lsrs	r3, r3, #1
 8002626:	3b01      	subs	r3, #1
 8002628:	041b      	lsls	r3, r3, #16
 800262a:	431a      	orrs	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002630:	061b      	lsls	r3, r3, #24
 8002632:	4313      	orrs	r3, r2
 8002634:	4a1b      	ldr	r2, [pc, #108]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002636:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800263a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800263c:	4b19      	ldr	r3, [pc, #100]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a18      	ldr	r2, [pc, #96]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002642:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002646:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002648:	f7fe ff8a 	bl	8001560 <HAL_GetTick>
 800264c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002650:	f7fe ff86 	bl	8001560 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e057      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002662:	4b10      	ldr	r3, [pc, #64]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d0f0      	beq.n	8002650 <HAL_RCC_OscConfig+0x478>
 800266e:	e04f      	b.n	8002710 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002670:	4b0c      	ldr	r3, [pc, #48]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a0b      	ldr	r2, [pc, #44]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002676:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800267a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800267c:	f7fe ff70 	bl	8001560 <HAL_GetTick>
 8002680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002682:	e008      	b.n	8002696 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002684:	f7fe ff6c 	bl	8001560 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e03d      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002696:	4b03      	ldr	r3, [pc, #12]	@ (80026a4 <HAL_RCC_OscConfig+0x4cc>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1f0      	bne.n	8002684 <HAL_RCC_OscConfig+0x4ac>
 80026a2:	e035      	b.n	8002710 <HAL_RCC_OscConfig+0x538>
 80026a4:	40023800 	.word	0x40023800
 80026a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80026ac:	4b1b      	ldr	r3, [pc, #108]	@ (800271c <HAL_RCC_OscConfig+0x544>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d028      	beq.n	800270c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d121      	bne.n	800270c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d11a      	bne.n	800270c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026d6:	68fa      	ldr	r2, [r7, #12]
 80026d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80026dc:	4013      	ands	r3, r2
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026e2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d111      	bne.n	800270c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f2:	085b      	lsrs	r3, r3, #1
 80026f4:	3b01      	subs	r3, #1
 80026f6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d107      	bne.n	800270c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002706:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002708:	429a      	cmp	r2, r3
 800270a:	d001      	beq.n	8002710 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e000      	b.n	8002712 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3718      	adds	r7, #24
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	40023800 	.word	0x40023800

08002720 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800272a:	2300      	movs	r3, #0
 800272c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d101      	bne.n	8002738 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e0d0      	b.n	80028da <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002738:	4b6a      	ldr	r3, [pc, #424]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 030f 	and.w	r3, r3, #15
 8002740:	683a      	ldr	r2, [r7, #0]
 8002742:	429a      	cmp	r2, r3
 8002744:	d910      	bls.n	8002768 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002746:	4b67      	ldr	r3, [pc, #412]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f023 020f 	bic.w	r2, r3, #15
 800274e:	4965      	ldr	r1, [pc, #404]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	4313      	orrs	r3, r2
 8002754:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002756:	4b63      	ldr	r3, [pc, #396]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 030f 	and.w	r3, r3, #15
 800275e:	683a      	ldr	r2, [r7, #0]
 8002760:	429a      	cmp	r2, r3
 8002762:	d001      	beq.n	8002768 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e0b8      	b.n	80028da <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0302 	and.w	r3, r3, #2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d020      	beq.n	80027b6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0304 	and.w	r3, r3, #4
 800277c:	2b00      	cmp	r3, #0
 800277e:	d005      	beq.n	800278c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002780:	4b59      	ldr	r3, [pc, #356]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	4a58      	ldr	r2, [pc, #352]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 8002786:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800278a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0308 	and.w	r3, r3, #8
 8002794:	2b00      	cmp	r3, #0
 8002796:	d005      	beq.n	80027a4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002798:	4b53      	ldr	r3, [pc, #332]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	4a52      	ldr	r2, [pc, #328]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 800279e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027a2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027a4:	4b50      	ldr	r3, [pc, #320]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	494d      	ldr	r1, [pc, #308]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d040      	beq.n	8002844 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d107      	bne.n	80027da <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ca:	4b47      	ldr	r3, [pc, #284]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d115      	bne.n	8002802 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e07f      	b.n	80028da <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d107      	bne.n	80027f2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027e2:	4b41      	ldr	r3, [pc, #260]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d109      	bne.n	8002802 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e073      	b.n	80028da <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027f2:	4b3d      	ldr	r3, [pc, #244]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 0302 	and.w	r3, r3, #2
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e06b      	b.n	80028da <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002802:	4b39      	ldr	r3, [pc, #228]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f023 0203 	bic.w	r2, r3, #3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	4936      	ldr	r1, [pc, #216]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 8002810:	4313      	orrs	r3, r2
 8002812:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002814:	f7fe fea4 	bl	8001560 <HAL_GetTick>
 8002818:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800281a:	e00a      	b.n	8002832 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800281c:	f7fe fea0 	bl	8001560 <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800282a:	4293      	cmp	r3, r2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e053      	b.n	80028da <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002832:	4b2d      	ldr	r3, [pc, #180]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f003 020c 	and.w	r2, r3, #12
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	429a      	cmp	r2, r3
 8002842:	d1eb      	bne.n	800281c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002844:	4b27      	ldr	r3, [pc, #156]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 030f 	and.w	r3, r3, #15
 800284c:	683a      	ldr	r2, [r7, #0]
 800284e:	429a      	cmp	r2, r3
 8002850:	d210      	bcs.n	8002874 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002852:	4b24      	ldr	r3, [pc, #144]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f023 020f 	bic.w	r2, r3, #15
 800285a:	4922      	ldr	r1, [pc, #136]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	4313      	orrs	r3, r2
 8002860:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002862:	4b20      	ldr	r3, [pc, #128]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 030f 	and.w	r3, r3, #15
 800286a:	683a      	ldr	r2, [r7, #0]
 800286c:	429a      	cmp	r2, r3
 800286e:	d001      	beq.n	8002874 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e032      	b.n	80028da <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0304 	and.w	r3, r3, #4
 800287c:	2b00      	cmp	r3, #0
 800287e:	d008      	beq.n	8002892 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002880:	4b19      	ldr	r3, [pc, #100]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	4916      	ldr	r1, [pc, #88]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 800288e:	4313      	orrs	r3, r2
 8002890:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0308 	and.w	r3, r3, #8
 800289a:	2b00      	cmp	r3, #0
 800289c:	d009      	beq.n	80028b2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800289e:	4b12      	ldr	r3, [pc, #72]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	00db      	lsls	r3, r3, #3
 80028ac:	490e      	ldr	r1, [pc, #56]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028b2:	f000 f821 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 80028b6:	4602      	mov	r2, r0
 80028b8:	4b0b      	ldr	r3, [pc, #44]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	091b      	lsrs	r3, r3, #4
 80028be:	f003 030f 	and.w	r3, r3, #15
 80028c2:	490a      	ldr	r1, [pc, #40]	@ (80028ec <HAL_RCC_ClockConfig+0x1cc>)
 80028c4:	5ccb      	ldrb	r3, [r1, r3]
 80028c6:	fa22 f303 	lsr.w	r3, r2, r3
 80028ca:	4a09      	ldr	r2, [pc, #36]	@ (80028f0 <HAL_RCC_ClockConfig+0x1d0>)
 80028cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028ce:	4b09      	ldr	r3, [pc, #36]	@ (80028f4 <HAL_RCC_ClockConfig+0x1d4>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7fe fe00 	bl	80014d8 <HAL_InitTick>

  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3710      	adds	r7, #16
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40023c00 	.word	0x40023c00
 80028e8:	40023800 	.word	0x40023800
 80028ec:	08007340 	.word	0x08007340
 80028f0:	20000000 	.word	0x20000000
 80028f4:	20000004 	.word	0x20000004

080028f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028fc:	b090      	sub	sp, #64	@ 0x40
 80028fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002900:	2300      	movs	r3, #0
 8002902:	637b      	str	r3, [r7, #52]	@ 0x34
 8002904:	2300      	movs	r3, #0
 8002906:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002908:	2300      	movs	r3, #0
 800290a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002910:	4b59      	ldr	r3, [pc, #356]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0x180>)
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f003 030c 	and.w	r3, r3, #12
 8002918:	2b08      	cmp	r3, #8
 800291a:	d00d      	beq.n	8002938 <HAL_RCC_GetSysClockFreq+0x40>
 800291c:	2b08      	cmp	r3, #8
 800291e:	f200 80a1 	bhi.w	8002a64 <HAL_RCC_GetSysClockFreq+0x16c>
 8002922:	2b00      	cmp	r3, #0
 8002924:	d002      	beq.n	800292c <HAL_RCC_GetSysClockFreq+0x34>
 8002926:	2b04      	cmp	r3, #4
 8002928:	d003      	beq.n	8002932 <HAL_RCC_GetSysClockFreq+0x3a>
 800292a:	e09b      	b.n	8002a64 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800292c:	4b53      	ldr	r3, [pc, #332]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x184>)
 800292e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002930:	e09b      	b.n	8002a6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002932:	4b53      	ldr	r3, [pc, #332]	@ (8002a80 <HAL_RCC_GetSysClockFreq+0x188>)
 8002934:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002936:	e098      	b.n	8002a6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002938:	4b4f      	ldr	r3, [pc, #316]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0x180>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002940:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002942:	4b4d      	ldr	r3, [pc, #308]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0x180>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d028      	beq.n	80029a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800294e:	4b4a      	ldr	r3, [pc, #296]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0x180>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	099b      	lsrs	r3, r3, #6
 8002954:	2200      	movs	r2, #0
 8002956:	623b      	str	r3, [r7, #32]
 8002958:	627a      	str	r2, [r7, #36]	@ 0x24
 800295a:	6a3b      	ldr	r3, [r7, #32]
 800295c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002960:	2100      	movs	r1, #0
 8002962:	4b47      	ldr	r3, [pc, #284]	@ (8002a80 <HAL_RCC_GetSysClockFreq+0x188>)
 8002964:	fb03 f201 	mul.w	r2, r3, r1
 8002968:	2300      	movs	r3, #0
 800296a:	fb00 f303 	mul.w	r3, r0, r3
 800296e:	4413      	add	r3, r2
 8002970:	4a43      	ldr	r2, [pc, #268]	@ (8002a80 <HAL_RCC_GetSysClockFreq+0x188>)
 8002972:	fba0 1202 	umull	r1, r2, r0, r2
 8002976:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002978:	460a      	mov	r2, r1
 800297a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800297c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800297e:	4413      	add	r3, r2
 8002980:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002984:	2200      	movs	r2, #0
 8002986:	61bb      	str	r3, [r7, #24]
 8002988:	61fa      	str	r2, [r7, #28]
 800298a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800298e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002992:	f7fd fc39 	bl	8000208 <__aeabi_uldivmod>
 8002996:	4602      	mov	r2, r0
 8002998:	460b      	mov	r3, r1
 800299a:	4613      	mov	r3, r2
 800299c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800299e:	e053      	b.n	8002a48 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029a0:	4b35      	ldr	r3, [pc, #212]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0x180>)
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	099b      	lsrs	r3, r3, #6
 80029a6:	2200      	movs	r2, #0
 80029a8:	613b      	str	r3, [r7, #16]
 80029aa:	617a      	str	r2, [r7, #20]
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80029b2:	f04f 0b00 	mov.w	fp, #0
 80029b6:	4652      	mov	r2, sl
 80029b8:	465b      	mov	r3, fp
 80029ba:	f04f 0000 	mov.w	r0, #0
 80029be:	f04f 0100 	mov.w	r1, #0
 80029c2:	0159      	lsls	r1, r3, #5
 80029c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029c8:	0150      	lsls	r0, r2, #5
 80029ca:	4602      	mov	r2, r0
 80029cc:	460b      	mov	r3, r1
 80029ce:	ebb2 080a 	subs.w	r8, r2, sl
 80029d2:	eb63 090b 	sbc.w	r9, r3, fp
 80029d6:	f04f 0200 	mov.w	r2, #0
 80029da:	f04f 0300 	mov.w	r3, #0
 80029de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80029e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80029e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80029ea:	ebb2 0408 	subs.w	r4, r2, r8
 80029ee:	eb63 0509 	sbc.w	r5, r3, r9
 80029f2:	f04f 0200 	mov.w	r2, #0
 80029f6:	f04f 0300 	mov.w	r3, #0
 80029fa:	00eb      	lsls	r3, r5, #3
 80029fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a00:	00e2      	lsls	r2, r4, #3
 8002a02:	4614      	mov	r4, r2
 8002a04:	461d      	mov	r5, r3
 8002a06:	eb14 030a 	adds.w	r3, r4, sl
 8002a0a:	603b      	str	r3, [r7, #0]
 8002a0c:	eb45 030b 	adc.w	r3, r5, fp
 8002a10:	607b      	str	r3, [r7, #4]
 8002a12:	f04f 0200 	mov.w	r2, #0
 8002a16:	f04f 0300 	mov.w	r3, #0
 8002a1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a1e:	4629      	mov	r1, r5
 8002a20:	028b      	lsls	r3, r1, #10
 8002a22:	4621      	mov	r1, r4
 8002a24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a28:	4621      	mov	r1, r4
 8002a2a:	028a      	lsls	r2, r1, #10
 8002a2c:	4610      	mov	r0, r2
 8002a2e:	4619      	mov	r1, r3
 8002a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a32:	2200      	movs	r2, #0
 8002a34:	60bb      	str	r3, [r7, #8]
 8002a36:	60fa      	str	r2, [r7, #12]
 8002a38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a3c:	f7fd fbe4 	bl	8000208 <__aeabi_uldivmod>
 8002a40:	4602      	mov	r2, r0
 8002a42:	460b      	mov	r3, r1
 8002a44:	4613      	mov	r3, r2
 8002a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002a48:	4b0b      	ldr	r3, [pc, #44]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	0c1b      	lsrs	r3, r3, #16
 8002a4e:	f003 0303 	and.w	r3, r3, #3
 8002a52:	3301      	adds	r3, #1
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002a58:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a60:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a62:	e002      	b.n	8002a6a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a64:	4b05      	ldr	r3, [pc, #20]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x184>)
 8002a66:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3740      	adds	r7, #64	@ 0x40
 8002a70:	46bd      	mov	sp, r7
 8002a72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a76:	bf00      	nop
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	00f42400 	.word	0x00f42400
 8002a80:	017d7840 	.word	0x017d7840

08002a84 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a88:	4b03      	ldr	r3, [pc, #12]	@ (8002a98 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	20000000 	.word	0x20000000

08002a9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002aa0:	f7ff fff0 	bl	8002a84 <HAL_RCC_GetHCLKFreq>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	4b05      	ldr	r3, [pc, #20]	@ (8002abc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	0a9b      	lsrs	r3, r3, #10
 8002aac:	f003 0307 	and.w	r3, r3, #7
 8002ab0:	4903      	ldr	r1, [pc, #12]	@ (8002ac0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ab2:	5ccb      	ldrb	r3, [r1, r3]
 8002ab4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	08007350 	.word	0x08007350

08002ac4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ac8:	f7ff ffdc 	bl	8002a84 <HAL_RCC_GetHCLKFreq>
 8002acc:	4602      	mov	r2, r0
 8002ace:	4b05      	ldr	r3, [pc, #20]	@ (8002ae4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	0b5b      	lsrs	r3, r3, #13
 8002ad4:	f003 0307 	and.w	r3, r3, #7
 8002ad8:	4903      	ldr	r1, [pc, #12]	@ (8002ae8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ada:	5ccb      	ldrb	r3, [r1, r3]
 8002adc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	40023800 	.word	0x40023800
 8002ae8:	08007350 	.word	0x08007350

08002aec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b088      	sub	sp, #32
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002af4:	2300      	movs	r3, #0
 8002af6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002af8:	2300      	movs	r3, #0
 8002afa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002afc:	2300      	movs	r3, #0
 8002afe:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002b00:	2300      	movs	r3, #0
 8002b02:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002b04:	2300      	movs	r3, #0
 8002b06:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d012      	beq.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b14:	4b69      	ldr	r3, [pc, #420]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	4a68      	ldr	r2, [pc, #416]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b1a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002b1e:	6093      	str	r3, [r2, #8]
 8002b20:	4b66      	ldr	r3, [pc, #408]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b28:	4964      	ldr	r1, [pc, #400]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002b36:	2301      	movs	r3, #1
 8002b38:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d017      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b46:	4b5d      	ldr	r3, [pc, #372]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b4c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b54:	4959      	ldr	r1, [pc, #356]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b56:	4313      	orrs	r3, r2
 8002b58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b64:	d101      	bne.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002b66:	2301      	movs	r3, #1
 8002b68:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002b72:	2301      	movs	r3, #1
 8002b74:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d017      	beq.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002b82:	4b4e      	ldr	r3, [pc, #312]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b88:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b90:	494a      	ldr	r1, [pc, #296]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ba0:	d101      	bne.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0320 	and.w	r3, r3, #32
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	f000 808b 	beq.w	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bd0:	4b3a      	ldr	r3, [pc, #232]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd4:	4a39      	ldr	r2, [pc, #228]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bda:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bdc:	4b37      	ldr	r3, [pc, #220]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002be4:	60bb      	str	r3, [r7, #8]
 8002be6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002be8:	4b35      	ldr	r3, [pc, #212]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a34      	ldr	r2, [pc, #208]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002bee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bf2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bf4:	f7fe fcb4 	bl	8001560 <HAL_GetTick>
 8002bf8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bfc:	f7fe fcb0 	bl	8001560 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b64      	cmp	r3, #100	@ 0x64
 8002c08:	d901      	bls.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e357      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c0e:	4b2c      	ldr	r3, [pc, #176]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d0f0      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c1a:	4b28      	ldr	r3, [pc, #160]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c22:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d035      	beq.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c32:	693a      	ldr	r2, [r7, #16]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d02e      	beq.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c38:	4b20      	ldr	r3, [pc, #128]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c40:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c42:	4b1e      	ldr	r3, [pc, #120]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c46:	4a1d      	ldr	r2, [pc, #116]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c4c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c4e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c52:	4a1a      	ldr	r2, [pc, #104]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c58:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002c5a:	4a18      	ldr	r2, [pc, #96]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002c60:	4b16      	ldr	r3, [pc, #88]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d114      	bne.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c6c:	f7fe fc78 	bl	8001560 <HAL_GetTick>
 8002c70:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c72:	e00a      	b.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c74:	f7fe fc74 	bl	8001560 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e319      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c8e:	f003 0302 	and.w	r3, r3, #2
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d0ee      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ca2:	d111      	bne.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002ca4:	4b05      	ldr	r3, [pc, #20]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002cb0:	4b04      	ldr	r3, [pc, #16]	@ (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002cb2:	400b      	ands	r3, r1
 8002cb4:	4901      	ldr	r1, [pc, #4]	@ (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	608b      	str	r3, [r1, #8]
 8002cba:	e00b      	b.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002cbc:	40023800 	.word	0x40023800
 8002cc0:	40007000 	.word	0x40007000
 8002cc4:	0ffffcff 	.word	0x0ffffcff
 8002cc8:	4baa      	ldr	r3, [pc, #680]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	4aa9      	ldr	r2, [pc, #676]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cce:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002cd2:	6093      	str	r3, [r2, #8]
 8002cd4:	4ba7      	ldr	r3, [pc, #668]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cd6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ce0:	49a4      	ldr	r1, [pc, #656]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0310 	and.w	r3, r3, #16
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d010      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002cf2:	4ba0      	ldr	r3, [pc, #640]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002cf8:	4a9e      	ldr	r2, [pc, #632]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002cfa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002cfe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002d02:	4b9c      	ldr	r3, [pc, #624]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d04:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d0c:	4999      	ldr	r1, [pc, #612]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00a      	beq.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d20:	4b94      	ldr	r3, [pc, #592]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d26:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d2e:	4991      	ldr	r1, [pc, #580]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d30:	4313      	orrs	r3, r2
 8002d32:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d00a      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d42:	4b8c      	ldr	r3, [pc, #560]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d48:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d50:	4988      	ldr	r1, [pc, #544]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00a      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d64:	4b83      	ldr	r3, [pc, #524]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d6a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d72:	4980      	ldr	r1, [pc, #512]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d00a      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002d86:	4b7b      	ldr	r3, [pc, #492]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d8c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d94:	4977      	ldr	r1, [pc, #476]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00a      	beq.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002da8:	4b72      	ldr	r3, [pc, #456]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dae:	f023 0203 	bic.w	r2, r3, #3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db6:	496f      	ldr	r1, [pc, #444]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00a      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002dca:	4b6a      	ldr	r3, [pc, #424]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd0:	f023 020c 	bic.w	r2, r3, #12
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dd8:	4966      	ldr	r1, [pc, #408]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00a      	beq.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002dec:	4b61      	ldr	r3, [pc, #388]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002df2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dfa:	495e      	ldr	r1, [pc, #376]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00a      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e0e:	4b59      	ldr	r3, [pc, #356]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e14:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e1c:	4955      	ldr	r1, [pc, #340]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d00a      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e30:	4b50      	ldr	r3, [pc, #320]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e36:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e3e:	494d      	ldr	r1, [pc, #308]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00a      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002e52:	4b48      	ldr	r3, [pc, #288]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e58:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e60:	4944      	ldr	r1, [pc, #272]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00a      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002e74:	4b3f      	ldr	r3, [pc, #252]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e7a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e82:	493c      	ldr	r1, [pc, #240]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e84:	4313      	orrs	r3, r2
 8002e86:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00a      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002e96:	4b37      	ldr	r3, [pc, #220]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e9c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ea4:	4933      	ldr	r1, [pc, #204]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d00a      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002eb8:	4b2e      	ldr	r3, [pc, #184]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ebe:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002ec6:	492b      	ldr	r1, [pc, #172]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d011      	beq.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002eda:	4b26      	ldr	r3, [pc, #152]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ee0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ee8:	4922      	ldr	r1, [pc, #136]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ef4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ef8:	d101      	bne.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002efa:	2301      	movs	r3, #1
 8002efc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0308 	and.w	r3, r3, #8
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00a      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f1a:	4b16      	ldr	r3, [pc, #88]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f20:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f28:	4912      	ldr	r1, [pc, #72]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00b      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f42:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f4c:	4909      	ldr	r1, [pc, #36]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d006      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f000 80d9 	beq.w	800311a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002f68:	4b02      	ldr	r3, [pc, #8]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a01      	ldr	r2, [pc, #4]	@ (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002f72:	e001      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002f74:	40023800 	.word	0x40023800
 8002f78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f7a:	f7fe faf1 	bl	8001560 <HAL_GetTick>
 8002f7e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002f80:	e008      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002f82:	f7fe faed 	bl	8001560 <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	2b64      	cmp	r3, #100	@ 0x64
 8002f8e:	d901      	bls.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e194      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002f94:	4b6c      	ldr	r3, [pc, #432]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d1f0      	bne.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0301 	and.w	r3, r3, #1
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d021      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d11d      	bne.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002fb4:	4b64      	ldr	r3, [pc, #400]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fba:	0c1b      	lsrs	r3, r3, #16
 8002fbc:	f003 0303 	and.w	r3, r3, #3
 8002fc0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002fc2:	4b61      	ldr	r3, [pc, #388]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fc8:	0e1b      	lsrs	r3, r3, #24
 8002fca:	f003 030f 	and.w	r3, r3, #15
 8002fce:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	019a      	lsls	r2, r3, #6
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	041b      	lsls	r3, r3, #16
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	061b      	lsls	r3, r3, #24
 8002fe0:	431a      	orrs	r2, r3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	071b      	lsls	r3, r3, #28
 8002fe8:	4957      	ldr	r1, [pc, #348]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d004      	beq.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003000:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003004:	d00a      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800300e:	2b00      	cmp	r3, #0
 8003010:	d02e      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003016:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800301a:	d129      	bne.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800301c:	4b4a      	ldr	r3, [pc, #296]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800301e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003022:	0c1b      	lsrs	r3, r3, #16
 8003024:	f003 0303 	and.w	r3, r3, #3
 8003028:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800302a:	4b47      	ldr	r3, [pc, #284]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800302c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003030:	0f1b      	lsrs	r3, r3, #28
 8003032:	f003 0307 	and.w	r3, r3, #7
 8003036:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	019a      	lsls	r2, r3, #6
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	041b      	lsls	r3, r3, #16
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	061b      	lsls	r3, r3, #24
 800304a:	431a      	orrs	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	071b      	lsls	r3, r3, #28
 8003050:	493d      	ldr	r1, [pc, #244]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003052:	4313      	orrs	r3, r2
 8003054:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003058:	4b3b      	ldr	r3, [pc, #236]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800305a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800305e:	f023 021f 	bic.w	r2, r3, #31
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003066:	3b01      	subs	r3, #1
 8003068:	4937      	ldr	r1, [pc, #220]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800306a:	4313      	orrs	r3, r2
 800306c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d01d      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800307c:	4b32      	ldr	r3, [pc, #200]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800307e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003082:	0e1b      	lsrs	r3, r3, #24
 8003084:	f003 030f 	and.w	r3, r3, #15
 8003088:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800308a:	4b2f      	ldr	r3, [pc, #188]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800308c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003090:	0f1b      	lsrs	r3, r3, #28
 8003092:	f003 0307 	and.w	r3, r3, #7
 8003096:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	019a      	lsls	r2, r3, #6
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	691b      	ldr	r3, [r3, #16]
 80030a2:	041b      	lsls	r3, r3, #16
 80030a4:	431a      	orrs	r2, r3
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	061b      	lsls	r3, r3, #24
 80030aa:	431a      	orrs	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	071b      	lsls	r3, r3, #28
 80030b0:	4925      	ldr	r1, [pc, #148]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d011      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	019a      	lsls	r2, r3, #6
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	041b      	lsls	r3, r3, #16
 80030d0:	431a      	orrs	r2, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	061b      	lsls	r3, r3, #24
 80030d8:	431a      	orrs	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	071b      	lsls	r3, r3, #28
 80030e0:	4919      	ldr	r1, [pc, #100]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80030e8:	4b17      	ldr	r3, [pc, #92]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a16      	ldr	r2, [pc, #88]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80030f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030f4:	f7fe fa34 	bl	8001560 <HAL_GetTick>
 80030f8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80030fa:	e008      	b.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80030fc:	f7fe fa30 	bl	8001560 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b64      	cmp	r3, #100	@ 0x64
 8003108:	d901      	bls.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e0d7      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800310e:	4b0e      	ldr	r3, [pc, #56]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d0f0      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	2b01      	cmp	r3, #1
 800311e:	f040 80cd 	bne.w	80032bc <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003122:	4b09      	ldr	r3, [pc, #36]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a08      	ldr	r2, [pc, #32]	@ (8003148 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003128:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800312c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800312e:	f7fe fa17 	bl	8001560 <HAL_GetTick>
 8003132:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003134:	e00a      	b.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003136:	f7fe fa13 	bl	8001560 <HAL_GetTick>
 800313a:	4602      	mov	r2, r0
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	2b64      	cmp	r3, #100	@ 0x64
 8003142:	d903      	bls.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e0ba      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003148:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800314c:	4b5e      	ldr	r3, [pc, #376]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003154:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003158:	d0ed      	beq.n	8003136 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d003      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316a:	2b00      	cmp	r3, #0
 800316c:	d009      	beq.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003176:	2b00      	cmp	r3, #0
 8003178:	d02e      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317e:	2b00      	cmp	r3, #0
 8003180:	d12a      	bne.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003182:	4b51      	ldr	r3, [pc, #324]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003188:	0c1b      	lsrs	r3, r3, #16
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003190:	4b4d      	ldr	r3, [pc, #308]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003196:	0f1b      	lsrs	r3, r3, #28
 8003198:	f003 0307 	and.w	r3, r3, #7
 800319c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	019a      	lsls	r2, r3, #6
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	041b      	lsls	r3, r3, #16
 80031a8:	431a      	orrs	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	699b      	ldr	r3, [r3, #24]
 80031ae:	061b      	lsls	r3, r3, #24
 80031b0:	431a      	orrs	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	071b      	lsls	r3, r3, #28
 80031b6:	4944      	ldr	r1, [pc, #272]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80031be:	4b42      	ldr	r3, [pc, #264]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031c4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031cc:	3b01      	subs	r3, #1
 80031ce:	021b      	lsls	r3, r3, #8
 80031d0:	493d      	ldr	r1, [pc, #244]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d022      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80031e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031ec:	d11d      	bne.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80031ee:	4b36      	ldr	r3, [pc, #216]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f4:	0e1b      	lsrs	r3, r3, #24
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80031fc:	4b32      	ldr	r3, [pc, #200]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003202:	0f1b      	lsrs	r3, r3, #28
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	019a      	lsls	r2, r3, #6
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a1b      	ldr	r3, [r3, #32]
 8003214:	041b      	lsls	r3, r3, #16
 8003216:	431a      	orrs	r2, r3
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	061b      	lsls	r3, r3, #24
 800321c:	431a      	orrs	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	071b      	lsls	r3, r3, #28
 8003222:	4929      	ldr	r1, [pc, #164]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003224:	4313      	orrs	r3, r2
 8003226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0308 	and.w	r3, r3, #8
 8003232:	2b00      	cmp	r3, #0
 8003234:	d028      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003236:	4b24      	ldr	r3, [pc, #144]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800323c:	0e1b      	lsrs	r3, r3, #24
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003244:	4b20      	ldr	r3, [pc, #128]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800324a:	0c1b      	lsrs	r3, r3, #16
 800324c:	f003 0303 	and.w	r3, r3, #3
 8003250:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	019a      	lsls	r2, r3, #6
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	041b      	lsls	r3, r3, #16
 800325c:	431a      	orrs	r2, r3
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	061b      	lsls	r3, r3, #24
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	69db      	ldr	r3, [r3, #28]
 8003268:	071b      	lsls	r3, r3, #28
 800326a:	4917      	ldr	r1, [pc, #92]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800326c:	4313      	orrs	r3, r2
 800326e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003272:	4b15      	ldr	r3, [pc, #84]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003274:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003278:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003280:	4911      	ldr	r1, [pc, #68]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003282:	4313      	orrs	r3, r2
 8003284:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003288:	4b0f      	ldr	r3, [pc, #60]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a0e      	ldr	r2, [pc, #56]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800328e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003292:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003294:	f7fe f964 	bl	8001560 <HAL_GetTick>
 8003298:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800329a:	e008      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800329c:	f7fe f960 	bl	8001560 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b64      	cmp	r3, #100	@ 0x64
 80032a8:	d901      	bls.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e007      	b.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80032ae:	4b06      	ldr	r3, [pc, #24]	@ (80032c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032ba:	d1ef      	bne.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3720      	adds	r7, #32
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	40023800 	.word	0x40023800

080032cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d101      	bne.n	80032de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e040      	b.n	8003360 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d106      	bne.n	80032f4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7fd fe6c 	bl	8000fcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2224      	movs	r2, #36	@ 0x24
 80032f8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0201 	bic.w	r2, r2, #1
 8003308:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330e:	2b00      	cmp	r3, #0
 8003310:	d002      	beq.n	8003318 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 fb16 	bl	8003944 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 f8af 	bl	800347c <UART_SetConfig>
 800331e:	4603      	mov	r3, r0
 8003320:	2b01      	cmp	r3, #1
 8003322:	d101      	bne.n	8003328 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e01b      	b.n	8003360 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003336:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	689a      	ldr	r2, [r3, #8]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003346:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f042 0201 	orr.w	r2, r2, #1
 8003356:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f000 fb95 	bl	8003a88 <UART_CheckIdleState>
 800335e:	4603      	mov	r3, r0
}
 8003360:	4618      	mov	r0, r3
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b08a      	sub	sp, #40	@ 0x28
 800336c:	af02      	add	r7, sp, #8
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	603b      	str	r3, [r7, #0]
 8003374:	4613      	mov	r3, r2
 8003376:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800337c:	2b20      	cmp	r3, #32
 800337e:	d177      	bne.n	8003470 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d002      	beq.n	800338c <HAL_UART_Transmit+0x24>
 8003386:	88fb      	ldrh	r3, [r7, #6]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d101      	bne.n	8003390 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e070      	b.n	8003472 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2221      	movs	r2, #33	@ 0x21
 800339c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800339e:	f7fe f8df 	bl	8001560 <HAL_GetTick>
 80033a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	88fa      	ldrh	r2, [r7, #6]
 80033a8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	88fa      	ldrh	r2, [r7, #6]
 80033b0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033bc:	d108      	bne.n	80033d0 <HAL_UART_Transmit+0x68>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d104      	bne.n	80033d0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80033c6:	2300      	movs	r3, #0
 80033c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	61bb      	str	r3, [r7, #24]
 80033ce:	e003      	b.n	80033d8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033d4:	2300      	movs	r3, #0
 80033d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80033d8:	e02f      	b.n	800343a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	9300      	str	r3, [sp, #0]
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	2200      	movs	r2, #0
 80033e2:	2180      	movs	r1, #128	@ 0x80
 80033e4:	68f8      	ldr	r0, [r7, #12]
 80033e6:	f000 fba6 	bl	8003b36 <UART_WaitOnFlagUntilTimeout>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d004      	beq.n	80033fa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2220      	movs	r2, #32
 80033f4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e03b      	b.n	8003472 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10b      	bne.n	8003418 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	881b      	ldrh	r3, [r3, #0]
 8003404:	461a      	mov	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800340e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	3302      	adds	r3, #2
 8003414:	61bb      	str	r3, [r7, #24]
 8003416:	e007      	b.n	8003428 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	781a      	ldrb	r2, [r3, #0]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003422:	69fb      	ldr	r3, [r7, #28]
 8003424:	3301      	adds	r3, #1
 8003426:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800342e:	b29b      	uxth	r3, r3
 8003430:	3b01      	subs	r3, #1
 8003432:	b29a      	uxth	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003440:	b29b      	uxth	r3, r3
 8003442:	2b00      	cmp	r3, #0
 8003444:	d1c9      	bne.n	80033da <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	2200      	movs	r2, #0
 800344e:	2140      	movs	r1, #64	@ 0x40
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f000 fb70 	bl	8003b36 <UART_WaitOnFlagUntilTimeout>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d004      	beq.n	8003466 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2220      	movs	r2, #32
 8003460:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e005      	b.n	8003472 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2220      	movs	r2, #32
 800346a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800346c:	2300      	movs	r3, #0
 800346e:	e000      	b.n	8003472 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003470:	2302      	movs	r3, #2
  }
}
 8003472:	4618      	mov	r0, r3
 8003474:	3720      	adds	r7, #32
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
	...

0800347c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b088      	sub	sp, #32
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003484:	2300      	movs	r3, #0
 8003486:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689a      	ldr	r2, [r3, #8]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	431a      	orrs	r2, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	695b      	ldr	r3, [r3, #20]
 8003496:	431a      	orrs	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	69db      	ldr	r3, [r3, #28]
 800349c:	4313      	orrs	r3, r2
 800349e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	4ba6      	ldr	r3, [pc, #664]	@ (8003740 <UART_SetConfig+0x2c4>)
 80034a8:	4013      	ands	r3, r2
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	6812      	ldr	r2, [r2, #0]
 80034ae:	6979      	ldr	r1, [r7, #20]
 80034b0:	430b      	orrs	r3, r1
 80034b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	68da      	ldr	r2, [r3, #12]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a1b      	ldr	r3, [r3, #32]
 80034d4:	697a      	ldr	r2, [r7, #20]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	430a      	orrs	r2, r1
 80034ec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a94      	ldr	r2, [pc, #592]	@ (8003744 <UART_SetConfig+0x2c8>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d120      	bne.n	800353a <UART_SetConfig+0xbe>
 80034f8:	4b93      	ldr	r3, [pc, #588]	@ (8003748 <UART_SetConfig+0x2cc>)
 80034fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034fe:	f003 0303 	and.w	r3, r3, #3
 8003502:	2b03      	cmp	r3, #3
 8003504:	d816      	bhi.n	8003534 <UART_SetConfig+0xb8>
 8003506:	a201      	add	r2, pc, #4	@ (adr r2, 800350c <UART_SetConfig+0x90>)
 8003508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350c:	0800351d 	.word	0x0800351d
 8003510:	08003529 	.word	0x08003529
 8003514:	08003523 	.word	0x08003523
 8003518:	0800352f 	.word	0x0800352f
 800351c:	2301      	movs	r3, #1
 800351e:	77fb      	strb	r3, [r7, #31]
 8003520:	e150      	b.n	80037c4 <UART_SetConfig+0x348>
 8003522:	2302      	movs	r3, #2
 8003524:	77fb      	strb	r3, [r7, #31]
 8003526:	e14d      	b.n	80037c4 <UART_SetConfig+0x348>
 8003528:	2304      	movs	r3, #4
 800352a:	77fb      	strb	r3, [r7, #31]
 800352c:	e14a      	b.n	80037c4 <UART_SetConfig+0x348>
 800352e:	2308      	movs	r3, #8
 8003530:	77fb      	strb	r3, [r7, #31]
 8003532:	e147      	b.n	80037c4 <UART_SetConfig+0x348>
 8003534:	2310      	movs	r3, #16
 8003536:	77fb      	strb	r3, [r7, #31]
 8003538:	e144      	b.n	80037c4 <UART_SetConfig+0x348>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a83      	ldr	r2, [pc, #524]	@ (800374c <UART_SetConfig+0x2d0>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d132      	bne.n	80035aa <UART_SetConfig+0x12e>
 8003544:	4b80      	ldr	r3, [pc, #512]	@ (8003748 <UART_SetConfig+0x2cc>)
 8003546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800354a:	f003 030c 	and.w	r3, r3, #12
 800354e:	2b0c      	cmp	r3, #12
 8003550:	d828      	bhi.n	80035a4 <UART_SetConfig+0x128>
 8003552:	a201      	add	r2, pc, #4	@ (adr r2, 8003558 <UART_SetConfig+0xdc>)
 8003554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003558:	0800358d 	.word	0x0800358d
 800355c:	080035a5 	.word	0x080035a5
 8003560:	080035a5 	.word	0x080035a5
 8003564:	080035a5 	.word	0x080035a5
 8003568:	08003599 	.word	0x08003599
 800356c:	080035a5 	.word	0x080035a5
 8003570:	080035a5 	.word	0x080035a5
 8003574:	080035a5 	.word	0x080035a5
 8003578:	08003593 	.word	0x08003593
 800357c:	080035a5 	.word	0x080035a5
 8003580:	080035a5 	.word	0x080035a5
 8003584:	080035a5 	.word	0x080035a5
 8003588:	0800359f 	.word	0x0800359f
 800358c:	2300      	movs	r3, #0
 800358e:	77fb      	strb	r3, [r7, #31]
 8003590:	e118      	b.n	80037c4 <UART_SetConfig+0x348>
 8003592:	2302      	movs	r3, #2
 8003594:	77fb      	strb	r3, [r7, #31]
 8003596:	e115      	b.n	80037c4 <UART_SetConfig+0x348>
 8003598:	2304      	movs	r3, #4
 800359a:	77fb      	strb	r3, [r7, #31]
 800359c:	e112      	b.n	80037c4 <UART_SetConfig+0x348>
 800359e:	2308      	movs	r3, #8
 80035a0:	77fb      	strb	r3, [r7, #31]
 80035a2:	e10f      	b.n	80037c4 <UART_SetConfig+0x348>
 80035a4:	2310      	movs	r3, #16
 80035a6:	77fb      	strb	r3, [r7, #31]
 80035a8:	e10c      	b.n	80037c4 <UART_SetConfig+0x348>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a68      	ldr	r2, [pc, #416]	@ (8003750 <UART_SetConfig+0x2d4>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d120      	bne.n	80035f6 <UART_SetConfig+0x17a>
 80035b4:	4b64      	ldr	r3, [pc, #400]	@ (8003748 <UART_SetConfig+0x2cc>)
 80035b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ba:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80035be:	2b30      	cmp	r3, #48	@ 0x30
 80035c0:	d013      	beq.n	80035ea <UART_SetConfig+0x16e>
 80035c2:	2b30      	cmp	r3, #48	@ 0x30
 80035c4:	d814      	bhi.n	80035f0 <UART_SetConfig+0x174>
 80035c6:	2b20      	cmp	r3, #32
 80035c8:	d009      	beq.n	80035de <UART_SetConfig+0x162>
 80035ca:	2b20      	cmp	r3, #32
 80035cc:	d810      	bhi.n	80035f0 <UART_SetConfig+0x174>
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d002      	beq.n	80035d8 <UART_SetConfig+0x15c>
 80035d2:	2b10      	cmp	r3, #16
 80035d4:	d006      	beq.n	80035e4 <UART_SetConfig+0x168>
 80035d6:	e00b      	b.n	80035f0 <UART_SetConfig+0x174>
 80035d8:	2300      	movs	r3, #0
 80035da:	77fb      	strb	r3, [r7, #31]
 80035dc:	e0f2      	b.n	80037c4 <UART_SetConfig+0x348>
 80035de:	2302      	movs	r3, #2
 80035e0:	77fb      	strb	r3, [r7, #31]
 80035e2:	e0ef      	b.n	80037c4 <UART_SetConfig+0x348>
 80035e4:	2304      	movs	r3, #4
 80035e6:	77fb      	strb	r3, [r7, #31]
 80035e8:	e0ec      	b.n	80037c4 <UART_SetConfig+0x348>
 80035ea:	2308      	movs	r3, #8
 80035ec:	77fb      	strb	r3, [r7, #31]
 80035ee:	e0e9      	b.n	80037c4 <UART_SetConfig+0x348>
 80035f0:	2310      	movs	r3, #16
 80035f2:	77fb      	strb	r3, [r7, #31]
 80035f4:	e0e6      	b.n	80037c4 <UART_SetConfig+0x348>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a56      	ldr	r2, [pc, #344]	@ (8003754 <UART_SetConfig+0x2d8>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d120      	bne.n	8003642 <UART_SetConfig+0x1c6>
 8003600:	4b51      	ldr	r3, [pc, #324]	@ (8003748 <UART_SetConfig+0x2cc>)
 8003602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003606:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800360a:	2bc0      	cmp	r3, #192	@ 0xc0
 800360c:	d013      	beq.n	8003636 <UART_SetConfig+0x1ba>
 800360e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003610:	d814      	bhi.n	800363c <UART_SetConfig+0x1c0>
 8003612:	2b80      	cmp	r3, #128	@ 0x80
 8003614:	d009      	beq.n	800362a <UART_SetConfig+0x1ae>
 8003616:	2b80      	cmp	r3, #128	@ 0x80
 8003618:	d810      	bhi.n	800363c <UART_SetConfig+0x1c0>
 800361a:	2b00      	cmp	r3, #0
 800361c:	d002      	beq.n	8003624 <UART_SetConfig+0x1a8>
 800361e:	2b40      	cmp	r3, #64	@ 0x40
 8003620:	d006      	beq.n	8003630 <UART_SetConfig+0x1b4>
 8003622:	e00b      	b.n	800363c <UART_SetConfig+0x1c0>
 8003624:	2300      	movs	r3, #0
 8003626:	77fb      	strb	r3, [r7, #31]
 8003628:	e0cc      	b.n	80037c4 <UART_SetConfig+0x348>
 800362a:	2302      	movs	r3, #2
 800362c:	77fb      	strb	r3, [r7, #31]
 800362e:	e0c9      	b.n	80037c4 <UART_SetConfig+0x348>
 8003630:	2304      	movs	r3, #4
 8003632:	77fb      	strb	r3, [r7, #31]
 8003634:	e0c6      	b.n	80037c4 <UART_SetConfig+0x348>
 8003636:	2308      	movs	r3, #8
 8003638:	77fb      	strb	r3, [r7, #31]
 800363a:	e0c3      	b.n	80037c4 <UART_SetConfig+0x348>
 800363c:	2310      	movs	r3, #16
 800363e:	77fb      	strb	r3, [r7, #31]
 8003640:	e0c0      	b.n	80037c4 <UART_SetConfig+0x348>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a44      	ldr	r2, [pc, #272]	@ (8003758 <UART_SetConfig+0x2dc>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d125      	bne.n	8003698 <UART_SetConfig+0x21c>
 800364c:	4b3e      	ldr	r3, [pc, #248]	@ (8003748 <UART_SetConfig+0x2cc>)
 800364e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003652:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003656:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800365a:	d017      	beq.n	800368c <UART_SetConfig+0x210>
 800365c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003660:	d817      	bhi.n	8003692 <UART_SetConfig+0x216>
 8003662:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003666:	d00b      	beq.n	8003680 <UART_SetConfig+0x204>
 8003668:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800366c:	d811      	bhi.n	8003692 <UART_SetConfig+0x216>
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <UART_SetConfig+0x1fe>
 8003672:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003676:	d006      	beq.n	8003686 <UART_SetConfig+0x20a>
 8003678:	e00b      	b.n	8003692 <UART_SetConfig+0x216>
 800367a:	2300      	movs	r3, #0
 800367c:	77fb      	strb	r3, [r7, #31]
 800367e:	e0a1      	b.n	80037c4 <UART_SetConfig+0x348>
 8003680:	2302      	movs	r3, #2
 8003682:	77fb      	strb	r3, [r7, #31]
 8003684:	e09e      	b.n	80037c4 <UART_SetConfig+0x348>
 8003686:	2304      	movs	r3, #4
 8003688:	77fb      	strb	r3, [r7, #31]
 800368a:	e09b      	b.n	80037c4 <UART_SetConfig+0x348>
 800368c:	2308      	movs	r3, #8
 800368e:	77fb      	strb	r3, [r7, #31]
 8003690:	e098      	b.n	80037c4 <UART_SetConfig+0x348>
 8003692:	2310      	movs	r3, #16
 8003694:	77fb      	strb	r3, [r7, #31]
 8003696:	e095      	b.n	80037c4 <UART_SetConfig+0x348>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a2f      	ldr	r2, [pc, #188]	@ (800375c <UART_SetConfig+0x2e0>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d125      	bne.n	80036ee <UART_SetConfig+0x272>
 80036a2:	4b29      	ldr	r3, [pc, #164]	@ (8003748 <UART_SetConfig+0x2cc>)
 80036a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036a8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80036ac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80036b0:	d017      	beq.n	80036e2 <UART_SetConfig+0x266>
 80036b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80036b6:	d817      	bhi.n	80036e8 <UART_SetConfig+0x26c>
 80036b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036bc:	d00b      	beq.n	80036d6 <UART_SetConfig+0x25a>
 80036be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036c2:	d811      	bhi.n	80036e8 <UART_SetConfig+0x26c>
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d003      	beq.n	80036d0 <UART_SetConfig+0x254>
 80036c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036cc:	d006      	beq.n	80036dc <UART_SetConfig+0x260>
 80036ce:	e00b      	b.n	80036e8 <UART_SetConfig+0x26c>
 80036d0:	2301      	movs	r3, #1
 80036d2:	77fb      	strb	r3, [r7, #31]
 80036d4:	e076      	b.n	80037c4 <UART_SetConfig+0x348>
 80036d6:	2302      	movs	r3, #2
 80036d8:	77fb      	strb	r3, [r7, #31]
 80036da:	e073      	b.n	80037c4 <UART_SetConfig+0x348>
 80036dc:	2304      	movs	r3, #4
 80036de:	77fb      	strb	r3, [r7, #31]
 80036e0:	e070      	b.n	80037c4 <UART_SetConfig+0x348>
 80036e2:	2308      	movs	r3, #8
 80036e4:	77fb      	strb	r3, [r7, #31]
 80036e6:	e06d      	b.n	80037c4 <UART_SetConfig+0x348>
 80036e8:	2310      	movs	r3, #16
 80036ea:	77fb      	strb	r3, [r7, #31]
 80036ec:	e06a      	b.n	80037c4 <UART_SetConfig+0x348>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a1b      	ldr	r2, [pc, #108]	@ (8003760 <UART_SetConfig+0x2e4>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d138      	bne.n	800376a <UART_SetConfig+0x2ee>
 80036f8:	4b13      	ldr	r3, [pc, #76]	@ (8003748 <UART_SetConfig+0x2cc>)
 80036fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036fe:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003702:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003706:	d017      	beq.n	8003738 <UART_SetConfig+0x2bc>
 8003708:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800370c:	d82a      	bhi.n	8003764 <UART_SetConfig+0x2e8>
 800370e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003712:	d00b      	beq.n	800372c <UART_SetConfig+0x2b0>
 8003714:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003718:	d824      	bhi.n	8003764 <UART_SetConfig+0x2e8>
 800371a:	2b00      	cmp	r3, #0
 800371c:	d003      	beq.n	8003726 <UART_SetConfig+0x2aa>
 800371e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003722:	d006      	beq.n	8003732 <UART_SetConfig+0x2b6>
 8003724:	e01e      	b.n	8003764 <UART_SetConfig+0x2e8>
 8003726:	2300      	movs	r3, #0
 8003728:	77fb      	strb	r3, [r7, #31]
 800372a:	e04b      	b.n	80037c4 <UART_SetConfig+0x348>
 800372c:	2302      	movs	r3, #2
 800372e:	77fb      	strb	r3, [r7, #31]
 8003730:	e048      	b.n	80037c4 <UART_SetConfig+0x348>
 8003732:	2304      	movs	r3, #4
 8003734:	77fb      	strb	r3, [r7, #31]
 8003736:	e045      	b.n	80037c4 <UART_SetConfig+0x348>
 8003738:	2308      	movs	r3, #8
 800373a:	77fb      	strb	r3, [r7, #31]
 800373c:	e042      	b.n	80037c4 <UART_SetConfig+0x348>
 800373e:	bf00      	nop
 8003740:	efff69f3 	.word	0xefff69f3
 8003744:	40011000 	.word	0x40011000
 8003748:	40023800 	.word	0x40023800
 800374c:	40004400 	.word	0x40004400
 8003750:	40004800 	.word	0x40004800
 8003754:	40004c00 	.word	0x40004c00
 8003758:	40005000 	.word	0x40005000
 800375c:	40011400 	.word	0x40011400
 8003760:	40007800 	.word	0x40007800
 8003764:	2310      	movs	r3, #16
 8003766:	77fb      	strb	r3, [r7, #31]
 8003768:	e02c      	b.n	80037c4 <UART_SetConfig+0x348>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a72      	ldr	r2, [pc, #456]	@ (8003938 <UART_SetConfig+0x4bc>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d125      	bne.n	80037c0 <UART_SetConfig+0x344>
 8003774:	4b71      	ldr	r3, [pc, #452]	@ (800393c <UART_SetConfig+0x4c0>)
 8003776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800377a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800377e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003782:	d017      	beq.n	80037b4 <UART_SetConfig+0x338>
 8003784:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003788:	d817      	bhi.n	80037ba <UART_SetConfig+0x33e>
 800378a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800378e:	d00b      	beq.n	80037a8 <UART_SetConfig+0x32c>
 8003790:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003794:	d811      	bhi.n	80037ba <UART_SetConfig+0x33e>
 8003796:	2b00      	cmp	r3, #0
 8003798:	d003      	beq.n	80037a2 <UART_SetConfig+0x326>
 800379a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800379e:	d006      	beq.n	80037ae <UART_SetConfig+0x332>
 80037a0:	e00b      	b.n	80037ba <UART_SetConfig+0x33e>
 80037a2:	2300      	movs	r3, #0
 80037a4:	77fb      	strb	r3, [r7, #31]
 80037a6:	e00d      	b.n	80037c4 <UART_SetConfig+0x348>
 80037a8:	2302      	movs	r3, #2
 80037aa:	77fb      	strb	r3, [r7, #31]
 80037ac:	e00a      	b.n	80037c4 <UART_SetConfig+0x348>
 80037ae:	2304      	movs	r3, #4
 80037b0:	77fb      	strb	r3, [r7, #31]
 80037b2:	e007      	b.n	80037c4 <UART_SetConfig+0x348>
 80037b4:	2308      	movs	r3, #8
 80037b6:	77fb      	strb	r3, [r7, #31]
 80037b8:	e004      	b.n	80037c4 <UART_SetConfig+0x348>
 80037ba:	2310      	movs	r3, #16
 80037bc:	77fb      	strb	r3, [r7, #31]
 80037be:	e001      	b.n	80037c4 <UART_SetConfig+0x348>
 80037c0:	2310      	movs	r3, #16
 80037c2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	69db      	ldr	r3, [r3, #28]
 80037c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037cc:	d15b      	bne.n	8003886 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80037ce:	7ffb      	ldrb	r3, [r7, #31]
 80037d0:	2b08      	cmp	r3, #8
 80037d2:	d828      	bhi.n	8003826 <UART_SetConfig+0x3aa>
 80037d4:	a201      	add	r2, pc, #4	@ (adr r2, 80037dc <UART_SetConfig+0x360>)
 80037d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037da:	bf00      	nop
 80037dc:	08003801 	.word	0x08003801
 80037e0:	08003809 	.word	0x08003809
 80037e4:	08003811 	.word	0x08003811
 80037e8:	08003827 	.word	0x08003827
 80037ec:	08003817 	.word	0x08003817
 80037f0:	08003827 	.word	0x08003827
 80037f4:	08003827 	.word	0x08003827
 80037f8:	08003827 	.word	0x08003827
 80037fc:	0800381f 	.word	0x0800381f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003800:	f7ff f94c 	bl	8002a9c <HAL_RCC_GetPCLK1Freq>
 8003804:	61b8      	str	r0, [r7, #24]
        break;
 8003806:	e013      	b.n	8003830 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003808:	f7ff f95c 	bl	8002ac4 <HAL_RCC_GetPCLK2Freq>
 800380c:	61b8      	str	r0, [r7, #24]
        break;
 800380e:	e00f      	b.n	8003830 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003810:	4b4b      	ldr	r3, [pc, #300]	@ (8003940 <UART_SetConfig+0x4c4>)
 8003812:	61bb      	str	r3, [r7, #24]
        break;
 8003814:	e00c      	b.n	8003830 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003816:	f7ff f86f 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 800381a:	61b8      	str	r0, [r7, #24]
        break;
 800381c:	e008      	b.n	8003830 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800381e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003822:	61bb      	str	r3, [r7, #24]
        break;
 8003824:	e004      	b.n	8003830 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003826:	2300      	movs	r3, #0
 8003828:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	77bb      	strb	r3, [r7, #30]
        break;
 800382e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d074      	beq.n	8003920 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	005a      	lsls	r2, r3, #1
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	085b      	lsrs	r3, r3, #1
 8003840:	441a      	add	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	fbb2 f3f3 	udiv	r3, r2, r3
 800384a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	2b0f      	cmp	r3, #15
 8003850:	d916      	bls.n	8003880 <UART_SetConfig+0x404>
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003858:	d212      	bcs.n	8003880 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	b29b      	uxth	r3, r3
 800385e:	f023 030f 	bic.w	r3, r3, #15
 8003862:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	085b      	lsrs	r3, r3, #1
 8003868:	b29b      	uxth	r3, r3
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	b29a      	uxth	r2, r3
 8003870:	89fb      	ldrh	r3, [r7, #14]
 8003872:	4313      	orrs	r3, r2
 8003874:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	89fa      	ldrh	r2, [r7, #14]
 800387c:	60da      	str	r2, [r3, #12]
 800387e:	e04f      	b.n	8003920 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	77bb      	strb	r3, [r7, #30]
 8003884:	e04c      	b.n	8003920 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003886:	7ffb      	ldrb	r3, [r7, #31]
 8003888:	2b08      	cmp	r3, #8
 800388a:	d828      	bhi.n	80038de <UART_SetConfig+0x462>
 800388c:	a201      	add	r2, pc, #4	@ (adr r2, 8003894 <UART_SetConfig+0x418>)
 800388e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003892:	bf00      	nop
 8003894:	080038b9 	.word	0x080038b9
 8003898:	080038c1 	.word	0x080038c1
 800389c:	080038c9 	.word	0x080038c9
 80038a0:	080038df 	.word	0x080038df
 80038a4:	080038cf 	.word	0x080038cf
 80038a8:	080038df 	.word	0x080038df
 80038ac:	080038df 	.word	0x080038df
 80038b0:	080038df 	.word	0x080038df
 80038b4:	080038d7 	.word	0x080038d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038b8:	f7ff f8f0 	bl	8002a9c <HAL_RCC_GetPCLK1Freq>
 80038bc:	61b8      	str	r0, [r7, #24]
        break;
 80038be:	e013      	b.n	80038e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038c0:	f7ff f900 	bl	8002ac4 <HAL_RCC_GetPCLK2Freq>
 80038c4:	61b8      	str	r0, [r7, #24]
        break;
 80038c6:	e00f      	b.n	80038e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003940 <UART_SetConfig+0x4c4>)
 80038ca:	61bb      	str	r3, [r7, #24]
        break;
 80038cc:	e00c      	b.n	80038e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038ce:	f7ff f813 	bl	80028f8 <HAL_RCC_GetSysClockFreq>
 80038d2:	61b8      	str	r0, [r7, #24]
        break;
 80038d4:	e008      	b.n	80038e8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038da:	61bb      	str	r3, [r7, #24]
        break;
 80038dc:	e004      	b.n	80038e8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80038de:	2300      	movs	r3, #0
 80038e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	77bb      	strb	r3, [r7, #30]
        break;
 80038e6:	bf00      	nop
    }

    if (pclk != 0U)
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d018      	beq.n	8003920 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	085a      	lsrs	r2, r3, #1
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	441a      	add	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003900:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	2b0f      	cmp	r3, #15
 8003906:	d909      	bls.n	800391c <UART_SetConfig+0x4a0>
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800390e:	d205      	bcs.n	800391c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	b29a      	uxth	r2, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	60da      	str	r2, [r3, #12]
 800391a:	e001      	b.n	8003920 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800392c:	7fbb      	ldrb	r3, [r7, #30]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3720      	adds	r7, #32
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	40007c00 	.word	0x40007c00
 800393c:	40023800 	.word	0x40023800
 8003940:	00f42400 	.word	0x00f42400

08003944 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003950:	f003 0308 	and.w	r3, r3, #8
 8003954:	2b00      	cmp	r3, #0
 8003956:	d00a      	beq.n	800396e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	430a      	orrs	r2, r1
 800396c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	2b00      	cmp	r3, #0
 8003978:	d00a      	beq.n	8003990 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	430a      	orrs	r2, r1
 800398e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003994:	f003 0302 	and.w	r3, r3, #2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00a      	beq.n	80039b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	430a      	orrs	r2, r1
 80039b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b6:	f003 0304 	and.w	r3, r3, #4
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00a      	beq.n	80039d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	430a      	orrs	r2, r1
 80039d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d8:	f003 0310 	and.w	r3, r3, #16
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00a      	beq.n	80039f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	430a      	orrs	r2, r1
 80039f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fa:	f003 0320 	and.w	r3, r3, #32
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00a      	beq.n	8003a18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	430a      	orrs	r2, r1
 8003a16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d01a      	beq.n	8003a5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	430a      	orrs	r2, r1
 8003a38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a42:	d10a      	bne.n	8003a5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	430a      	orrs	r2, r1
 8003a58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00a      	beq.n	8003a7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	605a      	str	r2, [r3, #4]
  }
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b08c      	sub	sp, #48	@ 0x30
 8003a8c:	af02      	add	r7, sp, #8
 8003a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a98:	f7fd fd62 	bl	8001560 <HAL_GetTick>
 8003a9c:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0308 	and.w	r3, r3, #8
 8003aa8:	2b08      	cmp	r3, #8
 8003aaa:	d12e      	bne.n	8003b0a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003aac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 f83b 	bl	8003b36 <UART_WaitOnFlagUntilTimeout>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d021      	beq.n	8003b0a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	e853 3f00 	ldrex	r3, [r3]
 8003ad2:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ada:	623b      	str	r3, [r7, #32]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	6a3b      	ldr	r3, [r7, #32]
 8003ae4:	61fb      	str	r3, [r7, #28]
 8003ae6:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ae8:	69b9      	ldr	r1, [r7, #24]
 8003aea:	69fa      	ldr	r2, [r7, #28]
 8003aec:	e841 2300 	strex	r3, r2, [r1]
 8003af0:	617b      	str	r3, [r7, #20]
   return(result);
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1e6      	bne.n	8003ac6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2220      	movs	r2, #32
 8003afc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e011      	b.n	8003b2e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2220      	movs	r2, #32
 8003b14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3728      	adds	r7, #40	@ 0x28
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b084      	sub	sp, #16
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	60f8      	str	r0, [r7, #12]
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	603b      	str	r3, [r7, #0]
 8003b42:	4613      	mov	r3, r2
 8003b44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b46:	e04f      	b.n	8003be8 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b4e:	d04b      	beq.n	8003be8 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b50:	f7fd fd06 	bl	8001560 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d302      	bcc.n	8003b66 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e04e      	b.n	8003c08 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0304 	and.w	r3, r3, #4
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d037      	beq.n	8003be8 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	2b80      	cmp	r3, #128	@ 0x80
 8003b7c:	d034      	beq.n	8003be8 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	2b40      	cmp	r3, #64	@ 0x40
 8003b82:	d031      	beq.n	8003be8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	69db      	ldr	r3, [r3, #28]
 8003b8a:	f003 0308 	and.w	r3, r3, #8
 8003b8e:	2b08      	cmp	r3, #8
 8003b90:	d110      	bne.n	8003bb4 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2208      	movs	r2, #8
 8003b98:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 f838 	bl	8003c10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	2208      	movs	r2, #8
 8003ba4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e029      	b.n	8003c08 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	69db      	ldr	r3, [r3, #28]
 8003bba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bbe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bc2:	d111      	bne.n	8003be8 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003bcc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f000 f81e 	bl	8003c10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e00f      	b.n	8003c08 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	69da      	ldr	r2, [r3, #28]
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	68ba      	ldr	r2, [r7, #8]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	bf0c      	ite	eq
 8003bf8:	2301      	moveq	r3, #1
 8003bfa:	2300      	movne	r3, #0
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	461a      	mov	r2, r3
 8003c00:	79fb      	ldrb	r3, [r7, #7]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d0a0      	beq.n	8003b48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3710      	adds	r7, #16
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b095      	sub	sp, #84	@ 0x54
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c20:	e853 3f00 	ldrex	r3, [r3]
 8003c24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	461a      	mov	r2, r3
 8003c34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c36:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c38:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c3e:	e841 2300 	strex	r3, r2, [r1]
 8003c42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1e6      	bne.n	8003c18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	3308      	adds	r3, #8
 8003c50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c52:	6a3b      	ldr	r3, [r7, #32]
 8003c54:	e853 3f00 	ldrex	r3, [r3]
 8003c58:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	f023 0301 	bic.w	r3, r3, #1
 8003c60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	3308      	adds	r3, #8
 8003c68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c72:	e841 2300 	strex	r3, r2, [r1]
 8003c76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1e5      	bne.n	8003c4a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d118      	bne.n	8003cb8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	e853 3f00 	ldrex	r3, [r3]
 8003c92:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	f023 0310 	bic.w	r3, r3, #16
 8003c9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ca4:	61bb      	str	r3, [r7, #24]
 8003ca6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ca8:	6979      	ldr	r1, [r7, #20]
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	e841 2300 	strex	r3, r2, [r1]
 8003cb0:	613b      	str	r3, [r7, #16]
   return(result);
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1e6      	bne.n	8003c86 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2220      	movs	r2, #32
 8003cbc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003ccc:	bf00      	nop
 8003cce:	3754      	adds	r7, #84	@ 0x54
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <tc_aes128_set_decrypt_key>:
	0x17, 0x2b, 0x04, 0x7e, 0xba, 0x77, 0xd6, 0x26, 0xe1, 0x69, 0x14, 0x63,
	0x55, 0x21, 0x0c, 0x7d
};

int tc_aes128_set_decrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
	return tc_aes128_set_encrypt_key(s, k);
 8003ce2:	6839      	ldr	r1, [r7, #0]
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f000 fbef 	bl	80044c8 <tc_aes128_set_encrypt_key>
 8003cea:	4603      	mov	r3, r0
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <mult_row_column>:
#define multb(a)(mult8(a)^_double_byte(a)^(a))
#define multd(a)(mult8(a)^_double_byte(_double_byte(a))^(a))
#define multe(a)(mult8(a)^_double_byte(_double_byte(a))^_double_byte(a))

static inline void mult_row_column(uint8_t *out, const uint8_t *in)
{
 8003cf4:	b5b0      	push	{r4, r5, r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
	out[0] = multe(in[0]) ^ multb(in[1]) ^ multd(in[2]) ^ mult9(in[3]);
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	781b      	ldrb	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f002 ff72 	bl	8006bec <_double_byte>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f002 ff6e 	bl	8006bec <_double_byte>
 8003d10:	4603      	mov	r3, r0
 8003d12:	4618      	mov	r0, r3
 8003d14:	f002 ff6a 	bl	8006bec <_double_byte>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	461c      	mov	r4, r3
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	4618      	mov	r0, r3
 8003d22:	f002 ff63 	bl	8006bec <_double_byte>
 8003d26:	4603      	mov	r3, r0
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f002 ff5f 	bl	8006bec <_double_byte>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	4063      	eors	r3, r4
 8003d32:	b2dc      	uxtb	r4, r3
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f002 ff57 	bl	8006bec <_double_byte>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	4063      	eors	r3, r4
 8003d42:	b2dc      	uxtb	r4, r3
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	3301      	adds	r3, #1
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f002 ff4e 	bl	8006bec <_double_byte>
 8003d50:	4603      	mov	r3, r0
 8003d52:	4618      	mov	r0, r3
 8003d54:	f002 ff4a 	bl	8006bec <_double_byte>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f002 ff46 	bl	8006bec <_double_byte>
 8003d60:	4603      	mov	r3, r0
 8003d62:	461d      	mov	r5, r3
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	3301      	adds	r3, #1
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f002 ff3e 	bl	8006bec <_double_byte>
 8003d70:	4603      	mov	r3, r0
 8003d72:	406b      	eors	r3, r5
 8003d74:	b2da      	uxtb	r2, r3
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	3301      	adds	r3, #1
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	4053      	eors	r3, r2
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	4063      	eors	r3, r4
 8003d82:	b2dc      	uxtb	r4, r3
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	3302      	adds	r3, #2
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f002 ff2e 	bl	8006bec <_double_byte>
 8003d90:	4603      	mov	r3, r0
 8003d92:	4618      	mov	r0, r3
 8003d94:	f002 ff2a 	bl	8006bec <_double_byte>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f002 ff26 	bl	8006bec <_double_byte>
 8003da0:	4603      	mov	r3, r0
 8003da2:	461d      	mov	r5, r3
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	3302      	adds	r3, #2
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f002 ff1e 	bl	8006bec <_double_byte>
 8003db0:	4603      	mov	r3, r0
 8003db2:	4618      	mov	r0, r3
 8003db4:	f002 ff1a 	bl	8006bec <_double_byte>
 8003db8:	4603      	mov	r3, r0
 8003dba:	406b      	eors	r3, r5
 8003dbc:	b2da      	uxtb	r2, r3
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	3302      	adds	r3, #2
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	4053      	eors	r3, r2
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	4063      	eors	r3, r4
 8003dca:	b2dc      	uxtb	r4, r3
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	3303      	adds	r3, #3
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f002 ff0a 	bl	8006bec <_double_byte>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f002 ff06 	bl	8006bec <_double_byte>
 8003de0:	4603      	mov	r3, r0
 8003de2:	4618      	mov	r0, r3
 8003de4:	f002 ff02 	bl	8006bec <_double_byte>
 8003de8:	4603      	mov	r3, r0
 8003dea:	461a      	mov	r2, r3
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	3303      	adds	r3, #3
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	4053      	eors	r3, r2
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	4063      	eors	r3, r4
 8003df8:	b2da      	uxtb	r2, r3
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	701a      	strb	r2, [r3, #0]
	out[1] = mult9(in[0]) ^ multe(in[1]) ^ multb(in[2]) ^ multd(in[3]);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f002 fef2 	bl	8006bec <_double_byte>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f002 feee 	bl	8006bec <_double_byte>
 8003e10:	4603      	mov	r3, r0
 8003e12:	4618      	mov	r0, r3
 8003e14:	f002 feea 	bl	8006bec <_double_byte>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	4053      	eors	r3, r2
 8003e22:	b2dc      	uxtb	r4, r3
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	3301      	adds	r3, #1
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f002 fede 	bl	8006bec <_double_byte>
 8003e30:	4603      	mov	r3, r0
 8003e32:	4618      	mov	r0, r3
 8003e34:	f002 feda 	bl	8006bec <_double_byte>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f002 fed6 	bl	8006bec <_double_byte>
 8003e40:	4603      	mov	r3, r0
 8003e42:	461d      	mov	r5, r3
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	3301      	adds	r3, #1
 8003e48:	781b      	ldrb	r3, [r3, #0]
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f002 fece 	bl	8006bec <_double_byte>
 8003e50:	4603      	mov	r3, r0
 8003e52:	4618      	mov	r0, r3
 8003e54:	f002 feca 	bl	8006bec <_double_byte>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	406b      	eors	r3, r5
 8003e5c:	b2dd      	uxtb	r5, r3
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	3301      	adds	r3, #1
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	4618      	mov	r0, r3
 8003e66:	f002 fec1 	bl	8006bec <_double_byte>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	406b      	eors	r3, r5
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	4063      	eors	r3, r4
 8003e72:	b2dc      	uxtb	r4, r3
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	3302      	adds	r3, #2
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f002 feb6 	bl	8006bec <_double_byte>
 8003e80:	4603      	mov	r3, r0
 8003e82:	4618      	mov	r0, r3
 8003e84:	f002 feb2 	bl	8006bec <_double_byte>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f002 feae 	bl	8006bec <_double_byte>
 8003e90:	4603      	mov	r3, r0
 8003e92:	461d      	mov	r5, r3
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	3302      	adds	r3, #2
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f002 fea6 	bl	8006bec <_double_byte>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	406b      	eors	r3, r5
 8003ea4:	b2da      	uxtb	r2, r3
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	3302      	adds	r3, #2
 8003eaa:	781b      	ldrb	r3, [r3, #0]
 8003eac:	4053      	eors	r3, r2
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	4063      	eors	r3, r4
 8003eb2:	b2dc      	uxtb	r4, r3
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	3303      	adds	r3, #3
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f002 fe96 	bl	8006bec <_double_byte>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f002 fe92 	bl	8006bec <_double_byte>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f002 fe8e 	bl	8006bec <_double_byte>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	461d      	mov	r5, r3
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	3303      	adds	r3, #3
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f002 fe86 	bl	8006bec <_double_byte>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f002 fe82 	bl	8006bec <_double_byte>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	406b      	eors	r3, r5
 8003eec:	b2da      	uxtb	r2, r3
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	3303      	adds	r3, #3
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	4053      	eors	r3, r2
 8003ef6:	b2da      	uxtb	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3301      	adds	r3, #1
 8003efc:	4062      	eors	r2, r4
 8003efe:	b2d2      	uxtb	r2, r2
 8003f00:	701a      	strb	r2, [r3, #0]
	out[2] = multd(in[0]) ^ mult9(in[1]) ^ multe(in[2]) ^ multb(in[3]);
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f002 fe70 	bl	8006bec <_double_byte>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f002 fe6c 	bl	8006bec <_double_byte>
 8003f14:	4603      	mov	r3, r0
 8003f16:	4618      	mov	r0, r3
 8003f18:	f002 fe68 	bl	8006bec <_double_byte>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	461c      	mov	r4, r3
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	781b      	ldrb	r3, [r3, #0]
 8003f24:	4618      	mov	r0, r3
 8003f26:	f002 fe61 	bl	8006bec <_double_byte>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f002 fe5d 	bl	8006bec <_double_byte>
 8003f32:	4603      	mov	r3, r0
 8003f34:	4063      	eors	r3, r4
 8003f36:	b2da      	uxtb	r2, r3
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	781b      	ldrb	r3, [r3, #0]
 8003f3c:	4053      	eors	r3, r2
 8003f3e:	b2dc      	uxtb	r4, r3
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	3301      	adds	r3, #1
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f002 fe50 	bl	8006bec <_double_byte>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f002 fe4c 	bl	8006bec <_double_byte>
 8003f54:	4603      	mov	r3, r0
 8003f56:	4618      	mov	r0, r3
 8003f58:	f002 fe48 	bl	8006bec <_double_byte>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	461a      	mov	r2, r3
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	3301      	adds	r3, #1
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	4053      	eors	r3, r2
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	4063      	eors	r3, r4
 8003f6c:	b2dc      	uxtb	r4, r3
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	3302      	adds	r3, #2
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f002 fe39 	bl	8006bec <_double_byte>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f002 fe35 	bl	8006bec <_double_byte>
 8003f82:	4603      	mov	r3, r0
 8003f84:	4618      	mov	r0, r3
 8003f86:	f002 fe31 	bl	8006bec <_double_byte>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	461d      	mov	r5, r3
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	3302      	adds	r3, #2
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	4618      	mov	r0, r3
 8003f96:	f002 fe29 	bl	8006bec <_double_byte>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f002 fe25 	bl	8006bec <_double_byte>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	406b      	eors	r3, r5
 8003fa6:	b2dd      	uxtb	r5, r3
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	3302      	adds	r3, #2
 8003fac:	781b      	ldrb	r3, [r3, #0]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f002 fe1c 	bl	8006bec <_double_byte>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	406b      	eors	r3, r5
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	4063      	eors	r3, r4
 8003fbc:	b2dc      	uxtb	r4, r3
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	3303      	adds	r3, #3
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f002 fe11 	bl	8006bec <_double_byte>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f002 fe0d 	bl	8006bec <_double_byte>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f002 fe09 	bl	8006bec <_double_byte>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	461d      	mov	r5, r3
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	3303      	adds	r3, #3
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f002 fe01 	bl	8006bec <_double_byte>
 8003fea:	4603      	mov	r3, r0
 8003fec:	406b      	eors	r3, r5
 8003fee:	b2da      	uxtb	r2, r3
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	3303      	adds	r3, #3
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	4053      	eors	r3, r2
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	3302      	adds	r3, #2
 8003ffe:	4062      	eors	r2, r4
 8004000:	b2d2      	uxtb	r2, r2
 8004002:	701a      	strb	r2, [r3, #0]
	out[3] = multb(in[0]) ^ multd(in[1]) ^ mult9(in[2]) ^ multe(in[3]);
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	4618      	mov	r0, r3
 800400a:	f002 fdef 	bl	8006bec <_double_byte>
 800400e:	4603      	mov	r3, r0
 8004010:	4618      	mov	r0, r3
 8004012:	f002 fdeb 	bl	8006bec <_double_byte>
 8004016:	4603      	mov	r3, r0
 8004018:	4618      	mov	r0, r3
 800401a:	f002 fde7 	bl	8006bec <_double_byte>
 800401e:	4603      	mov	r3, r0
 8004020:	461c      	mov	r4, r3
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	4618      	mov	r0, r3
 8004028:	f002 fde0 	bl	8006bec <_double_byte>
 800402c:	4603      	mov	r3, r0
 800402e:	4063      	eors	r3, r4
 8004030:	b2da      	uxtb	r2, r3
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	4053      	eors	r3, r2
 8004038:	b2dc      	uxtb	r4, r3
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	3301      	adds	r3, #1
 800403e:	781b      	ldrb	r3, [r3, #0]
 8004040:	4618      	mov	r0, r3
 8004042:	f002 fdd3 	bl	8006bec <_double_byte>
 8004046:	4603      	mov	r3, r0
 8004048:	4618      	mov	r0, r3
 800404a:	f002 fdcf 	bl	8006bec <_double_byte>
 800404e:	4603      	mov	r3, r0
 8004050:	4618      	mov	r0, r3
 8004052:	f002 fdcb 	bl	8006bec <_double_byte>
 8004056:	4603      	mov	r3, r0
 8004058:	461d      	mov	r5, r3
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	3301      	adds	r3, #1
 800405e:	781b      	ldrb	r3, [r3, #0]
 8004060:	4618      	mov	r0, r3
 8004062:	f002 fdc3 	bl	8006bec <_double_byte>
 8004066:	4603      	mov	r3, r0
 8004068:	4618      	mov	r0, r3
 800406a:	f002 fdbf 	bl	8006bec <_double_byte>
 800406e:	4603      	mov	r3, r0
 8004070:	406b      	eors	r3, r5
 8004072:	b2da      	uxtb	r2, r3
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	3301      	adds	r3, #1
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	4053      	eors	r3, r2
 800407c:	b2db      	uxtb	r3, r3
 800407e:	4063      	eors	r3, r4
 8004080:	b2dc      	uxtb	r4, r3
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	3302      	adds	r3, #2
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	4618      	mov	r0, r3
 800408a:	f002 fdaf 	bl	8006bec <_double_byte>
 800408e:	4603      	mov	r3, r0
 8004090:	4618      	mov	r0, r3
 8004092:	f002 fdab 	bl	8006bec <_double_byte>
 8004096:	4603      	mov	r3, r0
 8004098:	4618      	mov	r0, r3
 800409a:	f002 fda7 	bl	8006bec <_double_byte>
 800409e:	4603      	mov	r3, r0
 80040a0:	461a      	mov	r2, r3
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	3302      	adds	r3, #2
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	4053      	eors	r3, r2
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	4063      	eors	r3, r4
 80040ae:	b2dc      	uxtb	r4, r3
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	3303      	adds	r3, #3
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f002 fd98 	bl	8006bec <_double_byte>
 80040bc:	4603      	mov	r3, r0
 80040be:	4618      	mov	r0, r3
 80040c0:	f002 fd94 	bl	8006bec <_double_byte>
 80040c4:	4603      	mov	r3, r0
 80040c6:	4618      	mov	r0, r3
 80040c8:	f002 fd90 	bl	8006bec <_double_byte>
 80040cc:	4603      	mov	r3, r0
 80040ce:	461d      	mov	r5, r3
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	3303      	adds	r3, #3
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	4618      	mov	r0, r3
 80040d8:	f002 fd88 	bl	8006bec <_double_byte>
 80040dc:	4603      	mov	r3, r0
 80040de:	4618      	mov	r0, r3
 80040e0:	f002 fd84 	bl	8006bec <_double_byte>
 80040e4:	4603      	mov	r3, r0
 80040e6:	406b      	eors	r3, r5
 80040e8:	b2dd      	uxtb	r5, r3
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	3303      	adds	r3, #3
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	4618      	mov	r0, r3
 80040f2:	f002 fd7b 	bl	8006bec <_double_byte>
 80040f6:	4603      	mov	r3, r0
 80040f8:	406b      	eors	r3, r5
 80040fa:	b2da      	uxtb	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	3303      	adds	r3, #3
 8004100:	4062      	eors	r2, r4
 8004102:	b2d2      	uxtb	r2, r2
 8004104:	701a      	strb	r2, [r3, #0]
}
 8004106:	bf00      	nop
 8004108:	3708      	adds	r7, #8
 800410a:	46bd      	mov	sp, r7
 800410c:	bdb0      	pop	{r4, r5, r7, pc}

0800410e <inv_mix_columns>:

static inline void inv_mix_columns(uint8_t *s)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b086      	sub	sp, #24
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	mult_row_column(t, s);
 8004116:	f107 0308 	add.w	r3, r7, #8
 800411a:	6879      	ldr	r1, [r7, #4]
 800411c:	4618      	mov	r0, r3
 800411e:	f7ff fde9 	bl	8003cf4 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	1d1a      	adds	r2, r3, #4
 8004126:	f107 0308 	add.w	r3, r7, #8
 800412a:	3304      	adds	r3, #4
 800412c:	4611      	mov	r1, r2
 800412e:	4618      	mov	r0, r3
 8004130:	f7ff fde0 	bl	8003cf4 <mult_row_column>
	mult_row_column(&t[2*Nb], s+(2*Nb));
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f103 0208 	add.w	r2, r3, #8
 800413a:	f107 0308 	add.w	r3, r7, #8
 800413e:	3308      	adds	r3, #8
 8004140:	4611      	mov	r1, r2
 8004142:	4618      	mov	r0, r3
 8004144:	f7ff fdd6 	bl	8003cf4 <mult_row_column>
	mult_row_column(&t[3*Nb], s+(3*Nb));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f103 020c 	add.w	r2, r3, #12
 800414e:	f107 0308 	add.w	r3, r7, #8
 8004152:	330c      	adds	r3, #12
 8004154:	4611      	mov	r1, r2
 8004156:	4618      	mov	r0, r3
 8004158:	f7ff fdcc 	bl	8003cf4 <mult_row_column>
	(void)_copy(s, sizeof(t), t, sizeof(t));
 800415c:	f107 0208 	add.w	r2, r7, #8
 8004160:	2310      	movs	r3, #16
 8004162:	2110      	movs	r1, #16
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f002 fd19 	bl	8006b9c <_copy>
}
 800416a:	bf00      	nop
 800416c:	3718      	adds	r7, #24
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}

08004172 <add_round_key>:

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
 8004172:	b480      	push	{r7}
 8004174:	b083      	sub	sp, #12
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
 800417a:	6039      	str	r1, [r7, #0]
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	781a      	ldrb	r2, [r3, #0]
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	0e1b      	lsrs	r3, r3, #24
 8004186:	b2db      	uxtb	r3, r3
 8004188:	4053      	eors	r3, r2
 800418a:	b2da      	uxtb	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	701a      	strb	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3301      	adds	r3, #1
 8004194:	7819      	ldrb	r1, [r3, #0]
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	0c1b      	lsrs	r3, r3, #16
 800419c:	b2da      	uxtb	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	3301      	adds	r3, #1
 80041a2:	404a      	eors	r2, r1
 80041a4:	b2d2      	uxtb	r2, r2
 80041a6:	701a      	strb	r2, [r3, #0]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	3302      	adds	r3, #2
 80041ac:	7819      	ldrb	r1, [r3, #0]
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	0a1b      	lsrs	r3, r3, #8
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	3302      	adds	r3, #2
 80041ba:	404a      	eors	r2, r1
 80041bc:	b2d2      	uxtb	r2, r2
 80041be:	701a      	strb	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	3303      	adds	r3, #3
 80041c4:	7819      	ldrb	r1, [r3, #0]
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	b2da      	uxtb	r2, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	3303      	adds	r3, #3
 80041d0:	404a      	eors	r2, r1
 80041d2:	b2d2      	uxtb	r2, r2
 80041d4:	701a      	strb	r2, [r3, #0]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	3304      	adds	r3, #4
 80041da:	7819      	ldrb	r1, [r3, #0]
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	3304      	adds	r3, #4
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	0e1b      	lsrs	r3, r3, #24
 80041e4:	b2da      	uxtb	r2, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	3304      	adds	r3, #4
 80041ea:	404a      	eors	r2, r1
 80041ec:	b2d2      	uxtb	r2, r2
 80041ee:	701a      	strb	r2, [r3, #0]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	3305      	adds	r3, #5
 80041f4:	7819      	ldrb	r1, [r3, #0]
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	3304      	adds	r3, #4
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	0c1b      	lsrs	r3, r3, #16
 80041fe:	b2da      	uxtb	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	3305      	adds	r3, #5
 8004204:	404a      	eors	r2, r1
 8004206:	b2d2      	uxtb	r2, r2
 8004208:	701a      	strb	r2, [r3, #0]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	3306      	adds	r3, #6
 800420e:	7819      	ldrb	r1, [r3, #0]
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	3304      	adds	r3, #4
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	0a1b      	lsrs	r3, r3, #8
 8004218:	b2da      	uxtb	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	3306      	adds	r3, #6
 800421e:	404a      	eors	r2, r1
 8004220:	b2d2      	uxtb	r2, r2
 8004222:	701a      	strb	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3307      	adds	r3, #7
 8004228:	7819      	ldrb	r1, [r3, #0]
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	3304      	adds	r3, #4
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	b2da      	uxtb	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	3307      	adds	r3, #7
 8004236:	404a      	eors	r2, r1
 8004238:	b2d2      	uxtb	r2, r2
 800423a:	701a      	strb	r2, [r3, #0]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	3308      	adds	r3, #8
 8004240:	7819      	ldrb	r1, [r3, #0]
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	3308      	adds	r3, #8
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	0e1b      	lsrs	r3, r3, #24
 800424a:	b2da      	uxtb	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	3308      	adds	r3, #8
 8004250:	404a      	eors	r2, r1
 8004252:	b2d2      	uxtb	r2, r2
 8004254:	701a      	strb	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	3309      	adds	r3, #9
 800425a:	7819      	ldrb	r1, [r3, #0]
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	3308      	adds	r3, #8
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	0c1b      	lsrs	r3, r3, #16
 8004264:	b2da      	uxtb	r2, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	3309      	adds	r3, #9
 800426a:	404a      	eors	r2, r1
 800426c:	b2d2      	uxtb	r2, r2
 800426e:	701a      	strb	r2, [r3, #0]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	330a      	adds	r3, #10
 8004274:	7819      	ldrb	r1, [r3, #0]
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	3308      	adds	r3, #8
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	0a1b      	lsrs	r3, r3, #8
 800427e:	b2da      	uxtb	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	330a      	adds	r3, #10
 8004284:	404a      	eors	r2, r1
 8004286:	b2d2      	uxtb	r2, r2
 8004288:	701a      	strb	r2, [r3, #0]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	330b      	adds	r3, #11
 800428e:	7819      	ldrb	r1, [r3, #0]
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	3308      	adds	r3, #8
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	b2da      	uxtb	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	330b      	adds	r3, #11
 800429c:	404a      	eors	r2, r1
 800429e:	b2d2      	uxtb	r2, r2
 80042a0:	701a      	strb	r2, [r3, #0]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	330c      	adds	r3, #12
 80042a6:	7819      	ldrb	r1, [r3, #0]
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	330c      	adds	r3, #12
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	0e1b      	lsrs	r3, r3, #24
 80042b0:	b2da      	uxtb	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	330c      	adds	r3, #12
 80042b6:	404a      	eors	r2, r1
 80042b8:	b2d2      	uxtb	r2, r2
 80042ba:	701a      	strb	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	330d      	adds	r3, #13
 80042c0:	7819      	ldrb	r1, [r3, #0]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	330c      	adds	r3, #12
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	0c1b      	lsrs	r3, r3, #16
 80042ca:	b2da      	uxtb	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	330d      	adds	r3, #13
 80042d0:	404a      	eors	r2, r1
 80042d2:	b2d2      	uxtb	r2, r2
 80042d4:	701a      	strb	r2, [r3, #0]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	330e      	adds	r3, #14
 80042da:	7819      	ldrb	r1, [r3, #0]
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	330c      	adds	r3, #12
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	0a1b      	lsrs	r3, r3, #8
 80042e4:	b2da      	uxtb	r2, r3
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	330e      	adds	r3, #14
 80042ea:	404a      	eors	r2, r1
 80042ec:	b2d2      	uxtb	r2, r2
 80042ee:	701a      	strb	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	330f      	adds	r3, #15
 80042f4:	7819      	ldrb	r1, [r3, #0]
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	330c      	adds	r3, #12
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	b2da      	uxtb	r2, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	330f      	adds	r3, #15
 8004302:	404a      	eors	r2, r1
 8004304:	b2d2      	uxtb	r2, r2
 8004306:	701a      	strb	r2, [r3, #0]
}
 8004308:	bf00      	nop
 800430a:	370c      	adds	r7, #12
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr

08004314 <inv_sub_bytes>:

static inline void inv_sub_bytes(uint8_t *s)
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for (i = 0; i < (Nb*Nk); ++i) {
 800431c:	2300      	movs	r3, #0
 800431e:	60fb      	str	r3, [r7, #12]
 8004320:	e00d      	b.n	800433e <inv_sub_bytes+0x2a>
		s[i] = inv_sbox[s[i]];
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	4413      	add	r3, r2
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	4619      	mov	r1, r3
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	4413      	add	r3, r2
 8004332:	4a08      	ldr	r2, [pc, #32]	@ (8004354 <inv_sub_bytes+0x40>)
 8004334:	5c52      	ldrb	r2, [r2, r1]
 8004336:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb*Nk); ++i) {
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	3301      	adds	r3, #1
 800433c:	60fb      	str	r3, [r7, #12]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2b0f      	cmp	r3, #15
 8004342:	d9ee      	bls.n	8004322 <inv_sub_bytes+0xe>
	}
}
 8004344:	bf00      	nop
 8004346:	bf00      	nop
 8004348:	3714      	adds	r7, #20
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	08007358 	.word	0x08007358

08004358 <inv_shift_rows>:
 * This inv_shift_rows also implements the matrix flip required for
 * inv_mix_columns, but performs it here to reduce the number of memory
 * operations.
 */
static inline void inv_shift_rows(uint8_t *s)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	t[0]  = s[0]; t[1] = s[13]; t[2] = s[10]; t[3] = s[7];
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	723b      	strb	r3, [r7, #8]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	7b5b      	ldrb	r3, [r3, #13]
 800436a:	727b      	strb	r3, [r7, #9]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	7a9b      	ldrb	r3, [r3, #10]
 8004370:	72bb      	strb	r3, [r7, #10]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	79db      	ldrb	r3, [r3, #7]
 8004376:	72fb      	strb	r3, [r7, #11]
	t[4]  = s[4]; t[5] = s[1]; t[6] = s[14]; t[7] = s[11];
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	791b      	ldrb	r3, [r3, #4]
 800437c:	733b      	strb	r3, [r7, #12]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	785b      	ldrb	r3, [r3, #1]
 8004382:	737b      	strb	r3, [r7, #13]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	7b9b      	ldrb	r3, [r3, #14]
 8004388:	73bb      	strb	r3, [r7, #14]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	7adb      	ldrb	r3, [r3, #11]
 800438e:	73fb      	strb	r3, [r7, #15]
	t[8]  = s[8]; t[9] = s[5]; t[10] = s[2]; t[11] = s[15];
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	7a1b      	ldrb	r3, [r3, #8]
 8004394:	743b      	strb	r3, [r7, #16]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	795b      	ldrb	r3, [r3, #5]
 800439a:	747b      	strb	r3, [r7, #17]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	789b      	ldrb	r3, [r3, #2]
 80043a0:	74bb      	strb	r3, [r7, #18]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	7bdb      	ldrb	r3, [r3, #15]
 80043a6:	74fb      	strb	r3, [r7, #19]
	t[12] = s[12]; t[13] = s[9]; t[14] = s[6]; t[15] = s[3];
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	7b1b      	ldrb	r3, [r3, #12]
 80043ac:	753b      	strb	r3, [r7, #20]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	7a5b      	ldrb	r3, [r3, #9]
 80043b2:	757b      	strb	r3, [r7, #21]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	799b      	ldrb	r3, [r3, #6]
 80043b8:	75bb      	strb	r3, [r7, #22]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	78db      	ldrb	r3, [r3, #3]
 80043be:	75fb      	strb	r3, [r7, #23]
	(void)_copy(s, sizeof(t), t, sizeof(t));
 80043c0:	f107 0208 	add.w	r2, r7, #8
 80043c4:	2310      	movs	r3, #16
 80043c6:	2110      	movs	r1, #16
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f002 fbe7 	bl	8006b9c <_copy>
}
 80043ce:	bf00      	nop
 80043d0:	3718      	adds	r7, #24
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <tc_aes_decrypt>:

int tc_aes_decrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 80043d6:	b580      	push	{r7, lr}
 80043d8:	b08a      	sub	sp, #40	@ 0x28
 80043da:	af00      	add	r7, sp, #0
 80043dc:	60f8      	str	r0, [r7, #12]
 80043de:	60b9      	str	r1, [r7, #8]
 80043e0:	607a      	str	r2, [r7, #4]
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d101      	bne.n	80043ec <tc_aes_decrypt+0x16>
		return TC_CRYPTO_FAIL;
 80043e8:	2300      	movs	r3, #0
 80043ea:	e05b      	b.n	80044a4 <tc_aes_decrypt+0xce>
	} else if (in == (const uint8_t *) 0) {
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d101      	bne.n	80043f6 <tc_aes_decrypt+0x20>
		return TC_CRYPTO_FAIL;
 80043f2:	2300      	movs	r3, #0
 80043f4:	e056      	b.n	80044a4 <tc_aes_decrypt+0xce>
	} else if (s == (TCAesKeySched_t) 0) {
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d101      	bne.n	8004400 <tc_aes_decrypt+0x2a>
		return TC_CRYPTO_FAIL;
 80043fc:	2300      	movs	r3, #0
 80043fe:	e051      	b.n	80044a4 <tc_aes_decrypt+0xce>
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8004400:	f107 0014 	add.w	r0, r7, #20
 8004404:	2310      	movs	r3, #16
 8004406:	68ba      	ldr	r2, [r7, #8]
 8004408:	2110      	movs	r1, #16
 800440a:	f002 fbc7 	bl	8006b9c <_copy>

	add_round_key(state, s->words + Nb*Nr);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f103 02a0 	add.w	r2, r3, #160	@ 0xa0
 8004414:	f107 0314 	add.w	r3, r7, #20
 8004418:	4611      	mov	r1, r2
 800441a:	4618      	mov	r0, r3
 800441c:	f7ff fea9 	bl	8004172 <add_round_key>

	for (i = Nr - 1; i > 0; --i) {
 8004420:	2309      	movs	r3, #9
 8004422:	627b      	str	r3, [r7, #36]	@ 0x24
 8004424:	e01b      	b.n	800445e <tc_aes_decrypt+0x88>
		inv_shift_rows(state);
 8004426:	f107 0314 	add.w	r3, r7, #20
 800442a:	4618      	mov	r0, r3
 800442c:	f7ff ff94 	bl	8004358 <inv_shift_rows>
		inv_sub_bytes(state);
 8004430:	f107 0314 	add.w	r3, r7, #20
 8004434:	4618      	mov	r0, r3
 8004436:	f7ff ff6d 	bl	8004314 <inv_sub_bytes>
		add_round_key(state, s->words + Nb*i);
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443e:	011b      	lsls	r3, r3, #4
 8004440:	441a      	add	r2, r3
 8004442:	f107 0314 	add.w	r3, r7, #20
 8004446:	4611      	mov	r1, r2
 8004448:	4618      	mov	r0, r3
 800444a:	f7ff fe92 	bl	8004172 <add_round_key>
		inv_mix_columns(state);
 800444e:	f107 0314 	add.w	r3, r7, #20
 8004452:	4618      	mov	r0, r3
 8004454:	f7ff fe5b 	bl	800410e <inv_mix_columns>
	for (i = Nr - 1; i > 0; --i) {
 8004458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800445a:	3b01      	subs	r3, #1
 800445c:	627b      	str	r3, [r7, #36]	@ 0x24
 800445e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1e0      	bne.n	8004426 <tc_aes_decrypt+0x50>
	}

	inv_shift_rows(state);
 8004464:	f107 0314 	add.w	r3, r7, #20
 8004468:	4618      	mov	r0, r3
 800446a:	f7ff ff75 	bl	8004358 <inv_shift_rows>
	inv_sub_bytes(state);
 800446e:	f107 0314 	add.w	r3, r7, #20
 8004472:	4618      	mov	r0, r3
 8004474:	f7ff ff4e 	bl	8004314 <inv_sub_bytes>
	add_round_key(state, s->words);
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	f107 0314 	add.w	r3, r7, #20
 800447e:	4611      	mov	r1, r2
 8004480:	4618      	mov	r0, r3
 8004482:	f7ff fe76 	bl	8004172 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 8004486:	f107 0214 	add.w	r2, r7, #20
 800448a:	2310      	movs	r3, #16
 800448c:	2110      	movs	r1, #16
 800448e:	68f8      	ldr	r0, [r7, #12]
 8004490:	f002 fb84 	bl	8006b9c <_copy>

	/*zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 8004494:	f107 0314 	add.w	r3, r7, #20
 8004498:	2210      	movs	r2, #16
 800449a:	2100      	movs	r1, #0
 800449c:	4618      	mov	r0, r3
 800449e:	f002 fb94 	bl	8006bca <_set>


	return TC_CRYPTO_SUCCESS;
 80044a2:	2301      	movs	r3, #1
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3728      	adds	r7, #40	@ 0x28
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <rotword>:
	0x8c, 0xa1, 0x89, 0x0d, 0xbf, 0xe6, 0x42, 0x68, 0x41, 0x99, 0x2d, 0x0f,
	0xb0, 0x54, 0xbb, 0x16
};

static inline unsigned int rotword(unsigned int a)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
	return (((a) >> 24)|((a) << 8));
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	ea4f 6333 	mov.w	r3, r3, ror #24
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	370c      	adds	r7, #12
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
	...

080044c8 <tc_aes128_set_encrypt_key>:

#define subbyte(a, o)(sbox[((a) >> (o))&0xff] << (o))
#define subword(a)(subbyte(a, 24)|subbyte(a, 16)|subbyte(a, 8)|subbyte(a, 0))

int tc_aes128_set_encrypt_key(TCAesKeySched_t s, const uint8_t *k)
{
 80044c8:	b5b0      	push	{r4, r5, r7, lr}
 80044ca:	b090      	sub	sp, #64	@ 0x40
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	6039      	str	r1, [r7, #0]
	const unsigned int rconst[11] = {
 80044d2:	4b49      	ldr	r3, [pc, #292]	@ (80045f8 <tc_aes128_set_encrypt_key+0x130>)
 80044d4:	f107 040c 	add.w	r4, r7, #12
 80044d8:	461d      	mov	r5, r3
 80044da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80044dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80044de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80044e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80044e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80044e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		0x20000000, 0x40000000, 0x80000000, 0x1b000000, 0x36000000
	};
	unsigned int i;
	unsigned int t;

	if (s == (TCAesKeySched_t) 0) {
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d101      	bne.n	80044f4 <tc_aes128_set_encrypt_key+0x2c>
		return TC_CRYPTO_FAIL;
 80044f0:	2300      	movs	r3, #0
 80044f2:	e07d      	b.n	80045f0 <tc_aes128_set_encrypt_key+0x128>
	} else if (k == (const uint8_t *) 0) {
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <tc_aes128_set_encrypt_key+0x36>
		return TC_CRYPTO_FAIL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	e078      	b.n	80045f0 <tc_aes128_set_encrypt_key+0x128>
	}

	for (i = 0; i < Nk; ++i) {
 80044fe:	2300      	movs	r3, #0
 8004500:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004502:	e024      	b.n	800454e <tc_aes128_set_encrypt_key+0x86>
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004504:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	4413      	add	r3, r2
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	061a      	lsls	r2, r3, #24
 8004510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	3301      	adds	r3, #1
 8004516:	6839      	ldr	r1, [r7, #0]
 8004518:	440b      	add	r3, r1
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	041b      	lsls	r3, r3, #16
 800451e:	431a      	orrs	r2, r3
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	3302      	adds	r3, #2
 8004526:	6839      	ldr	r1, [r7, #0]
 8004528:	440b      	add	r3, r1
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	021b      	lsls	r3, r3, #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 800452e:	4313      	orrs	r3, r2
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
 8004530:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004532:	0092      	lsls	r2, r2, #2
 8004534:	3203      	adds	r2, #3
 8004536:	6839      	ldr	r1, [r7, #0]
 8004538:	440a      	add	r2, r1
 800453a:	7812      	ldrb	r2, [r2, #0]
 800453c:	4313      	orrs	r3, r2
 800453e:	4619      	mov	r1, r3
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004544:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < Nk; ++i) {
 8004548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800454a:	3301      	adds	r3, #1
 800454c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800454e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004550:	2b03      	cmp	r3, #3
 8004552:	d9d7      	bls.n	8004504 <tc_aes128_set_encrypt_key+0x3c>
	}

	for (; i < (Nb * (Nr + 1)); ++i) {
 8004554:	e048      	b.n	80045e8 <tc_aes128_set_encrypt_key+0x120>
		t = s->words[i-1];
 8004556:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004558:	1e5a      	subs	r2, r3, #1
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004560:	63bb      	str	r3, [r7, #56]	@ 0x38
		if ((i % Nk) == 0) {
 8004562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004564:	f003 0303 	and.w	r3, r3, #3
 8004568:	2b00      	cmp	r3, #0
 800456a:	d12e      	bne.n	80045ca <tc_aes128_set_encrypt_key+0x102>
			t = subword(rotword(t)) ^ rconst[i/Nk];
 800456c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800456e:	f7ff ff9d 	bl	80044ac <rotword>
 8004572:	4603      	mov	r3, r0
 8004574:	0e1b      	lsrs	r3, r3, #24
 8004576:	b2db      	uxtb	r3, r3
 8004578:	4a20      	ldr	r2, [pc, #128]	@ (80045fc <tc_aes128_set_encrypt_key+0x134>)
 800457a:	5cd3      	ldrb	r3, [r2, r3]
 800457c:	061c      	lsls	r4, r3, #24
 800457e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004580:	f7ff ff94 	bl	80044ac <rotword>
 8004584:	4603      	mov	r3, r0
 8004586:	0c1b      	lsrs	r3, r3, #16
 8004588:	b2db      	uxtb	r3, r3
 800458a:	4a1c      	ldr	r2, [pc, #112]	@ (80045fc <tc_aes128_set_encrypt_key+0x134>)
 800458c:	5cd3      	ldrb	r3, [r2, r3]
 800458e:	041b      	lsls	r3, r3, #16
 8004590:	431c      	orrs	r4, r3
 8004592:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004594:	f7ff ff8a 	bl	80044ac <rotword>
 8004598:	4603      	mov	r3, r0
 800459a:	0a1b      	lsrs	r3, r3, #8
 800459c:	b2db      	uxtb	r3, r3
 800459e:	4a17      	ldr	r2, [pc, #92]	@ (80045fc <tc_aes128_set_encrypt_key+0x134>)
 80045a0:	5cd3      	ldrb	r3, [r2, r3]
 80045a2:	021b      	lsls	r3, r3, #8
 80045a4:	431c      	orrs	r4, r3
 80045a6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80045a8:	f7ff ff80 	bl	80044ac <rotword>
 80045ac:	4603      	mov	r3, r0
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	4a12      	ldr	r2, [pc, #72]	@ (80045fc <tc_aes128_set_encrypt_key+0x134>)
 80045b2:	5cd3      	ldrb	r3, [r2, r3]
 80045b4:	4323      	orrs	r3, r4
 80045b6:	461a      	mov	r2, r3
 80045b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045ba:	089b      	lsrs	r3, r3, #2
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	3340      	adds	r3, #64	@ 0x40
 80045c0:	443b      	add	r3, r7
 80045c2:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80045c6:	4053      	eors	r3, r2
 80045c8:	63bb      	str	r3, [r7, #56]	@ 0x38
		}
		s->words[i] = s->words[i-Nk] ^ t;
 80045ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045cc:	1f1a      	subs	r2, r3, #4
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80045d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045d6:	ea82 0103 	eor.w	r1, r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80045de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (; i < (Nb * (Nr + 1)); ++i) {
 80045e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045e4:	3301      	adds	r3, #1
 80045e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045ea:	2b2b      	cmp	r3, #43	@ 0x2b
 80045ec:	d9b3      	bls.n	8004556 <tc_aes128_set_encrypt_key+0x8e>
	}

	return TC_CRYPTO_SUCCESS;
 80045ee:	2301      	movs	r3, #1
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3740      	adds	r7, #64	@ 0x40
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bdb0      	pop	{r4, r5, r7, pc}
 80045f8:	080072c4 	.word	0x080072c4
 80045fc:	08007458 	.word	0x08007458

08004600 <add_round_key>:

static inline void add_round_key(uint8_t *s, const unsigned int *k)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	781a      	ldrb	r2, [r3, #0]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	0e1b      	lsrs	r3, r3, #24
 8004614:	b2db      	uxtb	r3, r3
 8004616:	4053      	eors	r3, r2
 8004618:	b2da      	uxtb	r2, r3
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	701a      	strb	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	3301      	adds	r3, #1
 8004622:	7819      	ldrb	r1, [r3, #0]
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	0c1b      	lsrs	r3, r3, #16
 800462a:	b2da      	uxtb	r2, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	3301      	adds	r3, #1
 8004630:	404a      	eors	r2, r1
 8004632:	b2d2      	uxtb	r2, r2
 8004634:	701a      	strb	r2, [r3, #0]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	3302      	adds	r3, #2
 800463a:	7819      	ldrb	r1, [r3, #0]
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	0a1b      	lsrs	r3, r3, #8
 8004642:	b2da      	uxtb	r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	3302      	adds	r3, #2
 8004648:	404a      	eors	r2, r1
 800464a:	b2d2      	uxtb	r2, r2
 800464c:	701a      	strb	r2, [r3, #0]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	3303      	adds	r3, #3
 8004652:	7819      	ldrb	r1, [r3, #0]
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	b2da      	uxtb	r2, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	3303      	adds	r3, #3
 800465e:	404a      	eors	r2, r1
 8004660:	b2d2      	uxtb	r2, r2
 8004662:	701a      	strb	r2, [r3, #0]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	3304      	adds	r3, #4
 8004668:	7819      	ldrb	r1, [r3, #0]
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	3304      	adds	r3, #4
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	0e1b      	lsrs	r3, r3, #24
 8004672:	b2da      	uxtb	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	3304      	adds	r3, #4
 8004678:	404a      	eors	r2, r1
 800467a:	b2d2      	uxtb	r2, r2
 800467c:	701a      	strb	r2, [r3, #0]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	3305      	adds	r3, #5
 8004682:	7819      	ldrb	r1, [r3, #0]
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	3304      	adds	r3, #4
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	0c1b      	lsrs	r3, r3, #16
 800468c:	b2da      	uxtb	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	3305      	adds	r3, #5
 8004692:	404a      	eors	r2, r1
 8004694:	b2d2      	uxtb	r2, r2
 8004696:	701a      	strb	r2, [r3, #0]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	3306      	adds	r3, #6
 800469c:	7819      	ldrb	r1, [r3, #0]
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	3304      	adds	r3, #4
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	0a1b      	lsrs	r3, r3, #8
 80046a6:	b2da      	uxtb	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	3306      	adds	r3, #6
 80046ac:	404a      	eors	r2, r1
 80046ae:	b2d2      	uxtb	r2, r2
 80046b0:	701a      	strb	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	3307      	adds	r3, #7
 80046b6:	7819      	ldrb	r1, [r3, #0]
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	3304      	adds	r3, #4
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	3307      	adds	r3, #7
 80046c4:	404a      	eors	r2, r1
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	701a      	strb	r2, [r3, #0]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	3308      	adds	r3, #8
 80046ce:	7819      	ldrb	r1, [r3, #0]
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	3308      	adds	r3, #8
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	0e1b      	lsrs	r3, r3, #24
 80046d8:	b2da      	uxtb	r2, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	3308      	adds	r3, #8
 80046de:	404a      	eors	r2, r1
 80046e0:	b2d2      	uxtb	r2, r2
 80046e2:	701a      	strb	r2, [r3, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	3309      	adds	r3, #9
 80046e8:	7819      	ldrb	r1, [r3, #0]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	3308      	adds	r3, #8
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	0c1b      	lsrs	r3, r3, #16
 80046f2:	b2da      	uxtb	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	3309      	adds	r3, #9
 80046f8:	404a      	eors	r2, r1
 80046fa:	b2d2      	uxtb	r2, r2
 80046fc:	701a      	strb	r2, [r3, #0]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	330a      	adds	r3, #10
 8004702:	7819      	ldrb	r1, [r3, #0]
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	3308      	adds	r3, #8
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	0a1b      	lsrs	r3, r3, #8
 800470c:	b2da      	uxtb	r2, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	330a      	adds	r3, #10
 8004712:	404a      	eors	r2, r1
 8004714:	b2d2      	uxtb	r2, r2
 8004716:	701a      	strb	r2, [r3, #0]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	330b      	adds	r3, #11
 800471c:	7819      	ldrb	r1, [r3, #0]
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	3308      	adds	r3, #8
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	b2da      	uxtb	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	330b      	adds	r3, #11
 800472a:	404a      	eors	r2, r1
 800472c:	b2d2      	uxtb	r2, r2
 800472e:	701a      	strb	r2, [r3, #0]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	330c      	adds	r3, #12
 8004734:	7819      	ldrb	r1, [r3, #0]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	330c      	adds	r3, #12
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	0e1b      	lsrs	r3, r3, #24
 800473e:	b2da      	uxtb	r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	330c      	adds	r3, #12
 8004744:	404a      	eors	r2, r1
 8004746:	b2d2      	uxtb	r2, r2
 8004748:	701a      	strb	r2, [r3, #0]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	330d      	adds	r3, #13
 800474e:	7819      	ldrb	r1, [r3, #0]
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	330c      	adds	r3, #12
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	0c1b      	lsrs	r3, r3, #16
 8004758:	b2da      	uxtb	r2, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	330d      	adds	r3, #13
 800475e:	404a      	eors	r2, r1
 8004760:	b2d2      	uxtb	r2, r2
 8004762:	701a      	strb	r2, [r3, #0]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	330e      	adds	r3, #14
 8004768:	7819      	ldrb	r1, [r3, #0]
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	330c      	adds	r3, #12
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	0a1b      	lsrs	r3, r3, #8
 8004772:	b2da      	uxtb	r2, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	330e      	adds	r3, #14
 8004778:	404a      	eors	r2, r1
 800477a:	b2d2      	uxtb	r2, r2
 800477c:	701a      	strb	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	330f      	adds	r3, #15
 8004782:	7819      	ldrb	r1, [r3, #0]
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	330c      	adds	r3, #12
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	b2da      	uxtb	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	330f      	adds	r3, #15
 8004790:	404a      	eors	r2, r1
 8004792:	b2d2      	uxtb	r2, r2
 8004794:	701a      	strb	r2, [r3, #0]
}
 8004796:	bf00      	nop
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
	...

080047a4 <sub_bytes>:

static inline void sub_bytes(uint8_t *s)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b085      	sub	sp, #20
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for (i = 0; i < (Nb * Nk); ++i) {
 80047ac:	2300      	movs	r3, #0
 80047ae:	60fb      	str	r3, [r7, #12]
 80047b0:	e00d      	b.n	80047ce <sub_bytes+0x2a>
		s[i] = sbox[s[i]];
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	4413      	add	r3, r2
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	4619      	mov	r1, r3
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	4413      	add	r3, r2
 80047c2:	4a08      	ldr	r2, [pc, #32]	@ (80047e4 <sub_bytes+0x40>)
 80047c4:	5c52      	ldrb	r2, [r2, r1]
 80047c6:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb * Nk); ++i) {
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	3301      	adds	r3, #1
 80047cc:	60fb      	str	r3, [r7, #12]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2b0f      	cmp	r3, #15
 80047d2:	d9ee      	bls.n	80047b2 <sub_bytes+0xe>
	}
}
 80047d4:	bf00      	nop
 80047d6:	bf00      	nop
 80047d8:	3714      	adds	r7, #20
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	08007458 	.word	0x08007458

080047e8 <mult_row_column>:

#define triple(a)(_double_byte(a)^(a))

static inline void mult_row_column(uint8_t *out, const uint8_t *in)
{
 80047e8:	b590      	push	{r4, r7, lr}
 80047ea:	b083      	sub	sp, #12
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
	out[0] = _double_byte(in[0]) ^ triple(in[1]) ^ in[2] ^ in[3];
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	781b      	ldrb	r3, [r3, #0]
 80047f6:	4618      	mov	r0, r3
 80047f8:	f002 f9f8 	bl	8006bec <_double_byte>
 80047fc:	4603      	mov	r3, r0
 80047fe:	461c      	mov	r4, r3
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	3301      	adds	r3, #1
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	4618      	mov	r0, r3
 8004808:	f002 f9f0 	bl	8006bec <_double_byte>
 800480c:	4603      	mov	r3, r0
 800480e:	461a      	mov	r2, r3
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	3301      	adds	r3, #1
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	4053      	eors	r3, r2
 8004818:	b2db      	uxtb	r3, r3
 800481a:	4063      	eors	r3, r4
 800481c:	b2da      	uxtb	r2, r3
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	3302      	adds	r3, #2
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	4053      	eors	r3, r2
 8004826:	b2da      	uxtb	r2, r3
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	3303      	adds	r3, #3
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	4053      	eors	r3, r2
 8004830:	b2da      	uxtb	r2, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	701a      	strb	r2, [r3, #0]
	out[1] = in[0] ^ _double_byte(in[1]) ^ triple(in[2]) ^ in[3];
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	781c      	ldrb	r4, [r3, #0]
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	3301      	adds	r3, #1
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	4618      	mov	r0, r3
 8004842:	f002 f9d3 	bl	8006bec <_double_byte>
 8004846:	4603      	mov	r3, r0
 8004848:	4063      	eors	r3, r4
 800484a:	b2dc      	uxtb	r4, r3
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	3302      	adds	r3, #2
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	4618      	mov	r0, r3
 8004854:	f002 f9ca 	bl	8006bec <_double_byte>
 8004858:	4603      	mov	r3, r0
 800485a:	461a      	mov	r2, r3
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	3302      	adds	r3, #2
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	4053      	eors	r3, r2
 8004864:	b2db      	uxtb	r3, r3
 8004866:	4063      	eors	r3, r4
 8004868:	b2d9      	uxtb	r1, r3
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	3303      	adds	r3, #3
 800486e:	781a      	ldrb	r2, [r3, #0]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	3301      	adds	r3, #1
 8004874:	404a      	eors	r2, r1
 8004876:	b2d2      	uxtb	r2, r2
 8004878:	701a      	strb	r2, [r3, #0]
	out[2] = in[0] ^ in[1] ^ _double_byte(in[2]) ^ triple(in[3]);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	781a      	ldrb	r2, [r3, #0]
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	3301      	adds	r3, #1
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	4053      	eors	r3, r2
 8004886:	b2dc      	uxtb	r4, r3
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	3302      	adds	r3, #2
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	4618      	mov	r0, r3
 8004890:	f002 f9ac 	bl	8006bec <_double_byte>
 8004894:	4603      	mov	r3, r0
 8004896:	4063      	eors	r3, r4
 8004898:	b2dc      	uxtb	r4, r3
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	3303      	adds	r3, #3
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	4618      	mov	r0, r3
 80048a2:	f002 f9a3 	bl	8006bec <_double_byte>
 80048a6:	4603      	mov	r3, r0
 80048a8:	461a      	mov	r2, r3
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	3303      	adds	r3, #3
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	4053      	eors	r3, r2
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	3302      	adds	r3, #2
 80048b8:	4062      	eors	r2, r4
 80048ba:	b2d2      	uxtb	r2, r2
 80048bc:	701a      	strb	r2, [r3, #0]
	out[3] = triple(in[0]) ^ in[1] ^ in[2] ^ _double_byte(in[3]);
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	4618      	mov	r0, r3
 80048c4:	f002 f992 	bl	8006bec <_double_byte>
 80048c8:	4603      	mov	r3, r0
 80048ca:	461a      	mov	r2, r3
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	4053      	eors	r3, r2
 80048d2:	b2da      	uxtb	r2, r3
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	3301      	adds	r3, #1
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	4053      	eors	r3, r2
 80048dc:	b2da      	uxtb	r2, r3
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	3302      	adds	r3, #2
 80048e2:	781b      	ldrb	r3, [r3, #0]
 80048e4:	4053      	eors	r3, r2
 80048e6:	b2dc      	uxtb	r4, r3
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	3303      	adds	r3, #3
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	4618      	mov	r0, r3
 80048f0:	f002 f97c 	bl	8006bec <_double_byte>
 80048f4:	4603      	mov	r3, r0
 80048f6:	461a      	mov	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	3303      	adds	r3, #3
 80048fc:	4062      	eors	r2, r4
 80048fe:	b2d2      	uxtb	r2, r2
 8004900:	701a      	strb	r2, [r3, #0]
}
 8004902:	bf00      	nop
 8004904:	370c      	adds	r7, #12
 8004906:	46bd      	mov	sp, r7
 8004908:	bd90      	pop	{r4, r7, pc}

0800490a <mix_columns>:

static inline void mix_columns(uint8_t *s)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b086      	sub	sp, #24
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb*Nk];

	mult_row_column(t, s);
 8004912:	f107 0308 	add.w	r3, r7, #8
 8004916:	6879      	ldr	r1, [r7, #4]
 8004918:	4618      	mov	r0, r3
 800491a:	f7ff ff65 	bl	80047e8 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	1d1a      	adds	r2, r3, #4
 8004922:	f107 0308 	add.w	r3, r7, #8
 8004926:	3304      	adds	r3, #4
 8004928:	4611      	mov	r1, r2
 800492a:	4618      	mov	r0, r3
 800492c:	f7ff ff5c 	bl	80047e8 <mult_row_column>
	mult_row_column(&t[2 * Nb], s + (2 * Nb));
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f103 0208 	add.w	r2, r3, #8
 8004936:	f107 0308 	add.w	r3, r7, #8
 800493a:	3308      	adds	r3, #8
 800493c:	4611      	mov	r1, r2
 800493e:	4618      	mov	r0, r3
 8004940:	f7ff ff52 	bl	80047e8 <mult_row_column>
	mult_row_column(&t[3 * Nb], s + (3 * Nb));
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f103 020c 	add.w	r2, r3, #12
 800494a:	f107 0308 	add.w	r3, r7, #8
 800494e:	330c      	adds	r3, #12
 8004950:	4611      	mov	r1, r2
 8004952:	4618      	mov	r0, r3
 8004954:	f7ff ff48 	bl	80047e8 <mult_row_column>
	(void) _copy(s, sizeof(t), t, sizeof(t));
 8004958:	f107 0208 	add.w	r2, r7, #8
 800495c:	2310      	movs	r3, #16
 800495e:	2110      	movs	r1, #16
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	f002 f91b 	bl	8006b9c <_copy>
}
 8004966:	bf00      	nop
 8004968:	3718      	adds	r7, #24
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}

0800496e <shift_rows>:
/*
 * This shift_rows also implements the matrix flip required for mix_columns, but
 * performs it here to reduce the number of memory operations.
 */
static inline void shift_rows(uint8_t *s)
{
 800496e:	b580      	push	{r7, lr}
 8004970:	b086      	sub	sp, #24
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
	uint8_t t[Nb * Nk];

	t[0]  = s[0]; t[1] = s[5]; t[2] = s[10]; t[3] = s[15];
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	723b      	strb	r3, [r7, #8]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	795b      	ldrb	r3, [r3, #5]
 8004980:	727b      	strb	r3, [r7, #9]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	7a9b      	ldrb	r3, [r3, #10]
 8004986:	72bb      	strb	r3, [r7, #10]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	7bdb      	ldrb	r3, [r3, #15]
 800498c:	72fb      	strb	r3, [r7, #11]
	t[4]  = s[4]; t[5] = s[9]; t[6] = s[14]; t[7] = s[3];
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	791b      	ldrb	r3, [r3, #4]
 8004992:	733b      	strb	r3, [r7, #12]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	7a5b      	ldrb	r3, [r3, #9]
 8004998:	737b      	strb	r3, [r7, #13]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	7b9b      	ldrb	r3, [r3, #14]
 800499e:	73bb      	strb	r3, [r7, #14]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	78db      	ldrb	r3, [r3, #3]
 80049a4:	73fb      	strb	r3, [r7, #15]
	t[8]  = s[8]; t[9] = s[13]; t[10] = s[2]; t[11] = s[7];
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	7a1b      	ldrb	r3, [r3, #8]
 80049aa:	743b      	strb	r3, [r7, #16]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	7b5b      	ldrb	r3, [r3, #13]
 80049b0:	747b      	strb	r3, [r7, #17]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	789b      	ldrb	r3, [r3, #2]
 80049b6:	74bb      	strb	r3, [r7, #18]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	79db      	ldrb	r3, [r3, #7]
 80049bc:	74fb      	strb	r3, [r7, #19]
	t[12] = s[12]; t[13] = s[1]; t[14] = s[6]; t[15] = s[11];
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	7b1b      	ldrb	r3, [r3, #12]
 80049c2:	753b      	strb	r3, [r7, #20]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	785b      	ldrb	r3, [r3, #1]
 80049c8:	757b      	strb	r3, [r7, #21]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	799b      	ldrb	r3, [r3, #6]
 80049ce:	75bb      	strb	r3, [r7, #22]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	7adb      	ldrb	r3, [r3, #11]
 80049d4:	75fb      	strb	r3, [r7, #23]
	(void) _copy(s, sizeof(t), t, sizeof(t));
 80049d6:	f107 0208 	add.w	r2, r7, #8
 80049da:	2310      	movs	r3, #16
 80049dc:	2110      	movs	r1, #16
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f002 f8dc 	bl	8006b9c <_copy>
}
 80049e4:	bf00      	nop
 80049e6:	3718      	adds	r7, #24
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <tc_aes_encrypt>:

int tc_aes_encrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b08a      	sub	sp, #40	@ 0x28
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d101      	bne.n	8004a02 <tc_aes_encrypt+0x16>
		return TC_CRYPTO_FAIL;
 80049fe:	2300      	movs	r3, #0
 8004a00:	e05e      	b.n	8004ac0 <tc_aes_encrypt+0xd4>
	} else if (in == (const uint8_t *) 0) {
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d101      	bne.n	8004a0c <tc_aes_encrypt+0x20>
		return TC_CRYPTO_FAIL;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	e059      	b.n	8004ac0 <tc_aes_encrypt+0xd4>
	} else if (s == (TCAesKeySched_t) 0) {
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <tc_aes_encrypt+0x2a>
		return TC_CRYPTO_FAIL;
 8004a12:	2300      	movs	r3, #0
 8004a14:	e054      	b.n	8004ac0 <tc_aes_encrypt+0xd4>
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
 8004a16:	f107 0014 	add.w	r0, r7, #20
 8004a1a:	2310      	movs	r3, #16
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	2110      	movs	r1, #16
 8004a20:	f002 f8bc 	bl	8006b9c <_copy>
	add_round_key(state, s->words);
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	f107 0314 	add.w	r3, r7, #20
 8004a2a:	4611      	mov	r1, r2
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f7ff fde7 	bl	8004600 <add_round_key>

	for (i = 0; i < (Nr - 1); ++i) {
 8004a32:	2300      	movs	r3, #0
 8004a34:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a36:	e01c      	b.n	8004a72 <tc_aes_encrypt+0x86>
		sub_bytes(state);
 8004a38:	f107 0314 	add.w	r3, r7, #20
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f7ff feb1 	bl	80047a4 <sub_bytes>
		shift_rows(state);
 8004a42:	f107 0314 	add.w	r3, r7, #20
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7ff ff91 	bl	800496e <shift_rows>
		mix_columns(state);
 8004a4c:	f107 0314 	add.w	r3, r7, #20
 8004a50:	4618      	mov	r0, r3
 8004a52:	f7ff ff5a 	bl	800490a <mix_columns>
		add_round_key(state, s->words + Nb*(i+1));
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	011b      	lsls	r3, r3, #4
 8004a5e:	441a      	add	r2, r3
 8004a60:	f107 0314 	add.w	r3, r7, #20
 8004a64:	4611      	mov	r1, r2
 8004a66:	4618      	mov	r0, r3
 8004a68:	f7ff fdca 	bl	8004600 <add_round_key>
	for (i = 0; i < (Nr - 1); ++i) {
 8004a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6e:	3301      	adds	r3, #1
 8004a70:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a74:	2b08      	cmp	r3, #8
 8004a76:	d9df      	bls.n	8004a38 <tc_aes_encrypt+0x4c>
	}

	sub_bytes(state);
 8004a78:	f107 0314 	add.w	r3, r7, #20
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f7ff fe91 	bl	80047a4 <sub_bytes>
	shift_rows(state);
 8004a82:	f107 0314 	add.w	r3, r7, #20
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7ff ff71 	bl	800496e <shift_rows>
	add_round_key(state, s->words + Nb*(i+1));
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a90:	3301      	adds	r3, #1
 8004a92:	011b      	lsls	r3, r3, #4
 8004a94:	441a      	add	r2, r3
 8004a96:	f107 0314 	add.w	r3, r7, #20
 8004a9a:	4611      	mov	r1, r2
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7ff fdaf 	bl	8004600 <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
 8004aa2:	f107 0214 	add.w	r2, r7, #20
 8004aa6:	2310      	movs	r3, #16
 8004aa8:	2110      	movs	r1, #16
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	f002 f876 	bl	8006b9c <_copy>

	/* zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
 8004ab0:	f107 0314 	add.w	r3, r7, #20
 8004ab4:	2210      	movs	r2, #16
 8004ab6:	2100      	movs	r1, #0
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f002 f886 	bl	8006bca <_set>

	return TC_CRYPTO_SUCCESS;
 8004abe:	2301      	movs	r3, #1
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3728      	adds	r7, #40	@ 0x28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <uECC_vli_clear>:
{
	return 2 * curve->num_bytes;
}

void uECC_vli_clear(uECC_word_t *vli, wordcount_t num_words)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	70fb      	strb	r3, [r7, #3]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	73fb      	strb	r3, [r7, #15]
 8004ad8:	e00a      	b.n	8004af0 <uECC_vli_clear+0x28>
		 vli[i] = 0;
 8004ada:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004ae8:	7bfb      	ldrb	r3, [r7, #15]
 8004aea:	3301      	adds	r3, #1
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	73fb      	strb	r3, [r7, #15]
 8004af0:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8004af4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	dbee      	blt.n	8004ada <uECC_vli_clear+0x12>
	}
}
 8004afc:	bf00      	nop
 8004afe:	bf00      	nop
 8004b00:	3714      	adds	r7, #20
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr

08004b0a <uECC_vli_isZero>:

uECC_word_t uECC_vli_isZero(const uECC_word_t *vli, wordcount_t num_words)
{
 8004b0a:	b480      	push	{r7}
 8004b0c:	b085      	sub	sp, #20
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	6078      	str	r0, [r7, #4]
 8004b12:	460b      	mov	r3, r1
 8004b14:	70fb      	strb	r3, [r7, #3]
	uECC_word_t bits = 0;
 8004b16:	2300      	movs	r3, #0
 8004b18:	60fb      	str	r3, [r7, #12]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	72fb      	strb	r3, [r7, #11]
 8004b1e:	e00c      	b.n	8004b3a <uECC_vli_isZero+0x30>
		bits |= vli[i];
 8004b20:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	4413      	add	r3, r2
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < num_words; ++i) {
 8004b32:	7afb      	ldrb	r3, [r7, #11]
 8004b34:	3301      	adds	r3, #1
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	72fb      	strb	r3, [r7, #11]
 8004b3a:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8004b3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b42:	429a      	cmp	r2, r3
 8004b44:	dbec      	blt.n	8004b20 <uECC_vli_isZero+0x16>
	}
	return (bits == 0);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	bf0c      	ite	eq
 8004b4c:	2301      	moveq	r3, #1
 8004b4e:	2300      	movne	r3, #0
 8004b50:	b2db      	uxtb	r3, r3
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3714      	adds	r7, #20
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr

08004b5e <uECC_vli_testBit>:

uECC_word_t uECC_vli_testBit(const uECC_word_t *vli, bitcount_t bit)
{
 8004b5e:	b480      	push	{r7}
 8004b60:	b083      	sub	sp, #12
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
 8004b66:	460b      	mov	r3, r1
 8004b68:	807b      	strh	r3, [r7, #2]
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 8004b6a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004b6e:	115b      	asrs	r3, r3, #5
 8004b70:	b21b      	sxth	r3, r3
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	4413      	add	r3, r2
 8004b78:	681a      	ldr	r2, [r3, #0]
		((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK)));
 8004b7a:	887b      	ldrh	r3, [r7, #2]
 8004b7c:	f003 031f 	and.w	r3, r3, #31
 8004b80:	2101      	movs	r1, #1
 8004b82:	fa01 f303 	lsl.w	r3, r1, r3
	return (vli[bit >> uECC_WORD_BITS_SHIFT] &
 8004b86:	4013      	ands	r3, r2
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <vli_numDigits>:

/* Counts the number of words in vli. */
static wordcount_t vli_numDigits(const uECC_word_t *vli,
				 const wordcount_t max_words)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	70fb      	strb	r3, [r7, #3]

	wordcount_t i;
	/* Search from the end until we find a non-zero digit. We do it in reverse
	 * because we expect that most digits will be nonzero. */
	for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) {
 8004ba0:	78fb      	ldrb	r3, [r7, #3]
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	73fb      	strb	r3, [r7, #15]
 8004ba8:	e003      	b.n	8004bb2 <vli_numDigits+0x1e>
 8004baa:	7bfb      	ldrb	r3, [r7, #15]
 8004bac:	3b01      	subs	r3, #1
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	73fb      	strb	r3, [r7, #15]
 8004bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	db07      	blt.n	8004bca <vli_numDigits+0x36>
 8004bba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d0ef      	beq.n	8004baa <vli_numDigits+0x16>
	}

	return (i + 1);
 8004bca:	7bfb      	ldrb	r3, [r7, #15]
 8004bcc:	3301      	adds	r3, #1
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	b25b      	sxtb	r3, r3
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <uECC_vli_numBits>:

bitcount_t uECC_vli_numBits(const uECC_word_t *vli,
			    const wordcount_t max_words)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b086      	sub	sp, #24
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
 8004be6:	460b      	mov	r3, r1
 8004be8:	70fb      	strb	r3, [r7, #3]

	uECC_word_t i;
	uECC_word_t digit;

	wordcount_t num_digits = vli_numDigits(vli, max_words);
 8004bea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bee:	4619      	mov	r1, r3
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f7ff ffcf 	bl	8004b94 <vli_numDigits>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	73fb      	strb	r3, [r7, #15]
	if (num_digits == 0) {
 8004bfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d101      	bne.n	8004c06 <uECC_vli_numBits+0x28>
		return 0;
 8004c02:	2300      	movs	r3, #0
 8004c04:	e021      	b.n	8004c4a <uECC_vli_numBits+0x6c>
	}

	digit = vli[num_digits - 1];
 8004c06:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8004c0a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8004c0e:	4413      	add	r3, r2
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	4413      	add	r3, r2
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	617b      	str	r3, [r7, #20]
 8004c1e:	e005      	b.n	8004c2c <uECC_vli_numBits+0x4e>
		digit >>= 1;
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	085b      	lsrs	r3, r3, #1
 8004c24:	613b      	str	r3, [r7, #16]
	for (i = 0; digit; ++i) {
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	3301      	adds	r3, #1
 8004c2a:	617b      	str	r3, [r7, #20]
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1f6      	bne.n	8004c20 <uECC_vli_numBits+0x42>
	}

	return (((bitcount_t)(num_digits - 1) << uECC_WORD_BITS_SHIFT) + i);
 8004c32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	015b      	lsls	r3, r3, #5
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	4413      	add	r3, r2
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	b21b      	sxth	r3, r3
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3718      	adds	r7, #24
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}

08004c52 <uECC_vli_set>:

void uECC_vli_set(uECC_word_t *dest, const uECC_word_t *src,
		  wordcount_t num_words)
{
 8004c52:	b480      	push	{r7}
 8004c54:	b087      	sub	sp, #28
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	60f8      	str	r0, [r7, #12]
 8004c5a:	60b9      	str	r1, [r7, #8]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = 0; i < num_words; ++i) {
 8004c60:	2300      	movs	r3, #0
 8004c62:	75fb      	strb	r3, [r7, #23]
 8004c64:	e00f      	b.n	8004c86 <uECC_vli_set+0x34>
		dest[i] = src[i];
 8004c66:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	441a      	add	r2, r3
 8004c70:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	68f9      	ldr	r1, [r7, #12]
 8004c78:	440b      	add	r3, r1
 8004c7a:	6812      	ldr	r2, [r2, #0]
 8004c7c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004c7e:	7dfb      	ldrb	r3, [r7, #23]
 8004c80:	3301      	adds	r3, #1
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	75fb      	strb	r3, [r7, #23]
 8004c86:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8004c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	dbe9      	blt.n	8004c66 <uECC_vli_set+0x14>
  	}
}
 8004c92:	bf00      	nop
 8004c94:	bf00      	nop
 8004c96:	371c      	adds	r7, #28
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <uECC_vli_cmp_unsafe>:

cmpresult_t uECC_vli_cmp_unsafe(const uECC_word_t *left,
				const uECC_word_t *right,
				wordcount_t num_words)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b087      	sub	sp, #28
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	4613      	mov	r3, r2
 8004cac:	71fb      	strb	r3, [r7, #7]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 8004cae:	79fb      	ldrb	r3, [r7, #7]
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	75fb      	strb	r3, [r7, #23]
 8004cb6:	e024      	b.n	8004d02 <uECC_vli_cmp_unsafe+0x62>
		if (left[i] > right[i]) {
 8004cb8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	68b9      	ldr	r1, [r7, #8]
 8004ccc:	440b      	add	r3, r1
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d901      	bls.n	8004cd8 <uECC_vli_cmp_unsafe+0x38>
			return 1;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e019      	b.n	8004d0c <uECC_vli_cmp_unsafe+0x6c>
		} else if (left[i] < right[i]) {
 8004cd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	68fa      	ldr	r2, [r7, #12]
 8004ce0:	4413      	add	r3, r2
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004ce8:	009b      	lsls	r3, r3, #2
 8004cea:	68b9      	ldr	r1, [r7, #8]
 8004cec:	440b      	add	r3, r1
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d202      	bcs.n	8004cfa <uECC_vli_cmp_unsafe+0x5a>
			return -1;
 8004cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8004cf8:	e008      	b.n	8004d0c <uECC_vli_cmp_unsafe+0x6c>
	for (i = num_words - 1; i >= 0; --i) {
 8004cfa:	7dfb      	ldrb	r3, [r7, #23]
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	75fb      	strb	r3, [r7, #23]
 8004d02:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	dad6      	bge.n	8004cb8 <uECC_vli_cmp_unsafe+0x18>
		}
	}
	return 0;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	371c      	adds	r7, #28
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <uECC_vli_equal>:

uECC_word_t uECC_vli_equal(const uECC_word_t *left, const uECC_word_t *right,
			   wordcount_t num_words)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b087      	sub	sp, #28
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	4613      	mov	r3, r2
 8004d24:	71fb      	strb	r3, [r7, #7]

	uECC_word_t diff = 0;
 8004d26:	2300      	movs	r3, #0
 8004d28:	617b      	str	r3, [r7, #20]
	wordcount_t i;

	for (i = num_words - 1; i >= 0; --i) {
 8004d2a:	79fb      	ldrb	r3, [r7, #7]
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	74fb      	strb	r3, [r7, #19]
 8004d32:	e013      	b.n	8004d5c <uECC_vli_equal+0x44>
		diff |= (left[i] ^ right[i]);
 8004d34:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	68b9      	ldr	r1, [r7, #8]
 8004d48:	440b      	add	r3, r1
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4053      	eors	r3, r2
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	617b      	str	r3, [r7, #20]
	for (i = num_words - 1; i >= 0; --i) {
 8004d54:	7cfb      	ldrb	r3, [r7, #19]
 8004d56:	3b01      	subs	r3, #1
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	74fb      	strb	r3, [r7, #19]
 8004d5c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	dae7      	bge.n	8004d34 <uECC_vli_equal+0x1c>
	}
	return !(diff == 0);
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	bf14      	ite	ne
 8004d6a:	2301      	movne	r3, #1
 8004d6c:	2300      	moveq	r3, #0
 8004d6e:	b2db      	uxtb	r3, r3
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	371c      	adds	r7, #28
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <cond_set>:

uECC_word_t cond_set(uECC_word_t p_true, uECC_word_t p_false, unsigned int cond)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b085      	sub	sp, #20
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
	return (p_true*(cond)) | (p_false*(!cond));
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	fb03 f202 	mul.w	r2, r3, r2
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	bf0c      	ite	eq
 8004d96:	2301      	moveq	r3, #1
 8004d98:	2300      	movne	r3, #0
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	4619      	mov	r1, r3
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	fb01 f303 	mul.w	r3, r1, r3
 8004da4:	4313      	orrs	r3, r2
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3714      	adds	r7, #20
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <uECC_vli_sub>:

/* Computes result = left - right, returning borrow, in constant time.
 * Can modify in place. */
uECC_word_t uECC_vli_sub(uECC_word_t *result, const uECC_word_t *left,
			 const uECC_word_t *right, wordcount_t num_words)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b088      	sub	sp, #32
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	607a      	str	r2, [r7, #4]
 8004dbe:	70fb      	strb	r3, [r7, #3]
	uECC_word_t borrow = 0;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	76fb      	strb	r3, [r7, #27]
 8004dc8:	e039      	b.n	8004e3e <uECC_vli_sub+0x8c>
		uECC_word_t diff = left[i] - right[i] - borrow;
 8004dca:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	6879      	ldr	r1, [r7, #4]
 8004dde:	440b      	add	r3, r1
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	1ad2      	subs	r2, r2, r3
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (diff > left[i]);
 8004dea:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	68ba      	ldr	r2, [r7, #8]
 8004df2:	4413      	add	r3, r2
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	bf8c      	ite	hi
 8004dfc:	2301      	movhi	r3, #1
 8004dfe:	2300      	movls	r3, #0
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	613b      	str	r3, [r7, #16]
		borrow = cond_set(val, borrow, (diff != left[i]));
 8004e04:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	697a      	ldr	r2, [r7, #20]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	bf14      	ite	ne
 8004e16:	2301      	movne	r3, #1
 8004e18:	2300      	moveq	r3, #0
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	69f9      	ldr	r1, [r7, #28]
 8004e20:	6938      	ldr	r0, [r7, #16]
 8004e22:	f7ff ffab 	bl	8004d7c <cond_set>
 8004e26:	61f8      	str	r0, [r7, #28]

		result[i] = diff;
 8004e28:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	68fa      	ldr	r2, [r7, #12]
 8004e30:	4413      	add	r3, r2
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004e36:	7efb      	ldrb	r3, [r7, #27]
 8004e38:	3301      	adds	r3, #1
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	76fb      	strb	r3, [r7, #27]
 8004e3e:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8004e42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	dbbf      	blt.n	8004dca <uECC_vli_sub+0x18>
	}
	return borrow;
 8004e4a:	69fb      	ldr	r3, [r7, #28]
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3720      	adds	r7, #32
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <uECC_vli_add>:

/* Computes result = left + right, returning carry, in constant time.
 * Can modify in place. */
static uECC_word_t uECC_vli_add(uECC_word_t *result, const uECC_word_t *left,
				const uECC_word_t *right, wordcount_t num_words)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b088      	sub	sp, #32
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	607a      	str	r2, [r7, #4]
 8004e60:	70fb      	strb	r3, [r7, #3]
	uECC_word_t carry = 0;
 8004e62:	2300      	movs	r3, #0
 8004e64:	61fb      	str	r3, [r7, #28]
	wordcount_t i;
	for (i = 0; i < num_words; ++i) {
 8004e66:	2300      	movs	r3, #0
 8004e68:	76fb      	strb	r3, [r7, #27]
 8004e6a:	e039      	b.n	8004ee0 <uECC_vli_add+0x8c>
		uECC_word_t sum = left[i] + right[i] + carry;
 8004e6c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	68ba      	ldr	r2, [r7, #8]
 8004e74:	4413      	add	r3, r2
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	6879      	ldr	r1, [r7, #4]
 8004e80:	440b      	add	r3, r1
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4413      	add	r3, r2
 8004e86:	69fa      	ldr	r2, [r7, #28]
 8004e88:	4413      	add	r3, r2
 8004e8a:	617b      	str	r3, [r7, #20]
		uECC_word_t val = (sum < left[i]);
 8004e8c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	68ba      	ldr	r2, [r7, #8]
 8004e94:	4413      	add	r3, r2
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	697a      	ldr	r2, [r7, #20]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	bf34      	ite	cc
 8004e9e:	2301      	movcc	r3, #1
 8004ea0:	2300      	movcs	r3, #0
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	613b      	str	r3, [r7, #16]
		carry = cond_set(val, carry, (sum != left[i]));
 8004ea6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	68ba      	ldr	r2, [r7, #8]
 8004eae:	4413      	add	r3, r2
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	bf14      	ite	ne
 8004eb8:	2301      	movne	r3, #1
 8004eba:	2300      	moveq	r3, #0
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	69f9      	ldr	r1, [r7, #28]
 8004ec2:	6938      	ldr	r0, [r7, #16]
 8004ec4:	f7ff ff5a 	bl	8004d7c <cond_set>
 8004ec8:	61f8      	str	r0, [r7, #28]
		result[i] = sum;
 8004eca:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	697a      	ldr	r2, [r7, #20]
 8004ed6:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_words; ++i) {
 8004ed8:	7efb      	ldrb	r3, [r7, #27]
 8004eda:	3301      	adds	r3, #1
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	76fb      	strb	r3, [r7, #27]
 8004ee0:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8004ee4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	dbbf      	blt.n	8004e6c <uECC_vli_add+0x18>
	}
	return carry;
 8004eec:	69fb      	ldr	r3, [r7, #28]
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3720      	adds	r7, #32
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}

08004ef6 <uECC_vli_rshift1>:
	return (!equal - 2 * neg);
}

/* Computes vli = vli >> 1. */
static void uECC_vli_rshift1(uECC_word_t *vli, wordcount_t num_words)
{
 8004ef6:	b480      	push	{r7}
 8004ef8:	b087      	sub	sp, #28
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
 8004efe:	460b      	mov	r3, r1
 8004f00:	70fb      	strb	r3, [r7, #3]
	uECC_word_t *end = vli;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	613b      	str	r3, [r7, #16]
	uECC_word_t carry = 0;
 8004f06:	2300      	movs	r3, #0
 8004f08:	617b      	str	r3, [r7, #20]

	vli += num_words;
 8004f0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	4413      	add	r3, r2
 8004f14:	607b      	str	r3, [r7, #4]
	while (vli-- > end) {
 8004f16:	e00b      	b.n	8004f30 <uECC_vli_rshift1+0x3a>
		uECC_word_t temp = *vli;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	60fb      	str	r3, [r7, #12]
		*vli = (temp >> 1) | carry;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	085a      	lsrs	r2, r3, #1
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	431a      	orrs	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - 1);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	07db      	lsls	r3, r3, #31
 8004f2e:	617b      	str	r3, [r7, #20]
	while (vli-- > end) {
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	1f1a      	subs	r2, r3, #4
 8004f34:	607a      	str	r2, [r7, #4]
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d3ed      	bcc.n	8004f18 <uECC_vli_rshift1+0x22>
	}
}
 8004f3c:	bf00      	nop
 8004f3e:	bf00      	nop
 8004f40:	371c      	adds	r7, #28
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr

08004f4a <muladd>:

static void muladd(uECC_word_t a, uECC_word_t b, uECC_word_t *r0,
		   uECC_word_t *r1, uECC_word_t *r2)
{
 8004f4a:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8004f4e:	b091      	sub	sp, #68	@ 0x44
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8004f54:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004f56:	627a      	str	r2, [r7, #36]	@ 0x24
 8004f58:	623b      	str	r3, [r7, #32]

	uECC_dword_t p = (uECC_dword_t)a * b;
 8004f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	4698      	mov	r8, r3
 8004f60:	4691      	mov	r9, r2
 8004f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f64:	2200      	movs	r2, #0
 8004f66:	469a      	mov	sl, r3
 8004f68:	4693      	mov	fp, r2
 8004f6a:	fb0a f209 	mul.w	r2, sl, r9
 8004f6e:	fb08 f30b 	mul.w	r3, r8, fp
 8004f72:	4413      	add	r3, r2
 8004f74:	fba8 450a 	umull	r4, r5, r8, sl
 8004f78:	442b      	add	r3, r5
 8004f7a:	461d      	mov	r5, r3
 8004f7c:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
 8004f80:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
	uECC_dword_t r01 = ((uECC_dword_t)(*r1) << uECC_WORD_BITS) | *r0;
 8004f84:	6a3b      	ldr	r3, [r7, #32]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	61bb      	str	r3, [r7, #24]
 8004f8c:	61fa      	str	r2, [r7, #28]
 8004f8e:	f04f 0200 	mov.w	r2, #0
 8004f92:	f04f 0300 	mov.w	r3, #0
 8004f96:	69b9      	ldr	r1, [r7, #24]
 8004f98:	000b      	movs	r3, r1
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f9e:	6809      	ldr	r1, [r1, #0]
 8004fa0:	2000      	movs	r0, #0
 8004fa2:	6139      	str	r1, [r7, #16]
 8004fa4:	6178      	str	r0, [r7, #20]
 8004fa6:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004faa:	4621      	mov	r1, r4
 8004fac:	4311      	orrs	r1, r2
 8004fae:	60b9      	str	r1, [r7, #8]
 8004fb0:	4629      	mov	r1, r5
 8004fb2:	4319      	orrs	r1, r3
 8004fb4:	60f9      	str	r1, [r7, #12]
 8004fb6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004fba:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	r01 += p;
 8004fbe:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8004fc2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004fc6:	1884      	adds	r4, r0, r2
 8004fc8:	603c      	str	r4, [r7, #0]
 8004fca:	eb41 0303 	adc.w	r3, r1, r3
 8004fce:	607b      	str	r3, [r7, #4]
 8004fd0:	e9d7 3400 	ldrd	r3, r4, [r7]
 8004fd4:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30
	*r2 += (r01 < p);
 8004fd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004fda:	681c      	ldr	r4, [r3, #0]
 8004fdc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8004fe0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004fe4:	4290      	cmp	r0, r2
 8004fe6:	eb71 0303 	sbcs.w	r3, r1, r3
 8004fea:	bf34      	ite	cc
 8004fec:	2301      	movcc	r3, #1
 8004fee:	2300      	movcs	r3, #0
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	18e2      	adds	r2, r4, r3
 8004ff4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ff6:	601a      	str	r2, [r3, #0]
	*r1 = r01 >> uECC_WORD_BITS;
 8004ff8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8004ffc:	f04f 0200 	mov.w	r2, #0
 8005000:	f04f 0300 	mov.w	r3, #0
 8005004:	000a      	movs	r2, r1
 8005006:	2300      	movs	r3, #0
 8005008:	6a3b      	ldr	r3, [r7, #32]
 800500a:	601a      	str	r2, [r3, #0]
	*r0 = (uECC_word_t)r01;
 800500c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800500e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005010:	601a      	str	r2, [r3, #0]

}
 8005012:	bf00      	nop
 8005014:	3744      	adds	r7, #68	@ 0x44
 8005016:	46bd      	mov	sp, r7
 8005018:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800501c:	4770      	bx	lr

0800501e <uECC_vli_mult>:

/* Computes result = left * right. Result must be 2 * num_words long. */
static void uECC_vli_mult(uECC_word_t *result, const uECC_word_t *left,
			  const uECC_word_t *right, wordcount_t num_words)
{
 800501e:	b590      	push	{r4, r7, lr}
 8005020:	b08b      	sub	sp, #44	@ 0x2c
 8005022:	af02      	add	r7, sp, #8
 8005024:	60f8      	str	r0, [r7, #12]
 8005026:	60b9      	str	r1, [r7, #8]
 8005028:	607a      	str	r2, [r7, #4]
 800502a:	70fb      	strb	r3, [r7, #3]

	uECC_word_t r0 = 0;
 800502c:	2300      	movs	r3, #0
 800502e:	61bb      	str	r3, [r7, #24]
	uECC_word_t r1 = 0;
 8005030:	2300      	movs	r3, #0
 8005032:	617b      	str	r3, [r7, #20]
	uECC_word_t r2 = 0;
 8005034:	2300      	movs	r3, #0
 8005036:	613b      	str	r3, [r7, #16]
	wordcount_t i, k;

	/* Compute each digit of result in sequence, maintaining the carries. */
	for (k = 0; k < num_words; ++k) {
 8005038:	2300      	movs	r3, #0
 800503a:	77bb      	strb	r3, [r7, #30]
 800503c:	e036      	b.n	80050ac <uECC_vli_mult+0x8e>

		for (i = 0; i <= k; ++i) {
 800503e:	2300      	movs	r3, #0
 8005040:	77fb      	strb	r3, [r7, #31]
 8005042:	e01c      	b.n	800507e <uECC_vli_mult+0x60>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 8005044:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	68ba      	ldr	r2, [r7, #8]
 800504c:	4413      	add	r3, r2
 800504e:	6818      	ldr	r0, [r3, #0]
 8005050:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8005054:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	4413      	add	r3, r2
 8005060:	6819      	ldr	r1, [r3, #0]
 8005062:	f107 0414 	add.w	r4, r7, #20
 8005066:	f107 0218 	add.w	r2, r7, #24
 800506a:	f107 0310 	add.w	r3, r7, #16
 800506e:	9300      	str	r3, [sp, #0]
 8005070:	4623      	mov	r3, r4
 8005072:	f7ff ff6a 	bl	8004f4a <muladd>
		for (i = 0; i <= k; ++i) {
 8005076:	7ffb      	ldrb	r3, [r7, #31]
 8005078:	3301      	adds	r3, #1
 800507a:	b2db      	uxtb	r3, r3
 800507c:	77fb      	strb	r3, [r7, #31]
 800507e:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8005082:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005086:	429a      	cmp	r2, r3
 8005088:	dddc      	ble.n	8005044 <uECC_vli_mult+0x26>
		}

		result[k] = r0;
 800508a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	4413      	add	r3, r2
 8005094:	69ba      	ldr	r2, [r7, #24]
 8005096:	601a      	str	r2, [r3, #0]
		r0 = r1;
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	617b      	str	r3, [r7, #20]
		r2 = 0;
 80050a0:	2300      	movs	r3, #0
 80050a2:	613b      	str	r3, [r7, #16]
	for (k = 0; k < num_words; ++k) {
 80050a4:	7fbb      	ldrb	r3, [r7, #30]
 80050a6:	3301      	adds	r3, #1
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	77bb      	strb	r3, [r7, #30]
 80050ac:	f997 201e 	ldrsb.w	r2, [r7, #30]
 80050b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	dbc2      	blt.n	800503e <uECC_vli_mult+0x20>
	}

	for (k = num_words; k < num_words * 2 - 1; ++k) {
 80050b8:	78fb      	ldrb	r3, [r7, #3]
 80050ba:	77bb      	strb	r3, [r7, #30]
 80050bc:	e03b      	b.n	8005136 <uECC_vli_mult+0x118>

		for (i = (k + 1) - num_words; i < num_words; ++i) {
 80050be:	7fba      	ldrb	r2, [r7, #30]
 80050c0:	78fb      	ldrb	r3, [r7, #3]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	3301      	adds	r3, #1
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	77fb      	strb	r3, [r7, #31]
 80050cc:	e01c      	b.n	8005108 <uECC_vli_mult+0xea>
			muladd(left[i], right[k - i], &r0, &r1, &r2);
 80050ce:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	4413      	add	r3, r2
 80050d8:	6818      	ldr	r0, [r3, #0]
 80050da:	f997 201e 	ldrsb.w	r2, [r7, #30]
 80050de:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	4413      	add	r3, r2
 80050ea:	6819      	ldr	r1, [r3, #0]
 80050ec:	f107 0414 	add.w	r4, r7, #20
 80050f0:	f107 0218 	add.w	r2, r7, #24
 80050f4:	f107 0310 	add.w	r3, r7, #16
 80050f8:	9300      	str	r3, [sp, #0]
 80050fa:	4623      	mov	r3, r4
 80050fc:	f7ff ff25 	bl	8004f4a <muladd>
		for (i = (k + 1) - num_words; i < num_words; ++i) {
 8005100:	7ffb      	ldrb	r3, [r7, #31]
 8005102:	3301      	adds	r3, #1
 8005104:	b2db      	uxtb	r3, r3
 8005106:	77fb      	strb	r3, [r7, #31]
 8005108:	f997 201f 	ldrsb.w	r2, [r7, #31]
 800510c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005110:	429a      	cmp	r2, r3
 8005112:	dbdc      	blt.n	80050ce <uECC_vli_mult+0xb0>
		}
		result[k] = r0;
 8005114:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	68fa      	ldr	r2, [r7, #12]
 800511c:	4413      	add	r3, r2
 800511e:	69ba      	ldr	r2, [r7, #24]
 8005120:	601a      	str	r2, [r3, #0]
		r0 = r1;
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	61bb      	str	r3, [r7, #24]
		r1 = r2;
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	617b      	str	r3, [r7, #20]
		r2 = 0;
 800512a:	2300      	movs	r3, #0
 800512c:	613b      	str	r3, [r7, #16]
	for (k = num_words; k < num_words * 2 - 1; ++k) {
 800512e:	7fbb      	ldrb	r3, [r7, #30]
 8005130:	3301      	adds	r3, #1
 8005132:	b2db      	uxtb	r3, r3
 8005134:	77bb      	strb	r3, [r7, #30]
 8005136:	f997 201e 	ldrsb.w	r2, [r7, #30]
 800513a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800513e:	005b      	lsls	r3, r3, #1
 8005140:	3b01      	subs	r3, #1
 8005142:	429a      	cmp	r2, r3
 8005144:	dbbb      	blt.n	80050be <uECC_vli_mult+0xa0>
	}
	result[num_words * 2 - 1] = r0;
 8005146:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800514a:	00db      	lsls	r3, r3, #3
 800514c:	3b04      	subs	r3, #4
 800514e:	68fa      	ldr	r2, [r7, #12]
 8005150:	4413      	add	r3, r2
 8005152:	69ba      	ldr	r2, [r7, #24]
 8005154:	601a      	str	r2, [r3, #0]
}
 8005156:	bf00      	nop
 8005158:	3724      	adds	r7, #36	@ 0x24
 800515a:	46bd      	mov	sp, r7
 800515c:	bd90      	pop	{r4, r7, pc}

0800515e <uECC_vli_modAdd>:

void uECC_vli_modAdd(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 800515e:	b580      	push	{r7, lr}
 8005160:	b086      	sub	sp, #24
 8005162:	af00      	add	r7, sp, #0
 8005164:	60f8      	str	r0, [r7, #12]
 8005166:	60b9      	str	r1, [r7, #8]
 8005168:	607a      	str	r2, [r7, #4]
 800516a:	603b      	str	r3, [r7, #0]
	uECC_word_t carry = uECC_vli_add(result, left, right, num_words);
 800516c:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	68b9      	ldr	r1, [r7, #8]
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f7ff fe6d 	bl	8004e54 <uECC_vli_add>
 800517a:	6178      	str	r0, [r7, #20]
	if (carry || uECC_vli_cmp_unsafe(mod, result, num_words) != 1) {
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d109      	bne.n	8005196 <uECC_vli_modAdd+0x38>
 8005182:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8005186:	461a      	mov	r2, r3
 8005188:	68f9      	ldr	r1, [r7, #12]
 800518a:	6838      	ldr	r0, [r7, #0]
 800518c:	f7ff fd88 	bl	8004ca0 <uECC_vli_cmp_unsafe>
 8005190:	4603      	mov	r3, r0
 8005192:	2b01      	cmp	r3, #1
 8005194:	d006      	beq.n	80051a4 <uECC_vli_modAdd+0x46>
	/* result > mod (result = mod + remainder), so subtract mod to get
	 * remainder. */
		uECC_vli_sub(result, result, mod, num_words);
 8005196:	f997 3020 	ldrsb.w	r3, [r7, #32]
 800519a:	683a      	ldr	r2, [r7, #0]
 800519c:	68f9      	ldr	r1, [r7, #12]
 800519e:	68f8      	ldr	r0, [r7, #12]
 80051a0:	f7ff fe07 	bl	8004db2 <uECC_vli_sub>
	}
}
 80051a4:	bf00      	nop
 80051a6:	3718      	adds	r7, #24
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <uECC_vli_modSub>:

void uECC_vli_modSub(uECC_word_t *result, const uECC_word_t *left,
		     const uECC_word_t *right, const uECC_word_t *mod,
		     wordcount_t num_words)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b086      	sub	sp, #24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	607a      	str	r2, [r7, #4]
 80051b8:	603b      	str	r3, [r7, #0]
	uECC_word_t l_borrow = uECC_vli_sub(result, left, right, num_words);
 80051ba:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	68b9      	ldr	r1, [r7, #8]
 80051c2:	68f8      	ldr	r0, [r7, #12]
 80051c4:	f7ff fdf5 	bl	8004db2 <uECC_vli_sub>
 80051c8:	6178      	str	r0, [r7, #20]
	if (l_borrow) {
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d006      	beq.n	80051de <uECC_vli_modSub+0x32>
		/* In this case, result == -diff == (max int) - diff. Since -x % d == d - x,
		 * we can get the correct result from result + mod (with overflow). */
		uECC_vli_add(result, result, mod, num_words);
 80051d0:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80051d4:	683a      	ldr	r2, [r7, #0]
 80051d6:	68f9      	ldr	r1, [r7, #12]
 80051d8:	68f8      	ldr	r0, [r7, #12]
 80051da:	f7ff fe3b 	bl	8004e54 <uECC_vli_add>
	}
}
 80051de:	bf00      	nop
 80051e0:	3718      	adds	r7, #24
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}

080051e6 <uECC_vli_mmod>:

/* Computes result = product % mod, where product is 2N words long. */
/* Currently only designed to work for curve_p or curve_n. */
void uECC_vli_mmod(uECC_word_t *result, uECC_word_t *product,
    		   const uECC_word_t *mod, wordcount_t num_words)
{
 80051e6:	b590      	push	{r4, r7, lr}
 80051e8:	b0ad      	sub	sp, #180	@ 0xb4
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	60f8      	str	r0, [r7, #12]
 80051ee:	60b9      	str	r1, [r7, #8]
 80051f0:	607a      	str	r2, [r7, #4]
 80051f2:	70fb      	strb	r3, [r7, #3]
	uECC_word_t mod_multiple[2 * NUM_ECC_WORDS];
	uECC_word_t tmp[2 * NUM_ECC_WORDS];
	uECC_word_t *v[2] = {tmp, product};
 80051f4:	f107 0318 	add.w	r3, r7, #24
 80051f8:	613b      	str	r3, [r7, #16]
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	617b      	str	r3, [r7, #20]
	uECC_word_t index;

	/* Shift mod so its highest set bit is at the maximum position. */
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 80051fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005202:	b29b      	uxth	r3, r3
 8005204:	019b      	lsls	r3, r3, #6
 8005206:	b29c      	uxth	r4, r3
			   uECC_vli_numBits(mod, num_words);
 8005208:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800520c:	4619      	mov	r1, r3
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f7ff fce5 	bl	8004bde <uECC_vli_numBits>
 8005214:	4603      	mov	r3, r0
 8005216:	b29b      	uxth	r3, r3
	bitcount_t shift = (num_words * 2 * uECC_WORD_BITS) -
 8005218:	1ae3      	subs	r3, r4, r3
 800521a:	b29b      	uxth	r3, r3
 800521c:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
	wordcount_t word_shift = shift / uECC_WORD_BITS;
 8005220:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8005224:	2b00      	cmp	r3, #0
 8005226:	da00      	bge.n	800522a <uECC_vli_mmod+0x44>
 8005228:	331f      	adds	r3, #31
 800522a:	115b      	asrs	r3, r3, #5
 800522c:	b21b      	sxth	r3, r3
 800522e:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
	wordcount_t bit_shift = shift % uECC_WORD_BITS;
 8005232:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8005236:	425a      	negs	r2, r3
 8005238:	f003 031f 	and.w	r3, r3, #31
 800523c:	f002 021f 	and.w	r2, r2, #31
 8005240:	bf58      	it	pl
 8005242:	4253      	negpl	r3, r2
 8005244:	b21b      	sxth	r3, r3
 8005246:	f887 309d 	strb.w	r3, [r7, #157]	@ 0x9d
	uECC_word_t carry = 0;
 800524a:	2300      	movs	r3, #0
 800524c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	uECC_vli_clear(mod_multiple, word_shift);
 8005250:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 8005254:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8005258:	4611      	mov	r1, r2
 800525a:	4618      	mov	r0, r3
 800525c:	f7ff fc34 	bl	8004ac8 <uECC_vli_clear>
	if (bit_shift > 0) {
 8005260:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8005264:	2b00      	cmp	r3, #0
 8005266:	dd34      	ble.n	80052d2 <uECC_vli_mmod+0xec>
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 8005268:	2300      	movs	r3, #0
 800526a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800526e:	e029      	b.n	80052c4 <uECC_vli_mmod+0xde>
			mod_multiple[word_shift + index] = (mod[index] << bit_shift) | carry;
 8005270:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	4413      	add	r3, r2
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 8005280:	fa02 f103 	lsl.w	r1, r2, r3
 8005284:	f997 209e 	ldrsb.w	r2, [r7, #158]	@ 0x9e
 8005288:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800528c:	4413      	add	r3, r2
 800528e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8005292:	430a      	orrs	r2, r1
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	33b0      	adds	r3, #176	@ 0xb0
 8005298:	443b      	add	r3, r7
 800529a:	f843 2c58 	str.w	r2, [r3, #-88]
			carry = mod[index] >> (uECC_WORD_BITS - bit_shift);
 800529e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	4413      	add	r3, r2
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	f997 309d 	ldrsb.w	r3, [r7, #157]	@ 0x9d
 80052ae:	f1c3 0320 	rsb	r3, r3, #32
 80052b2:	fa22 f303 	lsr.w	r3, r2, r3
 80052b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		for(index = 0; index < (uECC_word_t)num_words; ++index) {
 80052ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80052be:	3301      	adds	r3, #1
 80052c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052c8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d3cf      	bcc.n	8005270 <uECC_vli_mmod+0x8a>
 80052d0:	e00b      	b.n	80052ea <uECC_vli_mmod+0x104>
		}
	} else {
		uECC_vli_set(mod_multiple + word_shift, mod, num_words);
 80052d2:	f997 309e 	ldrsb.w	r3, [r7, #158]	@ 0x9e
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 80052dc:	4413      	add	r3, r2
 80052de:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80052e2:	6879      	ldr	r1, [r7, #4]
 80052e4:	4618      	mov	r0, r3
 80052e6:	f7ff fcb4 	bl	8004c52 <uECC_vli_set>
	}

	for (index = 1; shift >= 0; --shift) {
 80052ea:	2301      	movs	r3, #1
 80052ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052f0:	e09f      	b.n	8005432 <uECC_vli_mmod+0x24c>
		uECC_word_t borrow = 0;
 80052f2:	2300      	movs	r3, #0
 80052f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		wordcount_t i;
		for (i = 0; i < num_words * 2; ++i) {
 80052f8:	2300      	movs	r3, #0
 80052fa:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 80052fe:	e053      	b.n	80053a8 <uECC_vli_mmod+0x1c2>
			uECC_word_t diff = v[index][i] - mod_multiple[i] - borrow;
 8005300:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005304:	009b      	lsls	r3, r3, #2
 8005306:	33b0      	adds	r3, #176	@ 0xb0
 8005308:	443b      	add	r3, r7
 800530a:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 800530e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	4413      	add	r3, r2
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	33b0      	adds	r3, #176	@ 0xb0
 8005320:	443b      	add	r3, r7
 8005322:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8005326:	1ad2      	subs	r2, r2, r3
 8005328:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			if (diff != v[index][i]) {
 8005332:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	33b0      	adds	r3, #176	@ 0xb0
 800533a:	443b      	add	r3, r7
 800533c:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8005340:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8005344:	009b      	lsls	r3, r3, #2
 8005346:	4413      	add	r3, r2
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800534e:	429a      	cmp	r2, r3
 8005350:	d014      	beq.n	800537c <uECC_vli_mmod+0x196>
				borrow = (diff > v[index][i]);
 8005352:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	33b0      	adds	r3, #176	@ 0xb0
 800535a:	443b      	add	r3, r7
 800535c:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 8005360:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	4413      	add	r3, r2
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800536e:	429a      	cmp	r2, r3
 8005370:	bf8c      	ite	hi
 8005372:	2301      	movhi	r3, #1
 8005374:	2300      	movls	r3, #0
 8005376:	b2db      	uxtb	r3, r3
 8005378:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			}
			v[1 - index][i] = diff;
 800537c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005380:	f1c3 0301 	rsb	r3, r3, #1
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	33b0      	adds	r3, #176	@ 0xb0
 8005388:	443b      	add	r3, r7
 800538a:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 800538e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	4413      	add	r3, r2
 8005396:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800539a:	601a      	str	r2, [r3, #0]
		for (i = 0; i < num_words * 2; ++i) {
 800539c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80053a0:	3301      	adds	r3, #1
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 80053a8:	f997 209f 	ldrsb.w	r2, [r7, #159]	@ 0x9f
 80053ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053b0:	005b      	lsls	r3, r3, #1
 80053b2:	429a      	cmp	r2, r3
 80053b4:	dba4      	blt.n	8005300 <uECC_vli_mmod+0x11a>
		}
		/* Swap the index if there was no borrow */
		index = !(index ^ borrow);
 80053b6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80053ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80053be:	429a      	cmp	r2, r3
 80053c0:	bf0c      	ite	eq
 80053c2:	2301      	moveq	r3, #1
 80053c4:	2300      	movne	r3, #0
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		uECC_vli_rshift1(mod_multiple, num_words);
 80053cc:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80053d0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80053d4:	4611      	mov	r1, r2
 80053d6:	4618      	mov	r0, r3
 80053d8:	f7ff fd8d 	bl	8004ef6 <uECC_vli_rshift1>
		mod_multiple[num_words - 1] |= mod_multiple[num_words] <<
 80053dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053e0:	3b01      	subs	r3, #1
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	33b0      	adds	r3, #176	@ 0xb0
 80053e6:	443b      	add	r3, r7
 80053e8:	f853 1c58 	ldr.w	r1, [r3, #-88]
 80053ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	33b0      	adds	r3, #176	@ 0xb0
 80053f4:	443b      	add	r3, r7
 80053f6:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80053fa:	07da      	lsls	r2, r3, #31
 80053fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005400:	3b01      	subs	r3, #1
 8005402:	430a      	orrs	r2, r1
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	33b0      	adds	r3, #176	@ 0xb0
 8005408:	443b      	add	r3, r7
 800540a:	f843 2c58 	str.w	r2, [r3, #-88]
					       (uECC_WORD_BITS - 1);
		uECC_vli_rshift1(mod_multiple + num_words, num_words);
 800540e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8005418:	4413      	add	r3, r2
 800541a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800541e:	4611      	mov	r1, r2
 8005420:	4618      	mov	r0, r3
 8005422:	f7ff fd68 	bl	8004ef6 <uECC_vli_rshift1>
	for (index = 1; shift >= 0; --shift) {
 8005426:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800542a:	3b01      	subs	r3, #1
 800542c:	b29b      	uxth	r3, r3
 800542e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
 8005432:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8005436:	2b00      	cmp	r3, #0
 8005438:	f6bf af5b 	bge.w	80052f2 <uECC_vli_mmod+0x10c>
	}
	uECC_vli_set(result, v[index], num_words);
 800543c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	33b0      	adds	r3, #176	@ 0xb0
 8005444:	443b      	add	r3, r7
 8005446:	f853 3ca0 	ldr.w	r3, [r3, #-160]
 800544a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800544e:	4619      	mov	r1, r3
 8005450:	68f8      	ldr	r0, [r7, #12]
 8005452:	f7ff fbfe 	bl	8004c52 <uECC_vli_set>
}
 8005456:	bf00      	nop
 8005458:	37b4      	adds	r7, #180	@ 0xb4
 800545a:	46bd      	mov	sp, r7
 800545c:	bd90      	pop	{r4, r7, pc}

0800545e <uECC_vli_modMult>:

void uECC_vli_modMult(uECC_word_t *result, const uECC_word_t *left,
		      const uECC_word_t *right, const uECC_word_t *mod,
		      wordcount_t num_words)
{
 800545e:	b580      	push	{r7, lr}
 8005460:	b094      	sub	sp, #80	@ 0x50
 8005462:	af00      	add	r7, sp, #0
 8005464:	60f8      	str	r0, [r7, #12]
 8005466:	60b9      	str	r1, [r7, #8]
 8005468:	607a      	str	r2, [r7, #4]
 800546a:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, num_words);
 800546c:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 8005470:	f107 0010 	add.w	r0, r7, #16
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	68b9      	ldr	r1, [r7, #8]
 8005478:	f7ff fdd1 	bl	800501e <uECC_vli_mult>
	uECC_vli_mmod(result, product, mod, num_words);
 800547c:	f997 3058 	ldrsb.w	r3, [r7, #88]	@ 0x58
 8005480:	f107 0110 	add.w	r1, r7, #16
 8005484:	683a      	ldr	r2, [r7, #0]
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f7ff fead 	bl	80051e6 <uECC_vli_mmod>
}
 800548c:	bf00      	nop
 800548e:	3750      	adds	r7, #80	@ 0x50
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <uECC_vli_modMult_fast>:

void uECC_vli_modMult_fast(uECC_word_t *result, const uECC_word_t *left,
			   const uECC_word_t *right, uECC_Curve curve)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b094      	sub	sp, #80	@ 0x50
 8005498:	af00      	add	r7, sp, #0
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	607a      	str	r2, [r7, #4]
 80054a0:	603b      	str	r3, [r7, #0]
	uECC_word_t product[2 * NUM_ECC_WORDS];
	uECC_vli_mult(product, left, right, curve->num_words);
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	f993 3000 	ldrsb.w	r3, [r3]
 80054a8:	f107 0010 	add.w	r0, r7, #16
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	68b9      	ldr	r1, [r7, #8]
 80054b0:	f7ff fdb5 	bl	800501e <uECC_vli_mult>

	curve->mmod_fast(result, product);
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80054ba:	f107 0210 	add.w	r2, r7, #16
 80054be:	4611      	mov	r1, r2
 80054c0:	68f8      	ldr	r0, [r7, #12]
 80054c2:	4798      	blx	r3
}
 80054c4:	bf00      	nop
 80054c6:	3750      	adds	r7, #80	@ 0x50
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}

080054cc <uECC_vli_modSquare_fast>:

static void uECC_vli_modSquare_fast(uECC_word_t *result,
				    const uECC_word_t *left,
				    uECC_Curve curve)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
	uECC_vli_modMult_fast(result, left, left, curve);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	68ba      	ldr	r2, [r7, #8]
 80054dc:	68b9      	ldr	r1, [r7, #8]
 80054de:	68f8      	ldr	r0, [r7, #12]
 80054e0:	f7ff ffd8 	bl	8005494 <uECC_vli_modMult_fast>
}
 80054e4:	bf00      	nop
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <vli_modInv_update>:
#define EVEN(vli) (!(vli[0] & 1))

static void vli_modInv_update(uECC_word_t *uv,
			      const uECC_word_t *mod,
			      wordcount_t num_words)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b086      	sub	sp, #24
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	4613      	mov	r3, r2
 80054f8:	71fb      	strb	r3, [r7, #7]

	uECC_word_t carry = 0;
 80054fa:	2300      	movs	r3, #0
 80054fc:	617b      	str	r3, [r7, #20]

	if (!EVEN(uv)) {
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0301 	and.w	r3, r3, #1
 8005506:	2b00      	cmp	r3, #0
 8005508:	d007      	beq.n	800551a <vli_modInv_update+0x2e>
		carry = uECC_vli_add(uv, uv, mod, num_words);
 800550a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800550e:	68ba      	ldr	r2, [r7, #8]
 8005510:	68f9      	ldr	r1, [r7, #12]
 8005512:	68f8      	ldr	r0, [r7, #12]
 8005514:	f7ff fc9e 	bl	8004e54 <uECC_vli_add>
 8005518:	6178      	str	r0, [r7, #20]
	}
	uECC_vli_rshift1(uv, num_words);
 800551a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800551e:	4619      	mov	r1, r3
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f7ff fce8 	bl	8004ef6 <uECC_vli_rshift1>
	if (carry) {
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d013      	beq.n	8005554 <vli_modInv_update+0x68>
		uv[num_words - 1] |= HIGH_BIT_SET;
 800552c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8005530:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005534:	4413      	add	r3, r2
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	4413      	add	r3, r2
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8005542:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005546:	440b      	add	r3, r1
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	68f9      	ldr	r1, [r7, #12]
 800554c:	440b      	add	r3, r1
 800554e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8005552:	601a      	str	r2, [r3, #0]
	}
}
 8005554:	bf00      	nop
 8005556:	3718      	adds	r7, #24
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <uECC_vli_modInv>:

void uECC_vli_modInv(uECC_word_t *result, const uECC_word_t *input,
		     const uECC_word_t *mod, wordcount_t num_words)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b0a6      	sub	sp, #152	@ 0x98
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]
 8005568:	70fb      	strb	r3, [r7, #3]
	uECC_word_t a[NUM_ECC_WORDS], b[NUM_ECC_WORDS];
	uECC_word_t u[NUM_ECC_WORDS], v[NUM_ECC_WORDS];
	cmpresult_t cmpResult;

	if (uECC_vli_isZero(input, num_words)) {
 800556a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800556e:	4619      	mov	r1, r3
 8005570:	68b8      	ldr	r0, [r7, #8]
 8005572:	f7ff faca 	bl	8004b0a <uECC_vli_isZero>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d006      	beq.n	800558a <uECC_vli_modInv+0x2e>
		uECC_vli_clear(result, num_words);
 800557c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005580:	4619      	mov	r1, r3
 8005582:	68f8      	ldr	r0, [r7, #12]
 8005584:	f7ff faa0 	bl	8004ac8 <uECC_vli_clear>
 8005588:	e0de      	b.n	8005748 <uECC_vli_modInv+0x1ec>
		return;
	}

	uECC_vli_set(a, input, num_words);
 800558a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800558e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005592:	68b9      	ldr	r1, [r7, #8]
 8005594:	4618      	mov	r0, r3
 8005596:	f7ff fb5c 	bl	8004c52 <uECC_vli_set>
	uECC_vli_set(b, mod, num_words);
 800559a:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800559e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80055a2:	6879      	ldr	r1, [r7, #4]
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7ff fb54 	bl	8004c52 <uECC_vli_set>
	uECC_vli_clear(u, num_words);
 80055aa:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80055ae:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80055b2:	4611      	mov	r1, r2
 80055b4:	4618      	mov	r0, r3
 80055b6:	f7ff fa87 	bl	8004ac8 <uECC_vli_clear>
	u[0] = 1;
 80055ba:	2301      	movs	r3, #1
 80055bc:	637b      	str	r3, [r7, #52]	@ 0x34
	uECC_vli_clear(v, num_words);
 80055be:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80055c2:	f107 0314 	add.w	r3, r7, #20
 80055c6:	4611      	mov	r1, r2
 80055c8:	4618      	mov	r0, r3
 80055ca:	f7ff fa7d 	bl	8004ac8 <uECC_vli_clear>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 80055ce:	e0a2      	b.n	8005716 <uECC_vli_modInv+0x1ba>
		if (EVEN(a)) {
 80055d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80055d2:	f003 0301 	and.w	r3, r3, #1
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d110      	bne.n	80055fc <uECC_vli_modInv+0xa0>
			uECC_vli_rshift1(a, num_words);
 80055da:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80055de:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80055e2:	4611      	mov	r1, r2
 80055e4:	4618      	mov	r0, r3
 80055e6:	f7ff fc86 	bl	8004ef6 <uECC_vli_rshift1>
      			vli_modInv_update(u, mod, num_words);
 80055ea:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80055ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80055f2:	6879      	ldr	r1, [r7, #4]
 80055f4:	4618      	mov	r0, r3
 80055f6:	f7ff ff79 	bl	80054ec <vli_modInv_update>
 80055fa:	e08c      	b.n	8005716 <uECC_vli_modInv+0x1ba>
    		} else if (EVEN(b)) {
 80055fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	2b00      	cmp	r3, #0
 8005604:	d110      	bne.n	8005628 <uECC_vli_modInv+0xcc>
			uECC_vli_rshift1(b, num_words);
 8005606:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800560a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800560e:	4611      	mov	r1, r2
 8005610:	4618      	mov	r0, r3
 8005612:	f7ff fc70 	bl	8004ef6 <uECC_vli_rshift1>
			vli_modInv_update(v, mod, num_words);
 8005616:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800561a:	f107 0314 	add.w	r3, r7, #20
 800561e:	6879      	ldr	r1, [r7, #4]
 8005620:	4618      	mov	r0, r3
 8005622:	f7ff ff63 	bl	80054ec <vli_modInv_update>
 8005626:	e076      	b.n	8005716 <uECC_vli_modInv+0x1ba>
		} else if (cmpResult > 0) {
 8005628:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 800562c:	2b00      	cmp	r3, #0
 800562e:	dd39      	ble.n	80056a4 <uECC_vli_modInv+0x148>
			uECC_vli_sub(a, a, b, num_words);
 8005630:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005634:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8005638:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 800563c:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8005640:	f7ff fbb7 	bl	8004db2 <uECC_vli_sub>
			uECC_vli_rshift1(a, num_words);
 8005644:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005648:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800564c:	4611      	mov	r1, r2
 800564e:	4618      	mov	r0, r3
 8005650:	f7ff fc51 	bl	8004ef6 <uECC_vli_rshift1>
			if (uECC_vli_cmp_unsafe(u, v, num_words) < 0) {
 8005654:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005658:	f107 0114 	add.w	r1, r7, #20
 800565c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005660:	4618      	mov	r0, r3
 8005662:	f7ff fb1d 	bl	8004ca0 <uECC_vli_cmp_unsafe>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	da08      	bge.n	800567e <uECC_vli_modInv+0x122>
        			uECC_vli_add(u, u, mod, num_words);
 800566c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005670:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8005674:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	f7ff fbeb 	bl	8004e54 <uECC_vli_add>
      			}
      			uECC_vli_sub(u, u, v, num_words);
 800567e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005682:	f107 0214 	add.w	r2, r7, #20
 8005686:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 800568a:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800568e:	f7ff fb90 	bl	8004db2 <uECC_vli_sub>
      			vli_modInv_update(u, mod, num_words);
 8005692:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8005696:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800569a:	6879      	ldr	r1, [r7, #4]
 800569c:	4618      	mov	r0, r3
 800569e:	f7ff ff25 	bl	80054ec <vli_modInv_update>
 80056a2:	e038      	b.n	8005716 <uECC_vli_modInv+0x1ba>
    		} else {
      			uECC_vli_sub(b, b, a, num_words);
 80056a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80056a8:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 80056ac:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 80056b0:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 80056b4:	f7ff fb7d 	bl	8004db2 <uECC_vli_sub>
      			uECC_vli_rshift1(b, num_words);
 80056b8:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80056bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80056c0:	4611      	mov	r1, r2
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7ff fc17 	bl	8004ef6 <uECC_vli_rshift1>
      			if (uECC_vli_cmp_unsafe(v, u, num_words) < 0) {
 80056c8:	f997 2003 	ldrsb.w	r2, [r7, #3]
 80056cc:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80056d0:	f107 0314 	add.w	r3, r7, #20
 80056d4:	4618      	mov	r0, r3
 80056d6:	f7ff fae3 	bl	8004ca0 <uECC_vli_cmp_unsafe>
 80056da:	4603      	mov	r3, r0
 80056dc:	2b00      	cmp	r3, #0
 80056de:	da08      	bge.n	80056f2 <uECC_vli_modInv+0x196>
        			uECC_vli_add(v, v, mod, num_words);
 80056e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80056e4:	f107 0114 	add.w	r1, r7, #20
 80056e8:	f107 0014 	add.w	r0, r7, #20
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	f7ff fbb1 	bl	8004e54 <uECC_vli_add>
      			}
      			uECC_vli_sub(v, v, u, num_words);
 80056f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80056f6:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80056fa:	f107 0114 	add.w	r1, r7, #20
 80056fe:	f107 0014 	add.w	r0, r7, #20
 8005702:	f7ff fb56 	bl	8004db2 <uECC_vli_sub>
      			vli_modInv_update(v, mod, num_words);
 8005706:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800570a:	f107 0314 	add.w	r3, r7, #20
 800570e:	6879      	ldr	r1, [r7, #4]
 8005710:	4618      	mov	r0, r3
 8005712:	f7ff feeb 	bl	80054ec <vli_modInv_update>
	while ((cmpResult = uECC_vli_cmp_unsafe(a, b, num_words)) != 0) {
 8005716:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800571a:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800571e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8005722:	4618      	mov	r0, r3
 8005724:	f7ff fabc 	bl	8004ca0 <uECC_vli_cmp_unsafe>
 8005728:	4603      	mov	r3, r0
 800572a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 800572e:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8005732:	2b00      	cmp	r3, #0
 8005734:	f47f af4c 	bne.w	80055d0 <uECC_vli_modInv+0x74>
    		}
  	}
  	uECC_vli_set(result, u, num_words);
 8005738:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800573c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005740:	4619      	mov	r1, r3
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f7ff fa85 	bl	8004c52 <uECC_vli_set>
}
 8005748:	3798      	adds	r7, #152	@ 0x98
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <double_jacobian_default>:

/* ------ Point operations ------ */

void double_jacobian_default(uECC_word_t * X1, uECC_word_t * Y1,
			     uECC_word_t * Z1, uECC_Curve curve)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b098      	sub	sp, #96	@ 0x60
 8005752:	af02      	add	r7, sp, #8
 8005754:	60f8      	str	r0, [r7, #12]
 8005756:	60b9      	str	r1, [r7, #8]
 8005758:	607a      	str	r2, [r7, #4]
 800575a:	603b      	str	r3, [r7, #0]
	/* t1 = X, t2 = Y, t3 = Z */
	uECC_word_t t4[NUM_ECC_WORDS];
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (uECC_vli_isZero(Z1, num_words)) {
 8005764:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005768:	4619      	mov	r1, r3
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f7ff f9cd 	bl	8004b0a <uECC_vli_isZero>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	f040 80e6 	bne.w	8005944 <double_jacobian_default+0x1f6>
		return;
	}

	uECC_vli_modSquare_fast(t4, Y1, curve);   /* t4 = y1^2 */
 8005778:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800577c:	683a      	ldr	r2, [r7, #0]
 800577e:	68b9      	ldr	r1, [r7, #8]
 8005780:	4618      	mov	r0, r3
 8005782:	f7ff fea3 	bl	80054cc <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(t5, X1, t4, curve); /* t5 = x1*y1^2 = A */
 8005786:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800578a:	f107 0010 	add.w	r0, r7, #16
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	68f9      	ldr	r1, [r7, #12]
 8005792:	f7ff fe7f 	bl	8005494 <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(t4, t4, curve);   /* t4 = y1^4 */
 8005796:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800579a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800579e:	683a      	ldr	r2, [r7, #0]
 80057a0:	4618      	mov	r0, r3
 80057a2:	f7ff fe93 	bl	80054cc <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(Y1, Y1, Z1, curve); /* t2 = y1*z1 = z3 */
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	68b9      	ldr	r1, [r7, #8]
 80057ac:	68b8      	ldr	r0, [r7, #8]
 80057ae:	f7ff fe71 	bl	8005494 <uECC_vli_modMult_fast>
	uECC_vli_modSquare_fast(Z1, Z1, curve);   /* t3 = z1^2 */
 80057b2:	683a      	ldr	r2, [r7, #0]
 80057b4:	6879      	ldr	r1, [r7, #4]
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f7ff fe88 	bl	80054cc <uECC_vli_modSquare_fast>

	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = x1 + z1^2 */
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	1d1a      	adds	r2, r3, #4
 80057c0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80057c4:	9300      	str	r3, [sp, #0]
 80057c6:	4613      	mov	r3, r2
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	68f9      	ldr	r1, [r7, #12]
 80057cc:	68f8      	ldr	r0, [r7, #12]
 80057ce:	f7ff fcc6 	bl	800515e <uECC_vli_modAdd>
	uECC_vli_modAdd(Z1, Z1, Z1, curve->p, num_words); /* t3 = 2*z1^2 */
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	1d1a      	adds	r2, r3, #4
 80057d6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80057da:	9300      	str	r3, [sp, #0]
 80057dc:	4613      	mov	r3, r2
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	6879      	ldr	r1, [r7, #4]
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f7ff fcbb 	bl	800515e <uECC_vli_modAdd>
	uECC_vli_modSub(Z1, X1, Z1, curve->p, num_words); /* t3 = x1 - z1^2 */
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	1d1a      	adds	r2, r3, #4
 80057ec:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80057f0:	9300      	str	r3, [sp, #0]
 80057f2:	4613      	mov	r3, r2
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	68f9      	ldr	r1, [r7, #12]
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f7ff fcd7 	bl	80051ac <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, Z1, curve); /* t1 = x1^2 - z1^4 */
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	687a      	ldr	r2, [r7, #4]
 8005802:	68f9      	ldr	r1, [r7, #12]
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	f7ff fe45 	bl	8005494 <uECC_vli_modMult_fast>

	uECC_vli_modAdd(Z1, X1, X1, curve->p, num_words); /* t3 = 2*(x1^2 - z1^4) */
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	1d1a      	adds	r2, r3, #4
 800580e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005812:	9300      	str	r3, [sp, #0]
 8005814:	4613      	mov	r3, r2
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	68f9      	ldr	r1, [r7, #12]
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f7ff fc9f 	bl	800515e <uECC_vli_modAdd>
	uECC_vli_modAdd(X1, X1, Z1, curve->p, num_words); /* t1 = 3*(x1^2 - z1^4) */
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	1d1a      	adds	r2, r3, #4
 8005824:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005828:	9300      	str	r3, [sp, #0]
 800582a:	4613      	mov	r3, r2
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	68f9      	ldr	r1, [r7, #12]
 8005830:	68f8      	ldr	r0, [r7, #12]
 8005832:	f7ff fc94 	bl	800515e <uECC_vli_modAdd>
	if (uECC_vli_testBit(X1, 0)) {
 8005836:	2100      	movs	r1, #0
 8005838:	68f8      	ldr	r0, [r7, #12]
 800583a:	f7ff f990 	bl	8004b5e <uECC_vli_testBit>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d024      	beq.n	800588e <double_jacobian_default+0x140>
		uECC_word_t l_carry = uECC_vli_add(X1, X1, curve->p, num_words);
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	1d1a      	adds	r2, r3, #4
 8005848:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800584c:	68f9      	ldr	r1, [r7, #12]
 800584e:	68f8      	ldr	r0, [r7, #12]
 8005850:	f7ff fb00 	bl	8004e54 <uECC_vli_add>
 8005854:	6538      	str	r0, [r7, #80]	@ 0x50
		uECC_vli_rshift1(X1, num_words);
 8005856:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800585a:	4619      	mov	r1, r3
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f7ff fb4a 	bl	8004ef6 <uECC_vli_rshift1>
		X1[num_words - 1] |= l_carry << (uECC_WORD_BITS - 1);
 8005862:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8005866:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800586a:	4413      	add	r3, r2
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	4413      	add	r3, r2
 8005872:	6819      	ldr	r1, [r3, #0]
 8005874:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005876:	07da      	lsls	r2, r3, #31
 8005878:	f997 0057 	ldrsb.w	r0, [r7, #87]	@ 0x57
 800587c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005880:	4403      	add	r3, r0
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	68f8      	ldr	r0, [r7, #12]
 8005886:	4403      	add	r3, r0
 8005888:	430a      	orrs	r2, r1
 800588a:	601a      	str	r2, [r3, #0]
 800588c:	e005      	b.n	800589a <double_jacobian_default+0x14c>
	} else {
		uECC_vli_rshift1(X1, num_words);
 800588e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005892:	4619      	mov	r1, r3
 8005894:	68f8      	ldr	r0, [r7, #12]
 8005896:	f7ff fb2e 	bl	8004ef6 <uECC_vli_rshift1>
	}

	/* t1 = 3/2*(x1^2 - z1^4) = B */
	uECC_vli_modSquare_fast(Z1, X1, curve); /* t3 = B^2 */
 800589a:	683a      	ldr	r2, [r7, #0]
 800589c:	68f9      	ldr	r1, [r7, #12]
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f7ff fe14 	bl	80054cc <uECC_vli_modSquare_fast>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - A */
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	1d19      	adds	r1, r3, #4
 80058a8:	f107 0210 	add.w	r2, r7, #16
 80058ac:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80058b0:	9300      	str	r3, [sp, #0]
 80058b2:	460b      	mov	r3, r1
 80058b4:	6879      	ldr	r1, [r7, #4]
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f7ff fc78 	bl	80051ac <uECC_vli_modSub>
	uECC_vli_modSub(Z1, Z1, t5, curve->p, num_words); /* t3 = B^2 - 2A = x3 */
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	1d19      	adds	r1, r3, #4
 80058c0:	f107 0210 	add.w	r2, r7, #16
 80058c4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80058c8:	9300      	str	r3, [sp, #0]
 80058ca:	460b      	mov	r3, r1
 80058cc:	6879      	ldr	r1, [r7, #4]
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f7ff fc6c 	bl	80051ac <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, Z1, curve->p, num_words); /* t5 = A - x3 */
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	1d1a      	adds	r2, r3, #4
 80058d8:	f107 0110 	add.w	r1, r7, #16
 80058dc:	f107 0010 	add.w	r0, r7, #16
 80058e0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80058e4:	9300      	str	r3, [sp, #0]
 80058e6:	4613      	mov	r3, r2
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	f7ff fc5f 	bl	80051ac <uECC_vli_modSub>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = B * (A - x3) */
 80058ee:	f107 0210 	add.w	r2, r7, #16
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	68f9      	ldr	r1, [r7, #12]
 80058f6:	68f8      	ldr	r0, [r7, #12]
 80058f8:	f7ff fdcc 	bl	8005494 <uECC_vli_modMult_fast>
	/* t4 = B * (A - x3) - y1^4 = y3: */
	uECC_vli_modSub(t4, X1, t4, curve->p, num_words);
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	1d19      	adds	r1, r3, #4
 8005900:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8005904:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8005908:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800590c:	9300      	str	r3, [sp, #0]
 800590e:	460b      	mov	r3, r1
 8005910:	68f9      	ldr	r1, [r7, #12]
 8005912:	f7ff fc4b 	bl	80051ac <uECC_vli_modSub>

	uECC_vli_set(X1, Z1, num_words);
 8005916:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800591a:	461a      	mov	r2, r3
 800591c:	6879      	ldr	r1, [r7, #4]
 800591e:	68f8      	ldr	r0, [r7, #12]
 8005920:	f7ff f997 	bl	8004c52 <uECC_vli_set>
	uECC_vli_set(Z1, Y1, num_words);
 8005924:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005928:	461a      	mov	r2, r3
 800592a:	68b9      	ldr	r1, [r7, #8]
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f7ff f990 	bl	8004c52 <uECC_vli_set>
	uECC_vli_set(Y1, t4, num_words);
 8005932:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 8005936:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800593a:	4619      	mov	r1, r3
 800593c:	68b8      	ldr	r0, [r7, #8]
 800593e:	f7ff f988 	bl	8004c52 <uECC_vli_set>
 8005942:	e000      	b.n	8005946 <double_jacobian_default+0x1f8>
		return;
 8005944:	bf00      	nop
}
 8005946:	3758      	adds	r7, #88	@ 0x58
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <x_side_default>:

void x_side_default(uECC_word_t *result,
		    const uECC_word_t *x,
		    uECC_Curve curve)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b090      	sub	sp, #64	@ 0x40
 8005950:	af02      	add	r7, sp, #8
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	607a      	str	r2, [r7, #4]
	uECC_word_t _3[NUM_ECC_WORDS] = {3}; /* -a = 3 */
 8005958:	f107 0314 	add.w	r3, r7, #20
 800595c:	2220      	movs	r2, #32
 800595e:	2100      	movs	r1, #0
 8005960:	4618      	mov	r0, r3
 8005962:	f001 f962 	bl	8006c2a <memset>
 8005966:	2303      	movs	r3, #3
 8005968:	617b      	str	r3, [r7, #20]
	wordcount_t num_words = curve->num_words;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSquare_fast(result, x, curve); /* r = x^2 */
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	68b9      	ldr	r1, [r7, #8]
 8005976:	68f8      	ldr	r0, [r7, #12]
 8005978:	f7ff fda8 	bl	80054cc <uECC_vli_modSquare_fast>
	uECC_vli_modSub(result, result, _3, curve->p, num_words); /* r = x^2 - 3 */
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	1d19      	adds	r1, r3, #4
 8005980:	f107 0214 	add.w	r2, r7, #20
 8005984:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005988:	9300      	str	r3, [sp, #0]
 800598a:	460b      	mov	r3, r1
 800598c:	68f9      	ldr	r1, [r7, #12]
 800598e:	68f8      	ldr	r0, [r7, #12]
 8005990:	f7ff fc0c 	bl	80051ac <uECC_vli_modSub>
	uECC_vli_modMult_fast(result, result, x, curve); /* r = x^3 - 3x */
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	68ba      	ldr	r2, [r7, #8]
 8005998:	68f9      	ldr	r1, [r7, #12]
 800599a:	68f8      	ldr	r0, [r7, #12]
 800599c:	f7ff fd7a 	bl	8005494 <uECC_vli_modMult_fast>
	/* r = x^3 - 3x + b: */
	uECC_vli_modAdd(result, result, curve->b, curve->p, num_words);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f103 0284 	add.w	r2, r3, #132	@ 0x84
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	1d19      	adds	r1, r3, #4
 80059aa:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80059ae:	9300      	str	r3, [sp, #0]
 80059b0:	460b      	mov	r3, r1
 80059b2:	68f9      	ldr	r1, [r7, #12]
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f7ff fbd2 	bl	800515e <uECC_vli_modAdd>
}
 80059ba:	bf00      	nop
 80059bc:	3738      	adds	r7, #56	@ 0x38
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
	...

080059c4 <uECC_secp256r1>:

uECC_Curve uECC_secp256r1(void)
{
 80059c4:	b480      	push	{r7}
 80059c6:	af00      	add	r7, sp, #0
	return &curve_secp256r1;
 80059c8:	4b02      	ldr	r3, [pc, #8]	@ (80059d4 <uECC_secp256r1+0x10>)
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr
 80059d4:	08007558 	.word	0x08007558

080059d8 <vli_mmod_fast_secp256r1>:

void vli_mmod_fast_secp256r1(unsigned int *result, unsigned int*product)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b08c      	sub	sp, #48	@ 0x30
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
	unsigned int tmp[NUM_ECC_WORDS];
	int carry;

	/* t */
	uECC_vli_set(result, product, NUM_ECC_WORDS);
 80059e2:	2208      	movs	r2, #8
 80059e4:	6839      	ldr	r1, [r7, #0]
 80059e6:	6878      	ldr	r0, [r7, #4]
 80059e8:	f7ff f933 	bl	8004c52 <uECC_vli_set>

	/* s1 */
	tmp[0] = tmp[1] = tmp[2] = 0;
 80059ec:	2300      	movs	r3, #0
 80059ee:	617b      	str	r3, [r7, #20]
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	613b      	str	r3, [r7, #16]
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	60fb      	str	r3, [r7, #12]
	tmp[3] = product[11];
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059fc:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[12];
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a02:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[13];
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a08:	623b      	str	r3, [r7, #32]
	tmp[6] = product[14];
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a0e:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a14:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry = uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8005a16:	f107 020c 	add.w	r2, r7, #12
 8005a1a:	f107 010c 	add.w	r1, r7, #12
 8005a1e:	f107 000c 	add.w	r0, r7, #12
 8005a22:	2308      	movs	r3, #8
 8005a24:	f7ff fa16 	bl	8004e54 <uECC_vli_add>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005a2c:	f107 020c 	add.w	r2, r7, #12
 8005a30:	2308      	movs	r3, #8
 8005a32:	6879      	ldr	r1, [r7, #4]
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f7ff fa0d 	bl	8004e54 <uECC_vli_add>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a3e:	4413      	add	r3, r2
 8005a40:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s2 */
	tmp[3] = product[12];
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a46:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[13];
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a4c:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[14];
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a52:	623b      	str	r3, [r7, #32]
	tmp[6] = product[15];
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a58:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = 0;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(tmp, tmp, tmp, NUM_ECC_WORDS);
 8005a5e:	f107 020c 	add.w	r2, r7, #12
 8005a62:	f107 010c 	add.w	r1, r7, #12
 8005a66:	f107 000c 	add.w	r0, r7, #12
 8005a6a:	2308      	movs	r3, #8
 8005a6c:	f7ff f9f2 	bl	8004e54 <uECC_vli_add>
 8005a70:	4602      	mov	r2, r0
 8005a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a74:	4413      	add	r3, r2
 8005a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005a78:	f107 020c 	add.w	r2, r7, #12
 8005a7c:	2308      	movs	r3, #8
 8005a7e:	6879      	ldr	r1, [r7, #4]
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f7ff f9e7 	bl	8004e54 <uECC_vli_add>
 8005a86:	4602      	mov	r2, r0
 8005a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a8a:	4413      	add	r3, r2
 8005a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s3 */
	tmp[0] = product[8];
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[9];
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a98:	613b      	str	r3, [r7, #16]
	tmp[2] = product[10];
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a9e:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	623b      	str	r3, [r7, #32]
 8005aa4:	6a3b      	ldr	r3, [r7, #32]
 8005aa6:	61fb      	str	r3, [r7, #28]
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[14];
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab0:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[15];
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
  	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005ab8:	f107 020c 	add.w	r2, r7, #12
 8005abc:	2308      	movs	r3, #8
 8005abe:	6879      	ldr	r1, [r7, #4]
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	f7ff f9c7 	bl	8004e54 <uECC_vli_add>
 8005ac6:	4602      	mov	r2, r0
 8005ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aca:	4413      	add	r3, r2
 8005acc:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* s4 */
	tmp[0] = product[9];
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad2:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[10];
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad8:	613b      	str	r3, [r7, #16]
	tmp[2] = product[11];
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ade:	617b      	str	r3, [r7, #20]
	tmp[3] = product[13];
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ae4:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[14];
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aea:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[15];
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005af0:	623b      	str	r3, [r7, #32]
	tmp[6] = product[13];
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005af6:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[8];
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	6a1b      	ldr	r3, [r3, #32]
 8005afc:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry += uECC_vli_add(result, result, tmp, NUM_ECC_WORDS);
 8005afe:	f107 020c 	add.w	r2, r7, #12
 8005b02:	2308      	movs	r3, #8
 8005b04:	6879      	ldr	r1, [r7, #4]
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f7ff f9a4 	bl	8004e54 <uECC_vli_add>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b10:	4413      	add	r3, r2
 8005b12:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d1 */
	tmp[0] = product[11];
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b18:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[12];
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b1e:	613b      	str	r3, [r7, #16]
	tmp[2] = product[13];
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b24:	617b      	str	r3, [r7, #20]
	tmp[3] = tmp[4] = tmp[5] = 0;
 8005b26:	2300      	movs	r3, #0
 8005b28:	623b      	str	r3, [r7, #32]
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	61fb      	str	r3, [r7, #28]
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	61bb      	str	r3, [r7, #24]
	tmp[6] = product[8];
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	6a1b      	ldr	r3, [r3, #32]
 8005b36:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[10];
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005b3e:	f107 020c 	add.w	r2, r7, #12
 8005b42:	2308      	movs	r3, #8
 8005b44:	6879      	ldr	r1, [r7, #4]
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f7ff f933 	bl	8004db2 <uECC_vli_sub>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b50:	1a9b      	subs	r3, r3, r2
 8005b52:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d2 */
	tmp[0] = product[12];
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b58:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[13];
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b5e:	613b      	str	r3, [r7, #16]
	tmp[2] = product[14];
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b64:	617b      	str	r3, [r7, #20]
	tmp[3] = product[15];
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b6a:	61bb      	str	r3, [r7, #24]
	tmp[4] = tmp[5] = 0;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	623b      	str	r3, [r7, #32]
 8005b70:	6a3b      	ldr	r3, [r7, #32]
 8005b72:	61fb      	str	r3, [r7, #28]
	tmp[6] = product[9];
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b78:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[11];
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005b80:	f107 020c 	add.w	r2, r7, #12
 8005b84:	2308      	movs	r3, #8
 8005b86:	6879      	ldr	r1, [r7, #4]
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f7ff f912 	bl	8004db2 <uECC_vli_sub>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b92:	1a9b      	subs	r3, r3, r2
 8005b94:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d3 */
	tmp[0] = product[13];
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b9a:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[14];
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba0:	613b      	str	r3, [r7, #16]
	tmp[2] = product[15];
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ba6:	617b      	str	r3, [r7, #20]
	tmp[3] = product[8];
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	6a1b      	ldr	r3, [r3, #32]
 8005bac:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[9];
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bb2:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[10];
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb8:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[12];
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005bc4:	f107 020c 	add.w	r2, r7, #12
 8005bc8:	2308      	movs	r3, #8
 8005bca:	6879      	ldr	r1, [r7, #4]
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f7ff f8f0 	bl	8004db2 <uECC_vli_sub>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bd6:	1a9b      	subs	r3, r3, r2
 8005bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* d4 */
	tmp[0] = product[14];
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bde:	60fb      	str	r3, [r7, #12]
	tmp[1] = product[15];
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005be4:	613b      	str	r3, [r7, #16]
	tmp[2] = 0;
 8005be6:	2300      	movs	r3, #0
 8005be8:	617b      	str	r3, [r7, #20]
	tmp[3] = product[9];
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bee:	61bb      	str	r3, [r7, #24]
	tmp[4] = product[10];
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bf4:	61fb      	str	r3, [r7, #28]
	tmp[5] = product[11];
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bfa:	623b      	str	r3, [r7, #32]
	tmp[6] = 0;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	627b      	str	r3, [r7, #36]	@ 0x24
	tmp[7] = product[13];
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c04:	62bb      	str	r3, [r7, #40]	@ 0x28
	carry -= uECC_vli_sub(result, result, tmp, NUM_ECC_WORDS);
 8005c06:	f107 020c 	add.w	r2, r7, #12
 8005c0a:	2308      	movs	r3, #8
 8005c0c:	6879      	ldr	r1, [r7, #4]
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f7ff f8cf 	bl	8004db2 <uECC_vli_sub>
 8005c14:	4602      	mov	r2, r0
 8005c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c18:	1a9b      	subs	r3, r3, r2
 8005c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (carry < 0) {
 8005c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	da17      	bge.n	8005c52 <vli_mmod_fast_secp256r1+0x27a>
		do {
			carry += uECC_vli_add(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 8005c22:	2308      	movs	r3, #8
 8005c24:	4a12      	ldr	r2, [pc, #72]	@ (8005c70 <vli_mmod_fast_secp256r1+0x298>)
 8005c26:	6879      	ldr	r1, [r7, #4]
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f7ff f913 	bl	8004e54 <uECC_vli_add>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c32:	4413      	add	r3, r2
 8005c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
		while (carry < 0);
 8005c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	dbf2      	blt.n	8005c22 <vli_mmod_fast_secp256r1+0x24a>
		while (carry || 
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
		}
	}
}
 8005c3c:	e014      	b.n	8005c68 <vli_mmod_fast_secp256r1+0x290>
			carry -= uECC_vli_sub(result, result, curve_secp256r1.p, NUM_ECC_WORDS);
 8005c3e:	2308      	movs	r3, #8
 8005c40:	4a0b      	ldr	r2, [pc, #44]	@ (8005c70 <vli_mmod_fast_secp256r1+0x298>)
 8005c42:	6879      	ldr	r1, [r7, #4]
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f7ff f8b4 	bl	8004db2 <uECC_vli_sub>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c4e:	1a9b      	subs	r3, r3, r2
 8005c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
		while (carry || 
 8005c52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1f2      	bne.n	8005c3e <vli_mmod_fast_secp256r1+0x266>
		       uECC_vli_cmp_unsafe(curve_secp256r1.p, result, NUM_ECC_WORDS) != 1) {
 8005c58:	2208      	movs	r2, #8
 8005c5a:	6879      	ldr	r1, [r7, #4]
 8005c5c:	4804      	ldr	r0, [pc, #16]	@ (8005c70 <vli_mmod_fast_secp256r1+0x298>)
 8005c5e:	f7ff f81f 	bl	8004ca0 <uECC_vli_cmp_unsafe>
 8005c62:	4603      	mov	r3, r0
		while (carry || 
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d1ea      	bne.n	8005c3e <vli_mmod_fast_secp256r1+0x266>
}
 8005c68:	bf00      	nop
 8005c6a:	3730      	adds	r7, #48	@ 0x30
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}
 8005c70:	0800755c 	.word	0x0800755c

08005c74 <apply_z>:
	return uECC_vli_isZero(point, curve->num_words * 2);
}

void apply_z(uECC_word_t * X1, uECC_word_t * Y1, const uECC_word_t * const Z,
	     uECC_Curve curve)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b08c      	sub	sp, #48	@ 0x30
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
 8005c80:	603b      	str	r3, [r7, #0]
	uECC_word_t t1[NUM_ECC_WORDS];

	uECC_vli_modSquare_fast(t1, Z, curve);    /* z^2 */
 8005c82:	f107 0310 	add.w	r3, r7, #16
 8005c86:	683a      	ldr	r2, [r7, #0]
 8005c88:	6879      	ldr	r1, [r7, #4]
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f7ff fc1e 	bl	80054cc <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t1, curve); /* x1 * z^2 */
 8005c90:	f107 0210 	add.w	r2, r7, #16
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	68f9      	ldr	r1, [r7, #12]
 8005c98:	68f8      	ldr	r0, [r7, #12]
 8005c9a:	f7ff fbfb 	bl	8005494 <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(t1, t1, Z, curve);  /* z^3 */
 8005c9e:	f107 0110 	add.w	r1, r7, #16
 8005ca2:	f107 0010 	add.w	r0, r7, #16
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	f7ff fbf3 	bl	8005494 <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(Y1, Y1, t1, curve); /* y1 * z^3 */
 8005cae:	f107 0210 	add.w	r2, r7, #16
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	68b9      	ldr	r1, [r7, #8]
 8005cb6:	68b8      	ldr	r0, [r7, #8]
 8005cb8:	f7ff fbec 	bl	8005494 <uECC_vli_modMult_fast>
}
 8005cbc:	bf00      	nop
 8005cbe:	3730      	adds	r7, #48	@ 0x30
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <XYcZ_add>:
}

void XYcZ_add(uECC_word_t * X1, uECC_word_t * Y1,
	      uECC_word_t * X2, uECC_word_t * Y2,
	      uECC_Curve curve)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b090      	sub	sp, #64	@ 0x40
 8005cc8:	af02      	add	r7, sp, #8
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	607a      	str	r2, [r7, #4]
 8005cd0:	603b      	str	r3, [r7, #0]
	/* t1 = X1, t2 = Y1, t3 = X2, t4 = Y2 */
	uECC_word_t t5[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 8005cd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	uECC_vli_modSub(t5, X2, X1, curve->p, num_words); /* t5 = x2 - x1 */
 8005cda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cdc:	1d1a      	adds	r2, r3, #4
 8005cde:	f107 0014 	add.w	r0, r7, #20
 8005ce2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005ce6:	9300      	str	r3, [sp, #0]
 8005ce8:	4613      	mov	r3, r2
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	6879      	ldr	r1, [r7, #4]
 8005cee:	f7ff fa5d 	bl	80051ac <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, t5, curve); /* t5 = (x2 - x1)^2 = A */
 8005cf2:	f107 0114 	add.w	r1, r7, #20
 8005cf6:	f107 0314 	add.w	r3, r7, #20
 8005cfa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f7ff fbe5 	bl	80054cc <uECC_vli_modSquare_fast>
	uECC_vli_modMult_fast(X1, X1, t5, curve); /* t1 = x1*A = B */
 8005d02:	f107 0214 	add.w	r2, r7, #20
 8005d06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d08:	68f9      	ldr	r1, [r7, #12]
 8005d0a:	68f8      	ldr	r0, [r7, #12]
 8005d0c:	f7ff fbc2 	bl	8005494 <uECC_vli_modMult_fast>
	uECC_vli_modMult_fast(X2, X2, t5, curve); /* t3 = x2*A = C */
 8005d10:	f107 0214 	add.w	r2, r7, #20
 8005d14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d16:	6879      	ldr	r1, [r7, #4]
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f7ff fbbb 	bl	8005494 <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y2 - y1 */
 8005d1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d20:	1d1a      	adds	r2, r3, #4
 8005d22:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005d26:	9300      	str	r3, [sp, #0]
 8005d28:	4613      	mov	r3, r2
 8005d2a:	68ba      	ldr	r2, [r7, #8]
 8005d2c:	6839      	ldr	r1, [r7, #0]
 8005d2e:	6838      	ldr	r0, [r7, #0]
 8005d30:	f7ff fa3c 	bl	80051ac <uECC_vli_modSub>
	uECC_vli_modSquare_fast(t5, Y2, curve); /* t5 = (y2 - y1)^2 = D */
 8005d34:	f107 0314 	add.w	r3, r7, #20
 8005d38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d3a:	6839      	ldr	r1, [r7, #0]
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f7ff fbc5 	bl	80054cc <uECC_vli_modSquare_fast>

	uECC_vli_modSub(t5, t5, X1, curve->p, num_words); /* t5 = D - B */
 8005d42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d44:	1d1a      	adds	r2, r3, #4
 8005d46:	f107 0114 	add.w	r1, r7, #20
 8005d4a:	f107 0014 	add.w	r0, r7, #20
 8005d4e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005d52:	9300      	str	r3, [sp, #0]
 8005d54:	4613      	mov	r3, r2
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	f7ff fa28 	bl	80051ac <uECC_vli_modSub>
	uECC_vli_modSub(t5, t5, X2, curve->p, num_words); /* t5 = D - B - C = x3 */
 8005d5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d5e:	1d1a      	adds	r2, r3, #4
 8005d60:	f107 0114 	add.w	r1, r7, #20
 8005d64:	f107 0014 	add.w	r0, r7, #20
 8005d68:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005d6c:	9300      	str	r3, [sp, #0]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	f7ff fa1b 	bl	80051ac <uECC_vli_modSub>
	uECC_vli_modSub(X2, X2, X1, curve->p, num_words); /* t3 = C - B */
 8005d76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d78:	1d1a      	adds	r2, r3, #4
 8005d7a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005d7e:	9300      	str	r3, [sp, #0]
 8005d80:	4613      	mov	r3, r2
 8005d82:	68fa      	ldr	r2, [r7, #12]
 8005d84:	6879      	ldr	r1, [r7, #4]
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f7ff fa10 	bl	80051ac <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y1, Y1, X2, curve); /* t2 = y1*(C - B) */
 8005d8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	68b9      	ldr	r1, [r7, #8]
 8005d92:	68b8      	ldr	r0, [r7, #8]
 8005d94:	f7ff fb7e 	bl	8005494 <uECC_vli_modMult_fast>
	uECC_vli_modSub(X2, X1, t5, curve->p, num_words); /* t3 = B - x3 */
 8005d98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d9a:	1d19      	adds	r1, r3, #4
 8005d9c:	f107 0214 	add.w	r2, r7, #20
 8005da0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005da4:	9300      	str	r3, [sp, #0]
 8005da6:	460b      	mov	r3, r1
 8005da8:	68f9      	ldr	r1, [r7, #12]
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f7ff f9fe 	bl	80051ac <uECC_vli_modSub>
	uECC_vli_modMult_fast(Y2, Y2, X2, curve); /* t4 = (y2 - y1)*(B - x3) */
 8005db0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	6839      	ldr	r1, [r7, #0]
 8005db6:	6838      	ldr	r0, [r7, #0]
 8005db8:	f7ff fb6c 	bl	8005494 <uECC_vli_modMult_fast>
	uECC_vli_modSub(Y2, Y2, Y1, curve->p, num_words); /* t4 = y3 */
 8005dbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005dbe:	1d1a      	adds	r2, r3, #4
 8005dc0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8005dc4:	9300      	str	r3, [sp, #0]
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	6839      	ldr	r1, [r7, #0]
 8005dcc:	6838      	ldr	r0, [r7, #0]
 8005dce:	f7ff f9ed 	bl	80051ac <uECC_vli_modSub>

	uECC_vli_set(X2, t5, num_words);
 8005dd2:	f997 2037 	ldrsb.w	r2, [r7, #55]	@ 0x37
 8005dd6:	f107 0314 	add.w	r3, r7, #20
 8005dda:	4619      	mov	r1, r3
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f7fe ff38 	bl	8004c52 <uECC_vli_set>
}
 8005de2:	bf00      	nop
 8005de4:	3738      	adds	r7, #56	@ 0x38
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}

08005dea <uECC_vli_bytesToNative>:
}

/* Converts big-endian bytes to an integer in uECC native format. */
void uECC_vli_bytesToNative(unsigned int *native, const uint8_t *bytes,
			    int num_bytes)
{
 8005dea:	b580      	push	{r7, lr}
 8005dec:	b086      	sub	sp, #24
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	60f8      	str	r0, [r7, #12]
 8005df2:	60b9      	str	r1, [r7, #8]
 8005df4:	607a      	str	r2, [r7, #4]
	wordcount_t i;
	uECC_vli_clear(native, (num_bytes + (uECC_WORD_SIZE - 1)) / uECC_WORD_SIZE);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	3303      	adds	r3, #3
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	da00      	bge.n	8005e00 <uECC_vli_bytesToNative+0x16>
 8005dfe:	3303      	adds	r3, #3
 8005e00:	109b      	asrs	r3, r3, #2
 8005e02:	b25b      	sxtb	r3, r3
 8005e04:	4619      	mov	r1, r3
 8005e06:	68f8      	ldr	r0, [r7, #12]
 8005e08:	f7fe fe5e 	bl	8004ac8 <uECC_vli_clear>
	for (i = 0; i < num_bytes; ++i) {
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	75fb      	strb	r3, [r7, #23]
 8005e10:	e021      	b.n	8005e56 <uECC_vli_bytesToNative+0x6c>
		unsigned b = num_bytes - 1 - i;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	1e5a      	subs	r2, r3, #1
 8005e16:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005e1a:	1ad3      	subs	r3, r2, r3
 8005e1c:	613b      	str	r3, [r7, #16]
		native[b / uECC_WORD_SIZE] |=
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	f023 0303 	bic.w	r3, r3, #3
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	4413      	add	r3, r2
 8005e28:	6819      	ldr	r1, [r3, #0]
			(uECC_word_t)bytes[i] << (8 * (b % uECC_WORD_SIZE));
 8005e2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005e2e:	68ba      	ldr	r2, [r7, #8]
 8005e30:	4413      	add	r3, r2
 8005e32:	781b      	ldrb	r3, [r3, #0]
 8005e34:	461a      	mov	r2, r3
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	f003 0303 	and.w	r3, r3, #3
 8005e3c:	00db      	lsls	r3, r3, #3
 8005e3e:	409a      	lsls	r2, r3
		native[b / uECC_WORD_SIZE] |=
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	f023 0303 	bic.w	r3, r3, #3
 8005e46:	68f8      	ldr	r0, [r7, #12]
 8005e48:	4403      	add	r3, r0
 8005e4a:	430a      	orrs	r2, r1
 8005e4c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_bytes; ++i) {
 8005e4e:	7dfb      	ldrb	r3, [r7, #23]
 8005e50:	3301      	adds	r3, #1
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	75fb      	strb	r3, [r7, #23]
 8005e56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	dcd8      	bgt.n	8005e12 <uECC_vli_bytesToNative+0x28>
  	}
}
 8005e60:	bf00      	nop
 8005e62:	bf00      	nop
 8005e64:	3718      	adds	r7, #24
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}

08005e6a <bits2int>:
#include "ecc_dsa.h"


static void bits2int(uECC_word_t *native, const uint8_t *bits,
		     unsigned bits_size, uECC_Curve curve)
{
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b08a      	sub	sp, #40	@ 0x28
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	60f8      	str	r0, [r7, #12]
 8005e72:	60b9      	str	r1, [r7, #8]
 8005e74:	607a      	str	r2, [r7, #4]
 8005e76:	603b      	str	r3, [r7, #0]
	unsigned num_n_bytes = BITS_TO_BYTES(curve->num_n_bits);
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005e7e:	3307      	adds	r3, #7
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	da00      	bge.n	8005e86 <bits2int+0x1c>
 8005e84:	3307      	adds	r3, #7
 8005e86:	10db      	asrs	r3, r3, #3
 8005e88:	61fb      	str	r3, [r7, #28]
	unsigned num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005e90:	331f      	adds	r3, #31
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	da00      	bge.n	8005e98 <bits2int+0x2e>
 8005e96:	331f      	adds	r3, #31
 8005e98:	115b      	asrs	r3, r3, #5
 8005e9a:	61bb      	str	r3, [r7, #24]
	int shift;
	uECC_word_t carry;
	uECC_word_t *ptr;

	if (bits_size > num_n_bytes) {
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d901      	bls.n	8005ea8 <bits2int+0x3e>
		bits_size = num_n_bytes;
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	607b      	str	r3, [r7, #4]
	}

	uECC_vli_clear(native, num_n_words);
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	b25b      	sxtb	r3, r3
 8005eac:	4619      	mov	r1, r3
 8005eae:	68f8      	ldr	r0, [r7, #12]
 8005eb0:	f7fe fe0a 	bl	8004ac8 <uECC_vli_clear>
	uECC_vli_bytesToNative(native, bits, bits_size);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	68b9      	ldr	r1, [r7, #8]
 8005eba:	68f8      	ldr	r0, [r7, #12]
 8005ebc:	f7ff ff95 	bl	8005dea <uECC_vli_bytesToNative>
	if (bits_size * 8 <= (unsigned)curve->num_n_bits) {
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	00db      	lsls	r3, r3, #3
 8005ec4:	683a      	ldr	r2, [r7, #0]
 8005ec6:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d93a      	bls.n	8005f44 <bits2int+0xda>
		return;
	}
	shift = bits_size * 8 - curve->num_n_bits;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	00db      	lsls	r3, r3, #3
 8005ed2:	683a      	ldr	r2, [r7, #0]
 8005ed4:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8005ed8:	1a9b      	subs	r3, r3, r2
 8005eda:	617b      	str	r3, [r7, #20]
	carry = 0;
 8005edc:	2300      	movs	r3, #0
 8005ede:	627b      	str	r3, [r7, #36]	@ 0x24
	ptr = native + num_n_words;
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	009b      	lsls	r3, r3, #2
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4413      	add	r3, r2
 8005ee8:	623b      	str	r3, [r7, #32]
	while (ptr-- > native) {
 8005eea:	e010      	b.n	8005f0e <bits2int+0xa4>
		uECC_word_t temp = *ptr;
 8005eec:	6a3b      	ldr	r3, [r7, #32]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	613b      	str	r3, [r7, #16]
		*ptr = (temp >> shift) | carry;
 8005ef2:	693a      	ldr	r2, [r7, #16]
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	40da      	lsrs	r2, r3
 8005ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efa:	431a      	orrs	r2, r3
 8005efc:	6a3b      	ldr	r3, [r7, #32]
 8005efe:	601a      	str	r2, [r3, #0]
		carry = temp << (uECC_WORD_BITS - shift);
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	f1c3 0320 	rsb	r3, r3, #32
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	fa02 f303 	lsl.w	r3, r2, r3
 8005f0c:	627b      	str	r3, [r7, #36]	@ 0x24
	while (ptr-- > native) {
 8005f0e:	6a3b      	ldr	r3, [r7, #32]
 8005f10:	1f1a      	subs	r2, r3, #4
 8005f12:	623a      	str	r2, [r7, #32]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d3e8      	bcc.n	8005eec <bits2int+0x82>
	}

	/* Reduce mod curve_n */
	if (uECC_vli_cmp_unsafe(curve->n, native, num_n_words) != 1) {
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	3324      	adds	r3, #36	@ 0x24
 8005f1e:	69ba      	ldr	r2, [r7, #24]
 8005f20:	b252      	sxtb	r2, r2
 8005f22:	68f9      	ldr	r1, [r7, #12]
 8005f24:	4618      	mov	r0, r3
 8005f26:	f7fe febb 	bl	8004ca0 <uECC_vli_cmp_unsafe>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d00a      	beq.n	8005f46 <bits2int+0xdc>
		uECC_vli_sub(native, native, curve->n, num_n_words);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8005f36:	69bb      	ldr	r3, [r7, #24]
 8005f38:	b25b      	sxtb	r3, r3
 8005f3a:	68f9      	ldr	r1, [r7, #12]
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f7fe ff38 	bl	8004db2 <uECC_vli_sub>
 8005f42:	e000      	b.n	8005f46 <bits2int+0xdc>
		return;
 8005f44:	bf00      	nop
	}
}
 8005f46:	3728      	adds	r7, #40	@ 0x28
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	bd80      	pop	{r7, pc}

08005f4c <smax>:
	}
	return 0;
}

static bitcount_t smax(bitcount_t a, bitcount_t b)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b083      	sub	sp, #12
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	4603      	mov	r3, r0
 8005f54:	460a      	mov	r2, r1
 8005f56:	80fb      	strh	r3, [r7, #6]
 8005f58:	4613      	mov	r3, r2
 8005f5a:	80bb      	strh	r3, [r7, #4]
	return (a > b ? a : b);
 8005f5c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005f60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005f64:	4293      	cmp	r3, r2
 8005f66:	bfb8      	it	lt
 8005f68:	4613      	movlt	r3, r2
 8005f6a:	b21b      	sxth	r3, r3
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <uECC_verify>:

int uECC_verify(const uint8_t *public_key, const uint8_t *message_hash,
		unsigned hash_size, const uint8_t *signature,
	        uECC_Curve curve)
{
 8005f78:	b590      	push	{r4, r7, lr}
 8005f7a:	b0ff      	sub	sp, #508	@ 0x1fc
 8005f7c:	af02      	add	r7, sp, #8
 8005f7e:	f507 74f8 	add.w	r4, r7, #496	@ 0x1f0
 8005f82:	f5a4 74f2 	sub.w	r4, r4, #484	@ 0x1e4
 8005f86:	6020      	str	r0, [r4, #0]
 8005f88:	f507 70f8 	add.w	r0, r7, #496	@ 0x1f0
 8005f8c:	f5a0 70f4 	sub.w	r0, r0, #488	@ 0x1e8
 8005f90:	6001      	str	r1, [r0, #0]
 8005f92:	f507 71f8 	add.w	r1, r7, #496	@ 0x1f0
 8005f96:	f5a1 71f6 	sub.w	r1, r1, #492	@ 0x1ec
 8005f9a:	600a      	str	r2, [r1, #0]
 8005f9c:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 8005fa0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8005fa4:	6013      	str	r3, [r2, #0]
	bitcount_t num_bits;
	bitcount_t i;

	uECC_word_t _public[NUM_ECC_WORDS * 2];
	uECC_word_t r[NUM_ECC_WORDS], s[NUM_ECC_WORDS];
	wordcount_t num_words = curve->num_words;
 8005fa6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	f887 31ed 	strb.w	r3, [r7, #493]	@ 0x1ed
	wordcount_t num_n_words = BITS_TO_WORDS(curve->num_n_bits);
 8005fb0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8005fb4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005fb8:	331f      	adds	r3, #31
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	da00      	bge.n	8005fc0 <uECC_verify+0x48>
 8005fbe:	331f      	adds	r3, #31
 8005fc0:	115b      	asrs	r3, r3, #5
 8005fc2:	f887 31ec 	strb.w	r3, [r7, #492]	@ 0x1ec

	rx[num_n_words - 1] = 0;
 8005fc6:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005fca:	3b01      	subs	r3, #1
 8005fcc:	009b      	lsls	r3, r3, #2
 8005fce:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8005fd2:	443b      	add	r3, r7
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f843 2cd0 	str.w	r2, [r3, #-208]
	r[num_n_words - 1] = 0;
 8005fda:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005fde:	1e5a      	subs	r2, r3, #1
 8005fe0:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005fe4:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005fe8:	2100      	movs	r1, #0
 8005fea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	s[num_n_words - 1] = 0;
 8005fee:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8005ff2:	1e5a      	subs	r2, r3, #1
 8005ff4:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8005ff8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	uECC_vli_bytesToNative(_public, public_key, curve->num_bytes);
 8006002:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006006:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800600a:	461a      	mov	r2, r3
 800600c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006010:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8006014:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8006018:	6819      	ldr	r1, [r3, #0]
 800601a:	f7ff fee6 	bl	8005dea <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 800601e:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 8006028:	18d0      	adds	r0, r2, r3
 800602a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800602e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8006032:	461a      	mov	r2, r3
 8006034:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006038:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	1899      	adds	r1, r3, r2
			       curve->num_bytes);
 8006040:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006044:	f993 3001 	ldrsb.w	r3, [r3, #1]
	uECC_vli_bytesToNative(_public + num_words, public_key + curve->num_bytes,
 8006048:	461a      	mov	r2, r3
 800604a:	f7ff fece 	bl	8005dea <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(r, signature, curve->num_bytes);
 800604e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006052:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8006056:	461a      	mov	r2, r3
 8006058:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800605c:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8006060:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8006064:	6819      	ldr	r1, [r3, #0]
 8006066:	f7ff fec0 	bl	8005dea <uECC_vli_bytesToNative>
	uECC_vli_bytesToNative(s, signature + curve->num_bytes, curve->num_bytes);
 800606a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800606e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8006072:	461a      	mov	r2, r3
 8006074:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006078:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	1899      	adds	r1, r3, r2
 8006080:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006084:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8006088:	461a      	mov	r2, r3
 800608a:	f107 0310 	add.w	r3, r7, #16
 800608e:	4618      	mov	r0, r3
 8006090:	f7ff feab 	bl	8005dea <uECC_vli_bytesToNative>

	/* r, s must not be 0. */
	if (uECC_vli_isZero(r, num_words) || uECC_vli_isZero(s, num_words)) {
 8006094:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006098:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800609c:	4611      	mov	r1, r2
 800609e:	4618      	mov	r0, r3
 80060a0:	f7fe fd33 	bl	8004b0a <uECC_vli_isZero>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d10a      	bne.n	80060c0 <uECC_verify+0x148>
 80060aa:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80060ae:	f107 0310 	add.w	r3, r7, #16
 80060b2:	4611      	mov	r1, r2
 80060b4:	4618      	mov	r0, r3
 80060b6:	f7fe fd28 	bl	8004b0a <uECC_vli_isZero>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d001      	beq.n	80060c4 <uECC_verify+0x14c>
		return 0;
 80060c0:	2300      	movs	r3, #0
 80060c2:	e225      	b.n	8006510 <uECC_verify+0x598>
	}

	/* r, s must be < n. */
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 80060c4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80060c8:	3324      	adds	r3, #36	@ 0x24
 80060ca:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80060ce:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80060d2:	4618      	mov	r0, r3
 80060d4:	f7fe fde4 	bl	8004ca0 <uECC_vli_cmp_unsafe>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d10c      	bne.n	80060f8 <uECC_verify+0x180>
	    uECC_vli_cmp_unsafe(curve->n, s, num_n_words) != 1) {
 80060de:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80060e2:	3324      	adds	r3, #36	@ 0x24
 80060e4:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80060e8:	f107 0110 	add.w	r1, r7, #16
 80060ec:	4618      	mov	r0, r3
 80060ee:	f7fe fdd7 	bl	8004ca0 <uECC_vli_cmp_unsafe>
 80060f2:	4603      	mov	r3, r0
	if (uECC_vli_cmp_unsafe(curve->n, r, num_n_words) != 1 ||
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	d001      	beq.n	80060fc <uECC_verify+0x184>
		return 0;
 80060f8:	2300      	movs	r3, #0
 80060fa:	e209      	b.n	8006510 <uECC_verify+0x598>
	}

	/* Calculate u1 and u2. */
	uECC_vli_modInv(z, s, curve->n, num_n_words); /* z = 1/s */
 80060fc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006100:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8006104:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006108:	f107 0110 	add.w	r1, r7, #16
 800610c:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8006110:	f7ff fa24 	bl	800555c <uECC_vli_modInv>
	u1[num_n_words - 1] = 0;
 8006114:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006118:	3b01      	subs	r3, #1
 800611a:	009b      	lsls	r3, r3, #2
 800611c:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8006120:	443b      	add	r3, r7
 8006122:	2200      	movs	r2, #0
 8006124:	f843 2c30 	str.w	r2, [r3, #-48]
	bits2int(u1, message_hash, hash_size, curve);
 8006128:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800612c:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 8006130:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006134:	f5a3 71f4 	sub.w	r1, r3, #488	@ 0x1e8
 8006138:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 800613c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006140:	6812      	ldr	r2, [r2, #0]
 8006142:	6809      	ldr	r1, [r1, #0]
 8006144:	f7ff fe91 	bl	8005e6a <bits2int>
	uECC_vli_modMult(u1, u1, z, curve->n, num_n_words); /* u1 = e/s */
 8006148:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800614c:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8006150:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006154:	f507 71e0 	add.w	r1, r7, #448	@ 0x1c0
 8006158:	f507 70e0 	add.w	r0, r7, #448	@ 0x1c0
 800615c:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006160:	9300      	str	r3, [sp, #0]
 8006162:	4623      	mov	r3, r4
 8006164:	f7ff f97b 	bl	800545e <uECC_vli_modMult>
	uECC_vli_modMult(u2, r, z, curve->n, num_n_words); /* u2 = r/s */
 8006168:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800616c:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8006170:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006174:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8006178:	f507 70d0 	add.w	r0, r7, #416	@ 0x1a0
 800617c:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 8006180:	9300      	str	r3, [sp, #0]
 8006182:	4623      	mov	r3, r4
 8006184:	f7ff f96b 	bl	800545e <uECC_vli_modMult>

	/* Calculate sum = G + Q. */
	uECC_vli_set(sum, _public, num_words);
 8006188:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 800618c:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8006190:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8006194:	4618      	mov	r0, r3
 8006196:	f7fe fd5c 	bl	8004c52 <uECC_vli_set>
	uECC_vli_set(sum + num_words, _public + num_words, num_words);
 800619a:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80061a4:	18d0      	adds	r0, r2, r3
 80061a6:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 80061b0:	4413      	add	r3, r2
 80061b2:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80061b6:	4619      	mov	r1, r3
 80061b8:	f7fe fd4b 	bl	8004c52 <uECC_vli_set>
	uECC_vli_set(tx, curve->G, num_words);
 80061bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80061c0:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 80061c4:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80061c8:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80061cc:	4618      	mov	r0, r3
 80061ce:	f7fe fd40 	bl	8004c52 <uECC_vli_set>
	uECC_vli_set(ty, curve->G + num_words, num_words);
 80061d2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80061d6:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 80061da:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	18d1      	adds	r1, r2, r3
 80061e2:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80061e6:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7fe fd31 	bl	8004c52 <uECC_vli_set>
	uECC_vli_modSub(z, sum, tx, curve->p, num_words); /* z = x2 - x1 */
 80061f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80061f4:	1d1c      	adds	r4, r3, #4
 80061f6:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 80061fa:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 80061fe:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8006202:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006206:	9300      	str	r3, [sp, #0]
 8006208:	4623      	mov	r3, r4
 800620a:	f7fe ffcf 	bl	80051ac <uECC_vli_modSub>
	XYcZ_add(tx, ty, sum, sum + num_words, curve);
 800620e:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006218:	18d4      	adds	r4, r2, r3
 800621a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800621e:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8006222:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8006226:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800622a:	9300      	str	r3, [sp, #0]
 800622c:	4623      	mov	r3, r4
 800622e:	f7ff fd49 	bl	8005cc4 <XYcZ_add>
	uECC_vli_modInv(z, z, curve->p, num_words); /* z = 1/z */
 8006232:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006236:	1d1a      	adds	r2, r3, #4
 8006238:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 800623c:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8006240:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8006244:	f7ff f98a 	bl	800555c <uECC_vli_modInv>
	apply_z(sum, sum + num_words, z, curve);
 8006248:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8006252:	18d1      	adds	r1, r2, r3
 8006254:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006258:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800625c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006260:	f7ff fd08 	bl	8005c74 <apply_z>

	/* Use Shamir's trick to calculate u1*G + u2*Q */
	points[0] = 0;
 8006264:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006268:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800626c:	2200      	movs	r2, #0
 800626e:	601a      	str	r2, [r3, #0]
	points[1] = curve->G;
 8006270:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006274:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8006278:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 800627c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006280:	605a      	str	r2, [r3, #4]
	points[2] = _public;
 8006282:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006286:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800628a:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 800628e:	609a      	str	r2, [r3, #8]
	points[3] = sum;
 8006290:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006294:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006298:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800629c:	60da      	str	r2, [r3, #12]
	num_bits = smax(uECC_vli_numBits(u1, num_n_words),
 800629e:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80062a2:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80062a6:	4611      	mov	r1, r2
 80062a8:	4618      	mov	r0, r3
 80062aa:	f7fe fc98 	bl	8004bde <uECC_vli_numBits>
 80062ae:	4603      	mov	r3, r0
 80062b0:	461c      	mov	r4, r3
 80062b2:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80062b6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80062ba:	4611      	mov	r1, r2
 80062bc:	4618      	mov	r0, r3
 80062be:	f7fe fc8e 	bl	8004bde <uECC_vli_numBits>
 80062c2:	4603      	mov	r3, r0
 80062c4:	4619      	mov	r1, r3
 80062c6:	4620      	mov	r0, r4
 80062c8:	f7ff fe40 	bl	8005f4c <smax>
 80062cc:	4603      	mov	r3, r0
 80062ce:	f8a7 31ea 	strh.w	r3, [r7, #490]	@ 0x1ea
	uECC_vli_numBits(u2, num_n_words));

	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 80062d2:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 80062d6:	3b01      	subs	r3, #1
 80062d8:	b29b      	uxth	r3, r3
 80062da:	b21a      	sxth	r2, r3
 80062dc:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 80062e0:	4611      	mov	r1, r2
 80062e2:	4618      	mov	r0, r3
 80062e4:	f7fe fc3b 	bl	8004b5e <uECC_vli_testBit>
 80062e8:	4603      	mov	r3, r0
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	bf14      	ite	ne
 80062ee:	2301      	movne	r3, #1
 80062f0:	2300      	moveq	r3, #0
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	461c      	mov	r4, r3
                       ((!!uECC_vli_testBit(u2, num_bits - 1)) << 1)];
 80062f6:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 80062fa:	3b01      	subs	r3, #1
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	b21a      	sxth	r2, r3
 8006300:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8006304:	4611      	mov	r1, r2
 8006306:	4618      	mov	r0, r3
 8006308:	f7fe fc29 	bl	8004b5e <uECC_vli_testBit>
 800630c:	4603      	mov	r3, r0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d001      	beq.n	8006316 <uECC_verify+0x39e>
 8006312:	2302      	movs	r3, #2
 8006314:	e000      	b.n	8006318 <uECC_verify+0x3a0>
 8006316:	2300      	movs	r3, #0
	point = points[(!!uECC_vli_testBit(u1, num_bits - 1)) |
 8006318:	ea43 0204 	orr.w	r2, r3, r4
 800631c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8006320:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006328:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
	uECC_vli_set(rx, point, num_words);
 800632c:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006330:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006334:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 8006338:	4618      	mov	r0, r3
 800633a:	f7fe fc8a 	bl	8004c52 <uECC_vli_set>
	uECC_vli_set(ry, point + num_words, num_words);
 800633e:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 8006348:	18d1      	adds	r1, r2, r3
 800634a:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 800634e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8006352:	4618      	mov	r0, r3
 8006354:	f7fe fc7d 	bl	8004c52 <uECC_vli_set>
	uECC_vli_clear(z, num_words);
 8006358:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 800635c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8006360:	4611      	mov	r1, r2
 8006362:	4618      	mov	r0, r3
 8006364:	f7fe fbb0 	bl	8004ac8 <uECC_vli_clear>
	z[0] = 1;
 8006368:	2301      	movs	r3, #1
 800636a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180

	for (i = num_bits - 2; i >= 0; --i) {
 800636e:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 8006372:	3b02      	subs	r3, #2
 8006374:	b29b      	uxth	r3, r3
 8006376:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 800637a:	e087      	b.n	800648c <uECC_verify+0x514>
		uECC_word_t index;
		curve->double_jacobian(rx, ry, z, curve);
 800637c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006380:	f8d3 40a4 	ldr.w	r4, [r3, #164]	@ 0xa4
 8006384:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006388:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 800638c:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8006390:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006394:	47a0      	blx	r4

		index = (!!uECC_vli_testBit(u1, i)) | ((!!uECC_vli_testBit(u2, i)) << 1);
 8006396:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 800639a:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 800639e:	4611      	mov	r1, r2
 80063a0:	4618      	mov	r0, r3
 80063a2:	f7fe fbdc 	bl	8004b5e <uECC_vli_testBit>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	bf14      	ite	ne
 80063ac:	2301      	movne	r3, #1
 80063ae:	2300      	moveq	r3, #0
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	461c      	mov	r4, r3
 80063b4:	f9b7 21ee 	ldrsh.w	r2, [r7, #494]	@ 0x1ee
 80063b8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80063bc:	4611      	mov	r1, r2
 80063be:	4618      	mov	r0, r3
 80063c0:	f7fe fbcd 	bl	8004b5e <uECC_vli_testBit>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d001      	beq.n	80063ce <uECC_verify+0x456>
 80063ca:	2302      	movs	r3, #2
 80063cc:	e000      	b.n	80063d0 <uECC_verify+0x458>
 80063ce:	2300      	movs	r3, #0
 80063d0:	4323      	orrs	r3, r4
 80063d2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
		point = points[index];
 80063d6:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 80063da:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80063de:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 80063e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063e6:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
		if (point) {
 80063ea:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d046      	beq.n	8006480 <uECC_verify+0x508>
			uECC_vli_set(tx, point, num_words);
 80063f2:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80063f6:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 80063fa:	f8d7 11e4 	ldr.w	r1, [r7, #484]	@ 0x1e4
 80063fe:	4618      	mov	r0, r3
 8006400:	f7fe fc27 	bl	8004c52 <uECC_vli_set>
			uECC_vli_set(ty, point + num_words, num_words);
 8006404:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006408:	009b      	lsls	r3, r3, #2
 800640a:	f8d7 21e4 	ldr.w	r2, [r7, #484]	@ 0x1e4
 800640e:	18d1      	adds	r1, r2, r3
 8006410:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 8006414:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8006418:	4618      	mov	r0, r3
 800641a:	f7fe fc1a 	bl	8004c52 <uECC_vli_set>
			apply_z(tx, ty, z, curve);
 800641e:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8006422:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 8006426:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 800642a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800642e:	f7ff fc21 	bl	8005c74 <apply_z>
			uECC_vli_modSub(tz, rx, tx, curve->p, num_words); /* Z = x2 - x1 */
 8006432:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006436:	1d1c      	adds	r4, r3, #4
 8006438:	f107 02e0 	add.w	r2, r7, #224	@ 0xe0
 800643c:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8006440:	f107 00a0 	add.w	r0, r7, #160	@ 0xa0
 8006444:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 8006448:	9300      	str	r3, [sp, #0]
 800644a:	4623      	mov	r3, r4
 800644c:	f7fe feae 	bl	80051ac <uECC_vli_modSub>
			XYcZ_add(tx, ty, rx, ry, curve);
 8006450:	f507 7480 	add.w	r4, r7, #256	@ 0x100
 8006454:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8006458:	f107 01c0 	add.w	r1, r7, #192	@ 0xc0
 800645c:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8006460:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8006464:	9300      	str	r3, [sp, #0]
 8006466:	4623      	mov	r3, r4
 8006468:	f7ff fc2c 	bl	8005cc4 <XYcZ_add>
			uECC_vli_modMult_fast(z, z, tz, curve);
 800646c:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 8006470:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8006474:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 8006478:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800647c:	f7ff f80a 	bl	8005494 <uECC_vli_modMult_fast>
	for (i = num_bits - 2; i >= 0; --i) {
 8006480:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	@ 0x1ee
 8006484:	3b01      	subs	r3, #1
 8006486:	b29b      	uxth	r3, r3
 8006488:	f8a7 31ee 	strh.w	r3, [r7, #494]	@ 0x1ee
 800648c:	f9b7 31ee 	ldrsh.w	r3, [r7, #494]	@ 0x1ee
 8006490:	2b00      	cmp	r3, #0
 8006492:	f6bf af73 	bge.w	800637c <uECC_verify+0x404>
		}
  	}

	uECC_vli_modInv(z, z, curve->p, num_words); /* Z = 1/Z */
 8006496:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800649a:	1d1a      	adds	r2, r3, #4
 800649c:	f997 31ed 	ldrsb.w	r3, [r7, #493]	@ 0x1ed
 80064a0:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80064a4:	f507 70c0 	add.w	r0, r7, #384	@ 0x180
 80064a8:	f7ff f858 	bl	800555c <uECC_vli_modInv>
	apply_z(rx, ry, z, curve);
 80064ac:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80064b0:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 80064b4:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 80064b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80064bc:	f7ff fbda 	bl	8005c74 <apply_z>

	/* v = x1 (mod n) */
	if (uECC_vli_cmp_unsafe(curve->n, rx, num_n_words) != 1) {
 80064c0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80064c4:	3324      	adds	r3, #36	@ 0x24
 80064c6:	f997 21ec 	ldrsb.w	r2, [r7, #492]	@ 0x1ec
 80064ca:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7fe fbe6 	bl	8004ca0 <uECC_vli_cmp_unsafe>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	d00b      	beq.n	80064f2 <uECC_verify+0x57a>
		uECC_vli_sub(rx, rx, curve->n, num_n_words);
 80064da:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80064de:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 80064e2:	f997 31ec 	ldrsb.w	r3, [r7, #492]	@ 0x1ec
 80064e6:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80064ea:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 80064ee:	f7fe fc60 	bl	8004db2 <uECC_vli_sub>
	}

	/* Accept only if v == r. */
	return (int)(uECC_vli_equal(rx, r, num_words) == 0);
 80064f2:	f997 21ed 	ldrsb.w	r2, [r7, #493]	@ 0x1ed
 80064f6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80064fa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80064fe:	4618      	mov	r0, r3
 8006500:	f7fe fc0a 	bl	8004d18 <uECC_vli_equal>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	bf0c      	ite	eq
 800650a:	2301      	moveq	r3, #1
 800650c:	2300      	movne	r3, #0
 800650e:	b2db      	uxtb	r3, r3
}
 8006510:	4618      	mov	r0, r3
 8006512:	f507 77fa 	add.w	r7, r7, #500	@ 0x1f4
 8006516:	46bd      	mov	sp, r7
 8006518:	bd90      	pop	{r4, r7, pc}
	...

0800651c <tc_sha256_init>:
#include "utils.h"

static void compress(unsigned int *iv, const uint8_t *data);

int tc_sha256_init(TCSha256State_t s)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b082      	sub	sp, #8
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0) {
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d101      	bne.n	800652e <tc_sha256_init+0x12>
		return TC_CRYPTO_FAIL;
 800652a:	2300      	movs	r3, #0
 800652c:	e01d      	b.n	800656a <tc_sha256_init+0x4e>
	 * Setting the initial state values.
	 * These values correspond to the first 32 bits of the fractional parts
	 * of the square roots of the first 8 primes: 2, 3, 5, 7, 11, 13, 17
	 * and 19.
	 */
	_set((uint8_t *) s, 0x00, sizeof(*s));
 800652e:	2270      	movs	r2, #112	@ 0x70
 8006530:	2100      	movs	r1, #0
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 fb49 	bl	8006bca <_set>
	s->iv[0] = 0x6a09e667;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a0e      	ldr	r2, [pc, #56]	@ (8006574 <tc_sha256_init+0x58>)
 800653c:	601a      	str	r2, [r3, #0]
	s->iv[1] = 0xbb67ae85;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4a0d      	ldr	r2, [pc, #52]	@ (8006578 <tc_sha256_init+0x5c>)
 8006542:	605a      	str	r2, [r3, #4]
	s->iv[2] = 0x3c6ef372;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	4a0d      	ldr	r2, [pc, #52]	@ (800657c <tc_sha256_init+0x60>)
 8006548:	609a      	str	r2, [r3, #8]
	s->iv[3] = 0xa54ff53a;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a0c      	ldr	r2, [pc, #48]	@ (8006580 <tc_sha256_init+0x64>)
 800654e:	60da      	str	r2, [r3, #12]
	s->iv[4] = 0x510e527f;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a0c      	ldr	r2, [pc, #48]	@ (8006584 <tc_sha256_init+0x68>)
 8006554:	611a      	str	r2, [r3, #16]
	s->iv[5] = 0x9b05688c;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a0b      	ldr	r2, [pc, #44]	@ (8006588 <tc_sha256_init+0x6c>)
 800655a:	615a      	str	r2, [r3, #20]
	s->iv[6] = 0x1f83d9ab;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4a0b      	ldr	r2, [pc, #44]	@ (800658c <tc_sha256_init+0x70>)
 8006560:	619a      	str	r2, [r3, #24]
	s->iv[7] = 0x5be0cd19;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a0a      	ldr	r2, [pc, #40]	@ (8006590 <tc_sha256_init+0x74>)
 8006566:	61da      	str	r2, [r3, #28]

	return TC_CRYPTO_SUCCESS;
 8006568:	2301      	movs	r3, #1
}
 800656a:	4618      	mov	r0, r3
 800656c:	3708      	adds	r7, #8
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
 8006572:	bf00      	nop
 8006574:	6a09e667 	.word	0x6a09e667
 8006578:	bb67ae85 	.word	0xbb67ae85
 800657c:	3c6ef372 	.word	0x3c6ef372
 8006580:	a54ff53a 	.word	0xa54ff53a
 8006584:	510e527f 	.word	0x510e527f
 8006588:	9b05688c 	.word	0x9b05688c
 800658c:	1f83d9ab 	.word	0x1f83d9ab
 8006590:	5be0cd19 	.word	0x5be0cd19

08006594 <tc_sha256_update>:

int tc_sha256_update(TCSha256State_t s, const uint8_t *data, size_t datalen)
{
 8006594:	b5b0      	push	{r4, r5, r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	60f8      	str	r0, [r7, #12]
 800659c:	60b9      	str	r1, [r7, #8]
 800659e:	607a      	str	r2, [r7, #4]
	/* input sanity check: */
	if (s == (TCSha256State_t) 0 ||
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d002      	beq.n	80065ac <tc_sha256_update+0x18>
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d101      	bne.n	80065b0 <tc_sha256_update+0x1c>
	    data == (void *) 0) {
		return TC_CRYPTO_FAIL;
 80065ac:	2300      	movs	r3, #0
 80065ae:	e030      	b.n	8006612 <tc_sha256_update+0x7e>
	} else if (datalen == 0) {
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d127      	bne.n	8006606 <tc_sha256_update+0x72>
		return TC_CRYPTO_SUCCESS;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e02b      	b.n	8006612 <tc_sha256_update+0x7e>
	}

	while (datalen-- > 0) {
		s->leftover[s->leftover_offset++] = *(data++);
 80065ba:	68ba      	ldr	r2, [r7, #8]
 80065bc:	1c53      	adds	r3, r2, #1
 80065be:	60bb      	str	r3, [r7, #8]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065c4:	1c58      	adds	r0, r3, #1
 80065c6:	68f9      	ldr	r1, [r7, #12]
 80065c8:	6688      	str	r0, [r1, #104]	@ 0x68
 80065ca:	7811      	ldrb	r1, [r2, #0]
 80065cc:	68fa      	ldr	r2, [r7, #12]
 80065ce:	4413      	add	r3, r2
 80065d0:	460a      	mov	r2, r1
 80065d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065da:	2b3f      	cmp	r3, #63	@ 0x3f
 80065dc:	d913      	bls.n	8006606 <tc_sha256_update+0x72>
			compress(s->iv, s->leftover);
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	3328      	adds	r3, #40	@ 0x28
 80065e4:	4619      	mov	r1, r3
 80065e6:	4610      	mov	r0, r2
 80065e8:	f000 f94e 	bl	8006888 <compress>
			s->leftover_offset = 0;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	669a      	str	r2, [r3, #104]	@ 0x68
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80065f8:	f512 7400 	adds.w	r4, r2, #512	@ 0x200
 80065fc:	f143 0500 	adc.w	r5, r3, #0
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	e9c3 4508 	strd	r4, r5, [r3, #32]
	while (datalen-- > 0) {
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	1e5a      	subs	r2, r3, #1
 800660a:	607a      	str	r2, [r7, #4]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1d4      	bne.n	80065ba <tc_sha256_update+0x26>
		}
	}

	return TC_CRYPTO_SUCCESS;
 8006610:	2301      	movs	r3, #1
}
 8006612:	4618      	mov	r0, r3
 8006614:	3710      	adds	r7, #16
 8006616:	46bd      	mov	sp, r7
 8006618:	bdb0      	pop	{r4, r5, r7, pc}

0800661a <tc_sha256_final>:

int tc_sha256_final(uint8_t *digest, TCSha256State_t s)
{
 800661a:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	6039      	str	r1, [r7, #0]
	unsigned int i;

	/* input sanity check: */
	if (digest == (uint8_t *) 0 ||
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d002      	beq.n	8006632 <tc_sha256_final+0x18>
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d101      	bne.n	8006636 <tc_sha256_final+0x1c>
	    s == (TCSha256State_t) 0) {
		return TC_CRYPTO_FAIL;
 8006632:	2300      	movs	r3, #0
 8006634:	e0e1      	b.n	80067fa <tc_sha256_final+0x1e0>
	}

	s->bits_hashed += (s->leftover_offset << 3);
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800663c:	6839      	ldr	r1, [r7, #0]
 800663e:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8006640:	00c9      	lsls	r1, r1, #3
 8006642:	2000      	movs	r0, #0
 8006644:	460c      	mov	r4, r1
 8006646:	4605      	mov	r5, r0
 8006648:	eb12 0804 	adds.w	r8, r2, r4
 800664c:	eb43 0905 	adc.w	r9, r3, r5
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	e9c3 8908 	strd	r8, r9, [r3, #32]

	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800665a:	1c59      	adds	r1, r3, #1
 800665c:	683a      	ldr	r2, [r7, #0]
 800665e:	6691      	str	r1, [r2, #104]	@ 0x68
 8006660:	683a      	ldr	r2, [r7, #0]
 8006662:	4413      	add	r3, r2
 8006664:	2280      	movs	r2, #128	@ 0x80
 8006666:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800666e:	2b38      	cmp	r3, #56	@ 0x38
 8006670:	d917      	bls.n	80066a2 <tc_sha256_final+0x88>
		/* there is not room for all the padding in this block */
		_set(s->leftover + s->leftover_offset, 0x00,
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800667c:	18d0      	adds	r0, r2, r3
		     sizeof(s->leftover) - s->leftover_offset);
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
		_set(s->leftover + s->leftover_offset, 0x00,
 8006682:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8006686:	461a      	mov	r2, r3
 8006688:	2100      	movs	r1, #0
 800668a:	f000 fa9e 	bl	8006bca <_set>
		compress(s->iv, s->leftover);
 800668e:	683a      	ldr	r2, [r7, #0]
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	3328      	adds	r3, #40	@ 0x28
 8006694:	4619      	mov	r1, r3
 8006696:	4610      	mov	r0, r2
 8006698:	f000 f8f6 	bl	8006888 <compress>
		s->leftover_offset = 0;
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	2200      	movs	r2, #0
 80066a0:	669a      	str	r2, [r3, #104]	@ 0x68
	}

	/* add the padding and the length in big-Endian format */
	_set(s->leftover + s->leftover_offset, 0x00,
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80066ac:	18d0      	adds	r0, r2, r3
	     sizeof(s->leftover) - 8 - s->leftover_offset);
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
 80066b2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80066b6:	461a      	mov	r2, r3
 80066b8:	2100      	movs	r1, #0
 80066ba:	f000 fa86 	bl	8006bca <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066c4:	b2d2      	uxtb	r2, r2
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
	s->leftover[sizeof(s->leftover) - 2] = (uint8_t)(s->bits_hashed >> 8);
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80066d2:	f04f 0200 	mov.w	r2, #0
 80066d6:	f04f 0300 	mov.w	r3, #0
 80066da:	0a02      	lsrs	r2, r0, #8
 80066dc:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80066e0:	0a0b      	lsrs	r3, r1, #8
 80066e2:	b2d2      	uxtb	r2, r2
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	s->leftover[sizeof(s->leftover) - 3] = (uint8_t)(s->bits_hashed >> 16);
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80066f0:	f04f 0200 	mov.w	r2, #0
 80066f4:	f04f 0300 	mov.w	r3, #0
 80066f8:	0c02      	lsrs	r2, r0, #16
 80066fa:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80066fe:	0c0b      	lsrs	r3, r1, #16
 8006700:	b2d2      	uxtb	r2, r2
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800670e:	f04f 0200 	mov.w	r2, #0
 8006712:	f04f 0300 	mov.w	r3, #0
 8006716:	0e02      	lsrs	r2, r0, #24
 8006718:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800671c:	0e0b      	lsrs	r3, r1, #24
 800671e:	b2d2      	uxtb	r2, r2
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800672c:	f04f 0200 	mov.w	r2, #0
 8006730:	f04f 0300 	mov.w	r3, #0
 8006734:	000a      	movs	r2, r1
 8006736:	2300      	movs	r3, #0
 8006738:	b2d2      	uxtb	r2, r2
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006746:	f04f 0200 	mov.w	r2, #0
 800674a:	f04f 0300 	mov.w	r3, #0
 800674e:	0a0a      	lsrs	r2, r1, #8
 8006750:	2300      	movs	r3, #0
 8006752:	b2d2      	uxtb	r2, r2
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8006760:	f04f 0200 	mov.w	r2, #0
 8006764:	f04f 0300 	mov.w	r3, #0
 8006768:	0c0a      	lsrs	r2, r1, #16
 800676a:	2300      	movs	r3, #0
 800676c:	b2d2      	uxtb	r2, r2
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 800677a:	f04f 0200 	mov.w	r2, #0
 800677e:	f04f 0300 	mov.w	r3, #0
 8006782:	0e0a      	lsrs	r2, r1, #24
 8006784:	2300      	movs	r3, #0
 8006786:	b2d2      	uxtb	r2, r2
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

	/* hash the padding and length */
	compress(s->iv, s->leftover);
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	3328      	adds	r3, #40	@ 0x28
 8006794:	4619      	mov	r1, r3
 8006796:	4610      	mov	r0, r2
 8006798:	f000 f876 	bl	8006888 <compress>

	/* copy the iv out to digest */
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 800679c:	2300      	movs	r3, #0
 800679e:	60fb      	str	r3, [r7, #12]
 80067a0:	e022      	b.n	80067e8 <tc_sha256_final+0x1ce>
		unsigned int t = *((unsigned int *) &s->iv[i]);
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	68fa      	ldr	r2, [r7, #12]
 80067a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067aa:	60bb      	str	r3, [r7, #8]
		*digest++ = (uint8_t)(t >> 24);
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	0e19      	lsrs	r1, r3, #24
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	1c5a      	adds	r2, r3, #1
 80067b4:	607a      	str	r2, [r7, #4]
 80067b6:	b2ca      	uxtb	r2, r1
 80067b8:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 16);
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	0c19      	lsrs	r1, r3, #16
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	1c5a      	adds	r2, r3, #1
 80067c2:	607a      	str	r2, [r7, #4]
 80067c4:	b2ca      	uxtb	r2, r1
 80067c6:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t >> 8);
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	0a19      	lsrs	r1, r3, #8
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	1c5a      	adds	r2, r3, #1
 80067d0:	607a      	str	r2, [r7, #4]
 80067d2:	b2ca      	uxtb	r2, r1
 80067d4:	701a      	strb	r2, [r3, #0]
		*digest++ = (uint8_t)(t);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	1c5a      	adds	r2, r3, #1
 80067da:	607a      	str	r2, [r7, #4]
 80067dc:	68ba      	ldr	r2, [r7, #8]
 80067de:	b2d2      	uxtb	r2, r2
 80067e0:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	3301      	adds	r3, #1
 80067e6:	60fb      	str	r3, [r7, #12]
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2b07      	cmp	r3, #7
 80067ec:	d9d9      	bls.n	80067a2 <tc_sha256_final+0x188>
	}

	/* destroy the current state */
	_set(s, 0, sizeof(*s));
 80067ee:	2270      	movs	r2, #112	@ 0x70
 80067f0:	2100      	movs	r1, #0
 80067f2:	6838      	ldr	r0, [r7, #0]
 80067f4:	f000 f9e9 	bl	8006bca <_set>

	return TC_CRYPTO_SUCCESS;
 80067f8:	2301      	movs	r3, #1
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3710      	adds	r7, #16
 80067fe:	46bd      	mov	sp, r7
 8006800:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08006804 <ROTR>:
	0x5b9cca4f, 0x682e6ff3, 0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
	0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

static inline unsigned int ROTR(unsigned int a, unsigned int n)
{
 8006804:	b480      	push	{r7}
 8006806:	b083      	sub	sp, #12
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	6039      	str	r1, [r7, #0]
	return (((a) >> n) | ((a) << (32 - n)));
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	fa62 f303 	ror.w	r3, r2, r3
}
 8006816:	4618      	mov	r0, r3
 8006818:	370c      	adds	r7, #12
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr

08006822 <BigEndian>:

#define Ch(a, b, c)(((a) & (b)) ^ ((~(a)) & (c)))
#define Maj(a, b, c)(((a) & (b)) ^ ((a) & (c)) ^ ((b) & (c)))

static inline unsigned int BigEndian(const uint8_t **c)
{
 8006822:	b480      	push	{r7}
 8006824:	b085      	sub	sp, #20
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
	unsigned int n = 0;
 800682a:	2300      	movs	r3, #0
 800682c:	60fb      	str	r3, [r7, #12]

	n = (((unsigned int)(*((*c)++))) << 24);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	1c59      	adds	r1, r3, #1
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	6011      	str	r1, [r2, #0]
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	061b      	lsls	r3, r3, #24
 800683c:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 16);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	1c59      	adds	r1, r3, #1
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	6011      	str	r1, [r2, #0]
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	041b      	lsls	r3, r3, #16
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	4313      	orrs	r3, r2
 8006850:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)) << 8);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	1c59      	adds	r1, r3, #1
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	6011      	str	r1, [r2, #0]
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	021b      	lsls	r3, r3, #8
 8006860:	68fa      	ldr	r2, [r7, #12]
 8006862:	4313      	orrs	r3, r2
 8006864:	60fb      	str	r3, [r7, #12]
	n |= ((unsigned int)(*((*c)++)));
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	1c59      	adds	r1, r3, #1
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	6011      	str	r1, [r2, #0]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	461a      	mov	r2, r3
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	4313      	orrs	r3, r2
 8006878:	60fb      	str	r3, [r7, #12]
	return n;
 800687a:	68fb      	ldr	r3, [r7, #12]
}
 800687c:	4618      	mov	r0, r3
 800687e:	3714      	adds	r7, #20
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr

08006888 <compress>:

static void compress(unsigned int *iv, const uint8_t *data)
{
 8006888:	b590      	push	{r4, r7, lr}
 800688a:	b0a1      	sub	sp, #132	@ 0x84
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
	unsigned int t1, t2;
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	677b      	str	r3, [r7, #116]	@ 0x74
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	673b      	str	r3, [r7, #112]	@ 0x70
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	69db      	ldr	r3, [r3, #28]
 80068c0:	663b      	str	r3, [r7, #96]	@ 0x60

	for (i = 0; i < 16; ++i) {
 80068c2:	2300      	movs	r3, #0
 80068c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80068c6:	e06b      	b.n	80069a0 <compress+0x118>
		n = BigEndian(&data);
 80068c8:	463b      	mov	r3, r7
 80068ca:	4618      	mov	r0, r3
 80068cc:	f7ff ffa9 	bl	8006822 <BigEndian>
 80068d0:	64b8      	str	r0, [r7, #72]	@ 0x48
		t1 = work_space[i] = n;
 80068d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	3380      	adds	r3, #128	@ 0x80
 80068d8:	443b      	add	r3, r7
 80068da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068dc:	f843 2c78 	str.w	r2, [r3, #-120]
 80068e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068e2:	009b      	lsls	r3, r3, #2
 80068e4:	3380      	adds	r3, #128	@ 0x80
 80068e6:	443b      	add	r3, r7
 80068e8:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80068ec:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 80068ee:	2106      	movs	r1, #6
 80068f0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80068f2:	f7ff ff87 	bl	8006804 <ROTR>
 80068f6:	4604      	mov	r4, r0
 80068f8:	210b      	movs	r1, #11
 80068fa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80068fc:	f7ff ff82 	bl	8006804 <ROTR>
 8006900:	4603      	mov	r3, r0
 8006902:	405c      	eors	r4, r3
 8006904:	2119      	movs	r1, #25
 8006906:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006908:	f7ff ff7c 	bl	8006804 <ROTR>
 800690c:	4603      	mov	r3, r0
 800690e:	ea84 0203 	eor.w	r2, r4, r3
 8006912:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006914:	441a      	add	r2, r3
 8006916:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006918:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800691a:	4019      	ands	r1, r3
 800691c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800691e:	43d8      	mvns	r0, r3
 8006920:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006922:	4003      	ands	r3, r0
 8006924:	404b      	eors	r3, r1
 8006926:	441a      	add	r2, r3
 8006928:	499b      	ldr	r1, [pc, #620]	@ (8006b98 <compress+0x310>)
 800692a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800692c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006930:	4413      	add	r3, r2
 8006932:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006934:	4413      	add	r3, r2
 8006936:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 8006938:	2102      	movs	r1, #2
 800693a:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800693c:	f7ff ff62 	bl	8006804 <ROTR>
 8006940:	4604      	mov	r4, r0
 8006942:	210d      	movs	r1, #13
 8006944:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006946:	f7ff ff5d 	bl	8006804 <ROTR>
 800694a:	4603      	mov	r3, r0
 800694c:	405c      	eors	r4, r3
 800694e:	2116      	movs	r1, #22
 8006950:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006952:	f7ff ff57 	bl	8006804 <ROTR>
 8006956:	4603      	mov	r3, r0
 8006958:	ea84 0203 	eor.w	r2, r4, r3
 800695c:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800695e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006960:	4059      	eors	r1, r3
 8006962:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006964:	4019      	ands	r1, r3
 8006966:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8006968:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800696a:	4003      	ands	r3, r0
 800696c:	404b      	eors	r3, r1
 800696e:	4413      	add	r3, r2
 8006970:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 8006972:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006974:	663b      	str	r3, [r7, #96]	@ 0x60
 8006976:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006978:	667b      	str	r3, [r7, #100]	@ 0x64
 800697a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800697c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800697e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006980:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006982:	4413      	add	r3, r2
 8006984:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 8006986:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006988:	673b      	str	r3, [r7, #112]	@ 0x70
 800698a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800698c:	677b      	str	r3, [r7, #116]	@ 0x74
 800698e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006990:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006992:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006994:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006996:	4413      	add	r3, r2
 8006998:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for (i = 0; i < 16; ++i) {
 800699a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800699c:	3301      	adds	r3, #1
 800699e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069a2:	2b0f      	cmp	r3, #15
 80069a4:	d990      	bls.n	80068c8 <compress+0x40>
	}

	for ( ; i < 64; ++i) {
 80069a6:	e0b0      	b.n	8006b0a <compress+0x282>
		s0 = work_space[(i+1)&0x0f];
 80069a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069aa:	3301      	adds	r3, #1
 80069ac:	f003 030f 	and.w	r3, r3, #15
 80069b0:	009b      	lsls	r3, r3, #2
 80069b2:	3380      	adds	r3, #128	@ 0x80
 80069b4:	443b      	add	r3, r7
 80069b6:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80069ba:	65bb      	str	r3, [r7, #88]	@ 0x58
		s0 = sigma0(s0);
 80069bc:	2107      	movs	r1, #7
 80069be:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80069c0:	f7ff ff20 	bl	8006804 <ROTR>
 80069c4:	4604      	mov	r4, r0
 80069c6:	2112      	movs	r1, #18
 80069c8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80069ca:	f7ff ff1b 	bl	8006804 <ROTR>
 80069ce:	4603      	mov	r3, r0
 80069d0:	ea84 0203 	eor.w	r2, r4, r3
 80069d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069d6:	08db      	lsrs	r3, r3, #3
 80069d8:	4053      	eors	r3, r2
 80069da:	65bb      	str	r3, [r7, #88]	@ 0x58
		s1 = work_space[(i+14)&0x0f];
 80069dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069de:	330e      	adds	r3, #14
 80069e0:	f003 030f 	and.w	r3, r3, #15
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	3380      	adds	r3, #128	@ 0x80
 80069e8:	443b      	add	r3, r7
 80069ea:	f853 3c78 	ldr.w	r3, [r3, #-120]
 80069ee:	657b      	str	r3, [r7, #84]	@ 0x54
		s1 = sigma1(s1);
 80069f0:	2111      	movs	r1, #17
 80069f2:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80069f4:	f7ff ff06 	bl	8006804 <ROTR>
 80069f8:	4604      	mov	r4, r0
 80069fa:	2113      	movs	r1, #19
 80069fc:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80069fe:	f7ff ff01 	bl	8006804 <ROTR>
 8006a02:	4603      	mov	r3, r0
 8006a04:	ea84 0203 	eor.w	r2, r4, r3
 8006a08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a0a:	0a9b      	lsrs	r3, r3, #10
 8006a0c:	4053      	eors	r3, r2
 8006a0e:	657b      	str	r3, [r7, #84]	@ 0x54

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
 8006a10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a12:	f003 030f 	and.w	r3, r3, #15
 8006a16:	009b      	lsls	r3, r3, #2
 8006a18:	3380      	adds	r3, #128	@ 0x80
 8006a1a:	443b      	add	r3, r7
 8006a1c:	f853 1c78 	ldr.w	r1, [r3, #-120]
 8006a20:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a24:	441a      	add	r2, r3
 8006a26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a28:	3309      	adds	r3, #9
 8006a2a:	f003 030f 	and.w	r3, r3, #15
 8006a2e:	009b      	lsls	r3, r3, #2
 8006a30:	3380      	adds	r3, #128	@ 0x80
 8006a32:	443b      	add	r3, r7
 8006a34:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006a38:	4413      	add	r3, r2
 8006a3a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006a3c:	f002 020f 	and.w	r2, r2, #15
 8006a40:	4419      	add	r1, r3
 8006a42:	0093      	lsls	r3, r2, #2
 8006a44:	3380      	adds	r3, #128	@ 0x80
 8006a46:	443b      	add	r3, r7
 8006a48:	f843 1c78 	str.w	r1, [r3, #-120]
 8006a4c:	0093      	lsls	r3, r2, #2
 8006a4e:	3380      	adds	r3, #128	@ 0x80
 8006a50:	443b      	add	r3, r7
 8006a52:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8006a56:	653b      	str	r3, [r7, #80]	@ 0x50
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
 8006a58:	2106      	movs	r1, #6
 8006a5a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006a5c:	f7ff fed2 	bl	8006804 <ROTR>
 8006a60:	4604      	mov	r4, r0
 8006a62:	210b      	movs	r1, #11
 8006a64:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006a66:	f7ff fecd 	bl	8006804 <ROTR>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	405c      	eors	r4, r3
 8006a6e:	2119      	movs	r1, #25
 8006a70:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006a72:	f7ff fec7 	bl	8006804 <ROTR>
 8006a76:	4603      	mov	r3, r0
 8006a78:	ea84 0203 	eor.w	r2, r4, r3
 8006a7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a7e:	441a      	add	r2, r3
 8006a80:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006a82:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006a84:	4019      	ands	r1, r3
 8006a86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a88:	43d8      	mvns	r0, r3
 8006a8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a8c:	4003      	ands	r3, r0
 8006a8e:	404b      	eors	r3, r1
 8006a90:	441a      	add	r2, r3
 8006a92:	4941      	ldr	r1, [pc, #260]	@ (8006b98 <compress+0x310>)
 8006a94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a96:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006a9a:	4413      	add	r3, r2
 8006a9c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006a9e:	4413      	add	r3, r2
 8006aa0:	653b      	str	r3, [r7, #80]	@ 0x50
		t2 = Sigma0(a) + Maj(a, b, c);
 8006aa2:	2102      	movs	r1, #2
 8006aa4:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006aa6:	f7ff fead 	bl	8006804 <ROTR>
 8006aaa:	4604      	mov	r4, r0
 8006aac:	210d      	movs	r1, #13
 8006aae:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006ab0:	f7ff fea8 	bl	8006804 <ROTR>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	405c      	eors	r4, r3
 8006ab8:	2116      	movs	r1, #22
 8006aba:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8006abc:	f7ff fea2 	bl	8006804 <ROTR>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	ea84 0203 	eor.w	r2, r4, r3
 8006ac6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006ac8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006aca:	4059      	eors	r1, r3
 8006acc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006ace:	4019      	ands	r1, r3
 8006ad0:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8006ad2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ad4:	4003      	ands	r3, r0
 8006ad6:	404b      	eors	r3, r1
 8006ad8:	4413      	add	r3, r2
 8006ada:	64fb      	str	r3, [r7, #76]	@ 0x4c
		h = g; g = f; f = e; e = d + t1;
 8006adc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ade:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ae0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ae2:	667b      	str	r3, [r7, #100]	@ 0x64
 8006ae4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ae6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ae8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006aea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006aec:	4413      	add	r3, r2
 8006aee:	66fb      	str	r3, [r7, #108]	@ 0x6c
		d = c; c = b; b = a; a = t1 + t2;
 8006af0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006af2:	673b      	str	r3, [r7, #112]	@ 0x70
 8006af4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006af6:	677b      	str	r3, [r7, #116]	@ 0x74
 8006af8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006afa:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006afc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006afe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b00:	4413      	add	r3, r2
 8006b02:	67fb      	str	r3, [r7, #124]	@ 0x7c
	for ( ; i < 64; ++i) {
 8006b04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b06:	3301      	adds	r3, #1
 8006b08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b0c:	2b3f      	cmp	r3, #63	@ 0x3f
 8006b0e:	f67f af4b 	bls.w	80069a8 <compress+0x120>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681a      	ldr	r2, [r3, #0]
 8006b16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006b18:	441a      	add	r2, r3
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	601a      	str	r2, [r3, #0]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	3304      	adds	r3, #4
 8006b22:	6819      	ldr	r1, [r3, #0]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	3304      	adds	r3, #4
 8006b28:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8006b2a:	440a      	add	r2, r1
 8006b2c:	601a      	str	r2, [r3, #0]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	3308      	adds	r3, #8
 8006b32:	6819      	ldr	r1, [r3, #0]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	3308      	adds	r3, #8
 8006b38:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006b3a:	440a      	add	r2, r1
 8006b3c:	601a      	str	r2, [r3, #0]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	330c      	adds	r3, #12
 8006b42:	6819      	ldr	r1, [r3, #0]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	330c      	adds	r3, #12
 8006b48:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006b4a:	440a      	add	r2, r1
 8006b4c:	601a      	str	r2, [r3, #0]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	3310      	adds	r3, #16
 8006b52:	6819      	ldr	r1, [r3, #0]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	3310      	adds	r3, #16
 8006b58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006b5a:	440a      	add	r2, r1
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	3314      	adds	r3, #20
 8006b62:	6819      	ldr	r1, [r3, #0]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	3314      	adds	r3, #20
 8006b68:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006b6a:	440a      	add	r2, r1
 8006b6c:	601a      	str	r2, [r3, #0]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	3318      	adds	r3, #24
 8006b72:	6819      	ldr	r1, [r3, #0]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	3318      	adds	r3, #24
 8006b78:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006b7a:	440a      	add	r2, r1
 8006b7c:	601a      	str	r2, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	331c      	adds	r3, #28
 8006b82:	6819      	ldr	r1, [r3, #0]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	331c      	adds	r3, #28
 8006b88:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006b8a:	440a      	add	r2, r1
 8006b8c:	601a      	str	r2, [r3, #0]
}
 8006b8e:	bf00      	nop
 8006b90:	3784      	adds	r7, #132	@ 0x84
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd90      	pop	{r4, r7, pc}
 8006b96:	bf00      	nop
 8006b98:	08007608 	.word	0x08007608

08006b9c <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b084      	sub	sp, #16
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	607a      	str	r2, [r7, #4]
 8006ba8:	603b      	str	r3, [r7, #0]
	if (from_len <= to_len) {
 8006baa:	683a      	ldr	r2, [r7, #0]
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d806      	bhi.n	8006bc0 <_copy+0x24>
		(void)memcpy(to, from, from_len);
 8006bb2:	683a      	ldr	r2, [r7, #0]
 8006bb4:	6879      	ldr	r1, [r7, #4]
 8006bb6:	68f8      	ldr	r0, [r7, #12]
 8006bb8:	f000 f864 	bl	8006c84 <memcpy>
		return from_len;
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	e000      	b.n	8006bc2 <_copy+0x26>
	} else {
		return TC_CRYPTO_FAIL;
 8006bc0:	2300      	movs	r3, #0
	}
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <_set>:

void _set(void *to, uint8_t val, unsigned int len)
{
 8006bca:	b580      	push	{r7, lr}
 8006bcc:	b084      	sub	sp, #16
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	60f8      	str	r0, [r7, #12]
 8006bd2:	460b      	mov	r3, r1
 8006bd4:	607a      	str	r2, [r7, #4]
 8006bd6:	72fb      	strb	r3, [r7, #11]
	(void)memset(to, val, len);
 8006bd8:	7afb      	ldrb	r3, [r7, #11]
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	4619      	mov	r1, r3
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	f000 f823 	bl	8006c2a <memset>
}
 8006be4:	bf00      	nop
 8006be6:	3710      	adds	r7, #16
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}

08006bec <_double_byte>:

/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	71fb      	strb	r3, [r7, #7]
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
 8006bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bfa:	005b      	lsls	r3, r3, #1
 8006bfc:	b25a      	sxtb	r2, r3
 8006bfe:	79fb      	ldrb	r3, [r7, #7]
 8006c00:	09db      	lsrs	r3, r3, #7
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	b25b      	sxtb	r3, r3
 8006c06:	4619      	mov	r1, r3
 8006c08:	0049      	lsls	r1, r1, #1
 8006c0a:	440b      	add	r3, r1
 8006c0c:	4619      	mov	r1, r3
 8006c0e:	00c8      	lsls	r0, r1, #3
 8006c10:	4619      	mov	r1, r3
 8006c12:	4603      	mov	r3, r0
 8006c14:	440b      	add	r3, r1
 8006c16:	b25b      	sxtb	r3, r3
 8006c18:	4053      	eors	r3, r2
 8006c1a:	b25b      	sxtb	r3, r3
 8006c1c:	b2db      	uxtb	r3, r3
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	370c      	adds	r7, #12
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr

08006c2a <memset>:
 8006c2a:	4402      	add	r2, r0
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d100      	bne.n	8006c34 <memset+0xa>
 8006c32:	4770      	bx	lr
 8006c34:	f803 1b01 	strb.w	r1, [r3], #1
 8006c38:	e7f9      	b.n	8006c2e <memset+0x4>
	...

08006c3c <__libc_init_array>:
 8006c3c:	b570      	push	{r4, r5, r6, lr}
 8006c3e:	4d0d      	ldr	r5, [pc, #52]	@ (8006c74 <__libc_init_array+0x38>)
 8006c40:	4c0d      	ldr	r4, [pc, #52]	@ (8006c78 <__libc_init_array+0x3c>)
 8006c42:	1b64      	subs	r4, r4, r5
 8006c44:	10a4      	asrs	r4, r4, #2
 8006c46:	2600      	movs	r6, #0
 8006c48:	42a6      	cmp	r6, r4
 8006c4a:	d109      	bne.n	8006c60 <__libc_init_array+0x24>
 8006c4c:	4d0b      	ldr	r5, [pc, #44]	@ (8006c7c <__libc_init_array+0x40>)
 8006c4e:	4c0c      	ldr	r4, [pc, #48]	@ (8006c80 <__libc_init_array+0x44>)
 8006c50:	f000 f826 	bl	8006ca0 <_init>
 8006c54:	1b64      	subs	r4, r4, r5
 8006c56:	10a4      	asrs	r4, r4, #2
 8006c58:	2600      	movs	r6, #0
 8006c5a:	42a6      	cmp	r6, r4
 8006c5c:	d105      	bne.n	8006c6a <__libc_init_array+0x2e>
 8006c5e:	bd70      	pop	{r4, r5, r6, pc}
 8006c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c64:	4798      	blx	r3
 8006c66:	3601      	adds	r6, #1
 8006c68:	e7ee      	b.n	8006c48 <__libc_init_array+0xc>
 8006c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c6e:	4798      	blx	r3
 8006c70:	3601      	adds	r6, #1
 8006c72:	e7f2      	b.n	8006c5a <__libc_init_array+0x1e>
 8006c74:	08007710 	.word	0x08007710
 8006c78:	08007710 	.word	0x08007710
 8006c7c:	08007710 	.word	0x08007710
 8006c80:	08007714 	.word	0x08007714

08006c84 <memcpy>:
 8006c84:	440a      	add	r2, r1
 8006c86:	4291      	cmp	r1, r2
 8006c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c8c:	d100      	bne.n	8006c90 <memcpy+0xc>
 8006c8e:	4770      	bx	lr
 8006c90:	b510      	push	{r4, lr}
 8006c92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c9a:	4291      	cmp	r1, r2
 8006c9c:	d1f9      	bne.n	8006c92 <memcpy+0xe>
 8006c9e:	bd10      	pop	{r4, pc}

08006ca0 <_init>:
 8006ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ca2:	bf00      	nop
 8006ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ca6:	bc08      	pop	{r3}
 8006ca8:	469e      	mov	lr, r3
 8006caa:	4770      	bx	lr

08006cac <_fini>:
 8006cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cae:	bf00      	nop
 8006cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cb2:	bc08      	pop	{r3}
 8006cb4:	469e      	mov	lr, r3
 8006cb6:	4770      	bx	lr
