// Seed: 1785561296
module module_0;
  id_1 :
  assert property (@(1 ? id_1 : 1 + -1) id_1 - id_1) @(negedge -1'b0) id_1 <= id_1;
  logic id_2;
  ;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd57,
    parameter id_2 = 32'd97
) (
    input  wire  _id_0,
    input  uwire id_1,
    input  wand  _id_2,
    output wire  id_3,
    input  tri1  id_4 [id_0 : id_2]
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input uwire id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    input wand id_6
);
  logic id_8;
  ;
  wire [1 : -1 'd0] id_9;
  xor primCall (id_5, id_6, id_8, id_9);
  module_0 modCall_1 ();
endmodule
