
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036366                       # Number of seconds simulated
sim_ticks                                 36366494106                       # Number of ticks simulated
final_tick                               565930874043                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123617                       # Simulator instruction rate (inst/s)
host_op_rate                                   156063                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1356351                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908468                       # Number of bytes of host memory used
host_seconds                                 26812.00                       # Real time elapsed on the host
sim_insts                                  3314406166                       # Number of instructions simulated
sim_ops                                    4184352523                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2158592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1134848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       468352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3766912                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1609856                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1609856                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16864                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8866                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3659                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29429                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12577                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12577                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59356615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31205868                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        59835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12878668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               103581940                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35197                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        59835                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             140789                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44267561                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44267561                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44267561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59356615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31205868                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        59835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12878668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              147849501                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87209819                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30988756                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25418298                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015136                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13232537                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12101167                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163144                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87311                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32029579                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170181766                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30988756                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15264311                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36586746                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10811194                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7405772                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671397                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84785523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.466830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48198777     56.85%     56.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649164      4.30%     61.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199870      3.77%     64.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438840      4.06%     68.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3025956      3.57%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1580846      1.86%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029445      1.21%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2699665      3.18%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962960     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84785523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355336                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951406                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33698618                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6985308                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34802276                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542330                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8756982                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076510                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6644                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201833054                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50986                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8756982                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35362234                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3340806                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       946737                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33646251                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2732505                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195010998                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13611                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1704068                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751545                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          108                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270782800                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909387941                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909387941                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102523541                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33836                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17803                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7256144                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19248658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10033686                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239720                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3295584                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183923961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33809                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147800506                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       285307                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60984058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186415499                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1765                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84785523                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743228                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906477                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30537178     36.02%     36.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17837496     21.04%     57.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12035868     14.20%     71.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7638877      9.01%     80.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7523307      8.87%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4443553      5.24%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3373143      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744016      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652085      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84785523                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083217     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204420     13.21%     83.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260193     16.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121593826     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015543      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15747245     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8427870      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147800506                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694769                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547871                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010473                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382219709                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244942879                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143654429                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149348377                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263941                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7036529                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          550                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1074                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2292013                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8756982                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2556051                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161787                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183957770                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       308207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19248658                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10033686                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17787                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116408                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6678                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1074                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1233080                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127142                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360222                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145222445                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14805273                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578057                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22994186                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587698                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8188913                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665208                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143799961                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143654429                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93722891                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261706196                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647228                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358123                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61539511                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040574                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76028541                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610210                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166631                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30713525     40.40%     40.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20452212     26.90%     67.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8380257     11.02%     78.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292613      5.65%     83.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3683754      4.85%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1811873      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2003987      2.64%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009508      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3680812      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76028541                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3680812                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256309160                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376688135                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2424296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872098                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872098                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146660                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146660                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655712724                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197038522                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189306382                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87209819                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31405676                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25561953                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2097745                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13378661                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12382282                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3231122                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92528                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34708613                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171514955                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31405676                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15613404                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36043513                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10764908                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5793073                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16966526                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       843574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85176440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.480082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49132927     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1947489      2.29%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2537537      2.98%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3816847      4.48%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3710914      4.36%     71.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2819421      3.31%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1676454      1.97%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2506806      2.94%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17028045     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85176440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360116                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.966693                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35854708                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5675537                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34742470                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       272757                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8630967                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5315961                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     205194477                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8630967                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37757909                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1039007                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1864921                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33067758                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2815872                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     199217180                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          875                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1217954                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       884026                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           32                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    277602509                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    927774190                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    927774190                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172629773                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104972713                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42256                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23844                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7966824                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18466078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9781541                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       189763                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3323754                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185163924                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40147                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149152613                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       277611                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60193795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    183077155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6443                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85176440                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751102                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896102                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29750892     34.93%     34.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18674515     21.92%     56.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12090245     14.19%     71.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8206161      9.63%     80.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7679215      9.02%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4101097      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3016049      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       905642      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       752624      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85176440                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         733477     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151032     14.26%     83.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174828     16.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124119773     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2107678      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16852      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14723787      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8184523      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149152613                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.710273                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1059339                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384818613                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    245398701                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144971784                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150211952                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       507411                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7074640                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2338                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          873                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2480167                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          491                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8630967                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         609744                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99013                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185204076                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1269206                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18466078                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9781541                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23295                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         75158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          873                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1284160                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1181772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2465932                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146302567                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13861371                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2850043                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21867535                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20493627                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8006164                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.677593                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145010125                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144971784                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93150975                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261579244                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.662333                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356110                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101099984                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124256077                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60948302                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2132372                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76545473                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623298                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29661576     38.75%     38.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21930037     28.65%     67.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8069390     10.54%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4621681      6.04%     83.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3863279      5.05%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1921259      2.51%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1877399      2.45%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       808404      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3792448      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76545473                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101099984                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124256077                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18692801                       # Number of memory references committed
system.switch_cpus1.commit.loads             11391433                       # Number of loads committed
system.switch_cpus1.commit.membars              16852                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17821304                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111999901                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2535336                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3792448                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257957404                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          379044253                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2033379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101099984                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124256077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101099984                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862610                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862610                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159273                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159273                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       658372098                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200238597                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189515958                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33704                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87209819                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32717131                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26694256                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2184509                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13886713                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12893098                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3385669                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96005                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33916080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             177760609                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32717131                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16278767                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38532680                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11394409                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5279650                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16513242                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       843769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86920273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48387593     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3162473      3.64%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4721714      5.43%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3284284      3.78%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2294922      2.64%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2243783      2.58%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1366611      1.57%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2904587      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18554306     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86920273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375154                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038310                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34874655                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5519504                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36798345                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       536193                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9191570                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5509369                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     212923185                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9191570                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36826904                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         507717                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2190036                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35342568                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2861473                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     206600933                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1194717                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       972438                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    289818398                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    961751813                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    961751813                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178436103                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111382295                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37181                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17788                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8486477                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18945008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9694898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       115769                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3029250                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         192539923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153827147                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       305351                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64165652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196385757                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86920273                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769750                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916020                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31219014     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17298356     19.90%     55.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12615030     14.51%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8324770      9.58%     79.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8365574      9.62%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4028003      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3581302      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       671494      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       816730      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86920273                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         838875     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166111     14.09%     85.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173854     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128671418     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1942156      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17725      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15121572      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8074276      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153827147                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763874                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1178840                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    396058758                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    256741492                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    149570993                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     155005987                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       482091                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7350493                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6428                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          404                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2321932                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9191570                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         262301                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50292                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    192575439                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       666572                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18945008                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9694898                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17788                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42664                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          404                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1333023                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1186551                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2519574                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150997858                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14128431                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2829289                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22006452                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21457427                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7878021                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731432                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             149635521                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            149570993                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96915334                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        275368493                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715071                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351948                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103747462                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127883283                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64692402                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2202014                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77728703                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645252                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173439                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29861560     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22199941     28.56%     66.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8390980     10.80%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4695060      6.04%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3981100      5.12%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1780265      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1702902      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1162095      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3954800      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77728703                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103747462                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127883283                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18967481                       # Number of memory references committed
system.switch_cpus2.commit.loads             11594515                       # Number of loads committed
system.switch_cpus2.commit.membars              17726                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18554500                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115127829                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2644959                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3954800                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           266349588                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          394348820                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 289546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103747462                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127883283                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103747462                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840597                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840597                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189631                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189631                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       678169019                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      208080453                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      195688355                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35452                       # number of misc regfile writes
system.l20.replacements                         16874                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          676938                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27114                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.966364                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.764035                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.785841                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5814.163337                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4408.286788                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001344                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000370                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.567789                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.430497                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79006                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79006                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17779                       # number of Writeback hits
system.l20.Writeback_hits::total                17779                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79006                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79006                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79006                       # number of overall hits
system.l20.overall_hits::total                  79006                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16864                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16874                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16864                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16874                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16864                       # number of overall misses
system.l20.overall_misses::total                16874                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2197203927                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2198409122                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2197203927                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2198409122                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2197203927                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2198409122                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95870                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95880                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17779                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17779                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95870                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95880                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95870                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95880                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.175905                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.175991                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.175905                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.175991                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.175905                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.175991                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130289.606677                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130283.816641                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130289.606677                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130283.816641                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130289.606677                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130283.816641                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4197                       # number of writebacks
system.l20.writebacks::total                     4197                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16864                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16874                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16864                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16874                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16864                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16874                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2038428829                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2039540120                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2038428829                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2039540120                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2038428829                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2039540120                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.175905                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.175991                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.175905                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.175991                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.175905                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.175991                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120874.574775                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 120868.799336                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120874.574775                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 120868.799336                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120874.574775                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 120868.799336                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8879                       # number of replacements
system.l21.tagsinuse                     10239.985726                       # Cycle average of tags in use
system.l21.total_refs                          556034                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19119                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.082797                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          557.429445                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.807201                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3779.601724                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5895.147356                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.054436                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000762                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.369102                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.575698                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        43871                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  43871                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25648                       # number of Writeback hits
system.l21.Writeback_hits::total                25648                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        43871                       # number of demand (read+write) hits
system.l21.demand_hits::total                   43871                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        43871                       # number of overall hits
system.l21.overall_hits::total                  43871                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8863                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8876                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8866                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8879                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8866                       # number of overall misses
system.l21.overall_misses::total                 8879                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1711915                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1103529862                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1105241777                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       398832                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       398832                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1711915                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1103928694                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1105640609                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1711915                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1103928694                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1105640609                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52734                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52747                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25648                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25648                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52737                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52750                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52737                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52750                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168070                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168275                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168117                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168322                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168117                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168322                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 131685.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 124509.744105                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 124520.254281                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       132944                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       132944                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 131685.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 124512.598015                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 124523.100462                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 131685.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 124512.598015                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 124523.100462                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5945                       # number of writebacks
system.l21.writebacks::total                     5945                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8863                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8876                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8866                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8879                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8866                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8879                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1590625                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1019928069                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1021518694                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       370842                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       370842                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1590625                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1020298911                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1021889536                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1590625                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1020298911                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1021889536                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168070                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168275                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168117                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168322                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168117                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168322                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 122355.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 115077.069728                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 115087.730284                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       123614                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       123614                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 122355.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 115079.958380                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 115090.611105                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 122355.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 115079.958380                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 115090.611105                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3676                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          336521                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15964                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.079992                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          691.715292                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.031431                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1750.250198                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.464781                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9825.538297                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056292                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001305                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.142436                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000363                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.799604                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30555                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30555                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10040                       # number of Writeback hits
system.l22.Writeback_hits::total                10040                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30555                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30555                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30555                       # number of overall hits
system.l22.overall_hits::total                  30555                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3659                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3676                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3659                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3676                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3659                       # number of overall misses
system.l22.overall_misses::total                 3676                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2579720                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    470223285                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      472803005                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2579720                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    470223285                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       472803005                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2579720                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    470223285                       # number of overall miss cycles
system.l22.overall_miss_latency::total      472803005                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34214                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34231                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10040                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10040                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34214                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34231                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34214                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34231                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.106945                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.107388                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.106945                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.107388                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.106945                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.107388                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 151748.235294                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128511.419787                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128618.880577                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 151748.235294                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128511.419787                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128618.880577                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 151748.235294                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128511.419787                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128618.880577                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2435                       # number of writebacks
system.l22.writebacks::total                     2435                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3659                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3676                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3659                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3676                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3659                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3676                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2418431                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    435733979                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    438152410                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2418431                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    435733979                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    438152410                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2418431                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    435733979                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    438152410                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.106945                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.107388                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.106945                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.107388                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.106945                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.107388                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 142260.647059                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119085.536759                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119192.712187                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 142260.647059                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119085.536759                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119192.712187                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 142260.647059                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119085.536759                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119192.712187                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997702                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015679047                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846689.176364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997702                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671386                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671386                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671386                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671386                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671386                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671386                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671397                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671397                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671397                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671397                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671397                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671397                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95870                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191904363                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96126                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.383528                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496128                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503872                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11640096                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11640096                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17003                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17003                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19349516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19349516                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19349516                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19349516                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356983                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356983                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357088                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357088                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357088                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357088                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14646417974                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14646417974                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7320837                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7320837                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14653738811                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14653738811                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14653738811                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14653738811                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11997079                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11997079                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19706604                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19706604                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19706604                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19706604                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029756                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029756                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018120                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018120                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018120                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018120                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41028.334610                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41028.334610                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 69722.257143                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69722.257143                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41036.771919                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41036.771919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41036.771919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41036.771919                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17779                       # number of writebacks
system.cpu0.dcache.writebacks::total            17779                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261113                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261113                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261218                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261218                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261218                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261218                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95870                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95870                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95870                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95870                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2868422781                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2868422781                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2868422781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2868422781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2868422781                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2868422781                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004865                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004865                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004865                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004865                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29919.920528                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29919.920528                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29919.920528                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29919.920528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29919.920528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29919.920528                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996883                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020189931                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056834.538306                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996883                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16966510                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16966510                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16966510                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16966510                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16966510                       # number of overall hits
system.cpu1.icache.overall_hits::total       16966510                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2271248                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2271248                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2271248                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2271248                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2271248                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2271248                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16966526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16966526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16966526                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16966526                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16966526                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16966526                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       141953                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       141953                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       141953                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       141953                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       141953                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       141953                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1725391                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1725391                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1725391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1725391                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1725391                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1725391                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132722.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132722.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132722.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52737                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               174310265                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52993                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3289.307361                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.228042                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.771958                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911047                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088953                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10544557                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10544557                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7261889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7261889                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17806                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17806                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16852                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16852                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17806446                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17806446                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17806446                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17806446                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       133313                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       133313                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4761                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4761                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138074                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138074                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138074                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138074                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6527231939                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6527231939                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    492962601                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    492962601                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7020194540                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7020194540                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7020194540                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7020194540                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10677870                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10677870                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7266650                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7266650                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16852                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16852                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17944520                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17944520                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17944520                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17944520                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012485                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000655                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000655                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007694                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007694                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007694                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007694                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48961.706203                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48961.706203                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 103541.819156                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103541.819156                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50843.710909                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50843.710909                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50843.710909                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50843.710909                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2197686                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 91570.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25648                       # number of writebacks
system.cpu1.dcache.writebacks::total            25648                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80579                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80579                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4758                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4758                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85337                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85337                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85337                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85337                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52734                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52734                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52737                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52737                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52737                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52737                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1471661531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1471661531                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       401832                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       401832                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1472063363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1472063363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1472063363                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1472063363                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004939                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002939                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002939                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002939                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002939                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27907.261558                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27907.261558                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       133944                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       133944                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27913.293570                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27913.293570                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27913.293570                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27913.293570                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.031426                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022863788                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209209.045356                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.031426                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025691                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740435                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16513223                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16513223                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16513223                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16513223                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16513223                       # number of overall hits
system.cpu2.icache.overall_hits::total       16513223                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2926554                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2926554                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2926554                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2926554                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2926554                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2926554                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16513242                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16513242                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16513242                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16513242                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16513242                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16513242                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154029.157895                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154029.157895                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154029.157895                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154029.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154029.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154029.157895                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2597041                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2597041                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2597041                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2597041                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2597041                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2597041                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 152767.117647                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 152767.117647                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 152767.117647                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 152767.117647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 152767.117647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 152767.117647                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34214                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165268418                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34470                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4794.558109                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.048042                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.951958                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902531                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097469                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10754719                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10754719                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7337515                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7337515                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17756                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17756                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17726                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17726                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18092234                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18092234                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18092234                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18092234                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68857                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68857                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68857                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68857                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68857                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68857                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2231517247                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2231517247                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2231517247                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2231517247                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2231517247                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2231517247                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10823576                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10823576                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7337515                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7337515                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17726                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17726                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18161091                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18161091                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18161091                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18161091                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006362                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006362                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003791                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003791                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32407.994060                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32407.994060                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32407.994060                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32407.994060                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32407.994060                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32407.994060                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10040                       # number of writebacks
system.cpu2.dcache.writebacks::total            10040                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34643                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34643                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34643                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34643                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34643                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34643                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34214                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34214                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34214                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34214                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34214                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34214                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    710950121                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    710950121                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    710950121                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    710950121                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    710950121                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    710950121                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20779.509002                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20779.509002                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20779.509002                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20779.509002                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20779.509002                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20779.509002                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
