<stg><name>crypto_sign</name>


<trans_list>

<trans id="374" from="1" to="2">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="2" to="2">
<condition id="127">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="2" to="3">
<condition id="129">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="3" to="4">
<condition id="131">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="3" to="5">
<condition id="130">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="4" to="3">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="5" to="6">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="6" to="7">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="7" to="8">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="8" to="9">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="9" to="10">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="10" to="11">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="11" to="12">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="12" to="13">
<condition id="145">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="12" to="14">
<condition id="144">
<or_exp><and_exp><literal name="exitcond_i_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="13" to="12">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="14" to="15">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="15" to="16">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="16" to="17">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="17" to="18">
<condition id="155">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="17" to="27">
<condition id="154">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="18" to="19">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="19" to="20">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="20" to="21">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="21" to="22">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="22" to="23">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="23" to="24">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="24" to="25">
<condition id="165">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="24" to="26">
<condition id="164">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="25" to="24">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="26" to="17">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="27" to="28">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="28" to="29">
<condition id="176">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="28" to="30">
<condition id="175">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="29" to="28">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="30" to="31">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="31" to="32">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="32" to="33">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="33" to="34">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="34" to="35">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="35" to="36">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="36" to="37">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="37" to="38">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="38" to="39">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="39" to="40">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="40" to="41">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="41" to="42">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="42" to="43">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="43" to="44">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="44" to="45">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="45" to="46">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="46" to="47">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="47" to="48">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="48" to="49">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="49" to="50">
<condition id="202">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="49" to="59">
<condition id="201">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="50" to="51">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="51" to="52">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="52" to="53">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="53" to="54">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="54" to="55">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="55" to="56">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="56" to="57">
<condition id="212">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="56" to="58">
<condition id="211">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="57" to="56">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="58" to="49">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="59" to="60">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="60" to="61">
<condition id="223">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="60" to="62">
<condition id="222">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="61" to="60">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="62" to="63">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="63" to="64">
<condition id="230">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="63" to="65">
<condition id="235">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="64" to="63">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="65" to="66">
<condition id="236">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="65" to="65">
<condition id="238">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="66" to="67">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="67" to="68">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="68" to="69">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="69" to="70">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="70" to="71">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="71" to="72">
<condition id="246">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="71" to="73">
<condition id="251">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="72" to="71">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="73" to="74">
<condition id="252">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="74" to="73">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="75" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %num_blocks_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %num_blocks)

]]></Node>
<StgValue><ssdm name="num_blocks_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:1  %t_11 = alloca [64 x i32], align 16

]]></Node>
<StgValue><ssdm name="t_11"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:2  %t_10 = alloca [64 x i32], align 16

]]></Node>
<StgValue><ssdm name="t_10"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:3  %tx_v = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="tx_v"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:4  %ty_v = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="ty_v"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:5  %zi_v = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="zi_v"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:6  %t = alloca [64 x i32], align 16

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %mem), !map !133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_blocks) nounwind, !map !139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([64 x i8]* %sk) nounwind, !map !145

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([64 x i8]* %signature_out) nounwind, !map !151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @crypto_sign_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
:13  %pk = alloca [32 x i8], align 16

]]></Node>
<StgValue><ssdm name="pk"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
:14  %az = alloca [64 x i8], align 16

]]></Node>
<StgValue><ssdm name="az"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
:15  %nonce = alloca [64 x i8], align 16

]]></Node>
<StgValue><ssdm name="nonce"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
:16  %hram = alloca [64 x i8], align 16

]]></Node>
<StgValue><ssdm name="hram"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
:17  %signature = alloca [64 x i8], align 16

]]></Node>
<StgValue><ssdm name="signature"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
:18  %temp_buf = alloca [128 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_buf"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:19  %sck_v = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="sck_v"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:20  %scs_v = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="scs_v"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:21  %scsk_v = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="scsk_v"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:22  %ger_x_v = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="ger_x_v"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:23  %ger_y_v = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="ger_y_v"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:24  %ger_z_v = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="ger_z_v"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:25  %ger_t_v = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="ger_t_v"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
:26  %hash_state = alloca [8 x i64], align 8

]]></Node>
<StgValue><ssdm name="hash_state"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="64">
<![CDATA[
:27  %hash_buf = alloca [128 x i8], align 1

]]></Node>
<StgValue><ssdm name="hash_buf"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:29  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %signature_out, [1 x i8]* @p_str13, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str13, i32 -1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface([64 x i8]* %signature_out, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:31  %empty_82 = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %sk, [1 x i8]* @p_str12, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface([64 x i8]* %sk, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i32 %num_blocks, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i8* %mem, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32768, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [17 x i8]* @p_str3, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [13 x i8]* @p_str5, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [12 x i8]* @p_str6, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [9 x i8]* @p_str7, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:40  %empty_83 = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %signature, [1 x i8]* @p_str12, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i6 [ 0, %0 ], [ %indvarinc, %meminst ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst:1  %indvarinc = add i6 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="6">
<![CDATA[
meminst:2  %tmp = zext i6 %invdar to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %signature_addr = getelementptr [64 x i8]* %signature, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="signature_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
meminst:4  store i8 0, i8* %signature_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
meminst:5  %tmp_s = icmp eq i6 %invdar, -1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst:6  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_signature_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %tmp_s, label %.preheader109.preheader, label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader109.preheader:0  br label %.preheader109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader109:0  %i_i_i = phi i6 [ %i_73, %1 ], [ 0, %.preheader109.preheader ]

]]></Node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader109:1  %exitcond_i_i = icmp eq i6 %i_i_i, -32

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader109:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader109:3  %i_73 = add i6 %i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_73"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader109:4  br i1 %exitcond_i_i, label %_memmove.1.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %sum_i_i = xor i6 %i_i_i, -32

]]></Node>
<StgValue><ssdm name="sum_i_i"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="6">
<![CDATA[
:2  %sum_i_i_cast = zext i6 %sum_i_i to i64

]]></Node>
<StgValue><ssdm name="sum_i_i_cast"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sk_addr = getelementptr [64 x i8]* %sk, i64 0, i64 %sum_i_i_cast

]]></Node>
<StgValue><ssdm name="sk_addr"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="6">
<![CDATA[
:4  %sk_load = load i8* %sk_addr, align 1

]]></Node>
<StgValue><ssdm name="sk_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_memmove.1.exit:0  call fastcc void @sha512_init([8 x i64]* %hash_state) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_i_i = zext i6 %i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="6">
<![CDATA[
:4  %sk_load = load i8* %sk_addr, align 1

]]></Node>
<StgValue><ssdm name="sk_load"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %pk_addr = getelementptr [32 x i8]* %pk, i64 0, i64 %tmp_i_i

]]></Node>
<StgValue><ssdm name="pk_addr"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:6  store i8 %sk_load, i8* %pk_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="142" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_memmove.1.exit:0  call fastcc void @sha512_init([8 x i64]* %hash_state) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="143" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="8" op_3_bw="8">
<![CDATA[
_memmove.1.exit:1  %call_ret = call fastcc { i64, i64 } @sha512_update_32([8 x i64]* %hash_state, [128 x i8]* %hash_buf, [64 x i8]* %sk) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="8" op_3_bw="8">
<![CDATA[
_memmove.1.exit:1  %call_ret = call fastcc { i64, i64 } @sha512_update_32([8 x i64]* %hash_state, [128 x i8]* %hash_buf, [64 x i8]* %sk) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="128">
<![CDATA[
_memmove.1.exit:2  %hash_length = extractvalue { i64, i64 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="hash_length"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="128">
<![CDATA[
_memmove.1.exit:3  %hash_curlen = extractvalue { i64, i64 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="hash_curlen"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="147" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
_memmove.1.exit:5  call fastcc void @sha512_final(i64 %hash_length, [8 x i64]* %hash_state, i64 %hash_curlen, [128 x i8]* %hash_buf, [64 x i8]* %az) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="148" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
_memmove.1.exit:5  call fastcc void @sha512_final(i64 %hash_length, [8 x i64]* %hash_state, i64 %hash_curlen, [128 x i8]* %hash_buf, [64 x i8]* %az) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_memmove.1.exit:4  %az_addr = getelementptr inbounds [64 x i8]* %az, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="az_addr"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
_memmove.1.exit:6  %az_load = load i8* %az_addr, align 16

]]></Node>
<StgValue><ssdm name="az_load"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_memmove.1.exit:10  %az_addr_1 = getelementptr inbounds [64 x i8]* %az, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="az_addr_1"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="6">
<![CDATA[
_memmove.1.exit:11  %az_load_1 = load i8* %az_addr_1, align 1

]]></Node>
<StgValue><ssdm name="az_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="153" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="6">
<![CDATA[
_memmove.1.exit:6  %az_load = load i8* %az_addr, align 16

]]></Node>
<StgValue><ssdm name="az_load"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_memmove.1.exit:7  %tmp_784 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %az_load, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_memmove.1.exit:8  %tmp_800 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_784, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
_memmove.1.exit:9  store i8 %tmp_800, i8* %az_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="6">
<![CDATA[
_memmove.1.exit:11  %az_load_1 = load i8* %az_addr_1, align 1

]]></Node>
<StgValue><ssdm name="az_load_1"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="8">
<![CDATA[
_memmove.1.exit:12  %tmp_804 = trunc i8 %az_load_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
_memmove.1.exit:13  %tmp_801 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %tmp_804)

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="7">
<![CDATA[
_memmove.1.exit:14  %tmp_894_cast = zext i7 %tmp_801 to i8

]]></Node>
<StgValue><ssdm name="tmp_894_cast"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
_memmove.1.exit:15  store i8 %tmp_894_cast, i8* %az_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
_memmove.1.exit:16  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_i_i1 = phi i6 [ 0, %_memmove.1.exit ], [ %i_74, %3 ]

]]></Node>
<StgValue><ssdm name="i_i_i1"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond_i_i1 = icmp eq i6 %i_i_i1, -32

]]></Node>
<StgValue><ssdm name="exitcond_i_i1"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_74 = add i6 %i_i_i1, 1

]]></Node>
<StgValue><ssdm name="i_74"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i1, label %_memmove.2.exit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %sum3_i_i = xor i6 %i_i_i1, -32

]]></Node>
<StgValue><ssdm name="sum3_i_i"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="6">
<![CDATA[
:1  %sum3_i_i_cast = zext i6 %sum3_i_i to i64

]]></Node>
<StgValue><ssdm name="sum3_i_i_cast"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %az_addr_2 = getelementptr [64 x i8]* %az, i64 0, i64 %sum3_i_i_cast

]]></Node>
<StgValue><ssdm name="az_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_i_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="6">
<![CDATA[
:3  %az_load_2 = load i8* %az_addr_2, align 1

]]></Node>
<StgValue><ssdm name="az_load_2"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_memmove.2.exit:0  call fastcc void @sha512_init([8 x i64]* %hash_state) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="173" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="6">
<![CDATA[
:3  %az_load_2 = load i8* %az_addr_2, align 1

]]></Node>
<StgValue><ssdm name="az_load_2"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %signature_addr_1 = getelementptr [64 x i8]* %signature, i64 0, i64 %sum3_i_i_cast

]]></Node>
<StgValue><ssdm name="signature_addr_1"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:5  store i8 %az_load_2, i8* %signature_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="177" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_memmove.2.exit:0  call fastcc void @sha512_init([8 x i64]* %hash_state) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="178" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8" op_6_bw="7">
<![CDATA[
_memmove.2.exit:1  %tmp_10 = call fastcc { i64, i64 } @sha512_update_32.1(i64 0, [8 x i64]* %hash_state, i64 0, [128 x i8]* %hash_buf, [64 x i8]* %signature, i7 32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="179" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8" op_6_bw="7">
<![CDATA[
_memmove.2.exit:1  %tmp_10 = call fastcc { i64, i64 } @sha512_update_32.1(i64 0, [8 x i64]* %hash_state, i64 0, [128 x i8]* %hash_buf, [64 x i8]* %signature, i7 32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="128">
<![CDATA[
_memmove.2.exit:2  %hash_length_2 = extractvalue { i64, i64 } %tmp_10, 0

]]></Node>
<StgValue><ssdm name="hash_length_2"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="128">
<![CDATA[
_memmove.2.exit:3  %hash_curlen_2 = extractvalue { i64, i64 } %tmp_10, 1

]]></Node>
<StgValue><ssdm name="hash_curlen_2"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
_memmove.2.exit:4  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %hash_curlen3 = phi i64 [ %hash_curlen_2, %_memmove.2.exit ], [ %hash_curlen_5, %6 ]

]]></Node>
<StgValue><ssdm name="hash_curlen3"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %hash_length3 = phi i64 [ %hash_length_2, %_memmove.2.exit ], [ %hash_length_5, %6 ]

]]></Node>
<StgValue><ssdm name="hash_length3"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %i = phi i32 [ 0, %_memmove.2.exit ], [ %i_75, %6 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %exitcond3 = icmp eq i32 %i, %num_blocks_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %i_75 = add nsw i32 %i, 1

]]></Node>
<StgValue><ssdm name="i_75"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %7, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:0  %tmp_806 = shl i32 %i, 7

]]></Node>
<StgValue><ssdm name="tmp_806"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
.preheader4.preheader:1  %tmp_80 = sext i32 %tmp_806 to i64

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader4.preheader:2  %mem_addr = getelementptr i8* %mem, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader4.preheader:3  %mem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="mem_addr_rd_req"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  call fastcc void @sha512_final(i64 %hash_length3, [8 x i64]* %hash_state, i64 %hash_curlen3, [128 x i8]* %hash_buf, [64 x i8]* %nonce) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="194" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader4.preheader:3  %mem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="mem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="195" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader4.preheader:3  %mem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="mem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="196" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader4.preheader:3  %mem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="mem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="197" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader4.preheader:3  %mem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="mem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="198" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader4.preheader:3  %mem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="mem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="199" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader4.preheader:3  %mem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="mem_addr_rd_req"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:4  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader4:0  %j = phi i8 [ %j_3, %5 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4:1  %exitcond2 = icmp eq i8 %j, -128

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4:3  %j_3 = add i8 %j, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond2, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %mem_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_addr)

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  %call_ret1 = call fastcc { i64, i64 } @sha512_update_128(i64 %hash_length3, [8 x i64]* %hash_state, i64 %hash_curlen3, [128 x i8]* %hash_buf, [128 x i8]* %temp_buf) nounwind

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_802 = zext i8 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_802"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_buf_addr = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_802

]]></Node>
<StgValue><ssdm name="temp_buf_addr"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3  store i8 %mem_addr_read, i8* %temp_buf_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="212" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  %call_ret1 = call fastcc { i64, i64 } @sha512_update_128(i64 %hash_length3, [8 x i64]* %hash_state, i64 %hash_curlen3, [128 x i8]* %hash_buf, [128 x i8]* %temp_buf) nounwind

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="128">
<![CDATA[
:1  %hash_length_5 = extractvalue { i64, i64 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="hash_length_5"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="128">
<![CDATA[
:2  %hash_curlen_5 = extractvalue { i64, i64 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="hash_curlen_5"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="216" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  call fastcc void @sha512_final(i64 %hash_length3, [8 x i64]* %hash_state, i64 %hash_curlen3, [128 x i8]* %hash_buf, [64 x i8]* %nonce) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="218" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i7 [ 0, %7 ], [ %i_2, %9 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="219" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond_i = icmp eq i7 %i_i, -64

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="221" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_2 = add i7 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="222" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %crypto_sign_ed25519_ref_sc25519_from64bytes.exit, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_i = zext i7 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="224" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %nonce_addr = getelementptr [64 x i8]* %nonce, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="nonce_addr"/></StgValue>
</operation>

<operation id="225" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="6">
<![CDATA[
:2  %nonce_load = load i8* %nonce_addr, align 1

]]></Node>
<StgValue><ssdm name="nonce_load"/></StgValue>
</operation>

<operation id="226" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:0  call fastcc void @barrett_reduce([32 x i32]* %sck_v, [64 x i32]* %t) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:13  call fastcc void @sha512_init([8 x i64]* %hash_state) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="228" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="6">
<![CDATA[
:2  %nonce_load = load i8* %nonce_addr, align 1

]]></Node>
<StgValue><ssdm name="nonce_load"/></StgValue>
</operation>

<operation id="229" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="8">
<![CDATA[
:3  %tmp_i_90 = zext i8 %nonce_load to i32

]]></Node>
<StgValue><ssdm name="tmp_i_90"/></StgValue>
</operation>

<operation id="230" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %t_addr = getelementptr inbounds [64 x i32]* %t, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5  store i32 %tmp_i_90, i32* %t_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="233" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:0  call fastcc void @barrett_reduce([32 x i32]* %sck_v, [64 x i32]* %t) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:13  call fastcc void @sha512_init([8 x i64]* %hash_state) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="235" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:1  call fastcc void @crypto_sign_ed25519_.13([32 x i32]* %ger_x_v, [32 x i32]* %ger_y_v, [32 x i32]* %ger_z_v, [32 x i32]* %ger_t_v, [32 x i32]* %sck_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="236" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:1  call fastcc void @crypto_sign_ed25519_.13([32 x i32]* %ger_x_v, [32 x i32]* %ger_y_v, [32 x i32]* %ger_z_v, [32 x i32]* %ger_t_v, [32 x i32]* %sck_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="237" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:2  call fastcc void @crypto_sign_ed25519_.19([32 x i32]* %zi_v, [32 x i32]* %ger_z_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="238" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:2  call fastcc void @crypto_sign_ed25519_.19([32 x i32]* %zi_v, [32 x i32]* %ger_z_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="239" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:3  call fastcc void @crypto_sign_ed25519_.18([32 x i32]* %tx_v, [32 x i32]* %ger_x_v, [32 x i32]* %zi_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="240" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:3  call fastcc void @crypto_sign_ed25519_.18([32 x i32]* %tx_v, [32 x i32]* %ger_x_v, [32 x i32]* %zi_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="241" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:4  call fastcc void @crypto_sign_ed25519_.18([32 x i32]* %ty_v, [32 x i32]* %ger_y_v, [32 x i32]* %zi_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:6  %tmp_i1 = call fastcc i1 @crypto_sign_ed25519_.20([32 x i32]* %tx_v) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="243" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:4  call fastcc void @crypto_sign_ed25519_.18([32 x i32]* %ty_v, [32 x i32]* %ger_y_v, [32 x i32]* %zi_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:6  %tmp_i1 = call fastcc i1 @crypto_sign_ed25519_.20([32 x i32]* %tx_v) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="245" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:5  call fastcc void @crypto_sign_ed25519_.9([64 x i8]* %signature, [32 x i32]* %ty_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="246" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:5  call fastcc void @crypto_sign_ed25519_.9([64 x i8]* %signature, [32 x i32]* %ty_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="247" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:8  %signature_addr_2 = getelementptr [64 x i8]* %signature, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="signature_addr_2"/></StgValue>
</operation>

<operation id="248" st_id="41" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="6">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:9  %signature_load = load i8* %signature_addr_2, align 1

]]></Node>
<StgValue><ssdm name="signature_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="249" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:7  %tmp_i1_91 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_i1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_i1_91"/></StgValue>
</operation>

<operation id="250" st_id="42" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="6">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:9  %signature_load = load i8* %signature_addr_2, align 1

]]></Node>
<StgValue><ssdm name="signature_load"/></StgValue>
</operation>

<operation id="251" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:10  %tmp_863_i = xor i8 %signature_load, %tmp_i1_91

]]></Node>
<StgValue><ssdm name="tmp_863_i"/></StgValue>
</operation>

<operation id="252" st_id="42" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:11  store i8 %tmp_863_i, i8* %signature_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="253" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:12  call fastcc void @_memmove([64 x i8]* %signature, [32 x i8]* %pk) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="254" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:12  call fastcc void @_memmove([64 x i8]* %signature, [32 x i8]* %pk) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="255" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8" op_6_bw="7">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:14  %tmp_11 = call fastcc { i64, i64 } @sha512_update_32.1(i64 0, [8 x i64]* %hash_state, i64 0, [128 x i8]* %hash_buf, [64 x i8]* %signature, i7 0) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="256" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8" op_6_bw="7">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:14  %tmp_11 = call fastcc { i64, i64 } @sha512_update_32.1(i64 0, [8 x i64]* %hash_state, i64 0, [128 x i8]* %hash_buf, [64 x i8]* %signature, i7 0) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="257" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="128">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:15  %hash_length_3 = extractvalue { i64, i64 } %tmp_11, 0

]]></Node>
<StgValue><ssdm name="hash_length_3"/></StgValue>
</operation>

<operation id="258" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="128">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:16  %hash_curlen_3 = extractvalue { i64, i64 } %tmp_11, 1

]]></Node>
<StgValue><ssdm name="hash_curlen_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="259" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8" op_6_bw="7">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:17  %tmp_12 = call fastcc { i64, i64 } @sha512_update_32.1(i64 %hash_length_3, [8 x i64]* %hash_state, i64 %hash_curlen_3, [128 x i8]* %hash_buf, [64 x i8]* %signature, i7 32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="260" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8" op_6_bw="7">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:17  %tmp_12 = call fastcc { i64, i64 } @sha512_update_32.1(i64 %hash_length_3, [8 x i64]* %hash_state, i64 %hash_curlen_3, [128 x i8]* %hash_buf, [64 x i8]* %signature, i7 32) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="261" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="128">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:18  %hash_length_4 = extractvalue { i64, i64 } %tmp_12, 0

]]></Node>
<StgValue><ssdm name="hash_length_4"/></StgValue>
</operation>

<operation id="262" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="128">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:19  %hash_curlen_4 = extractvalue { i64, i64 } %tmp_12, 1

]]></Node>
<StgValue><ssdm name="hash_curlen_4"/></StgValue>
</operation>

<operation id="263" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit:20  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="264" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %hash_curlen_1 = phi i64 [ %hash_curlen_4, %crypto_sign_ed25519_ref_sc25519_from64bytes.exit ], [ %hash_curlen_6, %12 ]

]]></Node>
<StgValue><ssdm name="hash_curlen_1"/></StgValue>
</operation>

<operation id="265" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %hash_length_1 = phi i64 [ %hash_length_4, %crypto_sign_ed25519_ref_sc25519_from64bytes.exit ], [ %hash_length_6, %12 ]

]]></Node>
<StgValue><ssdm name="hash_length_1"/></StgValue>
</operation>

<operation id="266" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %i_1 = phi i32 [ 0, %crypto_sign_ed25519_ref_sc25519_from64bytes.exit ], [ %i_76, %12 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="267" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %exitcond1 = icmp eq i32 %i_1, %num_blocks_read

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="268" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %i_76 = add nsw i32 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_76"/></StgValue>
</operation>

<operation id="269" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %13, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_807 = shl i32 %i_1, 7

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="271" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_808 = sext i32 %tmp_807 to i64

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>

<operation id="272" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader.preheader:2  %mem_addr_1 = getelementptr i8* %mem, i64 %tmp_808

]]></Node>
<StgValue><ssdm name="mem_addr_1"/></StgValue>
</operation>

<operation id="273" st_id="49" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="274" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  call fastcc void @sha512_final(i64 %hash_length_1, [8 x i64]* %hash_state, i64 %hash_curlen_1, [128 x i8]* %hash_buf, [64 x i8]* %hram) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="275" st_id="50" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="276" st_id="51" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="277" st_id="52" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="278" st_id="53" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="279" st_id="54" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="280" st_id="55" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mem_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="281" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="282" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %j_1 = phi i8 [ %j_4, %11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="283" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:1  %exitcond = icmp eq i8 %j_1, -128

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="284" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="285" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %j_4 = add i8 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="286" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %12, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %mem_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mem_addr_1)

]]></Node>
<StgValue><ssdm name="mem_addr_1_read"/></StgValue>
</operation>

<operation id="288" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  %call_ret2 = call fastcc { i64, i64 } @sha512_update_128(i64 %hash_length_1, [8 x i64]* %hash_state, i64 %hash_curlen_1, [128 x i8]* %hash_buf, [128 x i8]* %temp_buf) nounwind

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="289" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_803 = zext i8 %j_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_803"/></StgValue>
</operation>

<operation id="290" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_buf_addr_6 = getelementptr inbounds [128 x i8]* %temp_buf, i64 0, i64 %tmp_803

]]></Node>
<StgValue><ssdm name="temp_buf_addr_6"/></StgValue>
</operation>

<operation id="291" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3  store i8 %mem_addr_1_read, i8* %temp_buf_addr_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="293" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  %call_ret2 = call fastcc { i64, i64 } @sha512_update_128(i64 %hash_length_1, [8 x i64]* %hash_state, i64 %hash_curlen_1, [128 x i8]* %hash_buf, [128 x i8]* %temp_buf) nounwind

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="294" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="128">
<![CDATA[
:1  %hash_length_6 = extractvalue { i64, i64 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="hash_length_6"/></StgValue>
</operation>

<operation id="295" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="128">
<![CDATA[
:2  %hash_curlen_6 = extractvalue { i64, i64 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="hash_curlen_6"/></StgValue>
</operation>

<operation id="296" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="297" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  call fastcc void @sha512_final(i64 %hash_length_1, [8 x i64]* %hash_state, i64 %hash_curlen_1, [128 x i8]* %hash_buf, [64 x i8]* %hram) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="299" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i_i1 = phi i7 [ 0, %13 ], [ %i_3, %15 ]

]]></Node>
<StgValue><ssdm name="i_i1"/></StgValue>
</operation>

<operation id="300" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond_i1 = icmp eq i7 %i_i1, -64

]]></Node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="301" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="302" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_3 = add i7 %i_i1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="303" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i1, label %crypto_sign_ed25519_ref_sc25519_from64bytes.exit92, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_i2 = zext i7 %i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="305" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %hram_addr = getelementptr [64 x i8]* %hram, i64 0, i64 %tmp_i2

]]></Node>
<StgValue><ssdm name="hram_addr"/></StgValue>
</operation>

<operation id="306" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="6">
<![CDATA[
:2  %hram_load = load i8* %hram_addr, align 1

]]></Node>
<StgValue><ssdm name="hram_load"/></StgValue>
</operation>

<operation id="307" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit92:0  call fastcc void @barrett_reduce([32 x i32]* %scs_v, [64 x i32]* %t_10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="308" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="6">
<![CDATA[
:2  %hram_load = load i8* %hram_addr, align 1

]]></Node>
<StgValue><ssdm name="hram_load"/></StgValue>
</operation>

<operation id="309" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="8">
<![CDATA[
:3  %tmp_i2_94 = zext i8 %hram_load to i32

]]></Node>
<StgValue><ssdm name="tmp_i2_94"/></StgValue>
</operation>

<operation id="310" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %t_10_addr = getelementptr inbounds [64 x i32]* %t_10, i64 0, i64 %tmp_i2

]]></Node>
<StgValue><ssdm name="t_10_addr"/></StgValue>
</operation>

<operation id="311" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5  store i32 %tmp_i2_94, i32* %t_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="313" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit92:0  call fastcc void @barrett_reduce([32 x i32]* %scs_v, [64 x i32]* %t_10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from64bytes.exit92:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="315" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_i2 = phi i6 [ 0, %crypto_sign_ed25519_ref_sc25519_from64bytes.exit92 ], [ %i_77, %17 ]

]]></Node>
<StgValue><ssdm name="i_i2"/></StgValue>
</operation>

<operation id="316" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond1_i = icmp eq i6 %i_i2, -32

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="317" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="318" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_77 = add i6 %i_i2, 1

]]></Node>
<StgValue><ssdm name="i_77"/></StgValue>
</operation>

<operation id="319" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1_i, label %.preheader.i.preheader, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_i3 = zext i6 %i_i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="321" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %az_addr_3 = getelementptr [64 x i8]* %az, i64 0, i64 %tmp_i3

]]></Node>
<StgValue><ssdm name="az_addr_3"/></StgValue>
</operation>

<operation id="322" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="6">
<![CDATA[
:2  %az_load_3 = load i8* %az_addr_3, align 1

]]></Node>
<StgValue><ssdm name="az_load_3"/></StgValue>
</operation>

<operation id="323" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="324" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="6">
<![CDATA[
:2  %az_load_3 = load i8* %az_addr_3, align 1

]]></Node>
<StgValue><ssdm name="az_load_3"/></StgValue>
</operation>

<operation id="325" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="8">
<![CDATA[
:3  %tmp_i3_96 = zext i8 %az_load_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_i3_96"/></StgValue>
</operation>

<operation id="326" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %t_11_addr = getelementptr inbounds [64 x i32]* %t_11, i64 0, i64 %tmp_i3

]]></Node>
<StgValue><ssdm name="t_11_addr"/></StgValue>
</operation>

<operation id="327" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5  store i32 %tmp_i3_96, i32* %t_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="329" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.i:0  %i_1_i = phi i7 [ %i_78, %18 ], [ 32, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_1_i"/></StgValue>
</operation>

<operation id="330" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:1  %exitcond_i2 = icmp eq i7 %i_1_i, -64

]]></Node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="331" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="332" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:3  br i1 %exitcond_i2, label %crypto_sign_ed25519_ref_sc25519_from32bytes.exit, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_858_i = zext i7 %i_1_i to i64

]]></Node>
<StgValue><ssdm name="tmp_858_i"/></StgValue>
</operation>

<operation id="334" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_11_addr_1 = getelementptr inbounds [64 x i32]* %t_11, i64 0, i64 %tmp_858_i

]]></Node>
<StgValue><ssdm name="t_11_addr_1"/></StgValue>
</operation>

<operation id="335" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:2  store i32 0, i32* %t_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_78 = add i7 %i_1_i, 1

]]></Node>
<StgValue><ssdm name="i_78"/></StgValue>
</operation>

<operation id="337" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from32bytes.exit:0  call fastcc void @barrett_reduce([32 x i32]* %scsk_v, [64 x i32]* %t_11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="339" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from32bytes.exit:0  call fastcc void @barrett_reduce([32 x i32]* %scsk_v, [64 x i32]* %t_11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="340" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from32bytes.exit:1  call fastcc void @crypto_sign_ed25519_.15([32 x i32]* %scs_v, [32 x i32]* %scsk_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="341" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from32bytes.exit:1  call fastcc void @crypto_sign_ed25519_.15([32 x i32]* %scs_v, [32 x i32]* %scsk_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="342" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from32bytes.exit:2  call fastcc void @crypto_sign_ed25519_.16([32 x i32]* %scs_v, [32 x i32]* %sck_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="343" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from32bytes.exit:2  call fastcc void @crypto_sign_ed25519_.16([32 x i32]* %scs_v, [32 x i32]* %sck_v) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_from32bytes.exit:3  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="345" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_i3 = phi i6 [ 0, %crypto_sign_ed25519_ref_sc25519_from32bytes.exit ], [ %i_79, %20 ]

]]></Node>
<StgValue><ssdm name="i_i3"/></StgValue>
</operation>

<operation id="346" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond_i3 = icmp eq i6 %i_i3, -32

]]></Node>
<StgValue><ssdm name="exitcond_i3"/></StgValue>
</operation>

<operation id="347" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="348" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_79 = add i6 %i_i3, 1

]]></Node>
<StgValue><ssdm name="i_79"/></StgValue>
</operation>

<operation id="349" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i3, label %crypto_sign_ed25519_ref_sc25519_to32bytes.exit.preheader, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_i4 = zext i6 %i_i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="351" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %scs_v_addr = getelementptr [32 x i32]* %scs_v, i64 0, i64 %tmp_i4

]]></Node>
<StgValue><ssdm name="scs_v_addr"/></StgValue>
</operation>

<operation id="352" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="5">
<![CDATA[
:2  %scs_v_load = load i32* %scs_v_addr, align 4

]]></Node>
<StgValue><ssdm name="scs_v_load"/></StgValue>
</operation>

<operation id="353" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_to32bytes.exit.preheader:0  br label %crypto_sign_ed25519_ref_sc25519_to32bytes.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="354" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="5">
<![CDATA[
:2  %scs_v_load = load i32* %scs_v_addr, align 4

]]></Node>
<StgValue><ssdm name="scs_v_load"/></StgValue>
</operation>

<operation id="355" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="32">
<![CDATA[
:3  %tmp_809 = trunc i32 %scs_v_load to i8

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="356" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %sum_i = xor i6 %i_i3, -32

]]></Node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="357" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="6">
<![CDATA[
:5  %sum_i_cast = zext i6 %sum_i to i64

]]></Node>
<StgValue><ssdm name="sum_i_cast"/></StgValue>
</operation>

<operation id="358" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %signature_addr_3 = getelementptr [64 x i8]* %signature, i64 0, i64 %sum_i_cast

]]></Node>
<StgValue><ssdm name="signature_addr_3"/></StgValue>
</operation>

<operation id="359" st_id="72" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:7  store i8 %tmp_809, i8* %signature_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="361" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_to32bytes.exit:0  %i_i4 = phi i7 [ %i_80, %21 ], [ 0, %crypto_sign_ed25519_ref_sc25519_to32bytes.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_i4"/></StgValue>
</operation>

<operation id="362" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_to32bytes.exit:1  %exitcond_i4 = icmp eq i7 %i_i4, -64

]]></Node>
<StgValue><ssdm name="exitcond_i4"/></StgValue>
</operation>

<operation id="363" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_to32bytes.exit:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="364" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_to32bytes.exit:3  %i_80 = add i7 %i_i4, 1

]]></Node>
<StgValue><ssdm name="i_80"/></StgValue>
</operation>

<operation id="365" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
crypto_sign_ed25519_ref_sc25519_to32bytes.exit:4  br i1 %exitcond_i4, label %_memcpy.2.exit, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_i5 = zext i7 %i_i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="367" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %signature_addr_4 = getelementptr [64 x i8]* %signature, i64 0, i64 %tmp_i5

]]></Node>
<StgValue><ssdm name="signature_addr_4"/></StgValue>
</operation>

<operation id="368" st_id="73" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="6">
<![CDATA[
:2  %signature_load_1 = load i8* %signature_addr_4, align 1

]]></Node>
<StgValue><ssdm name="signature_load_1"/></StgValue>
</operation>

<operation id="369" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32">
<![CDATA[
_memcpy.2.exit:0  ret i32 0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="370" st_id="74" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="6">
<![CDATA[
:2  %signature_load_1 = load i8* %signature_addr_4, align 1

]]></Node>
<StgValue><ssdm name="signature_load_1"/></StgValue>
</operation>

<operation id="371" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %signature_out_addr = getelementptr [64 x i8]* %signature_out, i64 0, i64 %tmp_i5

]]></Node>
<StgValue><ssdm name="signature_out_addr"/></StgValue>
</operation>

<operation id="372" st_id="74" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:4  store i8 %signature_load_1, i8* %signature_out_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %crypto_sign_ed25519_ref_sc25519_to32bytes.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
