PRIMARY_INPUTS I1 I2 I3 I4
PRIMARY_OUTPUTS O1 
INTERNAL_SIGNALS T1 T2
AND2 I1 I2 T1
OR2 I3 I4 T2 
NAND2 T1 T2 O1
