#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7.QCK[0] (Q_FRAG)                                       9.723     9.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    11.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                       6.715    17.830
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        0.909    18.739
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    18.739
data arrival time                                                                                                                                 18.739

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_ctr_dffc_Q_5.QCK[0] (Q_FRAG)                                      14.978    14.978
clock uncertainty                                                                                                                        0.000    14.978
cell hold time                                                                                                                           0.571    15.549
data required time                                                                                                                                15.549
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               -15.549
data arrival time                                                                                                                                 18.739
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                        3.190


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7.QCK[0] (Q_FRAG)                                      12.292    12.292
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    13.685
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                       4.580    18.265
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                        0.909    19.174
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    19.174
data arrival time                                                                                                                                 19.174

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_6.QCK[0] (Q_FRAG)                                      14.914    14.914
clock uncertainty                                                                                                                        0.000    14.914
cell hold time                                                                                                                           0.571    15.485
data required time                                                                                                                                15.485
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               -15.485
data arrival time                                                                                                                                 19.174
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                        3.689


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1.QCK[0] (Q_FRAG)                        12.397    12.397
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]        1.393    13.790
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.c_frag.TAB[0] (C_FRAG)                       3.314    17.104
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_LUT4_I0.c_frag.CZ[0] (C_FRAG)                        0.987    18.091
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q.QD[0] (Q_FRAG)                                0.000    18.091
data arrival time                                                                                                                     18.091

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.inhale_dffp_Q.QCK[0] (Q_FRAG)                              13.632    13.632
clock uncertainty                                                                                                            0.000    13.632
cell hold time                                                                                                               0.571    14.203
data required time                                                                                                                    14.203
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -14.203
data arrival time                                                                                                                     18.091
--------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                            3.888


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QCK[0] (Q_FRAG)                                1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QZ[0] (Q_FRAG) [clock-to-output]               1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag.XAB[0] (T_FRAG)                       2.299    20.415
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.324
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QD[0] (Q_FRAG)                                 0.000    21.324
data arrival time                                                                                                        21.324

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                     0.000     0.000
clock source latency                                                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                               13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1.QCK[0] (Q_FRAG)                                1.990    16.723
clock uncertainty                                                                                               0.000    16.723
cell hold time                                                                                                  0.571    17.294
data required time                                                                                                       17.294
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -17.294
data arrival time                                                                                                        21.324
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               4.030


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4.QCK[0] (Q_FRAG)                                       7.627     7.627
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393     9.020
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                       3.578    12.597
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.705    13.302
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    13.302
data arrival time                                                                                                                                 13.302

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.next_ctr_dffc_Q_3.QCK[0] (Q_FRAG)                                       8.549     8.549
clock uncertainty                                                                                                                        0.000     8.549
cell hold time                                                                                                                           0.571     9.120
data required time                                                                                                                                 9.120
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                -9.120
data arrival time                                                                                                                                 13.302
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                        4.182


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5.QCK[0] (Q_FRAG)                                      15.022    15.022
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    16.415
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.247    19.662
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    20.703
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    20.703
data arrival time                                                                                                                                   20.703

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_4.QCK[0] (Q_FRAG)                                      15.887    15.887
clock uncertainty                                                                                                                          0.000    15.887
cell hold time                                                                                                                             0.571    16.458
data required time                                                                                                                                  16.458
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 -16.458
data arrival time                                                                                                                                   20.703
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                          4.245


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                       2.004    16.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QD[0] (Q_FRAG)                                        0.000    21.556
data arrival time                                                                                                                         21.556

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                       2.004    16.736
clock uncertainty                                                                                                                0.000    16.736
cell hold time                                                                                                                   0.571    17.307
data required time                                                                                                                        17.307
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.307
data arrival time                                                                                                                         21.556
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       2.004    16.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    21.556
data arrival time                                                                                                                          21.556

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       2.004    16.736
clock uncertainty                                                                                                                 0.000    16.736
cell hold time                                                                                                                    0.571    17.307
data required time                                                                                                                         17.307
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.307
data arrival time                                                                                                                          21.556
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                              13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       2.024    16.756
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.149
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.535
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.576
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.576
data arrival time                                                                                                                       21.576

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                              13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       2.024    16.756
clock uncertainty                                                                                                              0.000    16.756
cell hold time                                                                                                                 0.571    17.327
data required time                                                                                                                      17.327
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -17.327
data arrival time                                                                                                                       21.576
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              4.248


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       2.004    16.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    21.556
data arrival time                                                                                                                         21.556

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       2.004    16.736
clock uncertainty                                                                                                                0.000    16.736
cell hold time                                                                                                                   0.571    17.307
data required time                                                                                                                        17.307
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.307
data arrival time                                                                                                                         21.556
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004    16.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    21.556
data arrival time                                                                                                                         21.556

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       2.004    16.736
clock uncertainty                                                                                                                0.000    16.736
cell hold time                                                                                                                   0.571    17.307
data required time                                                                                                                        17.307
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.307
data arrival time                                                                                                                         21.556
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       2.004    16.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    21.556
data arrival time                                                                                                                         21.556

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       2.004    16.736
clock uncertainty                                                                                                                0.000    16.736
cell hold time                                                                                                                   0.571    17.307
data required time                                                                                                                        17.307
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.307
data arrival time                                                                                                                         21.556
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4.QCK[0] (Q_FRAG)                                       2.004    16.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4.QD[0] (Q_FRAG)                                        0.000    21.556
data arrival time                                                                                                                         21.556

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_4.QCK[0] (Q_FRAG)                                       2.004    16.736
clock uncertainty                                                                                                                0.000    16.736
cell hold time                                                                                                                   0.571    17.307
data required time                                                                                                                        17.307
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.307
data arrival time                                                                                                                         21.556
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       2.004    16.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    21.556
data arrival time                                                                                                                         21.556

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       2.004    16.736
clock uncertainty                                                                                                                0.000    16.736
cell hold time                                                                                                                   0.571    17.307
data required time                                                                                                                        17.307
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.307
data arrival time                                                                                                                         21.556
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       2.004    16.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    21.556
data arrival time                                                                                                                         21.556

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       2.004    16.736
clock uncertainty                                                                                                                0.000    16.736
cell hold time                                                                                                                   0.571    17.307
data required time                                                                                                                        17.307
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.307
data arrival time                                                                                                                         21.556
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       2.004    16.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    21.556
data arrival time                                                                                                                          21.556

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       2.004    16.736
clock uncertainty                                                                                                                 0.000    16.736
cell hold time                                                                                                                    0.571    17.307
data required time                                                                                                                         17.307
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.307
data arrival time                                                                                                                          21.556
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       2.004    16.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000    21.556
data arrival time                                                                                                                          21.556

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       2.004    16.736
clock uncertainty                                                                                                                 0.000    16.736
cell hold time                                                                                                                    0.571    17.307
data required time                                                                                                                         17.307
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.307
data arrival time                                                                                                                          21.556
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                              13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       2.004    16.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.556
data arrival time                                                                                                                       21.556

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                              13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       2.004    16.736
clock uncertainty                                                                                                              0.000    16.736
cell hold time                                                                                                                 0.571    17.307
data required time                                                                                                                      17.307
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -17.307
data arrival time                                                                                                                       21.556
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              4.248


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       2.004    16.736
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.129
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.514
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.556
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    21.556
data arrival time                                                                                                                         21.556

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       2.004    16.736
clock uncertainty                                                                                                                0.000    16.736
cell hold time                                                                                                                   0.571    17.307
data required time                                                                                                                        17.307
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.307
data arrival time                                                                                                                         21.556
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7.QCK[0] (Q_FRAG)                                      11.569    11.569
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    12.961
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.386    15.347
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    16.388
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    16.388
data arrival time                                                                                                                                   16.388

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_7.QCK[0] (Q_FRAG)                                      11.569    11.569
clock uncertainty                                                                                                                          0.000    11.569
cell hold time                                                                                                                             0.571    12.139
data required time                                                                                                                                  12.139
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 -12.139
data arrival time                                                                                                                                   16.388
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                          4.248


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                         21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                0.000    16.719
cell hold time                                                                                                                   0.571    17.289
data required time                                                                                                                        17.289
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.289
data arrival time                                                                                                                         21.538
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                          21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_19.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                 0.000    16.719
cell hold time                                                                                                                    0.571    17.289
data required time                                                                                                                         17.289
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.289
data arrival time                                                                                                                          21.538
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                          21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                 0.000    16.719
cell hold time                                                                                                                    0.571    17.289
data required time                                                                                                                         17.289
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.289
data arrival time                                                                                                                          21.538
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                              13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                       21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                              13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                              0.000    16.719
cell hold time                                                                                                                 0.571    17.289
data required time                                                                                                                      17.289
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -17.289
data arrival time                                                                                                                       21.538
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              4.248


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                         21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_5.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                0.000    16.719
cell hold time                                                                                                                   0.571    17.289
data required time                                                                                                                        17.289
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.289
data arrival time                                                                                                                         21.538
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                         21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                0.000    16.719
cell hold time                                                                                                                   0.571    17.289
data required time                                                                                                                        17.289
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.289
data arrival time                                                                                                                         21.538
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_1.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                              13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                       21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                              13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                              0.000    16.719
cell hold time                                                                                                                 0.571    17.289
data required time                                                                                                                      17.289
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -17.289
data arrival time                                                                                                                       21.538
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              4.248


#Path 35
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                         21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_5.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                0.000    16.719
cell hold time                                                                                                                   0.571    17.289
data required time                                                                                                                        17.289
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.289
data arrival time                                                                                                                         21.538
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                          21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                 0.000    16.719
cell hold time                                                                                                                    0.571    17.289
data required time                                                                                                                         17.289
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.289
data arrival time                                                                                                                          21.538
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                          21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_16.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                 0.000    16.719
cell hold time                                                                                                                    0.571    17.289
data required time                                                                                                                         17.289
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.289
data arrival time                                                                                                                          21.538
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                          21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                 0.000    16.719
cell hold time                                                                                                                    0.571    17.289
data required time                                                                                                                         17.289
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.289
data arrival time                                                                                                                          21.538
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                         21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_1.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                0.000    16.719
cell hold time                                                                                                                   0.571    17.289
data required time                                                                                                                        17.289
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.289
data arrival time                                                                                                                         21.538
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                         21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_3.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                0.000    16.719
cell hold time                                                                                                                   0.571    17.289
data required time                                                                                                                        17.289
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.289
data arrival time                                                                                                                         21.538
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                   13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                    1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                            21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                   13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                    1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.reset_dffc_Q.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                   0.000    16.719
cell hold time                                                                                                                      0.571    17.289
data required time                                                                                                                           17.289
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          -17.289
data arrival time                                                                                                                            21.538
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                   4.248


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                          21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                 0.000    16.719
cell hold time                                                                                                                    0.571    17.289
data required time                                                                                                                         17.289
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.289
data arrival time                                                                                                                          21.538
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                          21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                 0.000    16.719
cell hold time                                                                                                                    0.571    17.289
data required time                                                                                                                         17.289
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.289
data arrival time                                                                                                                          21.538
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                          21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                 0.000    16.719
cell hold time                                                                                                                    0.571    17.289
data required time                                                                                                                         17.289
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.289
data arrival time                                                                                                                          21.538
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                         21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                0.000    16.719
cell hold time                                                                                                                   0.571    17.289
data required time                                                                                                                        17.289
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.289
data arrival time                                                                                                                         21.538
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                         21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                0.000    16.719
cell hold time                                                                                                                   0.571    17.289
data required time                                                                                                                        17.289
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.289
data arrival time                                                                                                                         21.538
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_6.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                          21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                 0.000    16.719
cell hold time                                                                                                                    0.571    17.289
data required time                                                                                                                         17.289
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.289
data arrival time                                                                                                                          21.538
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                          21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                 0.000    16.719
cell hold time                                                                                                                    0.571    17.289
data required time                                                                                                                         17.289
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.289
data arrival time                                                                                                                          21.538
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                              13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                       21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                              13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                              0.000    16.723
cell hold time                                                                                                                 0.571    17.294
data required time                                                                                                                      17.294
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -17.294
data arrival time                                                                                                                       21.542
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              4.248


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_1.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                         21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_1.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                0.000    16.719
cell hold time                                                                                                                   0.571    17.289
data required time                                                                                                                        17.289
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.289
data arrival time                                                                                                                         21.538
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_15.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                         21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_6.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                0.000    16.719
cell hold time                                                                                                                   0.571    17.289
data required time                                                                                                                        17.289
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.289
data arrival time                                                                                                                         21.538
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_2.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_3.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_11.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_12.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_13.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_14.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_20.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.497
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.538
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21.QD[0] (Q_FRAG)                                        0.000    21.538
data arrival time                                                                                                                          21.538

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_21.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                 0.000    16.719
cell hold time                                                                                                                    0.571    17.289
data required time                                                                                                                         17.289
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.289
data arrival time                                                                                                                          21.538
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                          21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.542
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.248


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.386    20.501
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7.QD[0] (Q_FRAG)                                        0.000    21.542
data arrival time                                                                                                                         21.542

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffp_Q_7.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.542
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.248


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_4.QCK[0] (Q_FRAG)                                      11.651    11.651
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    13.044
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                       2.498    15.542
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                        1.041    16.583
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    16.583
data arrival time                                                                                                                                 16.583

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_4.QCK[0] (Q_FRAG)                                      11.651    11.651
clock uncertainty                                                                                                                        0.000    11.651
cell hold time                                                                                                                           0.571    12.222
data required time                                                                                                                                12.222
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               -12.222
data arrival time                                                                                                                                 16.583
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                        4.361


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q.QCK[0] (Q_FRAG)                                      13.955    13.955
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    15.347
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.498    17.845
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    18.886
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q.QD[0] (Q_FRAG)                                        0.000    18.886
data arrival time                                                                                                                               18.886

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_ctr_dffc_Q.QCK[0] (Q_FRAG)                                      13.955    13.955
clock uncertainty                                                                                                                      0.000    13.955
cell hold time                                                                                                                         0.571    14.526
data required time                                                                                                                              14.526
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -14.526
data arrival time                                                                                                                               18.886
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                      4.361


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_2.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_2.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_2.QCK[0] (Q_FRAG)                                      11.715    11.715
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    13.108
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                       2.498    15.606
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        1.041    16.647
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_2.QD[0] (Q_FRAG)                                        0.000    16.647
data arrival time                                                                                                                                 16.647

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                              0.000     0.000
clock source latency                                                                                                                     0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                 0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_ctr_dffc_Q_2.QCK[0] (Q_FRAG)                                      11.715    11.715
clock uncertainty                                                                                                                        0.000    11.715
cell hold time                                                                                                                           0.571    12.286
data required time                                                                                                                                12.286
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               -12.286
data arrival time                                                                                                                                 16.647
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                        4.361


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6.QCK[0] (Q_FRAG)                                      14.090    14.090
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    15.483
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.498    17.981
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    19.022
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6.QD[0] (Q_FRAG)                                        0.000    19.022
data arrival time                                                                                                                                   19.022

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.duty_cycle_dffc_Q_6.QCK[0] (Q_FRAG)                                      14.090    14.090
clock uncertainty                                                                                                                          0.000    14.090
cell hold time                                                                                                                             0.571    14.661
data required time                                                                                                                                  14.661
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 -14.661
data arrival time                                                                                                                                   19.022
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                          4.361


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1.QCK[0] (Q_FRAG)                                      12.397    12.397
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    13.790
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.498    16.288
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    17.329
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    17.329
data arrival time                                                                                                                                   17.329

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.r_ONION_BREATHE.duty_cycle_dffc_Q_1.QCK[0] (Q_FRAG)                                      12.397    12.397
clock uncertainty                                                                                                                          0.000    12.397
cell hold time                                                                                                                             0.571    12.968
data required time                                                                                                                                  12.968
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 -12.968
data arrival time                                                                                                                                   17.329
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                          4.361


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5.QCK[0] (Q_FRAG)                                      16.205    16.205
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    17.598
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.095
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.137
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5.QD[0] (Q_FRAG)                                        0.000    21.137
data arrival time                                                                                                                                   21.137

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_5.QCK[0] (Q_FRAG)                                      16.205    16.205
clock uncertainty                                                                                                                          0.000    16.205
cell hold time                                                                                                                             0.571    16.776
data required time                                                                                                                                  16.776
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 -16.776
data arrival time                                                                                                                                   21.137
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                          4.361


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.614
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.655
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5.QD[0] (Q_FRAG)                                        0.000    21.655
data arrival time                                                                                                                         21.655

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_5.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.655
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.361


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                              13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.614
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.655
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q.QD[0] (Q_FRAG)                                        0.000    21.655
data arrival time                                                                                                                       21.655

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                              13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffp_Q.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                              0.000    16.723
cell hold time                                                                                                                 0.571    17.294
data required time                                                                                                                      17.294
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -17.294
data arrival time                                                                                                                       21.655
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              4.361


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.614
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.655
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9.QD[0] (Q_FRAG)                                        0.000    21.655
data arrival time                                                                                                                         21.655

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_9.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.655
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.361


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.614
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.655
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    21.655
data arrival time                                                                                                                          21.655

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_2_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.655
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.361


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                   13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                    1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.614
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.655
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q.QD[0] (Q_FRAG)                                        0.000    21.655
data arrival time                                                                                                                            21.655

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                   13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                    1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.b_ONION_BREATHE.reset_dffc_Q.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                   0.000    16.723
cell hold time                                                                                                                      0.571    17.294
data required time                                                                                                                           17.294
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                          -17.294
data arrival time                                                                                                                            21.655
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                   4.361


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.609
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.650
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7.QD[0] (Q_FRAG)                                        0.000    21.650
data arrival time                                                                                                                         21.650

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffp_Q_7.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                0.000    16.719
cell hold time                                                                                                                   0.571    17.289
data required time                                                                                                                        17.289
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.289
data arrival time                                                                                                                         21.650
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.361


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.614
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.655
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10.QD[0] (Q_FRAG)                                        0.000    21.655
data arrival time                                                                                                                          21.655

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_10.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.655
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.361


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.614
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.655
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18.QD[0] (Q_FRAG)                                        0.000    21.655
data arrival time                                                                                                                          21.655

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_18.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.655
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.361


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.614
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.655
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17.QD[0] (Q_FRAG)                                        0.000    21.655
data arrival time                                                                                                                          21.655

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_17.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                 0.000    16.723
cell hold time                                                                                                                    0.571    17.294
data required time                                                                                                                         17.294
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.294
data arrival time                                                                                                                          21.655
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.361


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1.QCK[0] (Q_FRAG)                                      16.676    16.676
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.069
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.566
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.608
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1.QD[0] (Q_FRAG)                                        0.000    21.608
data arrival time                                                                                                                                   21.608

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.g_ONION_BREATHE.duty_cycle_dffc_Q_1.QCK[0] (Q_FRAG)                                      16.676    16.676
clock uncertainty                                                                                                                          0.000    16.676
cell hold time                                                                                                                             0.571    17.247
data required time                                                                                                                                  17.247
----------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 -17.247
data arrival time                                                                                                                                   21.608
----------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                          4.361


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.609
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.650
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22.QD[0] (Q_FRAG)                                        0.000    21.650
data arrival time                                                                                                                          21.650

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                          0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                 13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                  1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_22.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                 0.000    16.719
cell hold time                                                                                                                    0.571    17.289
data required time                                                                                                                         17.289
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -17.289
data arrival time                                                                                                                          21.650
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                 4.361


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.986    16.719
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.111
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.609
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.650
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4.QD[0] (Q_FRAG)                                        0.000    21.650
data arrival time                                                                                                                         21.650

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_0_CONFIG_dffc_Q_4.QCK[0] (Q_FRAG)                                       1.986    16.719
clock uncertainty                                                                                                                0.000    16.719
cell hold time                                                                                                                   0.571    17.289
data required time                                                                                                                        17.289
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.289
data arrival time                                                                                                                         21.650
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.361


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8.QD[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.CLK_IP_i)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.723
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    18.116
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    20.614
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    21.655
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8.QD[0] (Q_FRAG)                                        0.000    21.655
data arrival time                                                                                                                         21.655

clock u_AL4S3B_FPGA_IP.CLK_IP_i (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
u_gclkbuff_clock.IC[0] (GMUX_IC)                                                                                                13.436    13.436
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                 1.296    14.732
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_BREATHECTRL.BREATHE_1_CONFIG_dffc_Q_8.QCK[0] (Q_FRAG)                                       1.990    16.723
clock uncertainty                                                                                                                0.000    16.723
cell hold time                                                                                                                   0.571    17.294
data required time                                                                                                                        17.294
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -17.294
data arrival time                                                                                                                         21.655
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                4.361


#End of timing report
