module comparator(v, z);
input [3:0] v;

output reg z;

always@(v)
begin
	if(v <= 2'b1001)
		z = 1'b0;
	else
		z = 1'b1;

end

endmodule