// Seed: 875566132
module module_0 (
    output wire id_0,
    output supply0 id_1,
    output tri id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wire id_5,
    input supply1 id_6,
    output uwire id_7
    , id_16,
    input tri0 id_8,
    input wand id_9,
    output wire id_10,
    input wire id_11,
    input tri0 id_12,
    output wire id_13,
    input wire id_14
);
  logic id_17;
endmodule
module module_1 #(
    parameter id_8 = 32'd53
) (
    output tri1 id_0,
    output wand id_1
    , id_12,
    output tri0 id_2,
    output wand id_3,
    input tri1 id_4,
    output wire id_5,
    input tri0 id_6,
    output wand id_7,
    input uwire _id_8,
    output supply1 id_9,
    output wand id_10
);
  wor [1 'b0 : -1] id_13;
  assign id_2 = 1;
  logic id_14;
  logic [7:0] id_15;
  assign id_15[id_8] = id_15;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_5,
      id_6,
      id_9,
      id_6,
      id_6,
      id_7,
      id_6,
      id_4,
      id_10,
      id_6,
      id_6,
      id_2,
      id_6
  );
  assign modCall_1.id_11 = 0;
  logic [1 : -1] id_16 = id_13;
  assign id_13 = id_14 ? -1 : 1;
endmodule
