
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.380671                       # Number of seconds simulated
sim_ticks                                380671435500                       # Number of ticks simulated
final_tick                               3576342357000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 242464                       # Simulator instruction rate (inst/s)
host_op_rate                                   244046                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12217764                       # Simulator tick rate (ticks/s)
host_mem_usage                                 984172                       # Number of bytes of host memory used
host_seconds                                 31157.21                       # Real time elapsed on the host
sim_insts                                  7554494368                       # Number of instructions simulated
sim_ops                                    7603787819                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker        73088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        15488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst       563264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     19433920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker        51008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker        10304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       607552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     18969024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker        54464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker         8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       826432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     20032896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker        48640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker         7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       584000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     18572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.dtb.walker        48256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.itb.walker         6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       551488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data     18708928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.dtb.walker        61952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.itb.walker        16512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       561984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data     18643904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.dtb.walker        85760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.itb.walker        34624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       854784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data     19524864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.dtb.walker        56512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.itb.walker        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst       650112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data     19122560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     41445888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          200246464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       563264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       607552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       826432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       584000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       551488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       561984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       854784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst       650112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5200128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     20452096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide        36864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20488960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker         1142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         8801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       303655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker          797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker          161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         9493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       296391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker          851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        12913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       313014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker          760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         9125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       290201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.dtb.walker          754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.itb.walker          103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         8617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data       292327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.dtb.walker          968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.itb.walker          258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         8781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data       291311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.dtb.walker         1340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.itb.walker          541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst        13356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data       305076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.dtb.walker          883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.itb.walker          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst        10158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data       298790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       647592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3128851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        319564                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide          576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             320140                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       191998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        40686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      1479659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     51051690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       133995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker        27068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1596001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     49830437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       143074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        21184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2170985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     52625162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       127774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        19166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1534131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     48789750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.dtb.walker       126765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.itb.walker        17317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      1448724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     49147181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.dtb.walker       162744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.itb.walker        43376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      1476297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     48976367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.dtb.walker       225286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.itb.walker        90955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      2245464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     51290594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.dtb.walker       148453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.itb.walker        32616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      1707803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data     50233766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     108875750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst               672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data               504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst               168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data               336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst               504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data               504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             526034909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1479659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1596001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2170985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1534131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      1448724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      1476297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      2245464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      1707803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst          672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst          168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst          504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13660410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        53726374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide         96839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53823214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        53726374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       191998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        40686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1479659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     51051690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       133995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker        27068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1596001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     49830437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       143074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        21184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2170985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     52625162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       127774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        19166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1534131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     48789750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.dtb.walker       126765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.itb.walker        17317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      1448724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     49147181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.dtb.walker       162744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.itb.walker        43376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      1476297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     48976367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.dtb.walker       225286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.itb.walker        90955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      2245464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     51290594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.dtb.walker       148453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.itb.walker        32616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      1707803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data     50233766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide         96839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    108875750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst              672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data              504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst              168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data              336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst              504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data              504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            579858123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3128836                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     320140                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3128836                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   320140                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              200069312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  176192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20486656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               200245504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20488960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2753                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        54973                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            192783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            243973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            265640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            234412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            196675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            162159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            192297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            179413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            175195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            182173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           185989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           191338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           166322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           141626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           203890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           212198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             21668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18872                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  380671401000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3128836                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               320140                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1962685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  608548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  181996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   95696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   65687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   52638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   43293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   36270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   29326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   17467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  11329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  20938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  20136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1716953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.457592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.434230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   133.469080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       980380     57.10%     57.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       556105     32.39%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       118059      6.88%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18556      1.08%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12697      0.74%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7082      0.41%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3952      0.23%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2733      0.16%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17389      1.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1716953                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        19012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     164.417894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    111.082652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    202.454771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        18993     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           18      0.09%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         19012                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        19012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.836945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.800564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.140734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11516     60.57%     60.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              419      2.20%     62.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6245     32.85%     95.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              599      3.15%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              123      0.65%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               52      0.27%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               26      0.14%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         19012                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  70595549654                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            129209605904                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15630415000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22582.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41332.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       525.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        53.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    526.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1641946                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   87284                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     110372.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     5562968320                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     12711400000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    362395667930                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              6990119640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5990007240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3814053375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3268357125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            13005306600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            11378055000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1115648640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1             958625280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0         24863498400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1         24863498400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        250720936155                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        248662513395                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0          8471367750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1         10277001750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          308980930560                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          305398058190                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           811.676550                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           802.264534                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            9776062                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           9775941                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate          120                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4216                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4216                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           715936                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1429330                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          576                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          436703                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         61996                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         498699                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         2548                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         2548                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           385185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          385185                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       281814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1685051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        18734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       479948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       317106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1550650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side        20792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       477457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       889852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1959039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        30478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       539450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       293489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1528049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side        13783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       472867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       305634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1542799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side        14145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       468589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       335846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      1587884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        18961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       478253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       575626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1934569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side        31303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       494293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       371122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      1609131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side        22968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       477254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20826936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9017920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     52386539                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        33204                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       944736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10147392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     46429911                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side        29976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       933168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     28474688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     61854464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        46576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1030540                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      9391616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     46051732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        23236                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       935420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      9780224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     46765100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side        23728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       923640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     10746624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     48341208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        34332                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       947316                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     18419200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     61261238                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        50796                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       962708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side     11875840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     48725792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side        33308                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       929900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              527552072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2652336                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         12825666                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.111489                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.314736                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              11395749     88.85%     88.85% # Request fanout histogram
system.tol2bus.snoop_fanout::48               1429917     11.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12825666                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6435908120                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         212982398                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1275390526                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          10484895                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         244116014                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         239984197                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1216842136                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          13335675                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         244466288                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        670209426                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1465050172                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         18880403                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        282170200                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy        222073548                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy       1195595242                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          8010412                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        239311270                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy        231135701                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       1203735554                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          8247922                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        237973298                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy        253943231                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy       1229325358                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy         10443645                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        241760792                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy        434636758                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy       1434752863                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer38.occupancy         18720128                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.occupancy        254037699                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.occupancy        280729479                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer43.occupancy       1247026453                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy         14691649                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        245113239                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.1                       # Layer utilization (%)
system.membus.trans_dist::ReadReq             3104089                       # Transaction distribution
system.membus.trans_dist::ReadResp            3104088                       # Transaction distribution
system.membus.trans_dist::WriteReq               4216                       # Transaction distribution
system.membus.trans_dist::WriteResp              4216                       # Transaction distribution
system.membus.trans_dist::Writeback            319564                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          576                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          576                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           431941                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          60405                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           54973                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33919                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29538                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        17426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7128967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7146927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7148090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        36864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        36864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        34852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    220698560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    220733808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               220770672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           441765                       # Total snoops (count)
system.membus.snoop_fanout::samples           3945730                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3945730    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3945730                       # Request fanout histogram
system.membus.reqLayer0.occupancy              510493                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14427367                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          6851371162                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy             725949                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        29304845757                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      229922068                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    155751028                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      9747264                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     92582133                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       78812246                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    85.126842                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS       37243721                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect        73714                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            42195721                       # DTB read hits
system.switch_cpus0.dtb.read_misses            127516                       # DTB read misses
system.switch_cpus0.dtb.write_hits           15386442                       # DTB write hits
system.switch_cpus0.dtb.write_misses            15141                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            9959                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              119                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults         14357                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              260                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses        42323237                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       15401583                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                 57582163                       # DTB hits
system.switch_cpus0.dtb.misses                 142657                       # DTB misses
system.switch_cpus0.dtb.accesses             57724820                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits           444391636                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              5831                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            3964                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults             5428                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       444397467                       # ITB inst accesses
system.switch_cpus0.itb.hits                444391636                       # DTB hits
system.switch_cpus0.itb.misses                   5831                       # DTB misses
system.switch_cpus0.itb.accesses            444397467                       # DTB accesses
system.switch_cpus0.numCycles               730975627                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     11839796                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            1348274114                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          229922068                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches    116055967                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            707352876                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       19563874                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            116117                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        79499                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles       185288                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       344180                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        12559                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        444385705                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        34392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           1198                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    729712252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.869343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.056929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48411463      6.63%      6.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       316245612     43.34%     49.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        47328963      6.49%     56.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       317726214     43.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    729712252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.314541                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.844486                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        45078501                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     71512097                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        570198864                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     33188407                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9734376                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     35026558                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        48411                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    1282052018                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     41899234                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9734376                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        89262137                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       32058019                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3953969                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        558330596                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     36373148                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    1237789740                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     21565116                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     12868609                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      10683343                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         25545                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2136068                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   1761701234                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   5734958968                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1721618776                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2220                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps   1439617863                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       322083330                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       181960                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       148455                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         56637839                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     42356813                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15651532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      7584554                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3719050                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded        1216710177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       244801                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued       1066622945                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued     22322196                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    201157200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    729019503                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        23964                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    729712252                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.461703                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.839650                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    127856476     17.52%     17.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    173225180     23.74%     41.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    395050265     54.14%     95.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     31024151      4.25%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      2556118      0.35%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           62      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    729712252                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu      309802469     93.95%     93.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        587501      0.18%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     94.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      14871992      4.51%     98.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      4483219      1.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           55      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    999350944     93.69%     93.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      8963422      0.84%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          582      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     42720227      4.01%     98.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15587715      1.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    1066622945                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.459177                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          329745181                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.309149                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   3215017752                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes   1418113788                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   1060883442                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7764                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         2968                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         2336                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses    1396363132                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4939                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      7389614                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3347236                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          924                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         4598                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       200555                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       369697                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        69496                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9734376                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       28559853                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       363222                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   1216979251                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     42356813                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15651532                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       159069                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        195501                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        48888                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         4598                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      7181769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      4263185                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts     11444954                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts   1061599513                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     42306414                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      4880809                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                24273                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            57843814                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       180686974                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15537400                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.452305                       # Inst execution rate
system.switch_cpus0.iew.wb_sent            1060931814                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count           1060885778                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        820400706                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       2277592187                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.451329                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360205                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    181442262                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       220837                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      9699703                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    702377678                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.444983                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.219341                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    146765849     20.90%     20.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    272755872     38.83%     59.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    175996141     25.06%     84.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     61954754      8.82%     93.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     31381800      4.47%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      7307048      1.04%     99.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3048149      0.43%     99.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1384671      0.20%     99.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1783394      0.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    702377678                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts   1000015539                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    1014923599                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              54460552                       # Number of memory references committed
system.switch_cpus0.commit.loads             39009575                       # Number of loads committed
system.switch_cpus0.commit.membars              67007                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         172483611                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              2336                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        908064112                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls     25366272                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    951500425     93.75%     93.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      8962040      0.88%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          582      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     39009575      3.84%     98.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     15450977      1.52%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   1014923599                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      1783394                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads          1896676376                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         2420054661                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1263375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            30367228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts         1000000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           1014908063                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.730976                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.730976                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.368035                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.368035                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      1333943322                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      730276035                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             1785                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             912                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       3310889574                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       779502701                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1295960399                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        215900                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      219449634                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    151290232                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      9852477                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     92857609                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       73409164                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    79.055626                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       34231457                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        75686                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits            31237051                       # DTB read hits
system.switch_cpus1.dtb.read_misses            129265                       # DTB read misses
system.switch_cpus1.dtb.write_hits            5732826                       # DTB write hits
system.switch_cpus1.dtb.write_misses             8283                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            9142                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults              125                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults         14385                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults              568                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses        31366316                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses        5741109                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                 36969877                       # DTB hits
system.switch_cpus1.dtb.misses                 137548                       # DTB misses
system.switch_cpus1.dtb.accesses             37107425                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits           420462946                       # ITB inst hits
system.switch_cpus1.itb.inst_misses              7199                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            3883                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             6597                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       420470145                       # ITB inst accesses
system.switch_cpus1.itb.hits                420462946                       # DTB hits
system.switch_cpus1.itb.misses                   7199                       # DTB misses
system.switch_cpus1.itb.accesses            420470145                       # DTB accesses
system.switch_cpus1.numCycles               689899239                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     12200202                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1282729437                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          219449634                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    107640621                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            665449731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       19799844                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            101922                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        95740                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       228361                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       465738                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles        14880                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        420455813                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        37039                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           1329                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    688456496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.870284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.057904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44754619      6.50%      6.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       301426545     43.78%     50.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        40643351      5.90%     56.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       301631981     43.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    688456496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.318089                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.859300                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        40518822                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     61538706                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        550244329                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     26397341                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9757297                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     31333743                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       143629                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1204238708                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     42732869                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9757297                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        81360190                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       30593239                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4511276                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        535292603                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     26941890                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1159947999                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     21674517                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      8452467                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       9966803                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         30112                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        591101                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   1669575205                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   5364721854                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   1613163074                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         5632                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1347852333                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       321722815                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       188978                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       145464                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         41559768                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     31639199                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6014463                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      5413201                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2936432                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1138788892                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       268459                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        988909567                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     22275423                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    200896324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    727075393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        28646                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    688456496                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.436415                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.823342                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    124594339     18.10%     18.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    162215064     23.56%     41.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    378936269     55.04%     96.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     22021391      3.20%     99.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       689373      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5           60      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    688456496                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      296967623     96.12%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            34      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     96.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      10548466      3.41%     99.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1445531      0.47%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass           82      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    944022991     95.46%     95.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      7139380      0.72%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            2      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1249      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     31808911      3.22%     99.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5936952      0.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     988909567                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.433412                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          308961654                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.312427                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   2997490590                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1339949528                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    983335237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        22115                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         8186                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         5873                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1297856743                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          14396                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      5282264                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3410064                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          578                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         4053                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       215547                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads       167214                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        51024                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9757297                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       28073536                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       331874                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1139083977                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     31639199                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6014463                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       153642                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        188727                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        27766                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         4053                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      7146459                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      4309721                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     11456180                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    983869260                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     31394844                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      4902798                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                26626                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            37292697                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       169832865                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5897853                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.426106                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             983397711                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            983341110                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        767670603                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2150446059                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.425340                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356982                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    181378151                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       239813                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      9709852                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    661135916                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.417651                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.146103                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    137865583     20.85%     20.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    256447572     38.79%     59.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    170283935     25.76%     85.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     58081903      8.79%     94.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     30117844      4.56%     98.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      6175252      0.93%     99.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       980514      0.15%     99.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       698173      0.11%     99.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       485140      0.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    661135916                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    933296202                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     937260202                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              34028049                       # Number of memory references committed
system.switch_cpus1.commit.loads             28229133                       # Number of loads committed
system.switch_cpus1.commit.membars              90783                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         161648614                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              5872                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        834337324                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     22246895                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    896091847     95.61%     95.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      7139058      0.76%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc         1248      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     28229133      3.01%     99.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite      5798916      0.62%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    937260202                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events       485140                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads          1778877298                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         2264584160                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1442743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            71443616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          933281473                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            937245473                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.739219                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.739219                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.352779                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.352779                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1237446128                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      672272519                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             4347                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            2688                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       3045400948                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       747259874                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1191186430                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        227328                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      223518581                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    154373345                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect     10158233                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     98748667                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       75125315                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    76.077295                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       34617569                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        85996                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            34732686                       # DTB read hits
system.switch_cpus2.dtb.read_misses            161251                       # DTB read misses
system.switch_cpus2.dtb.write_hits            8342391                       # DTB write hits
system.switch_cpus2.dtb.write_misses            17316                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries            9441                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              294                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults         14770                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults             1027                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        34893937                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses        8359707                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                 43075077                       # DTB hits
system.switch_cpus2.dtb.misses                 178567                       # DTB misses
system.switch_cpus2.dtb.accesses             43253644                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits           426465407                       # ITB inst hits
system.switch_cpus2.itb.inst_misses             10083                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            4225                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults             9424                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       426475490                       # ITB inst accesses
system.switch_cpus2.itb.hits                426465407                       # DTB hits
system.switch_cpus2.itb.misses                  10083                       # DTB misses
system.switch_cpus2.itb.accesses            426475490                       # DTB accesses
system.switch_cpus2.numCycles               710573893                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     16174563                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1303584998                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          223518581                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches    109742884                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            680984051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       20485534                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles            142150                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles       103681                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       284929                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       656162                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        31630                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        426455410                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       111653                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           2277                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    708619933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.852462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.070721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        53833711      7.60%      7.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       304682002     43.00%     50.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        42303109      5.97%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       307801111     43.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    708619933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.314561                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.834552                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        44483676                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     68711547                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        558330676                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     27082141                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles      10011892                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     31839629                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       234077                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1225002636                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     43945919                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles      10011892                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        86447808                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       32676623                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      8337524                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        542912578                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     28233507                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1179721876                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts     22029701                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      8873446                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       9839644                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         46318                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       1347149                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   1690452736                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   5453461573                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1635806902                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         6727                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps   1364162637                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       326290057                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       379110                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       301563                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         42980694                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     35513247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8878747                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      5599977                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3566324                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        1157768404                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       568593                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued       1006744267                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued     22497905                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    204221970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    735374303                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        57262                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    708619933                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.420711                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.836866                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    135151266     19.07%     19.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    165948579     23.42%     42.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    382646458     54.00%     96.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     23991938      3.39%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       881502      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          190      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    708619933                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu      298784495     95.38%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            42      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     95.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      11797741      3.77%     99.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      2666421      0.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          223      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    955392468     94.90%     94.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      7148694      0.71%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            1      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1306      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     95.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     35523317      3.53%     99.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8678256      0.86%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    1006744267                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.416804                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          313248699                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.311150                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   3057834222                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   1362562429                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   1000575845                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        20847                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         8722                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         7063                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    1319980176                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          12567                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      5180649                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4188549                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1397                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        12290                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       513711                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       185052                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        93542                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles      10011892                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       28753197                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       355995                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   1158485543                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     35513247                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8878747                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       313637                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        195838                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        36575                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        12290                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      7265204                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      4436375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts     11701579                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts   1001318588                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     34928716                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5247259                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               148546                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            43505879                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       172522004                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8577163                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.409169                       # Inst execution rate
system.switch_cpus2.iew.wb_sent            1000684836                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count           1000582908                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        776518687                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       2164898093                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.408134                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358686                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    184404820                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       511331                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      9927358                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    680778141                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.400232                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.164406                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    150191128     22.06%     22.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    260430883     38.25%     60.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    171759068     25.23%     85.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     58807075      8.64%     94.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     30321164      4.45%     98.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      6460059      0.95%     99.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1166090      0.17%     99.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       845809      0.12%     99.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       796865      0.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    680778141                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    946330907                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     953247318                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              39689734                       # Number of memory references committed
system.switch_cpus2.commit.loads             31324698                       # Number of loads committed
system.switch_cpus2.commit.membars             204951                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         164092937                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              7056                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        848246403                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     22490099                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    906408119     95.09%     95.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      7148159      0.75%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc         1306      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.84% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     31324698      3.29%     99.12% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      8365036      0.88%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    953247318                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       796865                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads          1817023486                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2303133101                       # The number of ROB writes
system.switch_cpus2.timesIdled                  63569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1953960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            50768965                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          946214175                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            953130586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.750965                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.750965                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.331620                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.331620                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1256885761                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      682767161                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             5112                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            2421                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       3107212454                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       754479312                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1231002953                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        448622                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      219029286                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    151095808                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      9838711                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     92143970                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       73242750                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    79.487296                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       34116605                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect        76410                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb           45                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits            31050763                       # DTB read hits
system.switch_cpus3.dtb.read_misses            125839                       # DTB read misses
system.switch_cpus3.dtb.write_hits            5525787                       # DTB write hits
system.switch_cpus3.dtb.write_misses             7247                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            6679                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults              127                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults         15948                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults              299                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses        31176602                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses        5533034                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                 36576550                       # DTB hits
system.switch_cpus3.dtb.misses                 133086                       # DTB misses
system.switch_cpus3.dtb.accesses             36709636                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits           419721259                       # ITB inst hits
system.switch_cpus3.itb.inst_misses              4417                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            2698                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults             6527                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       419725676                       # ITB inst accesses
system.switch_cpus3.itb.hits                419721259                       # DTB hits
system.switch_cpus3.itb.misses                   4417                       # DTB misses
system.switch_cpus3.itb.accesses            419725676                       # DTB accesses
system.switch_cpus3.numCycles               687600504                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     12005384                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1280876887                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          219029286                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    107359355                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            663649397                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       19743776                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             72675                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        92739                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       180592                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       383768                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles        14237                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        419714271                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        35763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           1041                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    686270680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.872984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.056276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        43616820      6.36%      6.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       301112060     43.88%     50.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        40363531      5.88%     56.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       301178269     43.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    686270680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.318541                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.862821                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        40210888                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     60386039                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        549647422                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     26295116                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9731214                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     31265885                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred       141698                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1202600099                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     42672896                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9731214                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        80973488                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       30607977                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3367766                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        534671825                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     26918409                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1158463672                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     21646496                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      8739691                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       9812408                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         30041                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        514797                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1668117241                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   5357789230                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1611561633                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2321                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1346576940                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       321540279                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts       138691                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       105900                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         41276372                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     31467850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      5793755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      5390002                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2946731                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1137378950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded       205840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        987511379                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued     22258002                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    200785516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    726684202                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        25759                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    686270680                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.438953                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.821791                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    123320202     17.97%     17.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    161627062     23.55%     41.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    378756536     55.19%     96.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     21896349      3.19%     99.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       670457      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5           74      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    686270680                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      296797872     96.20%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            40      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     96.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      10415717      3.38%     99.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1305361      0.42%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    943035926     95.50%     95.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      7136545      0.72%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            1      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1146      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     31619990      3.20%     99.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      5717707      0.58%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     987511379                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.436170                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          308518990                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.312421                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   2992062107                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1338371260                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    981959302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8322                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         3182                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         2448                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1296025004                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           5301                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      5299810                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3418093                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          454                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         4153                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       203203                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       164576                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        39189                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9731214                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       28161408                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       328958                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1137616184                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     31467850                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      5793755                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts       118071                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        188042                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        26425                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         4153                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      7137444                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      4303341                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     11440785                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    982471771                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     31204575                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4906563                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                31394                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            36885095                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       169592345                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           5680520                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.428841                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             982006357                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            981961750                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        767000131                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       2149252664                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.428099                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356868                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    181250734                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       180081                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      9698037                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    658991166                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.420239                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.144654                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    136435444     20.70%     20.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    255988508     38.85%     59.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    170152044     25.82%     85.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     58035219      8.81%     94.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     30106480      4.57%     98.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      6153388      0.93%     99.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       968780      0.15%     99.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       689510      0.10%     99.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       461793      0.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    658991166                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    932235388                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     935924707                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              33640309                       # Number of memory references committed
system.switch_cpus3.commit.loads             28049757                       # Number of loads committed
system.switch_cpus3.commit.membars              68159                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         161424893                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              2448                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        833142950                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     22197549                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    895147070     95.64%     95.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      7136182      0.76%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc         1146      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     28049757      3.00%     99.40% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite      5590552      0.60%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    935924707                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events       461793                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads          1775435578                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2261617722                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1329824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            73742351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          932216040                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            935905359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.737598                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.737598                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.355752                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.355752                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1236005764                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      671396662                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             1813                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            1040                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       3040582171                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       746869612                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     1187200317                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        172723                       # number of misc regfile writes
system.switch_cpus4.branchPred.lookups      219412214                       # Number of BP lookups
system.switch_cpus4.branchPred.condPredicted    151393893                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.condIncorrect      9859658                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.BTBLookups     93108012                       # Number of BTB lookups
system.switch_cpus4.branchPred.BTBHits       73407727                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    78.841472                       # BTB Hit Percentage
system.switch_cpus4.branchPred.usedRAS       34155917                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPred.RASInCorrect        76035                       # Number of incorrect RAS predictions.
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb           45                       # Number of times complete TLB was flushed
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits            31323827                       # DTB read hits
system.switch_cpus4.dtb.read_misses            125929                       # DTB read misses
system.switch_cpus4.dtb.write_hits            5698617                       # DTB write hits
system.switch_cpus4.dtb.write_misses             7795                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries            6587                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults              136                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults         13686                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults              391                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses        31449756                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses        5706412                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                 37022444                       # DTB hits
system.switch_cpus4.dtb.misses                 133724                       # DTB misses
system.switch_cpus4.dtb.accesses             37156168                       # DTB accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.inst_hits           420287305                       # ITB inst hits
system.switch_cpus4.itb.inst_misses              4524                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries            2695                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults             6532                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses       420291829                       # ITB inst accesses
system.switch_cpus4.itb.hits                420287305                       # DTB hits
system.switch_cpus4.itb.misses                   4524                       # DTB misses
system.switch_cpus4.itb.accesses            420291829                       # DTB accesses
system.switch_cpus4.numCycles               689087561                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.fetch.icacheStallCycles     12069928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts            1282756766                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches          219412214                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches    107563644                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles            665069587                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles       19788288                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.TlbCycles             73573                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus4.fetch.MiscStallCycles        96418                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles       180755                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.PendingQuiesceStallCycles       399965                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles        14395                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines        420280350                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        37142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.ItlbSquashes           1013                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    687798765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.871882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.057027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        44207020      6.43%      6.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1       301324419     43.81%     50.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2        40648065      5.91%     56.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3       301619261     43.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    687798765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.318410                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               1.861529                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        40357476                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     60902388                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles        550413197                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles     26373956                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       9751747                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved     31301669                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred       143551                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts    1204505288                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts     42766226                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       9751747                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        81205410                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       30845636                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3594533                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles        535431232                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles     26970206                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts    1160269118                       # Number of instructions processed by rename
system.switch_cpus4.rename.SquashedInsts     21698839                       # Number of squashed instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents      8593114                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents       9854234                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LQFullEvents         27640                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.SQFullEvents        576155                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.RenamedOperands   1670417638                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups   5365959333                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups   1613664182                       # Number of integer rename lookups
system.switch_cpus4.rename.fp_rename_lookups         2482                       # Number of floating rename lookups
system.switch_cpus4.rename.CommittedMaps   1348303338                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps       322114293                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts       147667                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts       112392                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts         41393535                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     31749449                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      5973747                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads      5450352                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      3033160                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded        1139119563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded       219966                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        989028639                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued     22308636                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined    201150460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined    727858241                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved        26350                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    687798765                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.437962                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     0.822594                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    123975215     18.02%     18.02% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1    162011352     23.56%     41.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2    379103324     55.12%     96.70% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     22024935      3.20%     99.90% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       683861      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5           78      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    687798765                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu      296975161     96.15%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult            44      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     96.15% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead      10545005      3.41%     99.56% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite      1352636      0.44%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass           75      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    944098998     95.46%     95.46% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      7138545      0.72%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            2      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            3      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          836      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.18% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     31896803      3.23%     99.40% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      5893377      0.60%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     989028639                       # Type of FU issued
system.switch_cpus4.iq.rate                  1.435273                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt          308872846                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.312299                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads   2997029290                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes   1340491373                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    983452060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads         8234                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes         3288                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses         2512                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses    1297896260                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses           5150                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads      5347813                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      3457592                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          517                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         4697                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       216075                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads       166665                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked        42144                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       9751747                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       28183253                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       324637                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts   1139377446                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     31749449                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      5973747                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts       125848                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        188484                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents        22031                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         4697                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      7151463                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      4311400                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts     11462863                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    983972868                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     31475879                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      4922087                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                37917                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            37329678                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches       169858194                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           5853799                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            1.427936                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             983501093                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            983454572                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers        767887511                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers       2150932255                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              1.427184                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.357002                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitSquashedInsts    181592792                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls       193616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      9717261                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    660461390                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.419182                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.145962                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    137250422     20.78%     20.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1    256355779     38.81%     59.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2    170256330     25.78%     85.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3     58095490      8.80%     94.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4     30183136      4.57%     98.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      6158655      0.93%     99.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       979648      0.15%     99.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       699455      0.11%     99.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       482475      0.07%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    660461390                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    933455079                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     937314601                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              34049529                       # Number of memory references committed
system.switch_cpus4.commit.loads             28291857                       # Number of loads committed
system.switch_cpus4.commit.membars              74145                       # Number of memory barriers committed
system.switch_cpus4.commit.branches         161671752                       # Number of branches committed
system.switch_cpus4.commit.fp_insts              2512                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        834323332                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls     22216972                       # Number of function calls committed.
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu    896126041     95.61%     95.61% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult      7138195      0.76%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc          836      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.37% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead     28291857      3.02%     99.39% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite      5757672      0.61%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total    937314601                       # Class of committed instruction
system.switch_cpus4.commit.bw_lim_events       482475                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads          1778611636                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes         2265138902                       # The number of ROB writes
system.switch_cpus4.timesIdled                  34058                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1288796                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.quiesceCycles            72255299                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus4.committedInsts          933429684                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            937289206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      0.738232                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                0.738232                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      1.354588                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                1.354588                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads      1237673683                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      672252456                       # number of integer regfile writes
system.switch_cpus4.fp_regfile_reads             1869                       # number of floating regfile reads
system.switch_cpus4.fp_regfile_writes            1008                       # number of floating regfile writes
system.switch_cpus4.cc_regfile_reads       3045850174                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes       747888116                       # number of cc regfile writes
system.switch_cpus4.misc_regfile_reads     1189497500                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes        184590                       # number of misc regfile writes
system.switch_cpus5.branchPred.lookups      219444876                       # Number of BP lookups
system.switch_cpus5.branchPred.condPredicted    151414881                       # Number of conditional branches predicted
system.switch_cpus5.branchPred.condIncorrect      9850839                       # Number of conditional branches incorrect
system.switch_cpus5.branchPred.BTBLookups     88522860                       # Number of BTB lookups
system.switch_cpus5.branchPred.BTBHits       73426136                       # Number of BTB hits
system.switch_cpus5.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.branchPred.BTBHitPct    82.945960                       # BTB Hit Percentage
system.switch_cpus5.branchPred.usedRAS       34158869                       # Number of times the RAS was used to get a target.
system.switch_cpus5.branchPred.RASInCorrect        76005                       # Number of incorrect RAS predictions.
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits            31573243                       # DTB read hits
system.switch_cpus5.dtb.read_misses            128443                       # DTB read misses
system.switch_cpus5.dtb.write_hits            5969842                       # DTB write hits
system.switch_cpus5.dtb.write_misses             8076                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries            9427                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults              130                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults         14872                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults              748                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses        31701686                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses        5977918                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                 37543085                       # DTB hits
system.switch_cpus5.dtb.misses                 136519                       # DTB misses
system.switch_cpus5.dtb.accesses             37679604                       # DTB accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb            3                       # Number of times complete TLB was flushed
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.itb.inst_hits           420421161                       # ITB inst hits
system.switch_cpus5.itb.inst_misses              5856                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries            4121                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults             6864                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses       420427017                       # ITB inst accesses
system.switch_cpus5.itb.hits                420421161                       # DTB hits
system.switch_cpus5.itb.misses                   5856                       # DTB misses
system.switch_cpus5.itb.accesses            420427017                       # DTB accesses
system.switch_cpus5.numCycles               690053582                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.fetch.icacheStallCycles     12296380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts            1283113664                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches          219444876                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches    107585005                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles            665749509                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles       19775970                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.TlbCycles            106777                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus5.fetch.MiscStallCycles       100626                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles       190560                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.PendingQuiesceStallCycles       371344                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles        13010                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines        420413421                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        39523                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.ItlbSquashes           1517                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    688716191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     1.870295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.058283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        44876263      6.52%      6.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1       301497580     43.78%     50.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2        40422336      5.87%     56.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3       301920012     43.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    688716191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.318011                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               1.859441                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        40643435                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     61395944                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles        550356410                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles     26578673                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       9741728                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved     31304231                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred       147361                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts    1205152578                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts     42737245                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       9741728                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        81580370                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       30431662                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3832884                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles        535491036                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles     27638510                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts    1160967948                       # Number of instructions processed by rename
system.switch_cpus5.rename.SquashedInsts     21662487                       # Number of squashed instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents      9052165                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents       9779952                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LQFullEvents         27122                       # Number of times rename has blocked due to LQ full
system.switch_cpus5.rename.SQFullEvents        903520                       # Number of times rename has blocked due to SQ full
system.switch_cpus5.rename.RenamedOperands   1671431375                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups   5369835640                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups   1614579887                       # Number of integer rename lookups
system.switch_cpus5.rename.fp_rename_lookups         7751                       # Number of floating rename lookups
system.switch_cpus5.rename.CommittedMaps   1349657465                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps       321773869                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts       155767                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts       119338                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts         41825114                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     31949812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6239604                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads      5622676                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      3044609                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded        1139861714                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded       227969                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        989915388                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued     22290866                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined    200940706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined    727271231                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved        27303                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    688716191                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     1.437334                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     0.822599                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    124209786     18.03%     18.03% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1    162474508     23.59%     41.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2    379347253     55.08%     96.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3     21992255      3.19%     99.90% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       692336      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5           53      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    688716191                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu      296911040     96.05%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult            24      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     96.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead      10661587      3.45%     99.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite      1554374      0.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass          106      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    944474368     95.41%     95.41% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      7138642      0.72%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            1      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift           28      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1360      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     32138467      3.25%     99.38% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6162416      0.62%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     989915388                       # Type of FU issued
system.switch_cpus5.iq.rate                  1.434549                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt          309127025                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.312276                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads   2999940589                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes   1341025898                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    984327889                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads        24268                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes         8856                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses         7420                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses    1299026334                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses          15973                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads      5519195                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      3405967                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          502                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         4382                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       208268                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads       170302                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked        78335                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       9741728                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       28018675                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       324099                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts   1140112671                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     31949812                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6239604                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts       131416                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        187064                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents        24185                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         4382                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      7142313                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      4305117                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts     11447430                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    984875583                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     31723828                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      4903318                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                22988                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            37847026                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches       169954725                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6123198                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            1.427245                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             984383445                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            984335309                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers        768352142                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers       2151888358                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              1.426462                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.357059                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitSquashedInsts    181410546                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls       200666                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      9704582                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    661407108                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     1.418579                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.146146                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    137667991     20.81%     20.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1    256732584     38.82%     59.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2    170258068     25.74%     85.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3     58084288      8.78%     94.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4     30349536      4.59%     98.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      6171122      0.93%     99.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       975744      0.15%     99.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       693820      0.10%     99.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       473955      0.07%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    661407108                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    934145399                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     938258182                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              34575181                       # Number of memory references committed
system.switch_cpus5.commit.loads             28543845                       # Number of loads committed
system.switch_cpus5.commit.membars              74292                       # Number of memory barriers committed
system.switch_cpus5.commit.branches         161781402                       # Number of branches committed
system.switch_cpus5.commit.fp_insts              7392                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        835184331                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls     22221883                       # Number of function calls committed.
system.switch_cpus5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntAlu    896543522     95.55%     95.55% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntMult      7138119      0.76%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntDiv            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatAdd            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCmp            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCvt            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatMult            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatDiv            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatSqrt            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAdd            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAddAcc            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAlu            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCmp            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCvt            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMisc            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMult            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMultAcc            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShift            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShiftAcc            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdSqrt            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAdd            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAlu            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCmp            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCvt            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatDiv            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMisc         1360      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMult            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemRead     28543845      3.04%     99.36% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemWrite      6031336      0.64%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::total    938258182                       # Class of committed instruction
system.switch_cpus5.commit.bw_lim_events       473955                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads          1780301467                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes         2266633044                       # The number of ROB writes
system.switch_cpus5.timesIdled                  36236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1337391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.quiesceCycles            71289274                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus5.committedInsts          934132840                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            938245623                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.cpi                      0.738710                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                0.738710                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      1.353711                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                1.353711                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads      1238829192                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      672881362                       # number of integer regfile writes
system.switch_cpus5.fp_regfile_reads             7314                       # number of floating regfile reads
system.switch_cpus5.fp_regfile_writes            1088                       # number of floating regfile writes
system.switch_cpus5.cc_regfile_reads       3049295178                       # number of cc regfile reads
system.switch_cpus5.cc_regfile_writes       748482987                       # number of cc regfile writes
system.switch_cpus5.misc_regfile_reads     1191862859                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes        190943                       # number of misc regfile writes
system.switch_cpus6.branchPred.lookups      221817009                       # Number of BP lookups
system.switch_cpus6.branchPred.condPredicted    152678510                       # Number of conditional branches predicted
system.switch_cpus6.branchPred.condIncorrect      9989780                       # Number of conditional branches incorrect
system.switch_cpus6.branchPred.BTBLookups     92546670                       # Number of BTB lookups
system.switch_cpus6.branchPred.BTBHits       74431258                       # Number of BTB hits
system.switch_cpus6.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.branchPred.BTBHitPct    80.425647                       # BTB Hit Percentage
system.switch_cpus6.branchPred.usedRAS       34587215                       # Number of times the RAS was used to get a target.
system.switch_cpus6.branchPred.RASInCorrect        79447                       # Number of incorrect RAS predictions.
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits            33469567                       # DTB read hits
system.switch_cpus6.dtb.read_misses            139339                       # DTB read misses
system.switch_cpus6.dtb.write_hits            8610546                       # DTB write hits
system.switch_cpus6.dtb.write_misses            12476                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries           13612                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults              130                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults         15017                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults             1677                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses        33608906                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses        8623022                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                 42080113                       # DTB hits
system.switch_cpus6.dtb.misses                 151815                       # DTB misses
system.switch_cpus6.dtb.accesses             42231928                       # DTB accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.itb.inst_hits           424228722                       # ITB inst hits
system.switch_cpus6.itb.inst_misses             10250                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries            6452                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults             7861                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses       424238972                       # ITB inst accesses
system.switch_cpus6.itb.hits                424228722                       # DTB hits
system.switch_cpus6.itb.misses                  10250                       # DTB misses
system.switch_cpus6.itb.accesses            424238972                       # DTB accesses
system.switch_cpus6.numCycles               702591745                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.fetch.icacheStallCycles     14133186                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts            1294553112                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches          221817009                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches    109018473                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles            675376808                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles       20130264                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.TlbCycles            172916                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus6.fetch.MiscStallCycles       101633                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles       252682                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.PendingQuiesceStallCycles       512340                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles        20680                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines        424219608                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        65755                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.ItlbSquashes           2365                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    700635377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     1.860957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.065549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        50035433      7.14%      7.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1       303124295     43.26%     50.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2        41699267      5.95%     56.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3       305776382     43.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    700635377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.315713                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               1.842540                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        42475088                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     66156703                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles        555282939                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles     26836414                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       9884227                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved     31777582                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred       182566                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts    1217881058                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts     43299274                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       9884227                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        83795071                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       31008262                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      7214780                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles        540277939                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles     28455092                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts    1173103457                       # Number of instructions processed by rename
system.switch_cpus6.rename.SquashedInsts     21832680                       # Number of squashed instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents      8559277                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents       9710081                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LQFullEvents         39781                       # Number of times rename has blocked due to LQ full
system.switch_cpus6.rename.SQFullEvents       2204075                       # Number of times rename has blocked due to SQ full
system.switch_cpus6.rename.RenamedOperands   1680648249                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups   5423884630                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups   1627561610                       # Number of integer rename lookups
system.switch_cpus6.rename.fp_rename_lookups        11421                       # Number of floating rename lookups
system.switch_cpus6.rename.CommittedMaps   1356528706                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps       324119505                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts       303041                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts       241563                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts         41873746                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     33991163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      9106994                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads      5259692                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      3400607                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded        1151600057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded       436912                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued       1001076723                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued     22414573                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined    202845006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined    732023704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved        45877                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    700635377                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     1.428813                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     0.833439                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    130962568     18.69%     18.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1    163898624     23.39%     42.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2    381085602     54.39%     96.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3     23747508      3.39%     99.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       941004      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5           71      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    700635377                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu      298564255     95.47%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult            33      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     95.47% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead      11181744      3.58%     99.05% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite      2969875      0.95%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass          302      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    950910495     94.99%     94.99% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      7154791      0.71%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            6      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1984      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     95.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     34123041      3.41%     99.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8886104      0.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total    1001076723                       # Type of FU issued
system.switch_cpus6.iq.rate                  1.424834                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt          312715907                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.312380                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads   3037878473                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes   1354875605                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    995125781                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads        40828                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes        14940                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses        11846                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses    1313765658                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses          26670                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads      4887565                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      3818521                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses         1220                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         8589                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       488324                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads       167269                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked       194744                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       9884227                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       28013432                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       350862                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts   1152065807                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     33991163                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      9106994                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts       246157                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        188921                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents        46606                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         8589                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      7207136                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      4358546                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts     11565682                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    995846901                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33629939                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      5078099                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                28838                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            42429234                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches       171482003                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8799295                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            1.417391                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             995234038                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            995137627                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers        772656470                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers       2157736369                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              1.416381                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.358087                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitSquashedInsts    183180190                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls       391035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      9808875                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    673018845                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     1.408943                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.162870                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    145065187     21.55%     21.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1    259074946     38.49%     60.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2    171243018     25.44%     85.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3     58527019      8.70%     94.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4     29810537      4.43%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      6477682      0.96%     99.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1138929      0.17%     99.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       813008      0.12%     99.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       868519      0.13%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    673018845                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    940839899                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     948245379                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              38791312                       # Number of memory references committed
system.switch_cpus6.commit.loads             30172642                       # Number of loads committed
system.switch_cpus6.commit.membars             146541                       # Number of memory barriers committed
system.switch_cpus6.commit.branches         163165837                       # Number of branches committed
system.switch_cpus6.commit.fp_insts             11840                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        844328185                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls     22488791                       # Number of function calls committed.
system.switch_cpus6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntAlu    902300471     95.15%     95.15% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntMult      7151612      0.75%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntDiv            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatAdd            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCmp            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCvt            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatMult            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatDiv            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatSqrt            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAdd            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAddAcc            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAlu            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCmp            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCvt            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMisc            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMult            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMultAcc            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShift            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShiftAcc            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdSqrt            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAdd            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAlu            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCmp            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCvt            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatDiv            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMisc         1984      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMult            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.91% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemRead     30172642      3.18%     99.09% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemWrite      8618670      0.91%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::total    948245379                       # Class of committed instruction
system.switch_cpus6.commit.bw_lim_events       868519                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads          1802989226                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes         2290455429                       # The number of ROB writes
system.switch_cpus6.timesIdled                  51174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1956368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.quiesceCycles            58751112                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus6.committedInsts          940824307                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            948229787                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.cpi                      0.746783                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                0.746783                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      1.339077                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                1.339077                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads      1250035953                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      679460625                       # number of integer regfile writes
system.switch_cpus6.fp_regfile_reads             9907                       # number of floating regfile reads
system.switch_cpus6.fp_regfile_writes            3032                       # number of floating regfile writes
system.switch_cpus6.cc_regfile_reads       3087459693                       # number of cc regfile reads
system.switch_cpus6.cc_regfile_writes       749438009                       # number of cc regfile writes
system.switch_cpus6.misc_regfile_reads     1218145074                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes        350419                       # number of misc regfile writes
system.switch_cpus7.branchPred.lookups      219757410                       # Number of BP lookups
system.switch_cpus7.branchPred.condPredicted    151521688                       # Number of conditional branches predicted
system.switch_cpus7.branchPred.condIncorrect      9874889                       # Number of conditional branches incorrect
system.switch_cpus7.branchPred.BTBLookups     92014306                       # Number of BTB lookups
system.switch_cpus7.branchPred.BTBHits       73549501                       # Number of BTB hits
system.switch_cpus7.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.branchPred.BTBHitPct    79.932680                       # BTB Hit Percentage
system.switch_cpus7.branchPred.usedRAS       34255607                       # Number of times the RAS was used to get a target.
system.switch_cpus7.branchPred.RASInCorrect        76890                       # Number of incorrect RAS predictions.
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits            31541896                       # DTB read hits
system.switch_cpus7.dtb.read_misses            131331                       # DTB read misses
system.switch_cpus7.dtb.write_hits            6088194                       # DTB write hits
system.switch_cpus7.dtb.write_misses             8988                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries           10191                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults              123                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults         13212                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults              650                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses        31673227                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses        6097182                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                 37630090                       # DTB hits
system.switch_cpus7.dtb.misses                 140319                       # DTB misses
system.switch_cpus7.dtb.accesses             37770409                       # DTB accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.itb.inst_hits           420958486                       # ITB inst hits
system.switch_cpus7.itb.inst_misses              7920                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                 302                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva            4696                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries            4429                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults             7142                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses       420966406                       # ITB inst accesses
system.switch_cpus7.itb.hits                420958486                       # DTB hits
system.switch_cpus7.itb.misses                   7920                       # DTB misses
system.switch_cpus7.itb.accesses            420966406                       # DTB accesses
system.switch_cpus7.numCycles               692246098                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.fetch.icacheStallCycles     12596845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts            1284501980                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches          219757410                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches    107805108                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles            667212204                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles       19852486                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.TlbCycles            115257                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus7.fetch.MiscStallCycles       100875                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles       237039                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.PendingQuiesceStallCycles       500373                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles        16322                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines        420950753                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        43818                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.ItlbSquashes           1506                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    690705158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     1.867640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.059658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        45899422      6.65%      6.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1       301850395     43.70%     50.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2        40727598      5.90%     56.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3       302227743     43.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    690705158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.317456                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               1.855557                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        40866476                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     62589554                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles        551055037                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles     26418254                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       9775827                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved     31409036                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred       151519                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts    1206271870                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts     42826997                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       9775827                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        81780949                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       30782512                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      5191879                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles        536048993                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles     27124979                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts    1161938155                       # Number of instructions processed by rename
system.switch_cpus7.rename.SquashedInsts     21688012                       # Number of squashed instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents      8736874                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents       9798083                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LQFullEvents         29156                       # Number of times rename has blocked due to LQ full
system.switch_cpus7.rename.SQFullEvents        756353                       # Number of times rename has blocked due to SQ full
system.switch_cpus7.rename.RenamedOperands   1671117412                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups   5373494007                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups   1615330827                       # Number of integer rename lookups
system.switch_cpus7.rename.fp_rename_lookups         5782                       # Number of floating rename lookups
system.switch_cpus7.rename.CommittedMaps   1348944018                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps       322173361                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts       223703                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts       173463                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts         41464802                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     31989118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6398684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads      5368193                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      3043258                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded        1140684085                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded       330981                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        990686217                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued     22309129                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined    201268918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined    727998123                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved        34117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    690705158                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     1.434311                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     0.825458                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    126021720     18.25%     18.25% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1    162412058     23.51%     41.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2    379255309     54.91%     96.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3     22300818      3.23%     99.90% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       715178      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5           75      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    690705158                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu      297205740     96.07%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult            51      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     96.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead      10592358      3.42%     99.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite      1576452      0.51%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass          141      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    945107770     95.40%     95.40% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      7139325      0.72%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            1      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1287      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     96.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     32136155      3.24%     99.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6301538      0.64%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     990686217                       # Type of FU issued
system.switch_cpus7.iq.rate                  1.431119                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt          309374601                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.312283                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads   3003738103                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes   1342280426                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    985064753                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads        23217                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes         8844                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses         6208                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses    1300045769                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses          14908                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads      5172311                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      3480006                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          662                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         5306                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       254506                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads       165633                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked        57745                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       9775827                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       28182135                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       335043                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts   1141051154                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     31989118                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6398684                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts       186020                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        188019                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents        31729                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         5306                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      7152580                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      4316867                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts     11469447                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    985612282                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     31706031                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      4933662                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                36088                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            37961455                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches       170062188                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6255424                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            1.423789                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             985130098                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            985070961                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers        768363112                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers       2151332184                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              1.423007                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.357157                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitSquashedInsts    181711567                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls       296864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      9724473                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    663334614                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     1.415359                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.148931                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    139388275     21.01%     21.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1    256822678     38.72%     59.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2    170432352     25.69%     85.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3     58165365      8.77%     94.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4     30036451      4.53%     98.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      6220232      0.94%     99.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1004699      0.15%     99.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       718765      0.11%     99.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       545797      0.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    663334614                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    934418513                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     938856366                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              34653290                       # Number of memory references committed
system.switch_cpus7.commit.loads             28509112                       # Number of loads committed
system.switch_cpus7.commit.membars             115748                       # Number of memory barriers committed
system.switch_cpus7.commit.branches         161856637                       # Number of branches committed
system.switch_cpus7.commit.fp_insts              6208                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        835776287                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls     22277730                       # Number of function calls committed.
system.switch_cpus7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntAlu    897062830     95.55%     95.55% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntMult      7138959      0.76%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntDiv            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatAdd            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCmp            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCvt            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatMult            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatDiv            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatSqrt            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAdd            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAddAcc            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAlu            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCmp            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCvt            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMisc            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMult            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMultAcc            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShift            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShiftAcc            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdSqrt            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAdd            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAlu            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCmp            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCvt            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatDiv            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMisc         1287      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMult            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatSqrt            0      0.00%     96.31% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemRead     28509112      3.04%     99.35% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemWrite      6144178      0.65%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::total    938856366                       # Class of committed instruction
system.switch_cpus7.commit.bw_lim_events       545797                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads          1782949082                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes         2268492951                       # The number of ROB writes
system.switch_cpus7.timesIdled                  39072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1540940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.quiesceCycles            69096756                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus7.committedInsts          934395809                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            938833662                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.cpi                      0.740849                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                0.740849                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      1.349803                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                1.349803                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads      1239285421                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      673351176                       # number of integer regfile writes
system.switch_cpus7.fp_regfile_reads             4347                       # number of floating regfile reads
system.switch_cpus7.fp_regfile_writes            2960                       # number of floating regfile writes
system.switch_cpus7.cc_regfile_reads       3051454256                       # number of cc regfile reads
system.switch_cpus7.cc_regfile_writes       747376413                       # number of cc regfile writes
system.switch_cpus7.misc_regfile_reads     1195711162                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes        272587                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     8                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                      36864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                           11                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified     15321588                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr       770932                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache     13021261                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher       408535                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit        37799                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued      1083061                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page      1203404                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                   3128802                       # number of replacements
system.l2.tags.tagsinuse                 32539.159555                       # Cycle average of tags in use
system.l2.tags.total_refs                     7181005                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3161562                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.271347                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              3214482864000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3265.593736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    10.886636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     1.428904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    83.906813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2970.211799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker     6.200802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     0.741401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    89.955749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  2987.505004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     7.792827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     0.447086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   117.248560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3137.723685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     7.285442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     0.443994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    96.204765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  3022.478641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     6.891072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.itb.walker     0.455968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    82.396949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  3041.122661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     8.042926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.itb.walker     1.415626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst    86.231895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  3035.077679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.dtb.walker    10.226341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.itb.walker     1.939657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   137.167381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  3154.271881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.dtb.walker     7.742717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.itb.walker     0.960058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   103.597522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  3018.470854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  4036.918572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.098497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.021995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.005356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.016399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         0.019700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data         0.012005                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.099658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.090644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.002745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.091171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.003578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.095756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.092239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.002515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.092808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.itb.walker     0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.002632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.092623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.dtb.walker     0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.itb.walker     0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.004186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.096261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.dtb.walker     0.000236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.itb.walker     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.003162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.092116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.123197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993016                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          5882                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            69                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         26809                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         5117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          756                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6942                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4837                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.179504                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002106                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.818146                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84745380                       # Number of tag accesses
system.l2.tags.data_accesses                 84745380                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker       234971                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker         8040                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst       130284                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       353514                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker       232449                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         7315                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       146506                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       348622                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker       256729                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker        11496                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       427871                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       452190                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker       233039                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker         5676                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       135234                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       351395                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.dtb.walker       230115                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.itb.walker         5814                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst       141773                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data       353839                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.dtb.walker       235813                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.itb.walker         8303                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst       156512                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data       358196                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.dtb.walker       239271                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.itb.walker        12139                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst       271022                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data       412026                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.dtb.walker       231537                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.itb.walker         8115                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst       172582                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data       360762                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst                   1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 6533151                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           715936                       # number of Writeback hits
system.l2.Writeback_hits::total                715936                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         3533                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          701                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          768                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          722                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data          642                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          864                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data         1632                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data         1200                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10062                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          178                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          183                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          184                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          213                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data          170                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data          163                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data          286                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data          214                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1591                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        52421                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        23106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        58662                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        20669                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data        22400                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        32029                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data        81411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data        27913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                318611                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker       234971                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker         8040                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       130284                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       405935                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker       232449                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         7315                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       146506                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       371728                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker       256729                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker        11496                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       427871                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       510852                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker       233039                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker         5676                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       135234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       372064                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.dtb.walker       230115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.itb.walker         5814                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst       141773                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data       376239                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.dtb.walker       235813                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.itb.walker         8303                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst       156512                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       390225                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.dtb.walker       239271                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.itb.walker        12139                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst       271022                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       493437                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.dtb.walker       231537                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.itb.walker         8115                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst       172582                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data       388675                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6851762                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker       234971                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker         8040                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       130284                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       405935                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker       232449                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         7315                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       146506                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       371728                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker       256729                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker        11496                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       427871                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       510852                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker       233039                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker         5676                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       135234                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       372064                       # number of overall hits
system.l2.overall_hits::switch_cpus4.dtb.walker       230115                       # number of overall hits
system.l2.overall_hits::switch_cpus4.itb.walker         5814                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst       141773                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data       376239                       # number of overall hits
system.l2.overall_hits::switch_cpus5.dtb.walker       235813                       # number of overall hits
system.l2.overall_hits::switch_cpus5.itb.walker         8303                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst       156512                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       390225                       # number of overall hits
system.l2.overall_hits::switch_cpus6.dtb.walker       239271                       # number of overall hits
system.l2.overall_hits::switch_cpus6.itb.walker        12139                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst       271022                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       493437                       # number of overall hits
system.l2.overall_hits::switch_cpus7.dtb.walker       231537                       # number of overall hits
system.l2.overall_hits::switch_cpus7.itb.walker         8115                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst       172582                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data       388675                       # number of overall hits
system.l2.overall_hits::cpu0.inst                   1                       # number of overall hits
system.l2.overall_hits::total                 6851762                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker         1213                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker          261                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst        10616                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       300568                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker          843                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker          179                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        12047                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       293990                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker          906                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker          148                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        17046                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       310410                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker          816                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker          133                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        11510                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       288589                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.dtb.walker          795                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.itb.walker          118                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst        11043                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data       290619                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.dtb.walker         1016                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.itb.walker          280                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst        11404                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data       288683                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.dtb.walker         1406                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.itb.walker          560                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst        16777                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data       299220                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.dtb.walker          938                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.itb.walker          212                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst        12975                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data       296227                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2481561                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         4706                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         4955                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         6399                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3824                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data         3753                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data         4144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         6121                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         5912                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              39814                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1162                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data         1219                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         1212                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data         1207                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data         1178                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data         1221                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data         1365                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data         1295                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             9859                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         7094                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         3770                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         5737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         2880                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         3098                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         4583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         8876                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data         4621                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               40662                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker         1213                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          261                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst        10616                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       307662                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker          843                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker          179                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        12047                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       297760                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker          906                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          148                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        17046                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       316147                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker          816                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        11510                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       291469                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.dtb.walker          795                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.itb.walker          118                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst        11043                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data       293717                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.dtb.walker         1016                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.itb.walker          280                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst        11404                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data       293266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.dtb.walker         1406                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.itb.walker          560                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst        16777                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data       308096                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.dtb.walker          938                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.itb.walker          212                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst        12975                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data       300848                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::total                2522223                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker         1213                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          261                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst        10616                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       307662                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker          843                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker          179                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        12047                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       297760                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker          906                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          148                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        17046                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       316147                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker          816                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          133                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        11510                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       291469                       # number of overall misses
system.l2.overall_misses::switch_cpus4.dtb.walker          795                       # number of overall misses
system.l2.overall_misses::switch_cpus4.itb.walker          118                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst        11043                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data       293717                       # number of overall misses
system.l2.overall_misses::switch_cpus5.dtb.walker         1016                       # number of overall misses
system.l2.overall_misses::switch_cpus5.itb.walker          280                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst        11404                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data       293266                       # number of overall misses
system.l2.overall_misses::switch_cpus6.dtb.walker         1406                       # number of overall misses
system.l2.overall_misses::switch_cpus6.itb.walker          560                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst        16777                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data       308096                       # number of overall misses
system.l2.overall_misses::switch_cpus7.dtb.walker          938                       # number of overall misses
system.l2.overall_misses::switch_cpus7.itb.walker          212                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst        12975                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data       300848                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 4                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu6.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu6.data                 2                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 3                       # number of overall misses
system.l2.overall_misses::cpu7.data                 3                       # number of overall misses
system.l2.overall_misses::total               2522223                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker    104670233                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker     23553739                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst    889836432                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  22030240402                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker     70111494                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker     15513997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   1000205907                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  21646713158                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     75941243                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker     12235999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1344930951                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  22756478645                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker     67390741                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker     10584500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    941578457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  21154371398                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.dtb.walker     67307992                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.itb.walker     10333500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst    902296235                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data  21218833369                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.dtb.walker     84799245                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.itb.walker     24482000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst    938449433                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data  21203210160                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.dtb.walker    114362232                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.itb.walker     48700988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst   1378051844                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data  21985451264                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.dtb.walker     77996240                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.itb.walker     19133242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst   1081185610                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data  21714968251                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    183013918901                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      7389247                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      5452308                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      6077228                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      3621367                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus4.data      4142575                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus5.data      6025270                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus6.data      9439549                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus7.data      9932569                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     52080113                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      1162965                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       186992                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       793960                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       283489                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus4.data       192494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus5.data       476484                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus6.data       963454                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus7.data      1147960                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5207798                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    608027529                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    311223387                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    384983670                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    230609934                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data    243381879                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data    349974005                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data    659290031                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data    325745213                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3113235648                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker    104670233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     23553739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    889836432                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  22638267931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker     70111494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker     15513997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   1000205907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  21957936545                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     75941243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     12235999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1344930951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  23141462315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker     67390741                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     10584500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    941578457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  21384981332                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.dtb.walker     67307992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.itb.walker     10333500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst    902296235                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data  21462215248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.dtb.walker     84799245                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.itb.walker     24482000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst    938449433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data  21553184165                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.dtb.walker    114362232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.itb.walker     48700988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst   1378051844                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data  22644741295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.dtb.walker     77996240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.itb.walker     19133242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst   1081185610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data  22040713464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     186127154549                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker    104670233                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     23553739                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    889836432                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  22638267931                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker     70111494                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker     15513997                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   1000205907                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  21957936545                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     75941243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     12235999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1344930951                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  23141462315                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker     67390741                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     10584500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    941578457                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  21384981332                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.dtb.walker     67307992                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.itb.walker     10333500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst    902296235                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data  21462215248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.dtb.walker     84799245                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.itb.walker     24482000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst    938449433                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data  21553184165                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.dtb.walker    114362232                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.itb.walker     48700988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst   1378051844                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data  22644741295                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.dtb.walker     77996240                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.itb.walker     19133242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst   1081185610                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data  22040713464                       # number of overall miss cycles
system.l2.overall_miss_latency::total    186127154549                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker       236184                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker         8301                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst       140900                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       654082                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker       233292                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         7494                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       158553                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       642612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker       257635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker        11644                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       444917                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       762600                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker       233855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker         5809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       146744                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       639984                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.dtb.walker       230910                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.itb.walker         5932                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst       152816                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data       644458                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.dtb.walker       236829                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.itb.walker         8583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst       167916                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data       646879                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.dtb.walker       240677                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.itb.walker        12699                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst       287799                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data       711246                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.dtb.walker       232475                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.itb.walker         8327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst       185557                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data       656989                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst               1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data               1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             9014712                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       715936                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            715936                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         8239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         5656                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         7167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         4546                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data         4395                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data         5008                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         7753                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         7112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            49876                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         1340                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data         1402                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         1396                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         1420                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data         1348                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data         1384                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data         1651                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data         1509                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          11450                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        59515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        26876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        64399                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        23549                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data        25498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        36612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data        90287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data        32534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            359273                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker       236184                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker         8301                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       140900                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       713597                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker       233292                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         7494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       158553                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       669488                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker       257635                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker        11644                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       444917                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       826999                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker       233855                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         5809                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       146744                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       663533                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.dtb.walker       230910                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.itb.walker         5932                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst       152816                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data       669956                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.dtb.walker       236829                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.itb.walker         8583                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst       167916                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data       683491                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.dtb.walker       240677                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.itb.walker        12699                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst       287799                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       801533                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.dtb.walker       232475                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.itb.walker         8327                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst       185557                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data       689523                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9373985                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker       236184                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker         8301                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       140900                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       713597                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker       233292                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         7494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       158553                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       669488                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker       257635                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker        11644                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       444917                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       826999                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker       233855                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         5809                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       146744                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       663533                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.dtb.walker       230910                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.itb.walker         5932                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst       152816                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data       669956                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.dtb.walker       236829                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.itb.walker         8583                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst       167916                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data       683491                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.dtb.walker       240677                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.itb.walker        12699                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst       287799                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       801533                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.dtb.walker       232475                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.itb.walker         8327                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst       185557                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data       689523                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9373985                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.005136                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.031442                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.075344                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.459526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.003613                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.023886                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.075981                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.457492                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.003517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.012710                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.038313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.407042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.003489                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.022896                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.078436                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.450932                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.dtb.walker     0.003443                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.itb.walker     0.019892                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.072263                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.450951                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.dtb.walker     0.004290                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.itb.walker     0.032623                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.067915                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.446270                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.dtb.walker     0.005842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.itb.walker     0.044098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.058294                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.420698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.dtb.walker     0.004035                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.itb.walker     0.025459                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.069925                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.450886                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.800000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.275279                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.571186                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.876061                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.892842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.841179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.853925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.827476                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.789501                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.831271                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.798260                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.867164                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.869472                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.868195                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.873887                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.882225                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.826772                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.858184                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.861048                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.119197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.140274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.089085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.122298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.121500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.125178                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.098309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.142036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.113179                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.005136                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.031442                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.075344                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.431143                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.003613                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.023886                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.075981                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.444758                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.003517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.012710                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.038313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.382282                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.003489                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.022896                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.078436                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.439268                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.dtb.walker     0.003443                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.itb.walker     0.019892                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.072263                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.438412                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.dtb.walker     0.004290                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.itb.walker     0.032623                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.067915                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.429071                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.dtb.walker     0.005842                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.itb.walker     0.044098                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.058294                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.384383                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.dtb.walker     0.004035                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.itb.walker     0.025459                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.069925                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.436313                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.800000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.269066                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.005136                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.031442                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.075344                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.431143                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.003613                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.023886                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.075981                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.444758                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.003517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.012710                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.038313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.382282                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.003489                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.022896                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.078436                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.439268                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.dtb.walker     0.003443                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.itb.walker     0.019892                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.072263                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.438412                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.dtb.walker     0.004290                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.itb.walker     0.032623                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.067915                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.429071                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.dtb.walker     0.005842                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.itb.walker     0.044098                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.058294                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.384383                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.dtb.walker     0.004035                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.itb.walker     0.025459                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.069925                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.436313                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.800000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.269066                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 86290.381698                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 90244.210728                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83820.311982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 73295.362121                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 83169.032028                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 86670.374302                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 83025.309787                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 73630.780496                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 83820.356512                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 82675.668919                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 78900.090989                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 73311.035872                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 82586.692402                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 79582.706767                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 81805.252563                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 73302.764132                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.dtb.walker 84664.140881                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.itb.walker 87572.033898                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 81707.528298                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 73012.546905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.dtb.walker 83463.823819                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.itb.walker 87435.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 82291.251578                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 73448.073354                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.dtb.walker 81338.714083                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.itb.walker 86966.050000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 82139.348155                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 73475.874821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.dtb.walker 83151.641791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.itb.walker 90251.141509                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 83328.370713                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 73305.162092                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 73749.514479                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1570.175733                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1100.364884                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data   949.715268                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data   947.010199                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus4.data  1103.803624                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus5.data  1453.974421                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus6.data  1542.157981                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus7.data  1680.069181                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1308.085422                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1000.830465                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data   153.397867                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data   655.082508                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data   234.870754                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus4.data   163.407470                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus5.data   390.240786                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus6.data   705.827106                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus7.data   886.455598                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   528.227812                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 85710.111221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 82552.622546                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 67105.398292                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 80072.893750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 78560.968044                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 76363.518438                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 74277.831343                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 70492.363774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76563.760956                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 86290.381698                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 90244.210728                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83820.311982                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 73581.618565                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 83169.032028                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 86670.374302                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 83025.309787                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 73743.741755                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 83820.356512                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 82675.668919                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 78900.090989                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 73198.424515                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 82586.692402                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 79582.706767                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 81805.252563                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 73369.659662                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.dtb.walker 84664.140881                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.itb.walker 87572.033898                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 81707.528298                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 73071.069254                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.dtb.walker 83463.823819                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.itb.walker 87435.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 82291.251578                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 73493.634329                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.dtb.walker 81338.714083                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.itb.walker 86966.050000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 82139.348155                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 73498.978549                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.dtb.walker 83151.641791                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.itb.walker 90251.141509                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 83328.370713                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 73261.957746                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73794.884334                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 86290.381698                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 90244.210728                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83820.311982                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 73581.618565                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 83169.032028                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 86670.374302                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 83025.309787                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 73743.741755                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 83820.356512                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 82675.668919                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 78900.090989                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 73198.424515                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 82586.692402                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 79582.706767                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 81805.252563                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 73369.659662                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.dtb.walker 84664.140881                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.itb.walker 87572.033898                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 81707.528298                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 73071.069254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.dtb.walker 83463.823819                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.itb.walker 87435.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 82291.251578                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 73493.634329                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.dtb.walker 81338.714083                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.itb.walker 86966.050000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 82139.348155                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 73498.978549                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.dtb.walker 83151.641791                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.itb.walker 90251.141509                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 83328.370713                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 73261.957746                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73794.884334                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             664991                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets            26493                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     38826                       # number of cycles access was blocked
system.l2.blocked::no_targets                     220                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.127466                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   120.422727                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               319564                       # number of writebacks
system.l2.writebacks::total                    319564                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker           71                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.itb.walker           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         1826                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data          564                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker           46                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         2566                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          841                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker           55                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         4160                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         1271                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker           56                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         2395                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          830                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.dtb.walker           41                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.itb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.inst         2433                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.data          884                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.dtb.walker           48                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.itb.walker           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.inst         2637                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.data          833                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.dtb.walker           66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.itb.walker           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.inst         3435                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.data          889                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.dtb.walker           55                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.itb.walker           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.inst         2831                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.data          964                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              29949                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         3210                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data          202                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data          547                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data          171                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus4.data          176                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus5.data          382                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus6.data          894                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus7.data          254                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5836                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         1826                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         3774                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         2566                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         1043                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker           55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         4160                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         1818                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker           56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         2395                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1001                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.dtb.walker           41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.itb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.inst         2433                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.data         1060                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.dtb.walker           48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.itb.walker           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.inst         2637                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.data         1215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.dtb.walker           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.itb.walker           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.inst         3435                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.data         1783                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.dtb.walker           55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.itb.walker           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.inst         2831                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.data         1218                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               35785                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         1826                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         3774                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         2566                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         1043                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker           55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         4160                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         1818                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker           56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         2395                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1001                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.dtb.walker           41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.itb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.inst         2433                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.data         1060                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.dtb.walker           48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.itb.walker           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.inst         2637                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.data         1215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.dtb.walker           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.itb.walker           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.inst         3435                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.data         1783                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.dtb.walker           55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.itb.walker           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.inst         2831                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.data         1218                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              35785                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker         1142                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker          242                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         8790                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       300004                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker          797                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker          161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         9481                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       293149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker          851                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        12886                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       309139                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker          760                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         9115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       287759                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.dtb.walker          754                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.itb.walker          103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst         8610                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data       289735                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.dtb.walker          968                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.itb.walker          258                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst         8767                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data       287850                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.dtb.walker         1340                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.itb.walker          541                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst        13342                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data       298331                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.dtb.walker          883                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.itb.walker          194                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst        10144                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data       295263                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2451599                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher      1083057                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1083057                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         4706                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         4955                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         6399                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3824                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus4.data         3753                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus5.data         4144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus6.data         6121                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus7.data         5912                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         39814                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data         1162                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data         1219                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         1212                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data         1207                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus4.data         1178                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus5.data         1221                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus6.data         1365                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus7.data         1295                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         9859                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         3884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         3568                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         5190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         2709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data         2922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data         4201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data         7982                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data         4367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34823                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker         1142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         8790                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       303888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker          797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker          161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         9481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       296717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker          851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        12886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       314329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker          760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         9115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       290468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.dtb.walker          754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.itb.walker          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst         8610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data       292657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.dtb.walker          968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.itb.walker          258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst         8767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data       292051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.dtb.walker         1340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.itb.walker          541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst        13342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data       306313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.dtb.walker          883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.itb.walker          194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst        10144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data       299630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2486422                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker         1142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         8790                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       303888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker          797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker          161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         9481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       296717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker          851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        12886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       314329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker          760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         9115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       290468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.dtb.walker          754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.itb.walker          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst         8610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data       292657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.dtb.walker          968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.itb.walker          258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst         8767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data       292051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.dtb.walker         1340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.itb.walker          541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst        13342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data       306313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.dtb.walker          883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.itb.walker          194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst        10144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data       299630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      1083057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3569479                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker     89606236                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     20026995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    702438853                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  19419837238                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker     59700749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker     12933998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    749976422                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  19069156255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     64818001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker      9581500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    973969449                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  20018055743                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker     57041746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker      8097250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    705977408                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  18623077019                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.dtb.walker     58092246                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.itb.walker      8219500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst    671693674                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data  18670356506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.dtb.walker     73030000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.itb.walker     20506000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst    686270167                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data  18674245755                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.dtb.walker     99001238                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.itb.walker     42507491                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst   1036583886                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data  19360013409                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.dtb.walker     67010494                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.itb.walker     16061994                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst    801543180                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data  19107839406                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 159977269808                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  56265226942                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  56265226942                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     40789696                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     40156757                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     48741776                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     30387031                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus4.data     30180185                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus5.data     34876751                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus6.data     47905861                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus7.data     51829474                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    324867531                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      9686473                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data     10144014                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     10045732                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      9387018                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus4.data      9688464                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus5.data     10342996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus6.data     10816908                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus7.data     10671579                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     80783184                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    306587683                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    267936483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    300182444                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    197003946                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data    207986274                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data    276579103                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data    512648792                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data    273670392                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2342595117                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker     89606236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     20026995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    702438853                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  19726424921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker     59700749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker     12933998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    749976422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  19337092738                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     64818001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker      9581500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    973969449                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  20318238187                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker     57041746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker      8097250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    705977408                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  18820080965                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.dtb.walker     58092246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.itb.walker      8219500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst    671693674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data  18878342780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.dtb.walker     73030000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.itb.walker     20506000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst    686270167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data  18950824858                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.dtb.walker     99001238                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.itb.walker     42507491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst   1036583886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data  19872662201                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.dtb.walker     67010494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.itb.walker     16061994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst    801543180                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data  19381509798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 162319864925                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker     89606236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     20026995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    702438853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  19726424921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker     59700749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker     12933998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    749976422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  19337092738                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     64818001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker      9581500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    973969449                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  20318238187                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker     57041746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker      8097250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    705977408                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  18820080965                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.dtb.walker     58092246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.itb.walker      8219500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst    671693674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data  18878342780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.dtb.walker     73030000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.itb.walker     20506000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst    686270167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data  18950824858                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.dtb.walker     99001238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.itb.walker     42507491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst   1036583886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data  19872662201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.dtb.walker     67010494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.itb.walker     16061994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst    801543180                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data  19381509798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  56265226942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 218585091867                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     18338495                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     14710246                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     10809497                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     11771003                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus4.data     10237996                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus5.data     11966496                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus6.data     16106505                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus7.data     11432242                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    105372480                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     29706501                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     14003253                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      9192007                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      8934000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus4.data      8484750                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      9519005                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus6.data     14764505                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      9499251                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    104103272                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     48044996                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     28713499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     20001504                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     20705003                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus4.data     18722746                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus5.data     21485501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus6.data     30871010                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus7.data     20931493                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    209475752                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.004835                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.029153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.062385                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.458664                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.003416                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.021484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.059797                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.456184                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.003303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.010821                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.028963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.405375                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.003250                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.019625                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.062115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.449635                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.dtb.walker     0.003265                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.itb.walker     0.017363                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.056342                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.449579                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.dtb.walker     0.004087                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.itb.walker     0.030059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.052211                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.444983                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.dtb.walker     0.005568                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.itb.walker     0.042602                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.046359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.419448                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.dtb.walker     0.003798                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.itb.walker     0.023298                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.054668                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.449418                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.271955                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.571186                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.876061                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.892842                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.841179                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus4.data     0.853925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus5.data     0.827476                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus6.data     0.789501                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus7.data     0.831271                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.798260                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.867164                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.869472                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.868195                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.850000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus4.data     0.873887                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus5.data     0.882225                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus6.data     0.826772                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus7.data     0.858184                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.861048                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.065261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.132758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.080591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.115037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.114597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.114744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.088407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.134229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.096926                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.004835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.029153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.062385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.425854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.003416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.021484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.059797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.443200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.003303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.010821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.028963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.380084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.003250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.019625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.062115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.437760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.dtb.walker     0.003265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.itb.walker     0.017363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.056342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.436830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.dtb.walker     0.004087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.itb.walker     0.030059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.052211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.427293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.dtb.walker     0.005568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.itb.walker     0.042602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.046359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.382159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.dtb.walker     0.003798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.itb.walker     0.023298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.054668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.434547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265247                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.004835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.029153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.062385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.425854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.003416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.021484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.059797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.443200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.003303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.010821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.028963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.380084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.003250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.019625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.062115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.437760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.dtb.walker     0.003265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.itb.walker     0.017363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.056342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.436830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.dtb.walker     0.004087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.itb.walker     0.030059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.052211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.427293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.dtb.walker     0.005568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.itb.walker     0.042602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.046359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.382159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.dtb.walker     0.003798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.itb.walker     0.023298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.054668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.434547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.380786                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 78464.304729                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 82756.177686                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 79913.407622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 64731.927701                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 74906.836888                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 80335.391304                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79103.092712                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65049.364845                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 76166.863690                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 76043.650794                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 75583.536318                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 64754.222997                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 75054.928947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 71028.508772                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 77452.266374                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 64717.617934                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.dtb.walker 77045.419098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.itb.walker 79800.970874                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 78013.202555                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 64439.423977                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.dtb.walker 75444.214876                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.itb.walker 79480.620155                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 78278.791719                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 64874.920115                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.dtb.walker 73881.520896                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.itb.walker 78572.072089                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 77693.290811                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 64894.407249                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.dtb.walker 75889.574179                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.itb.walker 82793.783505                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 79016.480678                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 64714.642221                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65254.256429                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 51950.383906                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 51950.383906                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  8667.593710                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  8104.290010                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  7617.092671                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7946.399320                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  8041.616041                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  8416.204392                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  7826.476229                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  8766.825778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  8159.630557                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  8336.035284                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  8321.586546                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  8288.557756                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7777.148302                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  8224.502547                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  8470.922195                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  7924.474725                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  8240.601544                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  8193.851709                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 78936.066684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 75094.305774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 57838.621195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 72722.017719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 71179.422998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 65836.492026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 64225.606615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 62667.825052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67271.490595                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 78464.304729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 82756.177686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 79913.407622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 64913.471151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 74906.836888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 80335.391304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 79103.092712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 65170.154518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 76166.863690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 76043.650794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 75583.536318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 64640.036990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 75054.928947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 71028.508772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 77452.266374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 64792.269596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.dtb.walker 77045.419098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.itb.walker 79800.970874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 78013.202555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 64506.718718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.dtb.walker 75444.214876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.itb.walker 79480.620155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 78278.791719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 64888.751821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.dtb.walker 73881.520896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.itb.walker 78572.072089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 77693.290811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 64876.979433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.dtb.walker 75889.574179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.itb.walker 82793.783505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 79016.480678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 64684.810593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65282.508329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 78464.304729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 82756.177686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 79913.407622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 64913.471151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 74906.836888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 80335.391304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 79103.092712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 65170.154518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 76166.863690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 76043.650794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 75583.536318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 64640.036990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 75054.928947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 71028.508772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 77452.266374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 64792.269596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.dtb.walker 77045.419098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.itb.walker 79800.970874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 78013.202555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 64506.718718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.dtb.walker 75444.214876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.itb.walker 79480.620155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 78278.791719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 64888.751821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.dtb.walker 73881.520896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.itb.walker 78572.072089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 77693.290811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 64876.979433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.dtb.walker 75889.574179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.itb.walker 82793.783505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 79016.480678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 64684.810593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 51950.383906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61237.253915                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                  108                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 108                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 745                       # Transaction distribution
system.iobus.trans_dist::WriteResp                746                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio          312                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          534                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side         1174                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total         1174                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1708                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          222                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio          174                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          396                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side        36952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total        36952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    37348                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               203000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              234000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             5213922                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              364000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              598051                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          8                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      47                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       2                       # DTB read accesses
system.cpu0.dtb.write_accesses                      8                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                               10                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                           10                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      27                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_store_insts                         8                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    8026                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           140393                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.970508                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          444238710                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           140905                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3152.753344                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3212650265000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.969753                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000755                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.997988                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997989                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        888912125                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       888912125                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    444238704                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      444238710                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    444238704                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       444238710                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    444238704                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::total      444238710                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       146893                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       146898                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       146893                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        146898                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       146893                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::total       146898                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   2163460653                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2163460653                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   2163460653                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2163460653                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   2163460653                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2163460653                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    444385597                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    444385608                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    444385597                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    444385608                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    444385597                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    444385608                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000331                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000331                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000331                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.454545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000331                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000331                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.454545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000331                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 14728.139891                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14727.638586                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 14728.139891                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14727.638586                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 14728.139891                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14727.638586                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       234477                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            12951                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    18.104934                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         5989                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5989                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         5989                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5989                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         5989                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5989                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       140904                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       140904                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       140904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       140904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       140904                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       140904                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   1811502129                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1811502129                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   1811502129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1811502129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   1811502129                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1811502129                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000317                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000317                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000317                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000317                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 12856.286046                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12856.286046                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 12856.286046                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12856.286046                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 12856.286046                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12856.286046                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           717462                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1019.155210                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           48285225                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           718485                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            67.204221                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3195798402500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1019.154458                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.000752                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.995268                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995269                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          755                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        100164671                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       100164671                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     31052008                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31052008                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     14758238                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            7                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      14758245                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data      2334572                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2334572                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        30890                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        30890                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        24920                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        24920                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     45810246                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        45810253                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     48144818                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::total       48144825                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       323124                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       323126                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       509974                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       509975                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data       640528                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       640528                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         5919                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         5919                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         6051                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6051                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       833098                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        833101                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      1473626                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1473629                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7934612727                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7934612727                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   7316943813                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7316943813                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     68245713                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     68245713                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     43148484                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     43148484                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data      2119498                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2119498                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15251556540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15251556540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15251556540                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15251556540                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     31375132                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     31375134                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15268212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15268220                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data      2975100                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      2975100                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        36809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        36809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        30971                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        30971                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     46643344                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     46643354                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     49618444                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     49618454                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010299                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010299                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.033401                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.125000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.033401                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.215296                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.215296                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160803                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160803                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.195376                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.195376                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017861                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017861                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.029699                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.029699                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24555.937433                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24555.785443                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 14347.680103                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14347.651969                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 11529.939686                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11529.939686                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  7130.802181                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7130.802181                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 18307.037755                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18306.971832                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 10349.679322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10349.658252                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          516                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1124787                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          52977                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    24.571429                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    21.231610                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       104883                       # number of writebacks
system.cpu0.dcache.writebacks::total           104883                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        71090                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        71090                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       391723                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       391723                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         2821                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2821                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       462813                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       462813                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       462813                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       462813                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       252034                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       252034                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       118251                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       118251                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data       475299                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       475299                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         3098                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3098                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         6051                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6051                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       370285                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       370285                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       845584                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       845584                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5932251549                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5932251549                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   1247104614                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1247104614                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data  19155874255                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  19155874255                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     22495014                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     22495014                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     31628516                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     31628516                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data      1531502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1531502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7179356163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7179356163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  26335230418                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  26335230418                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     22942497                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     22942497                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     34258995                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     34258995                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     57201492                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     57201492                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008033                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008033                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.007745                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007745                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.159759                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.159759                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.084164                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.084164                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.195376                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.195376                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.007939                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007939                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.017042                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017042                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23537.505055                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23537.505055                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 10546.250044                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10546.250044                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 40302.786783                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40302.786783                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data  7261.140736                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7261.140736                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5226.989919                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5226.989919                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19388.730743                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19388.730743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 31144.428487                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31144.428487                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    8989                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           158037                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.789855                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          420290567                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           158549                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2650.855994                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     3197741967001                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.789855                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999590                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999590                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        841069951                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       841069951                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    420290567                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      420290567                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    420290567                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       420290567                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    420290567                       # number of overall hits
system.cpu1.icache.overall_hits::total      420290567                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       165132                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       165132                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       165132                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        165132                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       165132                       # number of overall misses
system.cpu1.icache.overall_misses::total       165132                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   2436666127                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2436666127                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   2436666127                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2436666127                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   2436666127                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2436666127                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    420455699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    420455699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    420455699                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    420455699                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    420455699                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    420455699                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000393                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000393                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000393                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000393                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000393                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000393                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 14755.868802                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14755.868802                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 14755.868802                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14755.868802                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 14755.868802                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14755.868802                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       276280                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            15088                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    18.311241                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         6579                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6579                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         6579                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6579                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         6579                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6579                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       158553                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       158553                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       158553                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       158553                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       158553                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       158553                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   2042818502                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2042818502                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   2042818502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2042818502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   2042818502                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2042818502                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000377                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000377                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000377                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 12884.136547                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12884.136547                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 12884.136547                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12884.136547                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 12884.136547                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12884.136547                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           667905                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1000.339628                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           30235995                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           668929                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            45.200604                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3214012189250                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1000.339628                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.976894                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.976894                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          735                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         63470702                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        63470702                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22455271                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22455271                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      5360413                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5360413                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data      2284674                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      2284674                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        37954                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        37954                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        30541                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        30541                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27815684                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27815684                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     30100358                       # number of overall hits
system.cpu1.dcache.overall_hits::total       30100358                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       295026                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       295026                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       234101                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       234101                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data       644388                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       644388                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         7489                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7489                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         8392                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         8392                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       529127                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        529127                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1173515                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1173515                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7738027105                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7738027105                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2911344737                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2911344737                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     90623614                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     90623614                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     52350517                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     52350517                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data      2337498                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2337498                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10649371842                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10649371842                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10649371842                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10649371842                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22750297                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22750297                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      5594514                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5594514                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data      2929062                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      2929062                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        45443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        45443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        38933                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        38933                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     28344811                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     28344811                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     31273873                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     31273873                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012968                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012968                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.041845                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041845                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.219998                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.219998                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.164800                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.164800                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.215550                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.215550                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018668                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018668                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.037524                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.037524                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26228.288710                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26228.288710                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 12436.276381                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12436.276381                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 12100.896515                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12100.896515                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6238.145496                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6238.145496                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 20126.305862                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20126.305862                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data  9074.764142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9074.764142                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          527                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       452061                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          21718                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    35.133333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    20.815038                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        55901                       # number of writebacks
system.cpu1.dcache.writebacks::total            55901                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        56412                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        56412                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       151833                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       151833                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         3616                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         3616                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       208245                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       208245                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       208245                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       208245                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       238614                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       238614                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        82268                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        82268                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data       482356                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       482356                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         3873                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3873                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         8392                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         8392                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       320882                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       320882                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       803238                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       803238                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5742534543                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5742534543                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    691176812                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    691176812                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data  18951201143                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  18951201143                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     33195605                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     33195605                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     36264483                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     36264483                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data      1629502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1629502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6433711355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6433711355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  25384912498                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  25384912498                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     20747998                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     20747998                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     18596998                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     18596998                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     39344996                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     39344996                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.014705                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014705                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.164679                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.164679                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.085228                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.085228                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.215550                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.215550                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.011321                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011321                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.025684                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.025684                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24066.209623                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24066.209623                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data  8401.526863                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  8401.526863                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 39288.826392                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 39288.826392                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  8571.031500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8571.031500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4321.315896                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4321.315896                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20050.084938                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20050.084938                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 31603.226563                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 31603.226563                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    9417                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           444402                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.686625                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          425993588                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           444914                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           957.474002                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3195976399500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.686625                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999388                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999388                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          473                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        853355129                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       853355129                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    425993588                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      425993588                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    425993588                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       425993588                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    425993588                       # number of overall hits
system.cpu2.icache.overall_hits::total      425993588                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       461509                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       461509                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       461509                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        461509                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       461509                       # number of overall misses
system.cpu2.icache.overall_misses::total       461509                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   5150021849                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   5150021849                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   5150021849                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   5150021849                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   5150021849                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   5150021849                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    426455097                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    426455097                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    426455097                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    426455097                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    426455097                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    426455097                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001082                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001082                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001082                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001082                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001082                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001082                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 11159.092995                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 11159.092995                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 11159.092995                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 11159.092995                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 11159.092995                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 11159.092995                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       502155                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            42684                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    11.764478                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        16574                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        16574                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        16574                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        16574                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        16574                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        16574                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       444935                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       444935                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       444935                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       444935                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       444935                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       444935                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   4229278996                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   4229278996                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   4229278996                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   4229278996                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   4229278996                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   4229278996                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.001043                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001043                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.001043                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001043                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.001043                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001043                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst  9505.386171                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  9505.386171                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst  9505.386171                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  9505.386171                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst  9505.386171                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  9505.386171                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           837275                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1014.524590                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35763847                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           838297                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            42.662501                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3196094922000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1014.524590                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.990747                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.990747                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          713                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         75752533                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        75752533                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     25681333                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       25681333                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7522666                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7522666                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data      2315185                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      2315185                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        90810                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        90810                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        83246                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        83246                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     33203999                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        33203999                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     35519184                       # number of overall hits
system.cpu2.dcache.overall_hits::total       35519184                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       528286                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       528286                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       515449                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       515449                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       662485                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       662485                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         9222                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         9222                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         9217                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         9217                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1043735                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1043735                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1706220                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1706220                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  11526871850                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  11526871850                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   5187507345                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5187507345                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    117123021                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    117123021                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     56339495                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     56339495                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data      2026999                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2026999                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16714379195                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16714379195                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16714379195                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16714379195                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     26209619                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     26209619                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8038115                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8038115                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data      2977670                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      2977670                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       100032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       100032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        92463                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        92463                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     34247734                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     34247734                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     37225404                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37225404                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.020156                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020156                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.064126                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.064126                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.222484                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.222484                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.092190                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.092190                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.099683                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.099683                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.030476                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.030476                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.045835                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.045835                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 21819.377856                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21819.377856                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 10064.055503                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 10064.055503                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 12700.392648                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12700.392648                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  6112.563198                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6112.563198                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 16014.006616                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 16014.006616                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data  9796.145394                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9796.145394                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          414                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       772545                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          53797                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    25.875000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    14.360373                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       139411                       # number of writebacks
system.cpu2.dcache.writebacks::total           139411                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       186196                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       186196                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       387033                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       387033                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         4622                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         4622                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       573229                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       573229                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       573229                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       573229                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       342090                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       342090                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       128416                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       128416                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data       497309                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       497309                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         4600                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         4600                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         9217                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         9217                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       470506                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       470506                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       967815                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       967815                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7227690617                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7227690617                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   1050875833                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1050875833                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data  19315057860                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  19315057860                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     46256967                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     46256967                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     38503505                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     38503505                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data      1424001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1424001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8278566450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8278566450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  27593624310                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  27593624310                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     16225501                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     16225501                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     13500993                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     13500993                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     29726494                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     29726494                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.013052                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013052                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.015976                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015976                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.167013                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.167013                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.045985                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.045985                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.099683                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.099683                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.013738                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013738                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.025999                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.025999                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21128.038285                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21128.038285                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data  8183.371488                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8183.371488                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 38839.148015                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 38839.148015                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 10055.862391                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10055.862391                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  4177.444396                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4177.444396                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17595.028437                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17595.028437                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28511.259187                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28511.259187                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    8635                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           146230                       # number of replacements
system.cpu3.icache.tags.tagsinuse          502.726339                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          419560791                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           146742                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2859.173182                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3224001260000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   502.726339                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.981887                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.981887                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        839575041                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       839575041                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    419560791                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      419560791                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    419560791                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       419560791                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    419560791                       # number of overall hits
system.cpu3.icache.overall_hits::total      419560791                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       153357                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       153357                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       153357                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        153357                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       153357                       # number of overall misses
system.cpu3.icache.overall_misses::total       153357                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   2278080318                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2278080318                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   2278080318                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2278080318                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   2278080318                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2278080318                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    419714148                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    419714148                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    419714148                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    419714148                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    419714148                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    419714148                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000365                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000365                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000365                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000365                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000365                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000365                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 14854.752753                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14854.752753                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 14854.752753                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14854.752753                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 14854.752753                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14854.752753                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       247920                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs            14501                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    17.096752                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         6612                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6612                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         6612                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6612                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         6612                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6612                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       146745                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       146745                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       146745                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       146745                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       146745                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       146745                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   1903991152                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1903991152                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   1903991152                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1903991152                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   1903991152                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1903991152                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000350                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000350                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000350                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000350                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 12974.828117                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12974.828117                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 12974.828117                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12974.828117                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 12974.828117                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12974.828117                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           663225                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          985.886332                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           29871688                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           664248                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            44.970686                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3214067021250                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   985.886332                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.962780                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962780                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          700                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         62676481                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        62676481                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     22281089                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       22281089                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      5196406                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       5196406                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data      2280126                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      2280126                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        28529                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        28529                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        21863                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        21863                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     27477495                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        27477495                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     29757621                       # number of overall hits
system.cpu3.dcache.overall_hits::total       29757621                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       297555                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       297555                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       208950                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       208950                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data       638174                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       638174                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         7290                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7290                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         7453                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         7453                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       506505                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        506505                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1144679                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1144679                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7842619606                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7842619606                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2306211242                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2306211242                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     87108230                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     87108230                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     47737521                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     47737521                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data      2391499                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2391499                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  10148830848                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10148830848                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  10148830848                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10148830848                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     22578644                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     22578644                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      5405356                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      5405356                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data      2918300                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      2918300                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        35819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        35819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        29316                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        29316                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     27984000                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     27984000                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     30902300                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     30902300                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013179                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013179                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.038656                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.038656                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.218680                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.218680                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.203523                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.203523                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.254230                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.254230                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.018100                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018100                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.037042                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.037042                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26356.873875                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26356.873875                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 11037.144015                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 11037.144015                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 11949.002743                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11949.002743                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6405.141688                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6405.141688                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 20036.980579                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 20036.980579                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data  8866.093331                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8866.093331                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          202                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       362924                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          19115                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.208333                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    18.986346                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        55957                       # number of writebacks
system.cpu3.dcache.writebacks::total            55957                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        62697                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        62697                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       132033                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       132033                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         3467                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         3467                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       194730                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       194730                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       194730                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       194730                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       234858                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       234858                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        76917                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        76917                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data       477039                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       477039                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         3823                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3823                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         7453                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         7453                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       311775                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       311775                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       788814                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       788814                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5751940855                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5751940855                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    564850286                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    564850286                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data  18449614397                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  18449614397                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     28063986                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     28063986                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     33525479                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     33525479                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data      1690501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1690501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6316791141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6316791141                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  24766405538                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  24766405538                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     17371494                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     17371494                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     13032999                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     13032999                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     30404493                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     30404493                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.010402                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010402                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.014230                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.014230                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.163465                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.163465                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.106731                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.106731                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.254230                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.254230                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.011141                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011141                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.025526                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.025526                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 24491.142967                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 24491.142967                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data  7343.633865                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  7343.633865                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 38675.274762                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 38675.274762                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data  7340.828145                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7340.828145                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4498.252918                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4498.252918                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 20260.736560                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20260.736560                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 31397.015694                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 31397.015694                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    9090                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements           152304                       # number of replacements
system.cpu4.icache.tags.tagsinuse          497.263008                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          420120827                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           152816                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2749.193978                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3224065767000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   497.263008                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.971217                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.971217                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          269                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        840713246                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       840713246                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    420120827                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      420120827                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    420120827                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       420120827                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    420120827                       # number of overall hits
system.cpu4.icache.overall_hits::total      420120827                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst       159387                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       159387                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst       159387                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        159387                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst       159387                       # number of overall misses
system.cpu4.icache.overall_misses::total       159387                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst   2262321396                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   2262321396                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst   2262321396                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   2262321396                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst   2262321396                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   2262321396                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    420280214                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    420280214                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    420280214                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    420280214                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    420280214                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    420280214                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000379                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000379                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000379                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000379                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000379                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000379                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 14193.889062                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 14193.889062                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 14193.889062                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 14193.889062                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 14193.889062                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 14193.889062                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       247624                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs            14987                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    16.522586                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst         6569                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         6569                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst         6569                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         6569                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst         6569                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         6569                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst       152818                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       152818                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst       152818                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       152818                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst       152818                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       152818                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst   1896785475                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   1896785475                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst   1896785475                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   1896785475                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst   1896785475                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   1896785475                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 12412.055353                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12412.055353                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 12412.055353                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12412.055353                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 12412.055353                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12412.055353                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           669821                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          975.122883                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           30228627                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           670844                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            45.060591                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3214481145250                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   975.122883                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.952268                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.952268                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          724                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         63458620                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        63458620                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     22479700                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       22479700                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      5344915                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       5344915                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus4.data      2284430                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total      2284430                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        31860                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        31860                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        25466                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        25466                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     27824615                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        27824615                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     30109045                       # number of overall hits
system.cpu4.dcache.overall_hits::total       30109045                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       306871                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       306871                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data       224031                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       224031                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus4.data       644778                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total       644778                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         6918                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         6918                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data         6833                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         6833                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       530902                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        530902                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      1175680                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1175680                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   8122066608                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   8122066608                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   2459273811                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2459273811                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::switch_cpus4.data     84307413                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     84307413                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::switch_cpus4.data     45427470                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     45427470                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::switch_cpus4.data      2258000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      2258000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  10581340419                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  10581340419                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  10581340419                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  10581340419                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     22786571                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     22786571                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      5568946                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      5568946                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus4.data      2929208                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total      2929208                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        38778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        38778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        32299                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        32299                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     28355517                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     28355517                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     31284725                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     31284725                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.013467                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.013467                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.040229                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.040229                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus4.data     0.220120                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.220120                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.178400                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.178400                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.211555                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.211555                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.018723                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.018723                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.037580                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.037580                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 26467.364489                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 26467.364489                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 10977.381751                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 10977.381751                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::switch_cpus4.data 12186.674328                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 12186.674328                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::switch_cpus4.data  6648.246744                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  6648.246744                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 19930.873154                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 19930.873154                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data  9000.187482                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  9000.187482                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs          434                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       400348                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets          21501                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    22.842105                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    18.619971                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        60688                       # number of writebacks
system.cpu4.dcache.writebacks::total            60688                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        70667                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        70667                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data       145942                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total       145942                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::switch_cpus4.data         3233                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total         3233                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       216609                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       216609                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       216609                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       216609                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data       236204                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       236204                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data        78089                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        78089                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus4.data       479348                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total       479348                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::switch_cpus4.data         3685                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         3685                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::switch_cpus4.data         6833                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         6833                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data       314293                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       314293                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data       793641                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       793641                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5867146887                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5867146887                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data    587325114                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    587325114                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus4.data  18419569362                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total  18419569362                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus4.data     28482543                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     28482543                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::switch_cpus4.data     32409530                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     32409530                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus4.data      1606000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      1606000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6454472001                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6454472001                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  24874041363                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  24874041363                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus4.data     15283996                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total     15283996                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus4.data     12273500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     12273500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus4.data     27557496                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total     27557496                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.010366                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010366                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.014022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.014022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus4.data     0.163644                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.163644                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus4.data     0.095028                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.095028                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::switch_cpus4.data     0.211555                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.211555                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.011084                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.011084                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.025368                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.025368                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 24839.320617                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 24839.320617                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data  7521.227241                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  7521.227241                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus4.data 38426.298560                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 38426.298560                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus4.data  7729.319674                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7729.319674                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus4.data  4743.089419                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  4743.089419                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 20536.480294                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 20536.480294                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 31341.678874                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 31341.678874                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    9240                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           167397                       # number of replacements
system.cpu5.icache.tags.tagsinuse          510.638734                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          420238576                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           167909                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2502.775765                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3197545848500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   510.638734                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.997341                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.997341                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        840994552                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       840994552                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    420238576                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      420238576                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    420238576                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       420238576                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    420238576                       # number of overall hits
system.cpu5.icache.overall_hits::total      420238576                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       174735                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       174735                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       174735                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        174735                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       174735                       # number of overall misses
system.cpu5.icache.overall_misses::total       174735                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst   2433943187                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   2433943187                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst   2433943187                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   2433943187                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst   2433943187                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   2433943187                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    420413311                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    420413311                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    420413311                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    420413311                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    420413311                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    420413311                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000416                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000416                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000416                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000416                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000416                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000416                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 13929.339783                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13929.339783                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 13929.339783                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13929.339783                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 13929.339783                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13929.339783                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       256210                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs            16089                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    15.924545                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst         6805                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         6805                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst         6805                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         6805                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst         6805                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         6805                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst       167930                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       167930                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst       167930                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       167930                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst       167930                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       167930                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst   2033768442                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   2033768442                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst   2033768442                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   2033768442                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst   2033768442                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   2033768442                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000399                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000399                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000399                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000399                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000399                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000399                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 12110.810707                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12110.810707                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 12110.810707                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12110.810707                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 12110.810707                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12110.810707                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           682344                       # number of replacements
system.cpu5.dcache.tags.tagsinuse         1009.618738                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           30471986                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           683367                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            44.590953                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3201196700000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data  1009.618738                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.985956                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.985956                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          739                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         64123883                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        64123883                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     22524292                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       22524292                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      5530536                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       5530536                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus5.data      2290448                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total      2290448                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        32816                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        32816                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        26283                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        26283                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     28054828                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        28054828                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     30345276                       # number of overall hits
system.cpu5.dcache.overall_hits::total       30345276                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       297529                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       297529                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       312365                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       312365                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus5.data       650083                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total       650083                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         7945                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         7945                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         7971                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         7971                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       609894                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        609894                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      1259977                       # number of overall misses
system.cpu5.dcache.overall_misses::total      1259977                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   8000285301                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   8000285301                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   3803849911                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   3803849911                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::switch_cpus5.data     94824405                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     94824405                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::switch_cpus5.data     50898997                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     50898997                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::switch_cpus5.data      2358000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      2358000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  11804135212                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  11804135212                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  11804135212                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  11804135212                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     22821821                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     22821821                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      5842901                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      5842901                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus5.data      2940531                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total      2940531                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        40761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        40761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        34254                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        34254                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     28664722                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     28664722                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     31605253                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     31605253                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.013037                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.013037                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.053461                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.053461                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus5.data     0.221077                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.221077                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.194917                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.194917                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.232703                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.232703                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.021277                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.021277                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.039866                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.039866                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 26889.094176                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 26889.094176                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 12177.580430                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 12177.580430                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::switch_cpus5.data 11935.104468                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 11935.104468                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::switch_cpus5.data  6385.522143                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  6385.522143                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 19354.404556                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 19354.404556                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data  9368.532292                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total  9368.532292                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       701862                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets          32587                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    10.642857                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    21.538098                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        71770                       # number of writebacks
system.cpu5.dcache.writebacks::total            71770                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        62850                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        62850                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data       221235                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       221235                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::switch_cpus5.data         4014                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total         4014                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       284085                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       284085                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       284085                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       284085                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data       234679                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       234679                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data        91130                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        91130                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus5.data       485897                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total       485897                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::switch_cpus5.data         3931                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         3931                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::switch_cpus5.data         7971                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         7971                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data       325809                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       325809                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data       811706                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       811706                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5641914002                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5641914002                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data    783814941                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    783814941                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus5.data  18658275379                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total  18658275379                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus5.data     37609816                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     37609816                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::switch_cpus5.data     35600003                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     35600003                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus5.data      1704000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      1704000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   6425728943                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   6425728943                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  25084004322                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  25084004322                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus5.data     17994495                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total     17994495                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus5.data     13943493                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     13943493                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus5.data     31937988                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total     31937988                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.010283                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010283                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.015597                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.015597                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus5.data     0.165241                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.165241                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus5.data     0.096440                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.096440                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::switch_cpus5.data     0.232703                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.232703                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.011366                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.011366                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.025683                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.025683                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 24040.983650                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 24040.983650                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data  8601.063766                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total  8601.063766                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus5.data 38399.651323                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 38399.651323                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus5.data  9567.493259                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9567.493259                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus5.data  4466.190315                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  4466.190315                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 19722.380115                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 19722.380115                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 30902.819890                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 30902.819890                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           6                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          8                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                      30                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       6                       # DTB read accesses
system.cpu6.dtb.write_accesses                      8                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                               14                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                           14                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           6                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                      10                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       6                       # ITB inst accesses
system.cpu6.itb.hits                                6                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            6                       # DTB accesses
system.cpu6.numCycles                              20                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          6                       # Number of instructions committed
system.cpu6.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                          20                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu6.num_mem_refs                           14                       # number of memory refs
system.cpu6.num_load_insts                          6                       # Number of load instructions
system.cpu6.num_store_insts                         8                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                        20                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                        6     30.00%     30.00% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     30.00% # Class of executed instruction
system.cpu6.op_class::MemRead                       6     30.00%     60.00% # Class of executed instruction
system.cpu6.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                        20                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    8954                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           287288                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.927331                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          423920988                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           287800                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1472.970771                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     3196579162500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   511.927281                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::cpu6.inst     0.000050                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.999858                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.000000                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999858                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        848726750                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       848726750                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    423920983                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::cpu6.inst            5                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      423920988                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    423920983                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::cpu6.inst            5                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       423920988                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    423920983                       # number of overall hits
system.cpu6.icache.overall_hits::cpu6.inst            5                       # number of overall hits
system.cpu6.icache.overall_hits::total      423920988                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst       298473                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::cpu6.inst            1                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       298474                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst       298473                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::cpu6.inst            1                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        298474                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst       298473                       # number of overall misses
system.cpu6.icache.overall_misses::cpu6.inst            1                       # number of overall misses
system.cpu6.icache.overall_misses::total       298474                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst   3883102692                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   3883102692                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst   3883102692                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   3883102692                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst   3883102692                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   3883102692                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    424219456                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::cpu6.inst            6                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    424219462                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    424219456                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::cpu6.inst            6                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    424219462                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    424219456                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst            6                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    424219462                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000704                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000704                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000704                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.166667                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000704                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000704                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.166667                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000704                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 13009.896011                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 13009.852423                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 13009.896011                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 13009.852423                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 13009.896011                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 13009.852423                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       405605                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs            26473                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    15.321460                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst        10648                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total        10648                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst        10648                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total        10648                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst        10648                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total        10648                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst       287825                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       287825                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst       287825                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       287825                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst       287825                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       287825                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst   3233394495                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   3233394495                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst   3233394495                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   3233394495                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst   3233394495                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   3233394495                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000678                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000678                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000678                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000678                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 11233.890367                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 11233.890367                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 11233.890367                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 11233.890367                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 11233.890367                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 11233.890367                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           806217                       # number of replacements
system.cpu6.dcache.tags.tagsinuse         1006.883549                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           34938966                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           807240                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            43.282005                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3207896728500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data  1006.883105                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::cpu6.data     0.000443                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.983284                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.000000                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.983285                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          702                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         74279036                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        74279036                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     24776876                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::cpu6.data            5                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       24776881                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7627411                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data            7                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7627418                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus6.data      2325123                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total      2325123                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        67963                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        67963                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        62147                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        62147                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     32404287                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::cpu6.data           12                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        32404299                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     34729410                       # number of overall hits
system.cpu6.dcache.overall_hits::cpu6.data           12                       # number of overall hits
system.cpu6.dcache.overall_hits::total       34729422                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       391438                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::cpu6.data            1                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       391439                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       729562                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       729563                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus6.data       688604                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total       688604                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data        11675                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        11675                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data        10339                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        10339                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data      1121000                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::cpu6.data            2                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       1121002                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data      1809604                       # number of overall misses
system.cpu6.dcache.overall_misses::cpu6.data            2                       # number of overall misses
system.cpu6.dcache.overall_misses::total      1809606                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  10130808796                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  10130808796                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   8576781541                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   8576781541                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::switch_cpus6.data    161468166                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total    161468166                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::switch_cpus6.data     62784169                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     62784169                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::switch_cpus6.data      2018000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      2018000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  18707590337                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  18707590337                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  18707590337                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  18707590337                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     25168314                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::cpu6.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     25168320                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      8356973                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      8356981                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus6.data      3013727                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total      3013727                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        79638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        79638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        72486                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        72486                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     33525287                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::cpu6.data           14                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     33525301                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     36539014                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data           14                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     36539028                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015553                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.166667                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015553                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.087300                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.125000                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.087300                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus6.data     0.228489                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.228489                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.146601                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.146601                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.142634                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.142634                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.033437                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.142857                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.033437                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.049525                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.142857                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.049525                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 25881.004900                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 25880.938782                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 11756.069451                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 11756.053337                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::switch_cpus6.data 13830.249764                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 13830.249764                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::switch_cpus6.data  6072.557211                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  6072.557211                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 16688.305385                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 16688.275611                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 10337.947052                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 10337.935626                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          646                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets      1568882                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets          84306                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    18.457143                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    18.609375                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       155582                       # number of writebacks
system.cpu6.dcache.writebacks::total           155582                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       116265                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       116265                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data       576102                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       576102                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::switch_cpus6.data         7191                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         7191                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       692367                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       692367                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       692367                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       692367                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data       275173                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       275173                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data       153460                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       153460                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus6.data       521430                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total       521430                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::switch_cpus6.data         4484                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         4484                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::switch_cpus6.data        10339                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        10339                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data       428633                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       428633                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data       950063                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       950063                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   6254900971                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   6254900971                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data   1505643600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   1505643600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus6.data  19259290147                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total  19259290147                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus6.data     50894314                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     50894314                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::switch_cpus6.data     42686831                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     42686831                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus6.data      1432000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      1432000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   7760544571                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   7760544571                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  27019834718                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  27019834718                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus6.data     23230994                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total     23230994                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus6.data     20257996                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total     20257996                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus6.data     43488990                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     43488990                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.010933                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010933                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.018363                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.018363                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus6.data     0.173018                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.173018                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus6.data     0.056305                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.056305                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::switch_cpus6.data     0.142634                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.142634                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.012785                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.012785                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.026001                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.026001                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 22730.794704                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 22730.794704                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data  9811.309788                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  9811.309788                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus6.data 36935.523746                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 36935.523746                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus6.data 11350.203836                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11350.203836                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus6.data  4128.719509                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  4128.719509                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 18105.336199                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 18105.336199                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 28440.045258                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 28440.045258                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           4                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          3                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                      29                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       4                       # DTB read accesses
system.cpu7.dtb.write_accesses                      3                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                7                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            7                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                          20                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       9                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                      20                       # ITB inst accesses
system.cpu7.itb.hits                               20                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                           20                       # DTB accesses
system.cpu7.numCycles                              20                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                         20                       # Number of instructions committed
system.cpu7.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          2                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                          17                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                 27                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes                  9                       # number of times the CC registers were written
system.cpu7.num_mem_refs                            7                       # number of memory refs
system.cpu7.num_load_insts                          4                       # Number of load instructions
system.cpu7.num_store_insts                         3                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                        20                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.Branches                                5                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                       13     65.00%     65.00% # Class of executed instruction
system.cpu7.op_class::IntMult                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.00% # Class of executed instruction
system.cpu7.op_class::MemRead                       4     20.00%     85.00% # Class of executed instruction
system.cpu7.op_class::MemWrite                      3     15.00%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                        20                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    9208                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements           185046                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.910483                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          420757270                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           185558                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          2267.524278                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3202363742500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   511.910401                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::cpu7.inst     0.000081                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.999825                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.000000                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.999825                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          218                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        842086836                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       842086836                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    420757253                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::cpu7.inst           17                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      420757270                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    420757253                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::cpu7.inst           17                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       420757270                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    420757253                       # number of overall hits
system.cpu7.icache.overall_hits::cpu7.inst           17                       # number of overall hits
system.cpu7.icache.overall_hits::total      420757270                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst       193364                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::cpu7.inst            3                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       193367                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst       193364                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::cpu7.inst            3                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        193367                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst       193364                       # number of overall misses
system.cpu7.icache.overall_misses::cpu7.inst            3                       # number of overall misses
system.cpu7.icache.overall_misses::total       193367                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst   2756703049                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   2756703049                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst   2756703049                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   2756703049                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst   2756703049                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   2756703049                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    420950617                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::cpu7.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    420950637                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    420950617                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::cpu7.inst           20                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    420950637                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    420950617                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst           20                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    420950637                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000459                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000459                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000459                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.150000                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000459                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000459                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.150000                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000459                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 14256.547491                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 14256.326307                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 14256.547491                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 14256.326307                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 14256.547491                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 14256.326307                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       292248                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs            17958                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    16.273973                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst         7805                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         7805                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst         7805                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         7805                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst         7805                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         7805                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst       185559                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       185559                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst       185559                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       185559                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst       185559                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       185559                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst   2291893596                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   2291893596                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst   2291893596                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   2291893596                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst   2291893596                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   2291893596                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000441                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000441                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000441                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000441                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000441                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000441                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 12351.293098                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 12351.293098                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 12351.293098                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 12351.293098                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 12351.293098                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 12351.293098                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           687762                       # number of replacements
system.cpu7.dcache.tags.tagsinuse         1005.950897                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           30920572                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           688786                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            44.891406                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3214331654250                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data  1005.937439                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.013458                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.982361                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.000013                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.982374                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          725                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         65005040                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        65005040                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     22819184                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::cpu7.data            2                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       22819186                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      5645922                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data            2                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       5645924                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus7.data      2290189                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total      2290189                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        49990                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        49990                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        42905                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        42905                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     28465106                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::cpu7.data            4                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        28465110                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     30755295                       # number of overall hits
system.cpu7.dcache.overall_hits::cpu7.data            4                       # number of overall hits
system.cpu7.dcache.overall_hits::total       30755299                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       319294                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::cpu7.data            2                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       319296                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data       279325                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data            1                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       279326                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus7.data       652726                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total       652726                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         8058                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         8058                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         8288                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         8288                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       598619                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::cpu7.data            3                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        598622                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      1251345                       # number of overall misses
system.cpu7.dcache.overall_misses::cpu7.data            3                       # number of overall misses
system.cpu7.dcache.overall_misses::total      1251348                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   8308861487                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   8308861487                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   3267926114                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   3267926114                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::switch_cpus7.data     97935668                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     97935668                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::switch_cpus7.data     53436582                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     53436582                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::switch_cpus7.data      2338499                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      2338499                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  11576787601                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  11576787601                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  11576787601                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  11576787601                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     23138478                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::cpu7.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     23138482                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      5925247                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      5925250                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus7.data      2942915                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total      2942915                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        58048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        58048                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        51193                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        51193                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     29063725                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::cpu7.data            7                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     29063732                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     32006640                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data            7                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     32006647                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.013799                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.500000                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.013799                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.047141                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.333333                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.047142                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus7.data     0.221796                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.221796                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.138816                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.138816                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.161897                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.161897                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.020597                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.428571                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.020597                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.039096                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.428571                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.039097                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 26022.604518                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 26022.441518                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 11699.368528                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 11699.326643                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::switch_cpus7.data 12153.843137                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 12153.843137                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::switch_cpus7.data  6447.464044                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  6447.464044                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 19339.158298                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 19339.061379                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data  9251.475493                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  9251.453314                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          246                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       547603                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets          27502                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    15.375000                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    19.911388                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        71745                       # number of writebacks
system.cpu7.dcache.writebacks::total            71745                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        72013                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        72013                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data       188740                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total       188740                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::switch_cpus7.data         4048                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total         4048                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       260753                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       260753                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       260753                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       260753                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data       247281                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       247281                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data        90585                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        90585                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus7.data       486526                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total       486526                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::switch_cpus7.data         4010                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         4010                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::switch_cpus7.data         8288                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         8288                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data       337866                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       337866                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data       824392                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       824392                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5935426215                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5935426215                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data    765007436                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    765007436                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus7.data  18921459880                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total  18921459880                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus7.data     32849312                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     32849312                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::switch_cpus7.data     37463418                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     37463418                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus7.data      1727501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      1727501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6700433651                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6700433651                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  25621893531                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  25621893531                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus7.data     17157499                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total     17157499                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus7.data     13843996                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total     13843996                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus7.data     31001495                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total     31001495                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010687                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010687                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.015288                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.015288                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus7.data     0.165321                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.165321                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus7.data     0.069081                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.069081                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::switch_cpus7.data     0.161897                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.161897                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.011625                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.011625                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.025757                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.025757                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 24002.758865                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 24002.758865                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data  8445.188894                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total  8445.188894                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus7.data 38890.953166                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 38890.953166                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus7.data  8191.848379                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8191.848379                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus7.data  4520.200048                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  4520.200048                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 19831.630442                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 19831.630442                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 31079.745474                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 31079.745474                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                  571                       # number of replacements
system.iocache.tags.tagsinuse               15.282930                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  587                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3212731564000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.282930                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.955183                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.955183                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 5291                       # Number of tag accesses
system.iocache.tags.data_accesses                5291                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide          576                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total          576                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide           11                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               11                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::realview.ide            1                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            1                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::realview.ide           11                       # number of demand (read+write) misses
system.iocache.demand_misses::total                11                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide           11                       # number of overall misses
system.iocache.overall_misses::total               11                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide      1204995                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      1204995                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::realview.ide      1204995                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      1204995                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide      1204995                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      1204995                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide           11                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             11                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide          577                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          577                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide           11                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              11                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide           11                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             11                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::realview.ide     0.001733                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.001733                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide       109545                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       109545                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide       109545                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       109545                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide       109545                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       109545                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                        576                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ide           11                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide          576                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          576                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide           11                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide           11                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide       632995                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       632995                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide     44822978                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     44822978                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide       632995                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       632995                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide       632995                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       632995                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide     0.998267                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.998267                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide        57545                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        57545                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 77817.670139                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 77817.670139                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide        57545                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        57545                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide        57545                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        57545                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
