<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="atlys_ddr_test_vhdl.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="atlys_ddr_test_vhdl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="atlys_ddr_test_vhdl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="atlys_ddr_test_vhdl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="atlys_ddr_test_vhdl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="atlys_ddr_test_vhdl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="atlys_ddr_test_vhdl.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="atlys_ddr_test_vhdl.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="atlys_ddr_test_vhdl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="atlys_ddr_test_vhdl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="atlys_ddr_test_vhdl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="atlys_ddr_test_vhdl_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="atlys_ddr_test_vhdl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="atlys_ddr_test_vhdl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="atlys_ddr_test_vhdl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="atlys_ddr_test_vhdl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="atlys_ddr_test_vhdl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="atlys_ddr_test_vhdl_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="atlys_ddr_test_vhdl_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="atlys_ddr_test_vhdl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/ddr2_readme.txt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1401723999" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1401723999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401723999" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6274040561839154109" xil_pn:start_ts="1401723999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401724418" xil_pn:in_ck="2640052636948500499" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3944016942777792813" xil_pn:start_ts="1401724418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/ddr2.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/infrastructure.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/iodrp_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/iodrp_mcb_controller.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_raw_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_soft_calibration.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_soft_calibration_top.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/mcb_controller/mcb_ui_top.v"/>
      <outfile xil_pn:name="ipcore_dir/ddr2/user_design/rtl/memc_wrapper.v"/>
    </transform>
    <transform xil_pn:end_ts="1401687244" xil_pn:in_ck="-5111983349247234846" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1401687244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401723999" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4289272597458738367" xil_pn:start_ts="1401723999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1401723999" xil_pn:in_ck="-5111983349247234846" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1401723999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1401723999" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5503158222626441527" xil_pn:start_ts="1401723999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1401724427" xil_pn:in_ck="6326544440332357691" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8451792291941680676" xil_pn:start_ts="1401724418">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl.lso"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl.ngc"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl.ngr"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl.prj"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl.syr"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl.xst"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1401724427" xil_pn:in_ck="-4318327998624376652" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1360491425045395222" xil_pn:start_ts="1401724427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1401724029" xil_pn:in_ck="-3732200040185792399" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3591324885113902962" xil_pn:start_ts="1401724022">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl.bld"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl.ngd"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1401724200" xil_pn:in_ck="-3732200040185792398" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="5840867036170856256" xil_pn:start_ts="1401724187">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl_map.map"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl_map.mrp"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl_map.ngm"/>
      <outfile xil_pn:name="atlys_ddr_test_vhdl_map.xrpt"/>
    </transform>
  </transforms>

</generated_project>
