<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4591" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4591{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4591{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4591{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4591{left:190px;bottom:959px;}
#t5_4591{left:513px;bottom:959px;letter-spacing:-0.12px;}
#t6_4591{left:513px;bottom:938px;letter-spacing:-0.11px;}
#t7_4591{left:513px;bottom:918px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_4591{left:190px;bottom:894px;}
#t9_4591{left:513px;bottom:894px;letter-spacing:-0.12px;}
#ta_4591{left:513px;bottom:872px;letter-spacing:-0.11px;}
#tb_4591{left:190px;bottom:848px;}
#tc_4591{left:513px;bottom:848px;letter-spacing:-0.12px;word-spacing:0.01px;}
#td_4591{left:513px;bottom:826px;letter-spacing:-0.11px;}
#te_4591{left:190px;bottom:802px;letter-spacing:-0.21px;}
#tf_4591{left:513px;bottom:802px;letter-spacing:-0.13px;}
#tg_4591{left:513px;bottom:781px;letter-spacing:-0.12px;}
#th_4591{left:190px;bottom:756px;letter-spacing:-0.17px;}
#ti_4591{left:513px;bottom:756px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_4591{left:513px;bottom:735px;letter-spacing:-0.12px;}
#tk_4591{left:190px;bottom:710px;letter-spacing:-0.19px;}
#tl_4591{left:513px;bottom:710px;letter-spacing:-0.12px;}
#tm_4591{left:513px;bottom:689px;letter-spacing:-0.11px;}
#tn_4591{left:190px;bottom:664px;letter-spacing:-0.2px;}
#to_4591{left:513px;bottom:664px;letter-spacing:-0.14px;}
#tp_4591{left:190px;bottom:640px;letter-spacing:-0.19px;}
#tq_4591{left:513px;bottom:640px;letter-spacing:-0.13px;}
#tr_4591{left:513px;bottom:619px;letter-spacing:-0.12px;}
#ts_4591{left:190px;bottom:594px;letter-spacing:-0.2px;}
#tt_4591{left:513px;bottom:594px;letter-spacing:-0.14px;}
#tu_4591{left:190px;bottom:570px;letter-spacing:-0.14px;}
#tv_4591{left:513px;bottom:570px;letter-spacing:-0.11px;}
#tw_4591{left:190px;bottom:545px;letter-spacing:-0.17px;}
#tx_4591{left:513px;bottom:545px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_4591{left:513px;bottom:524px;letter-spacing:-0.11px;}
#tz_4591{left:190px;bottom:499px;letter-spacing:-0.2px;}
#t10_4591{left:513px;bottom:499px;letter-spacing:-0.14px;}
#t11_4591{left:190px;bottom:475px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_4591{left:513px;bottom:475px;letter-spacing:-0.11px;}
#t13_4591{left:190px;bottom:451px;letter-spacing:-0.13px;}
#t14_4591{left:513px;bottom:451px;letter-spacing:-0.12px;}
#t15_4591{left:86px;bottom:426px;letter-spacing:-0.18px;}
#t16_4591{left:147px;bottom:426px;letter-spacing:-0.12px;}
#t17_4591{left:190px;bottom:426px;letter-spacing:-0.16px;}
#t18_4591{left:420px;bottom:426px;letter-spacing:-0.12px;}
#t19_4591{left:513px;bottom:426px;letter-spacing:-0.11px;}
#t1a_4591{left:513px;bottom:405px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1b_4591{left:190px;bottom:380px;}
#t1c_4591{left:420px;bottom:380px;letter-spacing:-0.15px;}
#t1d_4591{left:513px;bottom:380px;letter-spacing:-0.13px;}
#t1e_4591{left:513px;bottom:359px;letter-spacing:-0.11px;}
#t1f_4591{left:513px;bottom:342px;letter-spacing:-0.14px;}
#t1g_4591{left:513px;bottom:325px;letter-spacing:-0.11px;}
#t1h_4591{left:86px;bottom:301px;letter-spacing:-0.18px;}
#t1i_4591{left:147px;bottom:301px;letter-spacing:-0.12px;}
#t1j_4591{left:190px;bottom:301px;letter-spacing:-0.14px;}
#t1k_4591{left:420px;bottom:301px;letter-spacing:-0.15px;}
#t1l_4591{left:513px;bottom:301px;letter-spacing:-0.12px;}
#t1m_4591{left:513px;bottom:279px;letter-spacing:-0.11px;}
#t1n_4591{left:513px;bottom:263px;letter-spacing:-0.11px;}
#t1o_4591{left:513px;bottom:246px;letter-spacing:-0.11px;}
#t1p_4591{left:513px;bottom:224px;}
#t1q_4591{left:529px;bottom:224px;letter-spacing:-0.12px;}
#t1r_4591{left:513px;bottom:209px;}
#t1s_4591{left:529px;bottom:209px;letter-spacing:-0.12px;}
#t1t_4591{left:86px;bottom:185px;letter-spacing:-0.18px;}
#t1u_4591{left:147px;bottom:185px;letter-spacing:-0.12px;}
#t1v_4591{left:190px;bottom:185px;letter-spacing:-0.14px;}
#t1w_4591{left:420px;bottom:185px;letter-spacing:-0.15px;}
#t1x_4591{left:513px;bottom:185px;letter-spacing:-0.12px;}
#t1y_4591{left:513px;bottom:163px;letter-spacing:-0.13px;}
#t1z_4591{left:86px;bottom:139px;letter-spacing:-0.18px;}
#t20_4591{left:147px;bottom:139px;letter-spacing:-0.12px;}
#t21_4591{left:190px;bottom:139px;letter-spacing:-0.14px;}
#t22_4591{left:420px;bottom:139px;letter-spacing:-0.15px;}
#t23_4591{left:513px;bottom:139px;letter-spacing:-0.12px;}
#t24_4591{left:513px;bottom:118px;letter-spacing:-0.13px;}
#t25_4591{left:191px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t26_4591{left:268px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t27_4591{left:101px;bottom:1025px;letter-spacing:-0.12px;}
#t28_4591{left:102px;bottom:1008px;letter-spacing:-0.14px;}
#t29_4591{left:218px;bottom:1008px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2a_4591{left:436px;bottom:1025px;letter-spacing:-0.15px;}
#t2b_4591{left:438px;bottom:1008px;letter-spacing:-0.14px;}
#t2c_4591{left:634px;bottom:1008px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2d_4591{left:88px;bottom:984px;letter-spacing:-0.17px;}
#t2e_4591{left:144px;bottom:984px;letter-spacing:-0.16px;}

.s1_4591{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4591{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4591{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4591{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4591{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4591" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4591Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4591" style="-webkit-user-select: none;"><object width="935" height="1210" data="4591/4591.svg" type="image/svg+xml" id="pdf4591" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4591" class="t s1_4591">Vol. 4 </span><span id="t2_4591" class="t s1_4591">2-69 </span>
<span id="t3_4591" class="t s2_4591">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4591" class="t s3_4591">7 </span><span id="t5_4591" class="t s3_4591">BINIT# Driver Enable (R/W) </span>
<span id="t6_4591" class="t s3_4591">1 = Enabled; 0 = Disabled </span>
<span id="t7_4591" class="t s3_4591">Note: Not all processors implement R/W. </span>
<span id="t8_4591" class="t s3_4591">8 </span><span id="t9_4591" class="t s3_4591">Output Tri-state Enabled (R/O) </span>
<span id="ta_4591" class="t s3_4591">1 = Enabled; 0 = Disabled </span>
<span id="tb_4591" class="t s3_4591">9 </span><span id="tc_4591" class="t s3_4591">Execute BIST (R/O) </span>
<span id="td_4591" class="t s3_4591">1 = Enabled; 0 = Disabled </span>
<span id="te_4591" class="t s3_4591">10 </span><span id="tf_4591" class="t s3_4591">MCERR# Observation Enabled (R/O) </span>
<span id="tg_4591" class="t s3_4591">1 = Enabled; 0 = Disabled </span>
<span id="th_4591" class="t s3_4591">11 </span><span id="ti_4591" class="t s3_4591">Intel TXT Capable Chipset. (R/O) </span>
<span id="tj_4591" class="t s3_4591">1 = Present; 0 = Not Present </span>
<span id="tk_4591" class="t s3_4591">12 </span><span id="tl_4591" class="t s3_4591">BINIT# Observation Enabled (R/O) </span>
<span id="tm_4591" class="t s3_4591">1 = Enabled; 0 = Disabled </span>
<span id="tn_4591" class="t s3_4591">13 </span><span id="to_4591" class="t s3_4591">Reserved </span>
<span id="tp_4591" class="t s3_4591">14 </span><span id="tq_4591" class="t s3_4591">1 MByte Power on Reset Vector (R/O) </span>
<span id="tr_4591" class="t s3_4591">1 = 1 MByte; 0 = 4 GBytes </span>
<span id="ts_4591" class="t s3_4591">15 </span><span id="tt_4591" class="t s3_4591">Reserved </span>
<span id="tu_4591" class="t s3_4591">17:16 </span><span id="tv_4591" class="t s3_4591">APIC Cluster ID (R/O) </span>
<span id="tw_4591" class="t s3_4591">18 </span><span id="tx_4591" class="t s3_4591">N/2 Non-Integer Bus Ratio (R/O) </span>
<span id="ty_4591" class="t s3_4591">0 = Integer ratio; 1 = Non-integer ratio </span>
<span id="tz_4591" class="t s3_4591">19 </span><span id="t10_4591" class="t s3_4591">Reserved </span>
<span id="t11_4591" class="t s3_4591">21: 20 </span><span id="t12_4591" class="t s3_4591">Symmetric Arbitration ID (R/O) </span>
<span id="t13_4591" class="t s3_4591">26:22 </span><span id="t14_4591" class="t s3_4591">Integer Bus Frequency Ratio (R/O) </span>
<span id="t15_4591" class="t s3_4591">3AH </span><span id="t16_4591" class="t s3_4591">58 </span><span id="t17_4591" class="t s3_4591">MSR_FEATURE_CONTROL </span><span id="t18_4591" class="t s3_4591">Unique </span><span id="t19_4591" class="t s3_4591">Control Features in Intel 64 Processor (R/W) </span>
<span id="t1a_4591" class="t s3_4591">See Table 2-2. </span>
<span id="t1b_4591" class="t s3_4591">3 </span><span id="t1c_4591" class="t s3_4591">Unique </span><span id="t1d_4591" class="t s3_4591">SMRR Enable (R/WL) </span>
<span id="t1e_4591" class="t s3_4591">When this bit is set and the lock bit is set, this makes the </span>
<span id="t1f_4591" class="t s3_4591">SMRR_PHYS_BASE and SMRR_PHYS_MASK registers </span>
<span id="t1g_4591" class="t s3_4591">read visible and writeable while in SMM. </span>
<span id="t1h_4591" class="t s3_4591">40H </span><span id="t1i_4591" class="t s3_4591">64 </span><span id="t1j_4591" class="t s3_4591">MSR_LASTBRANCH_0_FROM_IP </span><span id="t1k_4591" class="t s3_4591">Unique </span><span id="t1l_4591" class="t s3_4591">Last Branch Record 0 From IP (R/W) </span>
<span id="t1m_4591" class="t s3_4591">One of four pairs of last branch record registers on the </span>
<span id="t1n_4591" class="t s3_4591">last branch record stack. The From_IP part of the stack </span>
<span id="t1o_4591" class="t s3_4591">contains pointers to the source instruction. See also: </span>
<span id="t1p_4591" class="t s3_4591">• </span><span id="t1q_4591" class="t s3_4591">Last Branch Record Stack TOS at 1C9H. </span>
<span id="t1r_4591" class="t s3_4591">• </span><span id="t1s_4591" class="t s3_4591">Section 18.5. </span>
<span id="t1t_4591" class="t s3_4591">41H </span><span id="t1u_4591" class="t s3_4591">65 </span><span id="t1v_4591" class="t s3_4591">MSR_LASTBRANCH_1_FROM_IP </span><span id="t1w_4591" class="t s3_4591">Unique </span><span id="t1x_4591" class="t s3_4591">Last Branch Record 1 From IP (R/W) </span>
<span id="t1y_4591" class="t s3_4591">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1z_4591" class="t s3_4591">42H </span><span id="t20_4591" class="t s3_4591">66 </span><span id="t21_4591" class="t s3_4591">MSR_LASTBRANCH_2_FROM_IP </span><span id="t22_4591" class="t s3_4591">Unique </span><span id="t23_4591" class="t s3_4591">Last Branch Record 2 From IP (R/W) </span>
<span id="t24_4591" class="t s3_4591">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t25_4591" class="t s4_4591">Table 2-3. </span><span id="t26_4591" class="t s4_4591">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t27_4591" class="t s5_4591">Register </span>
<span id="t28_4591" class="t s5_4591">Address </span><span id="t29_4591" class="t s5_4591">Register Name / Bit Fields </span>
<span id="t2a_4591" class="t s5_4591">Shared/ </span>
<span id="t2b_4591" class="t s5_4591">Unique </span><span id="t2c_4591" class="t s5_4591">Bit Description </span>
<span id="t2d_4591" class="t s5_4591">Hex </span><span id="t2e_4591" class="t s5_4591">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
