### Problem 54 (Combine circuit A and B)

Purposeï¼šthe top level design consists of two instantiations each of subcircuits A and B(Problem52-53).

Source:https://hdlbits.01xz.net/wiki/Mt2015_q4

Exercise:
module top_module (input x, input y, output z);
    wire l1, l2, l3, l4, o1, o2;
    
    assign o1={(x^y)&x}|{(!x&!y)+(x&y)};
    assign o2={(x^y)&x}&{(!x&!y)+(x&y)};
    assign z=o1^o2;
    
endmodule
