
*** Running vivado
    with args -log top_FPAdd_Test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_FPAdd_Test.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_FPAdd_Test.tcl -notrace
Command: link_design -top top_FPAdd_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.953 ; gain = 0.000 ; free physical = 23191 ; free virtual = 34901
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/temp_450MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 2.222222 which will be rounded to 2.222 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/temp_450MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 1.111111 which will be rounded to 1.111 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/temp_450MHz.xdc:3]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/temp_450MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.449 ; gain = 0.000 ; free physical = 23091 ; free virtual = 34800
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2228.418 ; gain = 513.379 ; free physical = 23087 ; free virtual = 34797
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2312.262 ; gain = 83.844 ; free physical = 23096 ; free virtual = 34805

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fb3d4a34

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2778.121 ; gain = 465.859 ; free physical = 22730 ; free virtual = 34440

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fb3d4a34

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3057.012 ; gain = 0.000 ; free physical = 22490 ; free virtual = 34200
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fb3d4a34

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3057.012 ; gain = 0.000 ; free physical = 22490 ; free virtual = 34200
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23380520e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3057.012 ; gain = 0.000 ; free physical = 22490 ; free virtual = 34200
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 23380520e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3089.027 ; gain = 32.016 ; free physical = 22490 ; free virtual = 34200
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 23380520e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3089.027 ; gain = 32.016 ; free physical = 22490 ; free virtual = 34200
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23380520e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3089.027 ; gain = 32.016 ; free physical = 22490 ; free virtual = 34200
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.027 ; gain = 0.000 ; free physical = 22490 ; free virtual = 34200
Ending Logic Optimization Task | Checksum: 251c95efd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3089.027 ; gain = 32.016 ; free physical = 22490 ; free virtual = 34200

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 251c95efd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.027 ; gain = 0.000 ; free physical = 22490 ; free virtual = 34200

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 251c95efd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.027 ; gain = 0.000 ; free physical = 22490 ; free virtual = 34200

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.027 ; gain = 0.000 ; free physical = 22490 ; free virtual = 34200
Ending Netlist Obfuscation Task | Checksum: 251c95efd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.027 ; gain = 0.000 ; free physical = 22490 ; free virtual = 34200
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3089.027 ; gain = 860.609 ; free physical = 22490 ; free virtual = 34200
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3113.039 ; gain = 16.008 ; free physical = 22490 ; free virtual = 34200
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/impl_FPAdd_450MHz.runs/impl_1/top_FPAdd_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPAdd_Test_drc_opted.rpt -pb top_FPAdd_Test_drc_opted.pb -rpx top_FPAdd_Test_drc_opted.rpx
Command: report_drc -file top_FPAdd_Test_drc_opted.rpt -pb top_FPAdd_Test_drc_opted.pb -rpx top_FPAdd_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/impl_FPAdd_450MHz.runs/impl_1/top_FPAdd_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22478 ; free virtual = 34188
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d114904f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22478 ; free virtual = 34188
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22478 ; free virtual = 34188

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10c3839c8

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22471 ; free virtual = 34181

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ef8f1fb3

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22471 ; free virtual = 34181

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ef8f1fb3

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22471 ; free virtual = 34181
Phase 1 Placer Initialization | Checksum: 1ef8f1fb3

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22471 ; free virtual = 34181

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c52786b3

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22470 ; free virtual = 34180

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cb8dada9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22470 ; free virtual = 34180

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cb8dada9

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22470 ; free virtual = 34180

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1750b01cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22495 ; free virtual = 34205

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 7 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22493 ; free virtual = 34203
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22493 ; free virtual = 34203

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |              3  |                     4  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17e76cb79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22493 ; free virtual = 34203
Phase 2.4 Global Placement Core | Checksum: 1965f65a9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22492 ; free virtual = 34202
Phase 2 Global Placement | Checksum: 1965f65a9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22492 ; free virtual = 34202

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 178f6d3c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22492 ; free virtual = 34202

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c4d2b210

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22492 ; free virtual = 34202

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2559f470e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22492 ; free virtual = 34202

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18bfb728f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22492 ; free virtual = 34202

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 223141c65

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22487 ; free virtual = 34197

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17e6caa1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22486 ; free virtual = 34196

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14998ea80

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22486 ; free virtual = 34196

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2066f5fac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22486 ; free virtual = 34196

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 20a73ce56

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22484 ; free virtual = 34194
Phase 3 Detail Placement | Checksum: 20a73ce56

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22484 ; free virtual = 34194

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20d7b0f99

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.906 | TNS=-4.370 |
Phase 1 Physical Synthesis Initialization | Checksum: 1be15643c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22484 ; free virtual = 34194
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19f302087

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22484 ; free virtual = 34194
Phase 4.1.1.1 BUFG Insertion | Checksum: 20d7b0f99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22484 ; free virtual = 34194

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.678. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ac83840e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22481 ; free virtual = 34191

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22481 ; free virtual = 34191
Phase 4.1 Post Commit Optimization | Checksum: 1ac83840e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22481 ; free virtual = 34191

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ac83840e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22481 ; free virtual = 34191

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ac83840e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22481 ; free virtual = 34191
Phase 4.3 Placer Reporting | Checksum: 1ac83840e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22481 ; free virtual = 34191

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22481 ; free virtual = 34191

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22481 ; free virtual = 34191
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ac7b50d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22481 ; free virtual = 34191
Ending Placer Task | Checksum: 12ebe9dda

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22481 ; free virtual = 34191
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22481 ; free virtual = 34191
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22481 ; free virtual = 34191
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/impl_FPAdd_450MHz.runs/impl_1/top_FPAdd_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FPAdd_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22472 ; free virtual = 34182
INFO: [runtcl-4] Executing : report_utilization -file top_FPAdd_Test_utilization_placed.rpt -pb top_FPAdd_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FPAdd_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22457 ; free virtual = 34167
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22433 ; free virtual = 34143
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.05s |  WALL: 0.05s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22433 ; free virtual = 34143

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.678 | TNS=-2.385 |
Phase 1 Physical Synthesis Initialization | Checksum: 11bbd5c0a

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22433 ; free virtual = 34143
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.678 | TNS=-2.385 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 11bbd5c0a

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22433 ; free virtual = 34143

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.678 | TNS=-2.385 |
INFO: [Physopt 32-702] Processed net uut/IEEEFPAdd_5_10_Freq450_uid2LeadingZeroCounter/digit3_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net uut/fracAdder/X_1_d3[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net uut/fracAdder/X_1_d3[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.676 | TNS=-2.365 |
INFO: [Physopt 32-702] Processed net uut/fracAdder/X_1_d3[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net uut/fracAdder/eqOp. Critical path length was reduced through logic transformation on cell uut/fracAdder/digit3_d1_i_1_comp.
INFO: [Physopt 32-735] Processed net uut/fracAdder/digit3_d1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.660 | TNS=-2.349 |
INFO: [Physopt 32-702] Processed net uut/fracAdder/R_1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-735] Processed net uut/fracAdder/z0_d1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.630 | TNS=-2.053 |
INFO: [Physopt 32-702] Processed net uut/fracAdder/R_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net uut/fracAdder/eqOp. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.613 | TNS=-2.036 |
INFO: [Physopt 32-702] Processed net uut/fracAdder/R_1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/z0_d1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/IEEEFPAdd_5_10_Freq450_uid2LeadingZeroCounter/digit3_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net uut/fracAdder/X_1_d3[0]_repN.  Re-placed instance uut/fracAdder/X_1_d3_reg[7]_replica
INFO: [Physopt 32-735] Processed net uut/fracAdder/X_1_d3[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.579 | TNS=-2.050 |
INFO: [Physopt 32-663] Processed net uut/fracAdder/Y_1_d2[6].  Re-placed instance uut/fracAdder/Y_1_d2_reg[6]
INFO: [Physopt 32-735] Processed net uut/fracAdder/Y_1_d2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.561 | TNS=-2.032 |
INFO: [Physopt 32-702] Processed net uut/fracAdder/Y_1_d2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/R_1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/z0_d1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.561 | TNS=-2.032 |
Phase 3 Critical Path Optimization | Checksum: 1941d6c37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22425 ; free virtual = 34135

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.561 | TNS=-2.032 |
INFO: [Physopt 32-702] Processed net uut/IEEEFPAdd_5_10_Freq450_uid2LeadingZeroCounter/digit3_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net uut/fracAdder/Y_1_d2[6]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net uut/fracAdder/Y_1_d2[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.548 | TNS=-2.019 |
INFO: [Physopt 32-702] Processed net uut/fracAdder/Y_1_d2[6]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/R_1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/z0_d1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/IEEEFPAdd_5_10_Freq450_uid2LeadingZeroCounter/digit3_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/Y_1_d2[6]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/R_1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/z0_d1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/fracAdder/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.548 | TNS=-2.019 |
Phase 4 Critical Path Optimization | Checksum: 1941d6c37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22425 ; free virtual = 34135
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22425 ; free virtual = 34135
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.548 | TNS=-2.019 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.130  |          0.366  |            2  |              0  |                     7  |           0  |           2  |  00:00:01  |
|  Total          |          0.130  |          0.366  |            2  |              0  |                     7  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22425 ; free virtual = 34135
Ending Physical Synthesis Task | Checksum: 1438575a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22425 ; free virtual = 34135
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3185.074 ; gain = 0.000 ; free physical = 22424 ; free virtual = 34135
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/impl_FPAdd_450MHz.runs/impl_1/top_FPAdd_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7d9900c3 ConstDB: 0 ShapeSum: 6b14df7b RouteDB: 0
Post Restoration Checksum: NetGraph: 3d4975bc NumContArr: 46a2ec84 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 83ec6240

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3237.594 ; gain = 52.520 ; free physical = 22292 ; free virtual = 34002

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 83ec6240

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3269.594 ; gain = 84.520 ; free physical = 22260 ; free virtual = 33971

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 83ec6240

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3269.594 ; gain = 84.520 ; free physical = 22260 ; free virtual = 33971
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 136325aa4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3284.891 ; gain = 99.816 ; free physical = 22241 ; free virtual = 33951
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.622 | TNS=-2.240 | WHS=-0.144 | THS=-2.229 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 118
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 118
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15f62c58c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22234 ; free virtual = 33944

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15f62c58c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22234 ; free virtual = 33944
Phase 3 Initial Routing | Checksum: 2608b34d1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22234 ; free virtual = 33944
INFO: [Route 35-580] Design has 16 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                          |
+====================+===================+==============================================+
| sys_clk_pin        | sys_clk_pin       | uut/LeftShifterComponent/level1_d1_reg[12]/D |
| sys_clk_pin        | sys_clk_pin       | uut/LeftShifterComponent/level1_d1_reg[6]/D  |
| sys_clk_pin        | sys_clk_pin       | uut/LeftShifterComponent/level1_d1_reg[11]/D |
| sys_clk_pin        | sys_clk_pin       | uut/LeftShifterComponent/level1_d1_reg[8]/D  |
| sys_clk_pin        | sys_clk_pin       | uut/LeftShifterComponent/level1_d1_reg[5]/D  |
+--------------------+-------------------+----------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.691 | TNS=-3.869 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2195b03da

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22233 ; free virtual = 33944

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.844 | TNS=-4.177 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 89aa5f03

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22233 ; free virtual = 33944
Phase 4 Rip-up And Reroute | Checksum: 89aa5f03

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22233 ; free virtual = 33944

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c9f9f3a5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22233 ; free virtual = 33944
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.595 | TNS=-2.395 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1415e43ff

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22233 ; free virtual = 33944

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1415e43ff

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22233 ; free virtual = 33944
Phase 5 Delay and Skew Optimization | Checksum: 1415e43ff

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22233 ; free virtual = 33944

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18c1ac0a3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22233 ; free virtual = 33944
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.583 | TNS=-2.348 | WHS=0.101  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18c1ac0a3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22233 ; free virtual = 33944
Phase 6 Post Hold Fix | Checksum: 18c1ac0a3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22233 ; free virtual = 33944

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0204988 %
  Global Horizontal Routing Utilization  = 0.0176186 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 169bf5bbb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22233 ; free virtual = 33944

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 169bf5bbb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.578 ; gain = 105.504 ; free physical = 22233 ; free virtual = 33944

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11e3427b1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3306.586 ; gain = 121.512 ; free physical = 22234 ; free virtual = 33944

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.583 | TNS=-2.348 | WHS=0.101  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11e3427b1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3306.586 ; gain = 121.512 ; free physical = 22234 ; free virtual = 33945
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3306.586 ; gain = 121.512 ; free physical = 22270 ; free virtual = 33981

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3306.586 ; gain = 121.512 ; free physical = 22270 ; free virtual = 33981
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3306.586 ; gain = 0.000 ; free physical = 22267 ; free virtual = 33978
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/impl_FPAdd_450MHz.runs/impl_1/top_FPAdd_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPAdd_Test_drc_routed.rpt -pb top_FPAdd_Test_drc_routed.pb -rpx top_FPAdd_Test_drc_routed.rpx
Command: report_drc -file top_FPAdd_Test_drc_routed.rpt -pb top_FPAdd_Test_drc_routed.pb -rpx top_FPAdd_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/impl_FPAdd_450MHz.runs/impl_1/top_FPAdd_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FPAdd_Test_methodology_drc_routed.rpt -pb top_FPAdd_Test_methodology_drc_routed.pb -rpx top_FPAdd_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_FPAdd_Test_methodology_drc_routed.rpt -pb top_FPAdd_Test_methodology_drc_routed.pb -rpx top_FPAdd_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/450MHz/impl_FPAdd_450MHz.runs/impl_1/top_FPAdd_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FPAdd_Test_power_routed.rpt -pb top_FPAdd_Test_power_summary_routed.pb -rpx top_FPAdd_Test_power_routed.rpx
Command: report_power -file top_FPAdd_Test_power_routed.rpt -pb top_FPAdd_Test_power_summary_routed.pb -rpx top_FPAdd_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
165 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FPAdd_Test_route_status.rpt -pb top_FPAdd_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPAdd_Test_timing_summary_routed.rpt -pb top_FPAdd_Test_timing_summary_routed.pb -rpx top_FPAdd_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FPAdd_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FPAdd_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FPAdd_Test_bus_skew_routed.rpt -pb top_FPAdd_Test_bus_skew_routed.pb -rpx top_FPAdd_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 12:51:46 2025...
