--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf
-ucf user_fabric_clk.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31720 paths analyzed, 16347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.231ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_41 (SLICE_X81Y61.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_41 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.619ns (1.348 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXDATA9   Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X81Y61.B6      net (fanout=22)       4.966   usr/rx_data<9>
    SLICE_X81Y61.CLK     Tas                   0.070   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<43>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/Mmux_data[41]_rx_data_i[9]_MUX_2754_o11
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_41
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (0.611ns logic, 4.966ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_28 (SLICE_X75Y56.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.597ns (Levels of Logic = 1)
  Clock Path Skew:      -0.589ns (1.378 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X88Y49.B3      net (fanout=4)        2.989   usr/rx_kchar<0>
    SLICE_X88Y49.BMUX    Tilo                  0.198   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X75Y56.CE      net (fanout=56)       1.551   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X75Y56.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_28
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (1.057ns logic, 4.540ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.376ns (Levels of Logic = 1)
  Clock Path Skew:      -0.589ns (1.378 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X88Y49.B5      net (fanout=4)        2.761   usr/rx_kchar<1>
    SLICE_X88Y49.BMUX    Tilo                  0.205   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X75Y56.CE      net (fanout=56)       1.551   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X75Y56.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_28
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (1.064ns logic, 4.312ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.762ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.378 - 1.588)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y32.AQ      Tcko                  0.337   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X88Y49.B4      net (fanout=12)       1.355   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X88Y49.BMUX    Tilo                  0.201   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X75Y56.CE      net (fanout=56)       1.551   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X75Y56.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_28
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (0.856ns logic, 2.906ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/gtx_rx_mux_inst/data_29 (SLICE_X75Y56.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_29 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.597ns (Levels of Logic = 1)
  Clock Path Skew:      -0.589ns (1.378 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X88Y49.B3      net (fanout=4)        2.989   usr/rx_kchar<0>
    SLICE_X88Y49.BMUX    Tilo                  0.198   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X75Y56.CE      net (fanout=56)       1.551   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X75Y56.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_29
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (1.057ns logic, 4.540ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_29 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.376ns (Levels of Logic = 1)
  Clock Path Skew:      -0.589ns (1.378 - 1.967)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y0.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_0_inst/gtxe1_i
    SLICE_X88Y49.B5      net (fanout=4)        2.761   usr/rx_kchar<1>
    SLICE_X88Y49.BMUX    Tilo                  0.205   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X75Y56.CE      net (fanout=56)       1.551   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X75Y56.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_29
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (1.064ns logic, 4.312ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_0_inst/gtx_rx_mux_inst/data_29 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.762ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.378 - 1.588)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_0_inst/gtx_rx_mux_inst/data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y32.AQ      Tcko                  0.337   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X88Y49.B4      net (fanout=12)       1.355   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X88Y49.BMUX    Tilo                  0.201   usr/link_tracking_0_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X75Y56.CE      net (fanout=56)       1.551   usr/link_tracking_0_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X75Y56.CLK     Tceck                 0.318   usr/link_tracking_0_inst/gtx_rx_mux_inst/data<31>
                                                       usr/link_tracking_0_inst/gtx_rx_mux_inst/data_29
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (0.856ns logic, 2.906ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y7.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_2 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.224ns (0.830 - 0.606)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_2 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X87Y41.CQ        Tcko                  0.098   usr/link_trigger_inst/trigger_rx_data<3>
                                                         usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_2
    RAMB36_X5Y7.DIADI1     net (fanout=2)        0.340   usr/link_trigger_inst/trigger_rx_data<2>
    RAMB36_X5Y7.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.240ns (-0.100ns logic, 0.340ns route)
                                                         (-41.7% logic, 141.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y8.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_205 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.549 - 0.407)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_205 to usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X25Y40.BQ        Tcko                  0.098   usr/link_tracking_2_inst/track_rx_data<207>
                                                         usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_205
    RAMB36_X1Y8.DIADI7     net (fanout=1)        0.264   usr/link_tracking_2_inst/track_rx_data<205>
    RAMB36_X1Y8.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.164ns (-0.100ns logic, 0.264ns route)
                                                         (-61.0% logic, 161.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y9.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_21 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.546 - 0.390)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_21 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X79Y40.DQ        Tcko                  0.098   usr/link_trigger_inst/trigger_rx_data<21>
                                                         usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_21
    RAMB36_X4Y9.DIADI6     net (fanout=4)        0.279   usr/link_trigger_inst/trigger_rx_data<21>
    RAMB36_X4Y9.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.179ns (-0.100ns logic, 0.279ns route)
                                                         (-55.9% logic, 155.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X47Y165.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.943 - 0.988)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y176.B      Treg                  1.578   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X46Y171.A6     net (fanout=2)        0.545   system/rst/clkdiv/rst_b
    SLICE_X46Y171.A      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X47Y165.SR     net (fanout=7)        0.614   system/rst/clkdiv/rst_b_inv
    SLICE_X47Y165.CLK    Trck                  0.295   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (1.941ns logic, 1.159ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_1 (SLICE_X47Y165.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.943 - 0.988)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y176.B      Treg                  1.578   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X46Y171.A6     net (fanout=2)        0.545   system/rst/clkdiv/rst_b
    SLICE_X46Y171.A      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X47Y165.SR     net (fanout=7)        0.614   system/rst/clkdiv/rst_b_inv
    SLICE_X47Y165.CLK    Trck                  0.295   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (1.941ns logic, 1.159ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_2 (SLICE_X47Y165.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.943 - 0.988)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y176.B      Treg                  1.578   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X46Y171.A6     net (fanout=2)        0.545   system/rst/clkdiv/rst_b
    SLICE_X46Y171.A      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X47Y165.SR     net (fanout=7)        0.614   system/rst/clkdiv/rst_b_inv
    SLICE_X47Y165.CLK    Trck                  0.295   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (1.941ns logic, 1.159ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_24 (SLICE_X32Y160.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_22 (FF)
  Destination:          system/rst/rst_fabric.timer_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 2)
  Clock Path Skew:      0.107ns (0.726 - 0.619)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_22 to system/rst/rst_fabric.timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y159.CQ     Tcko                  0.115   system/rst/rst_fabric.timer<23>
                                                       system/rst/rst_fabric.timer_22
    SLICE_X32Y159.C5     net (fanout=2)        0.072   system/rst/rst_fabric.timer<22>
    SLICE_X32Y159.COUT   Topcyc                0.114   system/rst/rst_fabric.timer<23>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<22>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<23>
    SLICE_X32Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<23>
    SLICE_X32Y160.CLK    Tckcin      (-Th)     0.089   system/rst/rst_fabric.timer<27>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<27>
                                                       system/rst/rst_fabric.timer_24
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (0.140ns logic, 0.072ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_20 (FF)
  Destination:          system/rst/rst_fabric.timer_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 2)
  Clock Path Skew:      0.107ns (0.726 - 0.619)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_20 to system/rst/rst_fabric.timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y159.AQ     Tcko                  0.115   system/rst/rst_fabric.timer<23>
                                                       system/rst/rst_fabric.timer_20
    SLICE_X32Y159.A5     net (fanout=2)        0.072   system/rst/rst_fabric.timer<20>
    SLICE_X32Y159.COUT   Topcya                0.138   system/rst/rst_fabric.timer<23>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<20>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<23>
    SLICE_X32Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<23>
    SLICE_X32Y160.CLK    Tckcin      (-Th)     0.089   system/rst/rst_fabric.timer<27>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<27>
                                                       system/rst/rst_fabric.timer_24
    -------------------------------------------------  ---------------------------
    Total                                      0.236ns (0.164ns logic, 0.072ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_23 (FF)
  Destination:          system/rst/rst_fabric.timer_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.237ns (Levels of Logic = 2)
  Clock Path Skew:      0.107ns (0.726 - 0.619)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_23 to system/rst/rst_fabric.timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y159.DQ     Tcko                  0.115   system/rst/rst_fabric.timer<23>
                                                       system/rst/rst_fabric.timer_23
    SLICE_X32Y159.D4     net (fanout=2)        0.102   system/rst/rst_fabric.timer<23>
    SLICE_X32Y159.COUT   Topcyd                0.109   system/rst/rst_fabric.timer<23>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<23>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<23>
    SLICE_X32Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<23>
    SLICE_X32Y160.CLK    Tckcin      (-Th)     0.089   system/rst/rst_fabric.timer<27>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<27>
                                                       system/rst/rst_fabric.timer_24
    -------------------------------------------------  ---------------------------
    Total                                      0.237ns (0.135ns logic, 0.102ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/d25 (SLICE_X46Y171.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_24 (FF)
  Destination:          system/rst/clkdiv/d25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_24 to system/rst/clkdiv/d25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y171.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    SLICE_X46Y171.AX     net (fanout=2)        0.104   system/rst/clkdiv/cnt<24>
    SLICE_X46Y171.CLK    Tckdi       (-Th)     0.076   system/rst/d25
                                                       system/rst/clkdiv/d25
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/rst_fabric.timer_26 (SLICE_X32Y160.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_22 (FF)
  Destination:          system/rst/rst_fabric.timer_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 2)
  Clock Path Skew:      0.107ns (0.726 - 0.619)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_22 to system/rst/rst_fabric.timer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y159.CQ     Tcko                  0.115   system/rst/rst_fabric.timer<23>
                                                       system/rst/rst_fabric.timer_22
    SLICE_X32Y159.C5     net (fanout=2)        0.072   system/rst/rst_fabric.timer<22>
    SLICE_X32Y159.COUT   Topcyc                0.114   system/rst/rst_fabric.timer<23>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<22>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<23>
    SLICE_X32Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<23>
    SLICE_X32Y160.CLK    Tckcin      (-Th)     0.073   system/rst/rst_fabric.timer<27>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<27>
                                                       system/rst/rst_fabric.timer_26
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.156ns logic, 0.072ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_20 (FF)
  Destination:          system/rst/rst_fabric.timer_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.252ns (Levels of Logic = 2)
  Clock Path Skew:      0.107ns (0.726 - 0.619)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_20 to system/rst/rst_fabric.timer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y159.AQ     Tcko                  0.115   system/rst/rst_fabric.timer<23>
                                                       system/rst/rst_fabric.timer_20
    SLICE_X32Y159.A5     net (fanout=2)        0.072   system/rst/rst_fabric.timer<20>
    SLICE_X32Y159.COUT   Topcya                0.138   system/rst/rst_fabric.timer<23>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<20>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<23>
    SLICE_X32Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<23>
    SLICE_X32Y160.CLK    Tckcin      (-Th)     0.073   system/rst/rst_fabric.timer<27>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<27>
                                                       system/rst/rst_fabric.timer_26
    -------------------------------------------------  ---------------------------
    Total                                      0.252ns (0.180ns logic, 0.072ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/rst_fabric.timer_23 (FF)
  Destination:          system/rst/rst_fabric.timer_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.253ns (Levels of Logic = 2)
  Clock Path Skew:      0.107ns (0.726 - 0.619)
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/rst_fabric.timer_23 to system/rst/rst_fabric.timer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y159.DQ     Tcko                  0.115   system/rst/rst_fabric.timer<23>
                                                       system/rst/rst_fabric.timer_23
    SLICE_X32Y159.D4     net (fanout=2)        0.102   system/rst/rst_fabric.timer<23>
    SLICE_X32Y159.COUT   Topcyd                0.109   system/rst/rst_fabric.timer<23>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_lut<23>_INV_0
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<23>
    SLICE_X32Y160.CIN    net (fanout=1)        0.000   system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<23>
    SLICE_X32Y160.CLK    Tckcin      (-Th)     0.073   system/rst/rst_fabric.timer<27>
                                                       system/rst/Msub_rst_fabric.timer[31]_GND_50_o_sub_2_OUT<31:0>_cy<27>
                                                       system/rst/rst_fabric.timer_26
    -------------------------------------------------  ---------------------------
    Total                                      0.253ns (0.151ns logic, 0.102ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13556 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.305ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_3 (SLICE_X89Y111.C2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.172ns (0.886 - 1.058)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X88Y85.C1      net (fanout=1)        2.194   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<27>
    SLICE_X88Y85.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob41
    SLICE_X89Y111.D2     net (fanout=4)        2.159   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<3>
    SLICE_X89Y111.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n006941
    SLICE_X89Y111.C2     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n00694
    SLICE_X89Y111.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n006942
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_3
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (2.282ns logic, 4.816ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.723ns (Levels of Logic = 3)
  Clock Path Skew:      -0.178ns (0.886 - 1.064)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    SLICE_X88Y85.C4      net (fanout=1)        1.819   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<11>
    SLICE_X88Y85.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob41
    SLICE_X89Y111.D2     net (fanout=4)        2.159   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<3>
    SLICE_X89Y111.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n006941
    SLICE_X89Y111.C2     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n00694
    SLICE_X89Y111.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n006942
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.723ns (2.282ns logic, 4.441ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.013ns (Levels of Logic = 3)
  Clock Path Skew:      -0.248ns (0.886 - 1.134)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y14.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    SLICE_X88Y85.C3      net (fanout=1)        1.109   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<19>
    SLICE_X88Y85.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob41
    SLICE_X89Y111.D2     net (fanout=4)        2.159   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<3>
    SLICE_X89Y111.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n006941
    SLICE_X89Y111.C2     net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n00694
    SLICE_X89Y111.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Mmux_n006942
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_calc.lo_byte_int_3
    -------------------------------------------------  ---------------------------
    Total                                      6.013ns (2.282ns logic, 3.731ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7 (SLICE_X92Y112.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.766ns (Levels of Logic = 3)
  Clock Path Skew:      -0.164ns (0.894 - 1.058)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X88Y85.C1      net (fanout=1)        2.194   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<27>
    SLICE_X88Y85.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob41
    SLICE_X92Y111.D1     net (fanout=4)        1.972   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<3>
    SLICE_X92Y111.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y112.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y112.CLK    Tcinck                0.140   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      6.766ns (2.600ns logic, 4.166ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.164ns (0.894 - 1.058)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X87Y94.C1      net (fanout=1)        2.564   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<25>
    SLICE_X87Y94.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob21
    SLICE_X92Y111.B5     net (fanout=4)        1.445   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<1>
    SLICE_X92Y111.COUT   Topcyb                0.406   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y112.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y112.CLK    Tcinck                0.140   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      6.696ns (2.687ns logic, 4.009ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.391ns (Levels of Logic = 3)
  Clock Path Skew:      -0.170ns (0.894 - 1.064)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    SLICE_X88Y85.C4      net (fanout=1)        1.819   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<11>
    SLICE_X88Y85.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob41
    SLICE_X92Y111.D1     net (fanout=4)        1.972   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<3>
    SLICE_X92Y111.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y112.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y112.CLK    Tcinck                0.140   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_7
    -------------------------------------------------  ---------------------------
    Total                                      6.391ns (2.600ns logic, 3.791ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (SLICE_X92Y113.CIN), 288 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.746ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (0.894 - 1.058)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X88Y85.C1      net (fanout=1)        2.194   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<27>
    SLICE_X88Y85.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob41
    SLICE_X92Y111.D1     net (fanout=4)        1.972   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<3>
    SLICE_X92Y111.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y112.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y112.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X92Y113.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X92Y113.CLK    Tcinck                0.042   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      6.746ns (2.580ns logic, 4.166ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.676ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (0.894 - 1.058)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDO1  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram7
    SLICE_X87Y94.C1      net (fanout=1)        2.564   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<25>
    SLICE_X87Y94.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob21
    SLICE_X92Y111.B5     net (fanout=4)        1.445   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<1>
    SLICE_X92Y111.COUT   Topcyb                0.406   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<1>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y112.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y112.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X92Y113.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X92Y113.CLK    Tcinck                0.042   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (2.667ns logic, 4.009ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.371ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (0.894 - 1.064)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 to system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y14.DOBDO3  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    SLICE_X88Y85.C4      net (fanout=1)        1.819   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<11>
    SLICE_X88Y85.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob41
    SLICE_X92Y111.D1     net (fanout=4)        1.972   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<3>
    SLICE_X92Y111.COUT   Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y112.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<3>
    SLICE_X92Y112.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X92Y113.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X92Y113.CLK    Tcinck                0.042   system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      6.371ns (2.580ns logic, 3.791ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_63 (SLICE_X76Y79.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_55 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.488 - 0.385)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_55 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y80.BQ      Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<59>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_55
    SLICE_X76Y79.B5      net (fanout=1)        0.114   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<55>
    SLICE_X76Y79.CLK     Tah         (-Th)     0.099   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<68>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_arp.pkt_data[111]_GND_193_o_mux_5_OUT721
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_63
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.016ns logic, 0.114ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAMB36_X5Y11.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_4 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.462 - 0.324)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_4 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y51.AQ         Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_4
    RAMB36_X5Y11.DIADI0     net (fanout=5)        0.254   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<4>
    RAMB36_X5Y11.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    ----------------------------------------------------  ---------------------------
    Total                                         0.171ns (-0.083ns logic, 0.254ns route)
                                                          (-48.5% logic, 148.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_175 (SLICE_X70Y120.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_167 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_175 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.472 - 0.369)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_167 to system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_175
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y118.DQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer<167>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_167
    SLICE_X70Y120.D4     net (fanout=1)        0.146   system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer<167>
    SLICE_X70Y120.CLK    Tah         (-Th)     0.101   system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer<139>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer[335]_data_block.data_buffer[335]_mux_6_OUT<167>1
                                                       system/phy_en.phy_ipb_ctrl/udp_if/RARP_block/data_block.data_buffer_175
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (-0.003ns logic, 0.146ns route)
                                                       (-2.1% logic, 102.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13563 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.930ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X64Y149.C2), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.793ns (Levels of Logic = 6)
  Clock Path Skew:      -0.102ns (0.858 - 0.960)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y108.AMUX   Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y126.A1     net (fanout=141)      1.650   system/mac_rx_valid<0>
    SLICE_X83Y126.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y145.D4     net (fanout=537)      2.426   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y145.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190531_1
    SLICE_X64Y146.B1     net (fanout=6)        1.148   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905311
    SLICE_X64Y146.COUT   Topcyb                0.406   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190532
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y147.DMUX   Tcind                 0.329   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y149.D4     net (fanout=1)        0.659   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X64Y149.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X64Y149.C2     net (fanout=1)        0.476   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/N01
    SLICE_X64Y149.CLK    Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (1.434ns logic, 6.359ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.676ns (Levels of Logic = 6)
  Clock Path Skew:      -0.102ns (0.858 - 0.960)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y108.AMUX   Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y126.A1     net (fanout=141)      1.650   system/mac_rx_valid<0>
    SLICE_X83Y126.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y145.D4     net (fanout=537)      2.426   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y145.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190531_1
    SLICE_X64Y146.A1     net (fanout=6)        1.027   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905311
    SLICE_X64Y146.COUT   Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y147.DMUX   Tcind                 0.329   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y149.D4     net (fanout=1)        0.659   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X64Y149.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X64Y149.C2     net (fanout=1)        0.476   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/N01
    SLICE_X64Y149.CLK    Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.676ns (1.438ns logic, 6.238ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.532ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.858 - 0.960)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y108.AMUX   Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y126.A1     net (fanout=141)      1.650   system/mac_rx_valid<0>
    SLICE_X83Y126.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y145.D4     net (fanout=537)      2.426   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y145.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190531_1
    SLICE_X64Y147.A3     net (fanout=6)        1.006   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905311
    SLICE_X64Y147.DMUX   Topad                 0.616   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y149.D4     net (fanout=1)        0.659   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X64Y149.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X64Y149.C2     net (fanout=1)        0.476   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/N01
    SLICE_X64Y149.CLK    Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.532ns (1.315ns logic, 6.217ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X64Y149.C1), 232 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.535ns (Levels of Logic = 6)
  Clock Path Skew:      -0.102ns (0.858 - 0.960)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y108.AMUX   Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y126.A1     net (fanout=141)      1.650   system/mac_rx_valid<0>
    SLICE_X83Y126.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y145.D4     net (fanout=537)      2.426   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y145.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190531_1
    SLICE_X64Y146.B1     net (fanout=6)        1.148   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905311
    SLICE_X64Y146.COUT   Topcyb                0.406   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190532
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y147.COUT   Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y148.DMUX   Tcind                 0.329   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X64Y149.C1     net (fanout=1)        0.867   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<11>
    SLICE_X64Y149.CLK    Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.535ns (1.444ns logic, 6.091ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.418ns (Levels of Logic = 6)
  Clock Path Skew:      -0.102ns (0.858 - 0.960)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y108.AMUX   Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y126.A1     net (fanout=141)      1.650   system/mac_rx_valid<0>
    SLICE_X83Y126.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y145.D4     net (fanout=537)      2.426   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y145.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190531_1
    SLICE_X64Y146.A1     net (fanout=6)        1.027   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905311
    SLICE_X64Y146.COUT   Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y147.COUT   Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y148.DMUX   Tcind                 0.329   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X64Y149.C1     net (fanout=1)        0.867   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<11>
    SLICE_X64Y149.CLK    Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.418ns (1.448ns logic, 5.970ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.319ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.858 - 0.960)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y108.AMUX   Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y126.A1     net (fanout=141)      1.650   system/mac_rx_valid<0>
    SLICE_X83Y126.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y145.D4     net (fanout=537)      2.426   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y145.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190531_1
    SLICE_X64Y147.A3     net (fanout=6)        1.006   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905311
    SLICE_X64Y147.COUT   Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y148.DMUX   Tcind                 0.329   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X64Y149.C1     net (fanout=1)        0.867   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<11>
    SLICE_X64Y149.CLK    Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.319ns (1.370ns logic, 5.949ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X64Y149.C4), 200 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 6)
  Clock Path Skew:      -0.102ns (0.858 - 0.960)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y108.AMUX   Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y126.A1     net (fanout=141)      1.650   system/mac_rx_valid<0>
    SLICE_X83Y126.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y145.D4     net (fanout=537)      2.426   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y145.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190531_1
    SLICE_X64Y146.B1     net (fanout=6)        1.148   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905311
    SLICE_X64Y146.COUT   Topcyb                0.406   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190532
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y147.COUT   Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y148.BMUX   Tcinb                 0.287   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X64Y149.C4     net (fanout=1)        0.537   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<9>
    SLICE_X64Y149.CLK    Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (1.402ns logic, 5.761ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.046ns (Levels of Logic = 6)
  Clock Path Skew:      -0.102ns (0.858 - 0.960)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y108.AMUX   Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y126.A1     net (fanout=141)      1.650   system/mac_rx_valid<0>
    SLICE_X83Y126.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y145.D4     net (fanout=537)      2.426   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y145.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190531_1
    SLICE_X64Y146.A1     net (fanout=6)        1.027   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905311
    SLICE_X64Y146.COUT   Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y147.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X64Y147.COUT   Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y148.BMUX   Tcinb                 0.287   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X64Y149.C4     net (fanout=1)        0.537   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<9>
    SLICE_X64Y149.CLK    Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      7.046ns (1.406ns logic, 5.640ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.947ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.858 - 0.960)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y108.AMUX   Tshcko                0.465   system/mac_rx_last<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X83Y126.A1     net (fanout=141)      1.650   system/mac_rx_valid<0>
    SLICE_X83Y126.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_data<20>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X64Y145.D4     net (fanout=537)      2.426   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X64Y145.D      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190531_1
    SLICE_X64Y147.A3     net (fanout=6)        1.006   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905311
    SLICE_X64Y147.COUT   Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y148.CIN    net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X64Y148.BMUX   Tcinb                 0.287   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X64Y149.C4     net (fanout=1)        0.537   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<9>
    SLICE_X64Y149.CLK    Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.947ns (1.328ns logic, 5.619ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X3Y28.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.422 - 0.268)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_4 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y138.AQ        Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<5>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_4
    RAMB36_X3Y28.DIADI4     net (fanout=1)        0.275   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<4>
    RAMB36_X3Y28.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.175ns (-0.100ns logic, 0.275ns route)
                                                          (-57.1% logic, 157.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X94Y88.BQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.288   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.064ns (-0.224ns logic, 0.288ns route)
                                                              (-350.0% logic, 450.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X3Y28.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.422 - 0.266)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y139.CQ        Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_3
    RAMB36_X3Y28.DIADI3     net (fanout=1)        0.273   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
    RAMB36_X3Y28.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.190ns (-0.083ns logic, 0.273ns route)
                                                          (-43.7% logic, 143.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.156ns (1.603 - 1.447)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y131.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y70.A4      net (fanout=23)       2.929   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y70.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.529   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (0.808ns logic, 4.458ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.156ns (1.603 - 1.447)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y131.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y70.A5      net (fanout=22)       2.854   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y70.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.529   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.106ns (0.723ns logic, 4.383ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.244ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (1.603 - 1.447)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y131.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.788   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (0.456ns logic, 3.788ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X31Y70.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (1.491 - 1.447)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y131.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y70.A4      net (fanout=23)       2.929   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y70.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y70.CE      net (fanout=2)        0.261   system/cdce_synch/_n0067_inv
    SLICE_X31Y70.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (0.808ns logic, 3.190ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (1.491 - 1.447)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y131.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y70.A5      net (fanout=22)       2.854   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y70.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y70.CE      net (fanout=2)        0.261   system/cdce_synch/_n0067_inv
    SLICE_X31Y70.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.723ns logic, 3.115ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X15Y128.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y128.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X15Y128.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_2
    SLICE_X15Y128.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X15Y130.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y130.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X15Y130.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_10
    SLICE_X15Y130.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X15Y131.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y131.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X15Y131.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_14
    SLICE_X15Y131.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X56Y41.CLK
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.475 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.475 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X56Y41.CLK
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X6Y103.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y15.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X6Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X14Y35.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.606ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X42Y70.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.223ns (Levels of Logic = 9)
  Clock Path Skew:      -0.178ns (2.789 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y33.B1      net (fanout=69)       3.293   system/ipb_arb/src<0>
    SLICE_X33Y33.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X50Y71.D5      net (fanout=868)      3.134   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y70.B4      net (fanout=39)       0.423   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y70.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X51Y72.C5      net (fanout=1)        0.424   system/ipb_fabric/N36
    SLICE_X51Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X51Y72.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X51Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y107.B2     net (fanout=4)        1.936   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y107.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y107.A1     net (fanout=7)        0.640   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y104.A2     net (fanout=7)        0.993   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y70.SR      net (fanout=15)       2.830   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y70.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.223ns (1.722ns logic, 14.501ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.121ns (Levels of Logic = 8)
  Clock Path Skew:      -0.178ns (2.789 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y33.B1      net (fanout=69)       3.293   system/ipb_arb/src<0>
    SLICE_X33Y33.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X50Y71.D5      net (fanout=868)      3.134   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y69.D1      net (fanout=39)       0.731   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y69.D       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X51Y72.D4      net (fanout=34)       0.554   system/ipb_fabric/sel<2>
    SLICE_X51Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y107.B2     net (fanout=4)        1.936   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y107.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y107.A1     net (fanout=7)        0.640   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y104.A2     net (fanout=7)        0.993   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y70.SR      net (fanout=15)       2.830   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y70.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.121ns (1.531ns logic, 14.590ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.101ns (Levels of Logic = 9)
  Clock Path Skew:      -0.178ns (2.789 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X70Y29.A3      net (fanout=69)       3.371   system/ipb_arb/src<0>
    SLICE_X70Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y71.D3      net (fanout=244)      2.934   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y70.B4      net (fanout=39)       0.423   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y70.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X51Y72.C5      net (fanout=1)        0.424   system/ipb_fabric/N36
    SLICE_X51Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X51Y72.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X51Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y107.B2     net (fanout=4)        1.936   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y107.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y107.A1     net (fanout=7)        0.640   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y104.A2     net (fanout=7)        0.993   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y70.SR      net (fanout=15)       2.830   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y70.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.101ns (1.722ns logic, 14.379ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X42Y70.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.223ns (Levels of Logic = 9)
  Clock Path Skew:      -0.178ns (2.789 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y33.B1      net (fanout=69)       3.293   system/ipb_arb/src<0>
    SLICE_X33Y33.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X50Y71.D5      net (fanout=868)      3.134   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y70.B4      net (fanout=39)       0.423   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y70.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X51Y72.C5      net (fanout=1)        0.424   system/ipb_fabric/N36
    SLICE_X51Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X51Y72.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X51Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y107.B2     net (fanout=4)        1.936   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y107.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y107.A1     net (fanout=7)        0.640   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y104.A2     net (fanout=7)        0.993   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y70.SR      net (fanout=15)       2.830   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y70.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.223ns (1.722ns logic, 14.501ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.121ns (Levels of Logic = 8)
  Clock Path Skew:      -0.178ns (2.789 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y33.B1      net (fanout=69)       3.293   system/ipb_arb/src<0>
    SLICE_X33Y33.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X50Y71.D5      net (fanout=868)      3.134   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y69.D1      net (fanout=39)       0.731   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y69.D       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X51Y72.D4      net (fanout=34)       0.554   system/ipb_fabric/sel<2>
    SLICE_X51Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y107.B2     net (fanout=4)        1.936   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y107.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y107.A1     net (fanout=7)        0.640   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y104.A2     net (fanout=7)        0.993   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y70.SR      net (fanout=15)       2.830   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y70.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.121ns (1.531ns logic, 14.590ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.101ns (Levels of Logic = 9)
  Clock Path Skew:      -0.178ns (2.789 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X70Y29.A3      net (fanout=69)       3.371   system/ipb_arb/src<0>
    SLICE_X70Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y71.D3      net (fanout=244)      2.934   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y70.B4      net (fanout=39)       0.423   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y70.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X51Y72.C5      net (fanout=1)        0.424   system/ipb_fabric/N36
    SLICE_X51Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X51Y72.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X51Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y107.B2     net (fanout=4)        1.936   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y107.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y107.A1     net (fanout=7)        0.640   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y104.A2     net (fanout=7)        0.993   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y70.SR      net (fanout=15)       2.830   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y70.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.101ns (1.722ns logic, 14.379ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_35 (SLICE_X35Y81.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.277ns (Levels of Logic = 9)
  Clock Path Skew:      -0.312ns (2.655 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y33.B1      net (fanout=69)       3.293   system/ipb_arb/src<0>
    SLICE_X33Y33.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X50Y71.D5      net (fanout=868)      3.134   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y70.B4      net (fanout=39)       0.423   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y70.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X51Y72.C5      net (fanout=1)        0.424   system/ipb_fabric/N36
    SLICE_X51Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X51Y72.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X51Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y107.B2     net (fanout=4)        1.936   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y107.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y107.A1     net (fanout=7)        0.640   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y104.A2     net (fanout=7)        0.993   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y81.SR      net (fanout=15)       1.884   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y81.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     15.277ns (1.722ns logic, 13.555ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.175ns (Levels of Logic = 8)
  Clock Path Skew:      -0.312ns (2.655 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y33.B1      net (fanout=69)       3.293   system/ipb_arb/src<0>
    SLICE_X33Y33.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X50Y71.D5      net (fanout=868)      3.134   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y69.D1      net (fanout=39)       0.731   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y69.D       Tilo                  0.068   system/ipb_fabric/sel<2>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X51Y72.D4      net (fanout=34)       0.554   system/ipb_fabric/sel<2>
    SLICE_X51Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y107.B2     net (fanout=4)        1.936   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y107.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y107.A1     net (fanout=7)        0.640   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y104.A2     net (fanout=7)        0.993   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y81.SR      net (fanout=15)       1.884   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y81.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     15.175ns (1.531ns logic, 13.644ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_35 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.155ns (Levels of Logic = 9)
  Clock Path Skew:      -0.312ns (2.655 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X70Y29.A3      net (fanout=69)       3.371   system/ipb_arb/src<0>
    SLICE_X70Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y71.D3      net (fanout=244)      2.934   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y70.B4      net (fanout=39)       0.423   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y70.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X51Y72.C5      net (fanout=1)        0.424   system/ipb_fabric/N36
    SLICE_X51Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X51Y72.D3      net (fanout=33)       0.349   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X51Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y107.B2     net (fanout=4)        1.936   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y107.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y107.A1     net (fanout=7)        0.640   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y107.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y104.A2     net (fanout=7)        0.993   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y104.A      Tilo                  0.068   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y81.SR      net (fanout=15)       1.884   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y81.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<26>
                                                       system/sram2_if/sramInterface/DATA_O_35
    -------------------------------------------------  ---------------------------
    Total                                     15.155ns (1.722ns logic, 13.433ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_20 (SLICE_X43Y74.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (1.342 - 1.252)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y69.CQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X43Y74.C5      net (fanout=75)       0.280   system/regs_from_ipbus<8><16>
    SLICE_X43Y74.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram2_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.042ns logic, 0.280ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_19 (SLICE_X43Y74.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (1.342 - 1.252)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y69.CQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X43Y74.B5      net (fanout=75)       0.282   system/regs_from_ipbus<8><16>
    SLICE_X43Y74.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<20>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.041ns logic, 0.282ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/control_process.counter_1 (SLICE_X35Y107.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/control_process.counter_0 (FF)
  Destination:          system/sram2_if/sramInterface/control_process.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/control_process.counter_0 to system/sram2_if/sramInterface/control_process.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y107.CQ     Tcko                  0.098   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/control_process.counter_0
    SLICE_X35Y107.C5     net (fanout=6)        0.071   system/sram2_if/sramInterface/control_process.counter<0>
    SLICE_X35Y107.CLK    Tah         (-Th)     0.082   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_wide_mux_29_OUT21
                                                       system/sram2_if/sramInterface/control_process.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.016ns logic, 0.071ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X6Y103.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30735445 paths analyzed, 20662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.389ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y24.WEAU0), 41891 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.174ns (Levels of Logic = 13)
  Clock Path Skew:      -0.130ns (1.501 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X32Y58.B1         net (fanout=69)       2.347   system/ipb_arb/src<0>
    SLICE_X32Y58.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X70Y29.B2         net (fanout=762)      3.445   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X70Y29.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B1         net (fanout=1)        2.053   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y56.B1         net (fanout=6)        0.616   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y56.BMUX       Tilo                  0.197   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_968_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X59Y56.C3         net (fanout=1)        0.459   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X59Y56.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X64Y26.C6         net (fanout=145)      2.446   system/ipb_usr_fabric/n0398<2>
    SLICE_X64Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X64Y26.D3         net (fanout=3)        0.347   user_ipb_mosi[7]_ipb_strobe
    SLICE_X64Y26.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X65Y41.A4         net (fanout=1)        0.975   user_ipb_miso[7]_ipb_ack
    SLICE_X65Y41.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B1         net (fanout=1)        2.202   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y72.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y72.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X59Y86.A6         net (fanout=18)       1.303   system/ipb_from_fabric_ipb_ack
    SLICE_X59Y86.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y104.B4        net (fanout=7)        1.800   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X70Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU0      net (fanout=64)       1.619   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        22.174ns (1.865ns logic, 20.309ns route)
                                                          (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.922ns (Levels of Logic = 14)
  Clock Path Skew:      -0.130ns (1.501 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X32Y58.B1         net (fanout=69)       2.347   system/ipb_arb/src<0>
    SLICE_X32Y58.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X70Y29.B2         net (fanout=762)      3.445   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X70Y29.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B1         net (fanout=1)        2.053   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y55.B2         net (fanout=6)        0.737   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y55.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<3>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y56.A5         net (fanout=1)        0.322   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X60Y56.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X60Y56.B3         net (fanout=1)        0.340   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y56.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X64Y26.C5         net (fanout=63)       1.931   system/ipb_usr_fabric/n0398<0>
    SLICE_X64Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X64Y26.D3         net (fanout=3)        0.347   user_ipb_mosi[7]_ipb_strobe
    SLICE_X64Y26.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X65Y41.A4         net (fanout=1)        0.975   user_ipb_miso[7]_ipb_ack
    SLICE_X65Y41.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B1         net (fanout=1)        2.202   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y72.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y72.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X59Y86.A6         net (fanout=18)       1.303   system/ipb_from_fabric_ipb_ack
    SLICE_X59Y86.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y104.B4        net (fanout=7)        1.800   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X70Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU0      net (fanout=64)       1.619   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        21.922ns (1.804ns logic, 20.118ns route)
                                                          (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.903ns (Levels of Logic = 13)
  Clock Path Skew:      -0.130ns (1.501 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X33Y33.B1         net (fanout=69)       3.293   system/ipb_arb/src<0>
    SLICE_X33Y33.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y29.B6         net (fanout=868)      2.228   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y29.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B1         net (fanout=1)        2.053   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y56.B1         net (fanout=6)        0.616   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y56.BMUX       Tilo                  0.197   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_968_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X59Y56.C3         net (fanout=1)        0.459   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X59Y56.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X64Y26.C6         net (fanout=145)      2.446   system/ipb_usr_fabric/n0398<2>
    SLICE_X64Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X64Y26.D3         net (fanout=3)        0.347   user_ipb_mosi[7]_ipb_strobe
    SLICE_X64Y26.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X65Y41.A4         net (fanout=1)        0.975   user_ipb_miso[7]_ipb_ack
    SLICE_X65Y41.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B1         net (fanout=1)        2.202   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y72.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y72.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X59Y86.A6         net (fanout=18)       1.303   system/ipb_from_fabric_ipb_ack
    SLICE_X59Y86.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y104.B4        net (fanout=7)        1.800   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X70Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU0      net (fanout=64)       1.619   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        21.903ns (1.865ns logic, 20.038ns route)
                                                          (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y24.WEAU1), 41891 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.174ns (Levels of Logic = 13)
  Clock Path Skew:      -0.130ns (1.501 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X32Y58.B1         net (fanout=69)       2.347   system/ipb_arb/src<0>
    SLICE_X32Y58.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X70Y29.B2         net (fanout=762)      3.445   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X70Y29.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B1         net (fanout=1)        2.053   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y56.B1         net (fanout=6)        0.616   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y56.BMUX       Tilo                  0.197   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_968_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X59Y56.C3         net (fanout=1)        0.459   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X59Y56.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X64Y26.C6         net (fanout=145)      2.446   system/ipb_usr_fabric/n0398<2>
    SLICE_X64Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X64Y26.D3         net (fanout=3)        0.347   user_ipb_mosi[7]_ipb_strobe
    SLICE_X64Y26.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X65Y41.A4         net (fanout=1)        0.975   user_ipb_miso[7]_ipb_ack
    SLICE_X65Y41.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B1         net (fanout=1)        2.202   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y72.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y72.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X59Y86.A6         net (fanout=18)       1.303   system/ipb_from_fabric_ipb_ack
    SLICE_X59Y86.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y104.B4        net (fanout=7)        1.800   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X70Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU1      net (fanout=64)       1.619   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        22.174ns (1.865ns logic, 20.309ns route)
                                                          (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.922ns (Levels of Logic = 14)
  Clock Path Skew:      -0.130ns (1.501 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X32Y58.B1         net (fanout=69)       2.347   system/ipb_arb/src<0>
    SLICE_X32Y58.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X70Y29.B2         net (fanout=762)      3.445   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X70Y29.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B1         net (fanout=1)        2.053   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y55.B2         net (fanout=6)        0.737   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y55.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<3>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y56.A5         net (fanout=1)        0.322   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X60Y56.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X60Y56.B3         net (fanout=1)        0.340   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y56.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X64Y26.C5         net (fanout=63)       1.931   system/ipb_usr_fabric/n0398<0>
    SLICE_X64Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X64Y26.D3         net (fanout=3)        0.347   user_ipb_mosi[7]_ipb_strobe
    SLICE_X64Y26.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X65Y41.A4         net (fanout=1)        0.975   user_ipb_miso[7]_ipb_ack
    SLICE_X65Y41.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B1         net (fanout=1)        2.202   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y72.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y72.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X59Y86.A6         net (fanout=18)       1.303   system/ipb_from_fabric_ipb_ack
    SLICE_X59Y86.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y104.B4        net (fanout=7)        1.800   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X70Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU1      net (fanout=64)       1.619   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        21.922ns (1.804ns logic, 20.118ns route)
                                                          (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.903ns (Levels of Logic = 13)
  Clock Path Skew:      -0.130ns (1.501 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X33Y33.B1         net (fanout=69)       3.293   system/ipb_arb/src<0>
    SLICE_X33Y33.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y29.B6         net (fanout=868)      2.228   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y29.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B1         net (fanout=1)        2.053   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y56.B1         net (fanout=6)        0.616   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y56.BMUX       Tilo                  0.197   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_968_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X59Y56.C3         net (fanout=1)        0.459   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X59Y56.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X64Y26.C6         net (fanout=145)      2.446   system/ipb_usr_fabric/n0398<2>
    SLICE_X64Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X64Y26.D3         net (fanout=3)        0.347   user_ipb_mosi[7]_ipb_strobe
    SLICE_X64Y26.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X65Y41.A4         net (fanout=1)        0.975   user_ipb_miso[7]_ipb_ack
    SLICE_X65Y41.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B1         net (fanout=1)        2.202   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y72.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y72.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X59Y86.A6         net (fanout=18)       1.303   system/ipb_from_fabric_ipb_ack
    SLICE_X59Y86.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y104.B4        net (fanout=7)        1.800   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X70Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU1      net (fanout=64)       1.619   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        21.903ns (1.865ns logic, 20.038ns route)
                                                          (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y24.WEAU2), 41891 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.174ns (Levels of Logic = 13)
  Clock Path Skew:      -0.130ns (1.501 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X32Y58.B1         net (fanout=69)       2.347   system/ipb_arb/src<0>
    SLICE_X32Y58.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X70Y29.B2         net (fanout=762)      3.445   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X70Y29.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B1         net (fanout=1)        2.053   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y56.B1         net (fanout=6)        0.616   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y56.BMUX       Tilo                  0.197   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_968_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X59Y56.C3         net (fanout=1)        0.459   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X59Y56.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X64Y26.C6         net (fanout=145)      2.446   system/ipb_usr_fabric/n0398<2>
    SLICE_X64Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X64Y26.D3         net (fanout=3)        0.347   user_ipb_mosi[7]_ipb_strobe
    SLICE_X64Y26.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X65Y41.A4         net (fanout=1)        0.975   user_ipb_miso[7]_ipb_ack
    SLICE_X65Y41.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B1         net (fanout=1)        2.202   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y72.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y72.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X59Y86.A6         net (fanout=18)       1.303   system/ipb_from_fabric_ipb_ack
    SLICE_X59Y86.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y104.B4        net (fanout=7)        1.800   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X70Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU2      net (fanout=64)       1.619   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        22.174ns (1.865ns logic, 20.309ns route)
                                                          (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.922ns (Levels of Logic = 14)
  Clock Path Skew:      -0.130ns (1.501 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X32Y58.B1         net (fanout=69)       2.347   system/ipb_arb/src<0>
    SLICE_X32Y58.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<1>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr121
    SLICE_X70Y29.B2         net (fanout=762)      3.445   user_ipb_mosi[0]_ipb_addr<1>
    SLICE_X70Y29.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B1         net (fanout=1)        2.053   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y55.B2         net (fanout=6)        0.737   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y55.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_vi2c_inst/_i000072<3>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y56.A5         net (fanout=1)        0.322   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X60Y56.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X60Y56.B3         net (fanout=1)        0.340   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X60Y56.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X64Y26.C5         net (fanout=63)       1.931   system/ipb_usr_fabric/n0398<0>
    SLICE_X64Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X64Y26.D3         net (fanout=3)        0.347   user_ipb_mosi[7]_ipb_strobe
    SLICE_X64Y26.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X65Y41.A4         net (fanout=1)        0.975   user_ipb_miso[7]_ipb_ack
    SLICE_X65Y41.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B1         net (fanout=1)        2.202   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y72.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y72.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X59Y86.A6         net (fanout=18)       1.303   system/ipb_from_fabric_ipb_ack
    SLICE_X59Y86.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y104.B4        net (fanout=7)        1.800   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X70Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU2      net (fanout=64)       1.619   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        21.922ns (1.804ns logic, 20.118ns route)
                                                          (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.903ns (Levels of Logic = 13)
  Clock Path Skew:      -0.130ns (1.501 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X33Y33.B1         net (fanout=69)       3.293   system/ipb_arb/src<0>
    SLICE_X33Y33.B          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X70Y29.B6         net (fanout=868)      2.228   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X70Y29.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B1         net (fanout=1)        2.053   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y55.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X58Y56.B1         net (fanout=6)        0.616   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X58Y56.BMUX       Tilo                  0.197   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_968_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X59Y56.C3         net (fanout=1)        0.459   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X59Y56.C          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X64Y26.C6         net (fanout=145)      2.446   system/ipb_usr_fabric/n0398<2>
    SLICE_X64Y26.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X64Y26.D3         net (fanout=3)        0.347   user_ipb_mosi[7]_ipb_strobe
    SLICE_X64Y26.D          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X65Y41.A4         net (fanout=1)        0.975   user_ipb_miso[7]_ipb_ack
    SLICE_X65Y41.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B1         net (fanout=1)        2.202   system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X61Y72.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y72.A6         net (fanout=1)        0.110   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y72.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/rxf<7>
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X59Y86.A6         net (fanout=18)       1.303   system/ipb_from_fabric_ipb_ack
    SLICE_X59Y86.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X59Y86.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y104.B4        net (fanout=7)        1.800   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X70Y104.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU2      net (fanout=64)       1.619   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        21.903ns (1.865ns logic, 20.038ns route)
                                                          (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X5Y15.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.224ns (0.830 - 0.606)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y80.DQ             Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3
    RAMB36_X5Y15.ADDRARDADDRL14 net (fanout=16)       0.247   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
    RAMB36_X5Y15.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    --------------------------------------------------------  ---------------------------
    Total                                             0.265ns (0.018ns logic, 0.247ns route)
                                                              (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X5Y15.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.224ns (0.830 - 0.606)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X86Y80.DQ             Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/tx_write_buffer_3
    RAMB36_X5Y15.ADDRARDADDRU14 net (fanout=16)       0.248   system/phy_en.phy_ipb_ctrl/udp_if/tx_write_buffer<3>
    RAMB36_X5Y15.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    --------------------------------------------------------  ---------------------------
    Total                                             0.266ns (0.018ns logic, 0.248ns route)
                                                              (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X40Y75.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_16_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_16_8 to system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y75.AQ      Tcko                  0.098   system/regs_from_ipbus<16><11>
                                                       system/ipb_sys_regs/regs_16_8
    SLICE_X40Y75.AI      net (fanout=2)        0.053   system/regs_from_ipbus<16><8>
    SLICE_X40Y75.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (0.011ns logic, 0.053ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X5Y13.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y15.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X6Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.619ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X42Y161.SR), 276 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.057ns (Levels of Logic = 6)
  Clock Path Skew:      -1.357ns (1.610 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y33.B1      net (fanout=69)       3.293   system/ipb_arb/src<0>
    SLICE_X33Y33.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X50Y71.D5      net (fanout=868)      3.134   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A4      net (fanout=39)       0.431   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A2      net (fanout=33)       1.545   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y160.D4     net (fanout=4)        3.436   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y160.D      Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/_n00741
    SLICE_X42Y161.SR     net (fanout=1)        0.481   system/sram1_if/sramInterfaceIoControl/_n0074
    SLICE_X42Y161.CLK    Tsrck                 0.513   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     14.057ns (1.258ns logic, 12.799ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.935ns (Levels of Logic = 6)
  Clock Path Skew:      -1.357ns (1.610 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X70Y29.A3      net (fanout=69)       3.371   system/ipb_arb/src<0>
    SLICE_X70Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y71.D3      net (fanout=244)      2.934   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A4      net (fanout=39)       0.431   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A2      net (fanout=33)       1.545   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y160.D4     net (fanout=4)        3.436   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y160.D      Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/_n00741
    SLICE_X42Y161.SR     net (fanout=1)        0.481   system/sram1_if/sramInterfaceIoControl/_n0074
    SLICE_X42Y161.CLK    Tsrck                 0.513   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     13.935ns (1.258ns logic, 12.677ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.820ns (Levels of Logic = 6)
  Clock Path Skew:      -1.357ns (1.610 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X70Y29.A4      net (fanout=68)       3.256   system/ipb_arb/src<1>
    SLICE_X70Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y71.D3      net (fanout=244)      2.934   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A4      net (fanout=39)       0.431   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A2      net (fanout=33)       1.545   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y160.D4     net (fanout=4)        3.436   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y160.D      Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/_n00741
    SLICE_X42Y161.SR     net (fanout=1)        0.481   system/sram1_if/sramInterfaceIoControl/_n0074
    SLICE_X42Y161.CLK    Tsrck                 0.513   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     13.820ns (1.258ns logic, 12.562ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (SLICE_X42Y160.B2), 264 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.264ns (Levels of Logic = 6)
  Clock Path Skew:      -1.357ns (1.610 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y33.B1      net (fanout=69)       3.293   system/ipb_arb/src<0>
    SLICE_X33Y33.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X50Y71.D5      net (fanout=868)      3.134   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A4      net (fanout=39)       0.431   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A2      net (fanout=33)       1.545   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y160.B2     net (fanout=4)        3.635   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y160.CLK    Tas                   0.070   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     13.264ns (0.747ns logic, 12.517ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.142ns (Levels of Logic = 6)
  Clock Path Skew:      -1.357ns (1.610 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X70Y29.A3      net (fanout=69)       3.371   system/ipb_arb/src<0>
    SLICE_X70Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y71.D3      net (fanout=244)      2.934   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A4      net (fanout=39)       0.431   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A2      net (fanout=33)       1.545   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y160.B2     net (fanout=4)        3.635   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y160.CLK    Tas                   0.070   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     13.142ns (0.747ns logic, 12.395ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.027ns (Levels of Logic = 6)
  Clock Path Skew:      -1.357ns (1.610 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X70Y29.A4      net (fanout=68)       3.256   system/ipb_arb/src<1>
    SLICE_X70Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y71.D3      net (fanout=244)      2.934   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A4      net (fanout=39)       0.431   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A2      net (fanout=33)       1.545   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y160.B2     net (fanout=4)        3.635   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y160.CLK    Tas                   0.070   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     13.027ns (0.747ns logic, 12.280ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (SLICE_X42Y160.A4), 264 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.084ns (Levels of Logic = 6)
  Clock Path Skew:      -1.357ns (1.610 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X33Y33.B1      net (fanout=69)       3.293   system/ipb_arb/src<0>
    SLICE_X33Y33.B       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X50Y71.D5      net (fanout=868)      3.134   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A4      net (fanout=39)       0.431   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A2      net (fanout=33)       1.545   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y160.A4     net (fanout=4)        3.452   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y160.CLK    Tas                   0.073   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     13.084ns (0.750ns logic, 12.334ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.962ns (Levels of Logic = 6)
  Clock Path Skew:      -1.357ns (1.610 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X70Y29.A3      net (fanout=69)       3.371   system/ipb_arb/src<0>
    SLICE_X70Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y71.D3      net (fanout=244)      2.934   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A4      net (fanout=39)       0.431   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A2      net (fanout=33)       1.545   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y160.A4     net (fanout=4)        3.452   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y160.CLK    Tas                   0.073   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.962ns (0.750ns logic, 12.212ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.847ns (Levels of Logic = 6)
  Clock Path Skew:      -1.357ns (1.610 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y78.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X70Y29.A4      net (fanout=68)       3.256   system/ipb_arb/src<1>
    SLICE_X70Y29.A       Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr271
    SLICE_X50Y71.D3      net (fanout=244)      2.934   user_ipb_mosi[0]_ipb_addr<4>
    SLICE_X50Y71.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X50Y71.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X50Y71.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A4      net (fanout=39)       0.431   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X51Y71.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A2      net (fanout=33)       1.545   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y84.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X42Y160.A4     net (fanout=4)        3.452   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X42Y160.CLK    Tas                   0.073   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.847ns (0.750ns logic, 12.097ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X19Y52.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y52.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X19Y52.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X19Y52.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_4 (SLICE_X40Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.053 - 0.044)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1 to system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.BQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_3
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1
    SLICE_X40Y57.A6      net (fanout=14)       0.073   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_1
    SLICE_X40Y57.CLK     Tah         (-Th)     0.076   system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_6
                                                       system/sram1_if/bist/prbsPatterGenerator/Mmux_parallel.pattern[6]_parallel.pattern[5]_mux_3_OUT51
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pattern_4
    -------------------------------------------------  ---------------------------
    Total                                      0.095ns (0.022ns logic, 0.073ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_12 (SLICE_X42Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_12 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.461 - 0.428)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_12 to system/sram1_if/bist/prbsPatterGenerator/pdata_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.CQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<13>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_12
    SLICE_X42Y58.AX      net (fanout=1)        0.097   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<12>
    SLICE_X42Y58.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<15>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_12
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X14Y35.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y91.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y91.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y91.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.262ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X60Y93.A3), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.114ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.903 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y87.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X61Y93.D4      net (fanout=1)        0.924   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<1>
    SLICE_X61Y93.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y93.C3      net (fanout=1)        0.588   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X61Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y93.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X60Y93.C5      net (fanout=2)        0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y93.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X60Y93.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.639ns logic, 2.475ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.050ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.903 - 0.959)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X61Y93.D1      net (fanout=4)        0.860   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X61Y93.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y93.C3      net (fanout=1)        0.588   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X61Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y93.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X60Y93.C5      net (fanout=2)        0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y93.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X60Y93.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (0.639ns logic, 2.411ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.933ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.903 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y87.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X61Y93.D6      net (fanout=1)        0.743   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<0>
    SLICE_X61Y93.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y93.C3      net (fanout=1)        0.588   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X61Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y93.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X60Y93.C5      net (fanout=2)        0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y93.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y93.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X60Y93.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.933ns (0.639ns logic, 2.294ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X67Y89.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.000ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.091 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y83.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X67Y87.B1      net (fanout=1)        0.716   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<8>
    SLICE_X67Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X67Y87.C5      net (fanout=1)        0.420   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X67Y87.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X67Y89.D5      net (fanout=1)        0.453   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X67Y89.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X67Y89.C5      net (fanout=2)        0.311   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X67Y89.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X67Y89.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X67Y89.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.805ns logic, 2.195ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.976ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.091 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y83.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X67Y87.B3      net (fanout=1)        0.692   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<9>
    SLICE_X67Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X67Y87.C5      net (fanout=1)        0.420   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X67Y87.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X67Y89.D5      net (fanout=1)        0.453   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X67Y89.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X67Y89.C5      net (fanout=2)        0.311   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X67Y89.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X67Y89.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X67Y89.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.976ns (0.805ns logic, 2.171ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.938ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.893 - 0.954)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y88.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X67Y87.B2      net (fanout=4)        0.610   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X67Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X67Y87.C5      net (fanout=1)        0.420   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X67Y87.CMUX    Tilo                  0.191   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X67Y89.D5      net (fanout=1)        0.453   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X67Y89.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X67Y89.C5      net (fanout=2)        0.311   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X67Y89.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X67Y89.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X67Y89.CLK     Tas                   0.073   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.938ns (0.849ns logic, 2.089ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X60Y93.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.892ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.903 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y87.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X61Y93.D4      net (fanout=1)        0.924   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<1>
    SLICE_X61Y93.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y93.C3      net (fanout=1)        0.588   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X61Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y93.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X60Y93.B5      net (fanout=2)        0.322   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y93.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X60Y93.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y93.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.892ns (0.639ns logic, 2.253ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.828ns (Levels of Logic = 5)
  Clock Path Skew:      -0.056ns (0.903 - 0.959)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X61Y93.D1      net (fanout=4)        0.860   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X61Y93.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y93.C3      net (fanout=1)        0.588   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X61Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y93.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X60Y93.B5      net (fanout=2)        0.322   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y93.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X60Y93.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y93.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.828ns (0.639ns logic, 2.189ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.711ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.903 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y87.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X61Y93.D6      net (fanout=1)        0.743   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<0>
    SLICE_X61Y93.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y93.C3      net (fanout=1)        0.588   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X61Y93.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y93.A5      net (fanout=1)        0.295   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y93.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<31>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X60Y93.B5      net (fanout=2)        0.322   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y93.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X60Y93.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X60Y93.CLK     Tas                   0.030   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.711ns (0.639ns logic, 2.072ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X64Y85.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y86.AQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X64Y85.AI      net (fanout=2)        0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X64Y85.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.028ns logic, 0.098ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC_D1 (SLICE_X60Y96.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_11 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.155ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.444 - 0.414)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_11 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.DQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_11
    SLICE_X60Y96.CX      net (fanout=3)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
    SLICE_X60Y96.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.155ns (0.045ns logic, 0.110ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB_D1 (SLICE_X60Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.444 - 0.414)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y95.BQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_9
    SLICE_X60Y96.BX      net (fanout=4)        0.114   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<9>
    SLICE_X60Y96.CLK     Tdh         (-Th)     0.051   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.047ns logic, 0.114ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y91.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y91.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y91.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm = 
PERIOD TIMEGRP         "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm"   
      TS_xpoint1_clk3_p PHASE 10.7285 ns HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm = PERIOD TIMEGRP
        "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm"
        TS_xpoint1_clk3_p PHASE 10.7285 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/L1A/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X56Y54.CLK
  Clock network: usr/ttc_inst/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/L1A/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X56Y54.CLK
  Clock network: usr/ttc_inst/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.521ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = 
PERIOD TIMEGRP         "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0" 
        TS_xpoint1_clk3_n PHASE 10.7285 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1043 paths analyzed, 166 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.085ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_8 (SLICE_X9Y64.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/ttc_inst/i_8 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.899ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (1.363 - 1.504)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/ttc_inst/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.A       Treg                  1.577   usr/ttc_inst/amc13_inst/Inst_TTC_decoder/L1A
                                                       usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X8Y61.A5       net (fanout=12)       2.152   usr/ttc_inst/l1accept
    SLICE_X8Y61.A        Tilo                  0.068   usr/ttc_inst/_n0031
                                                       usr/ttc_inst/_n00311
    SLICE_X9Y64.SR       net (fanout=3)        0.589   usr/ttc_inst/_n0031
    SLICE_X9Y64.CLK      Tsrck                 0.513   usr/ttc_inst/i<8>
                                                       usr/ttc_inst/i_8
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (2.158ns logic, 2.741ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_3 (FF)
  Destination:          usr/ttc_inst/i_8 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.085 - 0.101)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_3 to usr/ttc_inst/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y62.DQ       Tcko                  0.337   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/i_3
    SLICE_X8Y62.A1       net (fanout=2)        0.739   usr/ttc_inst/i<3>
    SLICE_X8Y62.COUT     Topcya                0.410   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<0>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X8Y63.CIN      net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X8Y63.CMUX     Tcinc                 0.264   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X8Y61.A4       net (fanout=2)        0.549   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X8Y61.A        Tilo                  0.068   usr/ttc_inst/_n0031
                                                       usr/ttc_inst/_n00311
    SLICE_X9Y64.SR       net (fanout=3)        0.589   usr/ttc_inst/_n0031
    SLICE_X9Y64.CLK      Tsrck                 0.513   usr/ttc_inst/i<8>
                                                       usr/ttc_inst/i_8
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (1.592ns logic, 1.877ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_7 (FF)
  Destination:          usr/ttc_inst/i_8 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.325ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.085 - 0.103)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_7 to usr/ttc_inst/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y63.DQ       Tcko                  0.337   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_7
    SLICE_X8Y62.B2       net (fanout=2)        0.599   usr/ttc_inst/i<7>
    SLICE_X8Y62.COUT     Topcyb                0.406   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<1>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X8Y63.CIN      net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X8Y63.CMUX     Tcinc                 0.264   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X8Y61.A4       net (fanout=2)        0.549   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X8Y61.A        Tilo                  0.068   usr/ttc_inst/_n0031
                                                       usr/ttc_inst/_n00311
    SLICE_X9Y64.SR       net (fanout=3)        0.589   usr/ttc_inst/_n0031
    SLICE_X9Y64.CLK      Tsrck                 0.513   usr/ttc_inst/i<8>
                                                       usr/ttc_inst/i_8
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.588ns logic, 1.737ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_8 (SLICE_X9Y64.CIN), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/ttc_inst/i_8 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.784ns (Levels of Logic = 2)
  Clock Path Skew:      -0.141ns (1.363 - 1.504)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/ttc_inst/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.A       Treg                  1.577   usr/ttc_inst/amc13_inst/Inst_TTC_decoder/L1A
                                                       usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X9Y63.A2       net (fanout=12)       2.704   usr/ttc_inst/l1accept
    SLICE_X9Y63.COUT     Topcya                0.409   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/Mcount_i_lut<4>
                                                       usr/ttc_inst/Mcount_i_cy<7>
    SLICE_X9Y64.CIN      net (fanout=1)        0.000   usr/ttc_inst/Mcount_i_cy<7>
    SLICE_X9Y64.CLK      Tcinck                0.094   usr/ttc_inst/i<8>
                                                       usr/ttc_inst/Mcount_i_xor<8>
                                                       usr/ttc_inst/i_8
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (2.080ns logic, 2.704ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/ttc_inst/i_8 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.652ns (Levels of Logic = 2)
  Clock Path Skew:      -0.141ns (1.363 - 1.504)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/ttc_inst/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.A       Treg                  1.577   usr/ttc_inst/amc13_inst/Inst_TTC_decoder/L1A
                                                       usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X9Y63.B1       net (fanout=12)       2.577   usr/ttc_inst/l1accept
    SLICE_X9Y63.COUT     Topcyb                0.404   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/Mcount_i_lut<5>
                                                       usr/ttc_inst/Mcount_i_cy<7>
    SLICE_X9Y64.CIN      net (fanout=1)        0.000   usr/ttc_inst/Mcount_i_cy<7>
    SLICE_X9Y64.CLK      Tcinck                0.094   usr/ttc_inst/i<8>
                                                       usr/ttc_inst/Mcount_i_xor<8>
                                                       usr/ttc_inst/i_8
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (2.075ns logic, 2.577ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/ttc_inst/i_8 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.606ns (Levels of Logic = 3)
  Clock Path Skew:      -0.141ns (1.363 - 1.504)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/ttc_inst/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.A       Treg                  1.577   usr/ttc_inst/amc13_inst/Inst_TTC_decoder/L1A
                                                       usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X9Y62.B1       net (fanout=12)       2.453   usr/ttc_inst/l1accept
    SLICE_X9Y62.COUT     Topcyb                0.404   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/Mcount_i_lut<1>
                                                       usr/ttc_inst/Mcount_i_cy<3>
    SLICE_X9Y63.CIN      net (fanout=1)        0.000   usr/ttc_inst/Mcount_i_cy<3>
    SLICE_X9Y63.COUT     Tbyp                  0.078   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/Mcount_i_cy<7>
    SLICE_X9Y64.CIN      net (fanout=1)        0.000   usr/ttc_inst/Mcount_i_cy<7>
    SLICE_X9Y64.CLK      Tcinck                0.094   usr/ttc_inst/i<8>
                                                       usr/ttc_inst/Mcount_i_xor<8>
                                                       usr/ttc_inst/i_8
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (2.153ns logic, 2.453ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_4 (SLICE_X9Y63.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/ttc_inst/i_4 (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.780ns (Levels of Logic = 1)
  Clock Path Skew:      -0.142ns (1.362 - 1.504)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/ttc_inst/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.A       Treg                  1.577   usr/ttc_inst/amc13_inst/Inst_TTC_decoder/L1A
                                                       usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X8Y61.A5       net (fanout=12)       2.152   usr/ttc_inst/l1accept
    SLICE_X8Y61.A        Tilo                  0.068   usr/ttc_inst/_n0031
                                                       usr/ttc_inst/_n00311
    SLICE_X9Y63.SR       net (fanout=3)        0.470   usr/ttc_inst/_n0031
    SLICE_X9Y63.CLK      Tsrck                 0.513   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_4
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (2.158ns logic, 2.622ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_3 (FF)
  Destination:          usr/ttc_inst/i_4 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.350ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.084 - 0.101)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_3 to usr/ttc_inst/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y62.DQ       Tcko                  0.337   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/i_3
    SLICE_X8Y62.A1       net (fanout=2)        0.739   usr/ttc_inst/i<3>
    SLICE_X8Y62.COUT     Topcya                0.410   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<0>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X8Y63.CIN      net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X8Y63.CMUX     Tcinc                 0.264   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X8Y61.A4       net (fanout=2)        0.549   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X8Y61.A        Tilo                  0.068   usr/ttc_inst/_n0031
                                                       usr/ttc_inst/_n00311
    SLICE_X9Y63.SR       net (fanout=3)        0.470   usr/ttc_inst/_n0031
    SLICE_X9Y63.CLK      Tsrck                 0.513   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_4
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.592ns logic, 1.758ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_8 (FF)
  Destination:          usr/ttc_inst/i_4 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.218ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.084 - 0.104)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_8 to usr/ttc_inst/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y64.AQ       Tcko                  0.337   usr/ttc_inst/i<8>
                                                       usr/ttc_inst/i_8
    SLICE_X8Y62.B1       net (fanout=2)        0.611   usr/ttc_inst/i<8>
    SLICE_X8Y62.COUT     Topcyb                0.406   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<1>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X8Y63.CIN      net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X8Y63.CMUX     Tcinc                 0.264   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X8Y61.A4       net (fanout=2)        0.549   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X8Y61.A        Tilo                  0.068   usr/ttc_inst/_n0031
                                                       usr/ttc_inst/_n00311
    SLICE_X9Y63.SR       net (fanout=3)        0.470   usr/ttc_inst/_n0031
    SLICE_X9Y63.CLK      Tsrck                 0.513   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_4
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (1.588ns logic, 1.630ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0"
        TS_xpoint1_clk3_n PHASE 10.7285 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/clock_bridge_trigger_inst/strobe (SLICE_X83Y25.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_inst/clock_bridge_trigger_inst/strobe (FF)
  Destination:          usr/ttc_inst/clock_bridge_trigger_inst/strobe (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_inst/tcc_clock rising at 48.153ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_inst/clock_bridge_trigger_inst/strobe to usr/ttc_inst/clock_bridge_trigger_inst/strobe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y25.AQ      Tcko                  0.098   usr/ttc_inst/clock_bridge_trigger_inst/strobe
                                                       usr/ttc_inst/clock_bridge_trigger_inst/strobe
    SLICE_X83Y25.A5      net (fanout=3)        0.071   usr/ttc_inst/clock_bridge_trigger_inst/strobe
    SLICE_X83Y25.CLK     Tah         (-Th)     0.056   usr/ttc_inst/clock_bridge_trigger_inst/strobe
                                                       usr/ttc_inst/clock_bridge_trigger_inst/strobe_glue_set
                                                       usr/ttc_inst/clock_bridge_trigger_inst/strobe
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_4 (SLICE_X9Y63.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_inst/i_4 (FF)
  Destination:          usr/ttc_inst/i_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_inst/tcc_clock rising at 48.153ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_inst/i_4 to usr/ttc_inst/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y63.AQ       Tcko                  0.098   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_4
    SLICE_X9Y63.A5       net (fanout=2)        0.066   usr/ttc_inst/i<4>
    SLICE_X9Y63.CLK      Tah         (-Th)     0.017   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/Mcount_i_lut<4>
                                                       usr/ttc_inst/Mcount_i_cy<7>
                                                       usr/ttc_inst/i_4
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.081ns logic, 0.066ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_6 (SLICE_X9Y63.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_inst/i_6 (FF)
  Destination:          usr/ttc_inst/i_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_inst/tcc_clock rising at 48.153ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_inst/i_6 to usr/ttc_inst/i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y63.CQ       Tcko                  0.098   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_6
    SLICE_X9Y63.C5       net (fanout=2)        0.066   usr/ttc_inst/i<6>
    SLICE_X9Y63.CLK      Tah         (-Th)     0.013   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/Mcount_i_lut<6>
                                                       usr/ttc_inst/Mcount_i_cy<7>
                                                       usr/ttc_inst/i_6
    -------------------------------------------------  ---------------------------
    Total                                      0.151ns (0.085ns logic, 0.066ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0"
        TS_xpoint1_clk3_n PHASE 10.7285 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/L1A/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X56Y54.CLK
  Clock network: usr/ttc_inst/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/L1A/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X56Y54.CLK
  Clock network: usr/ttc_inst/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.521ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.295ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  25.705ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.295ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y109.A4     net (fanout=5)        4.712   user_ip_addr<3>
    SLICE_X36Y109.AMUX   Tilo                  0.190   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X36Y109.SR     net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X36Y109.CLK    Trck                  0.254   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.295ns (1.204ns logic, 5.091ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y109.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  25.982ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.018ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y109.A4     net (fanout=5)        4.712   user_ip_addr<3>
    SLICE_X36Y109.A      Tilo                  0.068   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X36Y109.CLK    net (fanout=2)        0.478   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (0.828ns logic, 5.190ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.902ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.902ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y109.A4     net (fanout=5)        2.256   user_ip_addr<3>
    SLICE_X36Y109.AMUX   Tilo                  0.079   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X36Y109.SR     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X36Y109.CLK    Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (0.499ns logic, 2.403ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X36Y109.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.849ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.849ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X36Y109.A4     net (fanout=5)        2.256   user_ip_addr<3>
    SLICE_X36Y109.A      Tilo                  0.034   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X36Y109.CLK    net (fanout=2)        0.193   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.400ns logic, 2.449ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.050ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X31Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  25.950ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.050ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X30Y105.A2     net (fanout=5)        4.629   user_ip_addr<2>
    SLICE_X30Y105.AMUX   Tilo                  0.196   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X31Y106.SR     net (fanout=2)        0.230   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X31Y106.CLK    Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.050ns (1.191ns logic, 4.859ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X31Y106.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.136ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.864ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X30Y105.A2     net (fanout=5)        4.629   user_ip_addr<2>
    SLICE_X30Y105.A      Tilo                  0.068   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X31Y106.CLK    net (fanout=2)        0.469   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      5.864ns (0.766ns logic, 5.098ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X31Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.587ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.587ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X30Y105.A2     net (fanout=5)        2.037   user_ip_addr<2>
    SLICE_X30Y105.AMUX   Tilo                  0.075   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X31Y106.SR     net (fanout=2)        0.088   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X31Y106.CLK    Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (0.462ns logic, 2.125ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X31Y106.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.572ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.572ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X30Y105.A2     net (fanout=5)        2.037   user_ip_addr<2>
    SLICE_X30Y105.A      Tilo                  0.034   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X31Y106.CLK    net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.572ns (0.346ns logic, 2.226ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.036ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X30Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  25.964ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      6.036ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X31Y102.A5     net (fanout=5)        4.422   user_ip_addr<1>
    SLICE_X31Y102.AMUX   Tilo                  0.193   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X30Y102.SR     net (fanout=2)        0.473   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X30Y102.CLK    Trck                  0.254   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.036ns (1.141ns logic, 4.895ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X30Y102.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.267ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.733ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X31Y102.A5     net (fanout=5)        4.422   user_ip_addr<1>
    SLICE_X31Y102.A      Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X30Y102.CLK    net (fanout=2)        0.549   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      5.733ns (0.762ns logic, 4.971ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X30Y102.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.579ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.579ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X31Y102.A5     net (fanout=5)        1.957   user_ip_addr<1>
    SLICE_X31Y102.AMUX   Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X30Y102.SR     net (fanout=2)        0.181   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X30Y102.CLK    Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.579ns (0.441ns logic, 2.138ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X30Y102.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.564ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.564ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X31Y102.A5     net (fanout=5)        1.957   user_ip_addr<1>
    SLICE_X31Y102.A      Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X30Y102.CLK    net (fanout=2)        0.264   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (0.343ns logic, 2.221ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.121ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X32Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.879ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.121ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X32Y97.B5      net (fanout=5)        3.662   user_ip_addr<3>
    SLICE_X32Y97.BMUX    Tilo                  0.205   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X32Y97.SR      net (fanout=2)        0.240   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X32Y97.CLK     Trck                  0.254   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (1.219ns logic, 3.902ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X32Y97.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.145ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.855ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X32Y97.B5      net (fanout=5)        3.662   user_ip_addr<3>
    SLICE_X32Y97.B       Tilo                  0.068   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X32Y97.CLK     net (fanout=2)        0.365   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (0.828ns logic, 4.027ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X32Y97.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.306ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      2.306ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X32Y97.B5      net (fanout=5)        1.712   user_ip_addr<3>
    SLICE_X32Y97.BMUX    Tilo                  0.083   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X32Y97.SR      net (fanout=2)        0.091   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X32Y97.CLK     Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (0.503ns logic, 1.803ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X32Y97.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.260ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      2.260ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X32Y97.B5      net (fanout=5)        1.712   user_ip_addr<3>
    SLICE_X32Y97.B       Tilo                  0.034   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X32Y97.CLK     net (fanout=2)        0.148   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (0.400ns logic, 1.860ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.558ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X26Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.442ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.558ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y97.A2      net (fanout=5)        4.031   user_ip_addr<2>
    SLICE_X26Y97.AMUX    Tilo                  0.196   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X26Y97.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X26Y97.CLK     Trck                  0.254   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.558ns (1.148ns logic, 4.410ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X26Y97.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.711ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.289ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y97.A2      net (fanout=5)        4.031   user_ip_addr<2>
    SLICE_X26Y97.A       Tilo                  0.068   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X26Y97.CLK     net (fanout=2)        0.492   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (0.766ns logic, 4.523ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X26Y97.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.362ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      2.362ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y97.A2      net (fanout=5)        1.774   user_ip_addr<2>
    SLICE_X26Y97.AMUX    Tilo                  0.075   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X26Y97.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X26Y97.CLK     Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (0.441ns logic, 1.921ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X26Y97.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.327ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      2.327ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y97.A2      net (fanout=5)        1.774   user_ip_addr<2>
    SLICE_X26Y97.A       Tilo                  0.034   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X26Y97.CLK     net (fanout=2)        0.207   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.346ns logic, 1.981ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.238ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X25Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.762ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.238ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X25Y97.D5      net (fanout=5)        3.828   user_ip_addr<1>
    SLICE_X25Y97.DMUX    Tilo                  0.191   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X25Y96.SR      net (fanout=2)        0.228   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X25Y96.CLK     Trck                  0.297   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.238ns (1.182ns logic, 4.056ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X25Y96.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.068ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X25Y97.D5      net (fanout=5)        3.828   user_ip_addr<1>
    SLICE_X25Y97.D       Tilo                  0.068   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X25Y96.CLK     net (fanout=2)        0.342   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (0.762ns logic, 4.170ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X25Y96.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.241ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      2.241ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X25Y97.D5      net (fanout=5)        1.692   user_ip_addr<1>
    SLICE_X25Y97.DMUX    Tilo                  0.078   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X25Y96.SR      net (fanout=2)        0.087   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X25Y96.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.462ns logic, 1.779ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X25Y96.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.174ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      2.174ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X25Y97.D5      net (fanout=5)        1.692   user_ip_addr<1>
    SLICE_X25Y97.D       Tilo                  0.034   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X25Y96.CLK     net (fanout=2)        0.139   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (0.343ns logic, 1.831ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.877ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X23Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.123ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.877ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y110.A4     net (fanout=5)        4.266   user_ip_addr<0>
    SLICE_X22Y110.AMUX   Tilo                  0.190   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X23Y110.SR     net (fanout=2)        0.383   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X23Y110.CLK    Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.877ns (1.228ns logic, 4.649ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X23Y110.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.377ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.623ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y110.A4     net (fanout=5)        4.266   user_ip_addr<0>
    SLICE_X22Y110.A      Tilo                  0.068   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X23Y110.CLK    net (fanout=2)        0.548   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (0.809ns logic, 4.814ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X23Y110.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.502ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.502ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y110.A4     net (fanout=5)        1.848   user_ip_addr<0>
    SLICE_X22Y110.AMUX   Tilo                  0.079   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X23Y110.SR     net (fanout=2)        0.151   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X23Y110.CLK    Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (0.503ns logic, 1.999ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X23Y110.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.494ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.494ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y110.A4     net (fanout=5)        1.848   user_ip_addr<0>
    SLICE_X22Y110.A      Tilo                  0.034   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X23Y110.CLK    net (fanout=2)        0.263   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (0.383ns logic, 2.111ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.342ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X20Y105.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.658ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.342ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X20Y105.A5     net (fanout=5)        3.772   user_ip_addr<0>
    SLICE_X20Y105.AMUX   Tilo                  0.196   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X20Y105.SR     net (fanout=2)        0.379   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X20Y105.CLK    Trck                  0.254   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.342ns (1.191ns logic, 4.151ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X20Y105.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.941ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.059ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X20Y105.A5     net (fanout=5)        3.772   user_ip_addr<0>
    SLICE_X20Y105.A      Tilo                  0.068   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X20Y105.CLK    net (fanout=2)        0.478   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      5.059ns (0.809ns logic, 4.250ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X20Y105.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.290ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.290ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X20Y105.A5     net (fanout=5)        1.661   user_ip_addr<0>
    SLICE_X20Y105.AMUX   Tilo                  0.079   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X20Y105.SR     net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X20Y105.CLK    Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.482ns logic, 1.808ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X20Y105.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.237ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.237ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X20Y105.A5     net (fanout=5)        1.661   user_ip_addr<0>
    SLICE_X20Y105.A      Tilo                  0.034   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X20Y105.CLK    net (fanout=2)        0.193   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (0.383ns logic, 1.854ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.120ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X17Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y67.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X17Y56.C3      net (fanout=5)        0.940   system/regs_from_ipbus<11><12>
    SLICE_X17Y56.CMUX    Tilo                  0.179   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X17Y55.SR      net (fanout=2)        0.367   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X17Y55.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.120ns (0.813ns logic, 1.307ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X17Y55.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.305ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.695ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y67.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X17Y56.C3      net (fanout=5)        0.940   system/regs_from_ipbus<11><12>
    SLICE_X17Y56.C       Tilo                  0.068   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X17Y55.CLK     net (fanout=2)        0.350   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.695ns (0.405ns logic, 1.290ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X17Y55.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y67.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X17Y56.C3      net (fanout=5)        0.381   system/regs_from_ipbus<11><12>
    SLICE_X17Y56.CMUX    Tilo                  0.078   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X17Y55.SR      net (fanout=2)        0.142   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X17Y55.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.251ns logic, 0.523ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X17Y55.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.654ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y67.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X17Y56.C3      net (fanout=5)        0.381   system/regs_from_ipbus<11><12>
    SLICE_X17Y56.C       Tilo                  0.034   system/spi/sck_P
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X17Y55.CLK     net (fanout=2)        0.141   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.132ns logic, 0.522ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.823ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X14Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.177ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.823ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y102.D5     net (fanout=5)        3.439   user_ip_addr<1>
    SLICE_X14Y102.DMUX   Tilo                  0.196   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X14Y102.SR     net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X14Y102.CLK    Trck                  0.254   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.823ns (1.144ns logic, 3.679ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X14Y102.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.331ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.669ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y102.D5     net (fanout=5)        3.439   user_ip_addr<1>
    SLICE_X14Y102.D      Tilo                  0.068   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X14Y102.CLK    net (fanout=2)        0.468   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (0.762ns logic, 3.907ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X14Y102.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.014ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.014ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y102.D5     net (fanout=5)        1.479   user_ip_addr<1>
    SLICE_X14Y102.DMUX   Tilo                  0.081   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X14Y102.SR     net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X14Y102.CLK    Tremck      (-Th)    -0.054   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.014ns (0.444ns logic, 1.570ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X14Y102.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.011ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.011ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y102.D5     net (fanout=5)        1.479   user_ip_addr<1>
    SLICE_X14Y102.D      Tilo                  0.034   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X14Y102.CLK    net (fanout=2)        0.189   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (0.343ns logic, 1.668ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.241ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X18Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.759ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X19Y103.D4     net (fanout=5)        3.802   user_ip_addr<3>
    SLICE_X19Y103.DMUX   Tilo                  0.186   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X18Y103.SR     net (fanout=2)        0.239   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X18Y103.CLK    Trck                  0.254   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.200ns logic, 4.041ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X18Y103.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.007ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.993ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X19Y103.D4     net (fanout=5)        3.802   user_ip_addr<3>
    SLICE_X19Y103.D      Tilo                  0.068   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X18Y103.CLK    net (fanout=2)        0.363   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (0.828ns logic, 4.165ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X18Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.308ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.308ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X19Y103.D4     net (fanout=5)        1.720   user_ip_addr<3>
    SLICE_X19Y103.DMUX   Tilo                  0.078   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X18Y103.SR     net (fanout=2)        0.090   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X18Y103.CLK    Tremck      (-Th)    -0.054   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (0.498ns logic, 1.810ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X18Y103.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.266ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.266ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X19Y103.D4     net (fanout=5)        1.720   user_ip_addr<3>
    SLICE_X19Y103.D      Tilo                  0.034   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X18Y103.CLK    net (fanout=2)        0.146   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (0.400ns logic, 1.866ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.883ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X16Y102.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.117ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X16Y102.A5     net (fanout=5)        3.356   user_ip_addr<2>
    SLICE_X16Y102.AMUX   Tilo                  0.196   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X16Y102.SR     net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X16Y102.CLK    Trck                  0.254   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (1.148ns logic, 3.735ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X16Y102.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.402ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.598ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X16Y102.A5     net (fanout=5)        3.356   user_ip_addr<2>
    SLICE_X16Y102.A      Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X16Y102.CLK    net (fanout=2)        0.476   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (0.766ns logic, 3.832ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X16Y102.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.064ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.064ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X16Y102.A5     net (fanout=5)        1.472   user_ip_addr<2>
    SLICE_X16Y102.AMUX   Tilo                  0.079   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X16Y102.SR     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X16Y102.CLK    Tremck      (-Th)    -0.054   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.445ns logic, 1.619ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X16Y102.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.007ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.007ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X16Y102.A5     net (fanout=5)        1.472   user_ip_addr<2>
    SLICE_X16Y102.A      Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X16Y102.CLK    net (fanout=2)        0.189   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      2.007ns (0.346ns logic, 1.661ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.037ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X12Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.963ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.037ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X15Y104.A5     net (fanout=5)        3.491   user_ip_addr<0>
    SLICE_X15Y104.AMUX   Tilo                  0.193   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X12Y104.SR     net (fanout=2)        0.358   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X12Y104.CLK    Trck                  0.254   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (1.188ns logic, 3.849ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X12Y104.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.327ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X15Y104.A5     net (fanout=5)        3.491   user_ip_addr<0>
    SLICE_X15Y104.A      Tilo                  0.068   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X12Y104.CLK    net (fanout=2)        0.373   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (0.809ns logic, 3.864ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X12Y104.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.159ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.159ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X15Y104.A5     net (fanout=5)        1.542   user_ip_addr<0>
    SLICE_X15Y104.AMUX   Tilo                  0.078   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X12Y104.SR     net (fanout=2)        0.136   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X12Y104.CLK    Tremck      (-Th)    -0.054   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (0.481ns logic, 1.678ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X12Y104.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.083ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.083ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X15Y104.A5     net (fanout=5)        1.542   user_ip_addr<0>
    SLICE_X15Y104.A      Tilo                  0.034   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X12Y104.CLK    net (fanout=2)        0.158   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (0.383ns logic, 1.700ns route)
                                                       (18.4% logic, 81.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.311ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X20Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.689ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.311ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_831_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X20Y99.B2      net (fanout=5)        3.727   user_ip_addr<3>
    SLICE_X20Y99.BMUX    Tilo                  0.205   system/i2c_s/reset_regs_i[10][3]_AND_831_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_832_o1
    SLICE_X20Y101.SR     net (fanout=2)        0.365   system/i2c_s/reset_regs_i[10][3]_AND_832_o
    SLICE_X20Y101.CLK    Trck                  0.254   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.311ns (1.219ns logic, 4.092ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X20Y101.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.065ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.935ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X20Y99.B2      net (fanout=5)        3.727   user_ip_addr<3>
    SLICE_X20Y99.B       Tilo                  0.068   system/i2c_s/reset_regs_i[10][3]_AND_831_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_831_o1
    SLICE_X20Y101.CLK    net (fanout=2)        0.380   system/i2c_s/reset_regs_i[10][3]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (0.828ns logic, 4.107ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X20Y101.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.336ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      2.336ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_831_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X20Y99.B2      net (fanout=5)        1.684   user_ip_addr<3>
    SLICE_X20Y99.BMUX    Tilo                  0.079   system/i2c_s/reset_regs_i[10][3]_AND_831_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_832_o1
    SLICE_X20Y101.SR     net (fanout=2)        0.153   system/i2c_s/reset_regs_i[10][3]_AND_832_o
    SLICE_X20Y101.CLK    Tremck      (-Th)    -0.054   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (0.499ns logic, 1.837ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X20Y101.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.248ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      2.248ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X20Y99.B2      net (fanout=5)        1.684   user_ip_addr<3>
    SLICE_X20Y99.B       Tilo                  0.034   system/i2c_s/reset_regs_i[10][3]_AND_831_o
                                                       system/i2c_s/reset_regs_i[10][3]_AND_831_o1
    SLICE_X20Y101.CLK    net (fanout=2)        0.164   system/i2c_s/reset_regs_i[10][3]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (0.400ns logic, 1.848ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.365ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X16Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.635ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.365ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_837_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X17Y104.A4     net (fanout=5)        3.598   user_ip_addr<0>
    SLICE_X17Y104.AMUX   Tilo                  0.186   system/i2c_s/reset_regs_i[10][0]_AND_837_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_838_o1
    SLICE_X16Y104.SR     net (fanout=2)        0.586   system/i2c_s/reset_regs_i[10][0]_AND_838_o
    SLICE_X16Y104.CLK    Trck                  0.254   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.365ns (1.181ns logic, 4.184ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X16Y104.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.112ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.888ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X17Y104.A4     net (fanout=5)        3.598   user_ip_addr<0>
    SLICE_X17Y104.A      Tilo                  0.068   system/i2c_s/reset_regs_i[10][0]_AND_837_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_837_o1
    SLICE_X16Y104.CLK    net (fanout=2)        0.481   system/i2c_s/reset_regs_i[10][0]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (0.809ns logic, 4.079ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X16Y104.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.285ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      2.285ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_837_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X17Y104.A4     net (fanout=5)        1.578   user_ip_addr<0>
    SLICE_X17Y104.AMUX   Tilo                  0.078   system/i2c_s/reset_regs_i[10][0]_AND_837_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_838_o1
    SLICE_X16Y104.SR     net (fanout=2)        0.226   system/i2c_s/reset_regs_i[10][0]_AND_838_o
    SLICE_X16Y104.CLK    Tremck      (-Th)    -0.054   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.285ns (0.481ns logic, 1.804ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X16Y104.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.157ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      2.157ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X17Y104.A4     net (fanout=5)        1.578   user_ip_addr<0>
    SLICE_X17Y104.A      Tilo                  0.034   system/i2c_s/reset_regs_i[10][0]_AND_837_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_837_o1
    SLICE_X16Y104.CLK    net (fanout=2)        0.196   system/i2c_s/reset_regs_i[10][0]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      2.157ns (0.383ns logic, 1.774ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.697ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X21Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.303ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_833_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X20Y100.D5     net (fanout=5)        3.266   user_ip_addr<2>
    SLICE_X20Y100.DMUX   Tilo                  0.196   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_834_o1
    SLICE_X21Y100.SR     net (fanout=2)        0.240   system/i2c_s/reset_regs_i[10][2]_AND_834_o
    SLICE_X21Y100.CLK    Trck                  0.297   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (1.191ns logic, 3.506ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X21Y100.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.476ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.524ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X20Y100.D5     net (fanout=5)        3.266   user_ip_addr<2>
    SLICE_X20Y100.D      Tilo                  0.068   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_833_o1
    SLICE_X21Y100.CLK    net (fanout=2)        0.492   system/i2c_s/reset_regs_i[10][2]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (0.766ns logic, 3.758ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X21Y100.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.001ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      2.001ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_833_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X20Y100.D5     net (fanout=5)        1.442   user_ip_addr<2>
    SLICE_X20Y100.DMUX   Tilo                  0.081   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_834_o1
    SLICE_X21Y100.SR     net (fanout=2)        0.091   system/i2c_s/reset_regs_i[10][2]_AND_834_o
    SLICE_X21Y100.CLK    Tremck      (-Th)    -0.075   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.468ns logic, 1.533ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X21Y100.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.984ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      1.984ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X20Y100.D5     net (fanout=5)        1.442   user_ip_addr<2>
    SLICE_X20Y100.D      Tilo                  0.034   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_833_o1
    SLICE_X21Y100.CLK    net (fanout=2)        0.196   system/i2c_s/reset_regs_i[10][2]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      1.984ns (0.346ns logic, 1.638ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.133ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X19Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.867ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.133ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_835_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y100.A4     net (fanout=5)        3.573   user_ip_addr<1>
    SLICE_X18Y100.AMUX   Tilo                  0.190   system/i2c_s/reset_regs_i[10][1]_AND_835_o
                                                       system/i2c_s/reset_regs_i[10][1]_AND_836_o1
    SLICE_X19Y100.SR     net (fanout=2)        0.379   system/i2c_s/reset_regs_i[10][1]_AND_836_o
    SLICE_X19Y100.CLK    Trck                  0.297   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.133ns (1.181ns logic, 3.952ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X19Y100.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.188ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y100.A4     net (fanout=5)        3.573   user_ip_addr<1>
    SLICE_X18Y100.A      Tilo                  0.068   system/i2c_s/reset_regs_i[10][1]_AND_835_o
                                                       system/i2c_s/reset_regs_i[10][1]_AND_835_o1
    SLICE_X19Y100.CLK    net (fanout=2)        0.477   system/i2c_s/reset_regs_i[10][1]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (0.762ns logic, 4.050ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X19Y100.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.166ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      2.166ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_835_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y100.A4     net (fanout=5)        1.556   user_ip_addr<1>
    SLICE_X18Y100.AMUX   Tilo                  0.079   system/i2c_s/reset_regs_i[10][1]_AND_835_o
                                                       system/i2c_s/reset_regs_i[10][1]_AND_836_o1
    SLICE_X19Y100.SR     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[10][1]_AND_836_o
    SLICE_X19Y100.CLK    Tremck      (-Th)    -0.075   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (0.463ns logic, 1.703ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X19Y100.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.091ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      2.091ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y100.A4     net (fanout=5)        1.556   user_ip_addr<1>
    SLICE_X18Y100.A      Tilo                  0.034   system/i2c_s/reset_regs_i[10][1]_AND_835_o
                                                       system/i2c_s/reset_regs_i[10][1]_AND_835_o1
    SLICE_X19Y100.CLK    net (fanout=2)        0.192   system/i2c_s/reset_regs_i[10][1]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (0.343ns logic, 1.748ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.597ns|            0|            0|            0|     30973781|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      5.597ns|            0|            0|         2456|     30971291|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.606ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     22.389ns|          N/A|            0|            0|     30735445|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.619ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      6.295ns|            0|            0|            0|           34|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      6.295ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      6.050ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      6.036ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_3_L|     32.000ns|      5.121ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_2_L|     32.000ns|      5.558ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_1_L|     32.000ns|      5.238ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      5.877ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_0_L|     32.000ns|      5.342ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.120ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.823ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      5.241ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.883ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      5.037ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_10_3_LD|     32.000ns|      5.311ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_0_LD|     32.000ns|      5.365ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_2_LD|     32.000ns|      4.697ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_1_LD|     32.000ns|      5.133ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.572ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.572ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.262ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     24.950ns|     10.000ns|     10.000ns|            0|            0|            0|         1043|
| TS_xpoint1_clk3_n             |     24.950ns|     10.000ns|      5.085ns|            0|            0|            0|         1043|
|  TS_usr_ttc_inst_amc13_inst_In|     24.950ns|      5.085ns|          N/A|            0|            0|         1043|            0|
|  st_TTC_decoder_TTC_CLK_dcm_0 |             |             |             |             |             |             |             |
| TS_usr_ttc_inst_amc13_inst_Ins|     24.950ns|      1.700ns|          N/A|            0|            0|            0|            0|
| t_TTC_decoder_TTC_CLK_dcm     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.389|         |         |         |
clk125_2_p     |   22.389|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.389|         |         |         |
clk125_2_p     |   22.389|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.323|    1.323|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.333|    1.333|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.250|    1.250|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.268|    1.268|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.145|         |         |         |
xpoint1_clk1_p |    5.145|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.145|         |         |         |
xpoint1_clk1_p |    5.145|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    5.085|         |         |         |
xpoint1_clk3_p |    5.085|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    5.085|         |         |         |
xpoint1_clk3_p |    5.085|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31098182 paths, 0 nets, and 74414 connections

Design statistics:
   Minimum period:  22.389ns{1}   (Maximum frequency:  44.665MHz)
   Maximum path delay from/to any node:   6.295ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 12 10:11:54 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 844 MB



