// Seed: 3494187453
module module_0 (
    input  wand id_0,
    output tri0 id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4
);
  module_0 modCall_1 (
      id_3,
      id_1
  );
  wire id_6, id_7, id_8, id_9;
endmodule
module module_2 (
    output tri id_0,
    output wire id_1,
    output wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8
);
  tri0 id_10;
  assign id_1 = id_6 / id_10;
  wor id_11 = id_10, id_12;
  supply1 id_13;
  wire id_14;
  assign id_10 = 1;
  wire id_15;
  wire id_16;
  assign id_8 = 1;
  wor  id_17;
  wire id_18;
  assign id_17 = id_13;
  id_19 :
  assert property (@(negedge 1) (id_13))
  else;
endmodule
