-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
-- Date        : Thu Sep 19 15:05:45 2024
-- Host        : ug3 running 64-bit Ubuntu 18.04.6 LTS
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ jtag_axi_test_rhd_diff_to_single_0_0_stub.vhdl
-- Design      : jtag_axi_test_rhd_diff_to_single_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    MISO1_I_P : in STD_LOGIC;
    MISO1_I_N : in STD_LOGIC;
    MISO1_I : out STD_LOGIC;
    MISO2_I_P : in STD_LOGIC;
    MISO2_I_N : in STD_LOGIC;
    MISO2_I : out STD_LOGIC;
    MISO1_J_P : in STD_LOGIC;
    MISO1_J_N : in STD_LOGIC;
    MISO1_J : out STD_LOGIC;
    MISO2_J_P : in STD_LOGIC;
    MISO2_J_N : in STD_LOGIC;
    MISO2_J : out STD_LOGIC;
    MISO1_K_P : in STD_LOGIC;
    MISO1_K_N : in STD_LOGIC;
    MISO1_K : out STD_LOGIC;
    MISO2_K_P : in STD_LOGIC;
    MISO2_K_N : in STD_LOGIC;
    MISO2_K : out STD_LOGIC;
    MISO1_L_P : in STD_LOGIC;
    MISO1_L_N : in STD_LOGIC;
    MISO1_L : out STD_LOGIC;
    MISO2_L_P : in STD_LOGIC;
    MISO2_L_N : in STD_LOGIC;
    MISO2_L : out STD_LOGIC;
    MISO1_M_P : in STD_LOGIC;
    MISO1_M_N : in STD_LOGIC;
    MISO1_M : out STD_LOGIC;
    MISO2_M_P : in STD_LOGIC;
    MISO2_M_N : in STD_LOGIC;
    MISO2_M : out STD_LOGIC;
    MISO1_N_P : in STD_LOGIC;
    MISO1_N_N : in STD_LOGIC;
    MISO1_N : out STD_LOGIC;
    MISO2_N_P : in STD_LOGIC;
    MISO2_N_N : in STD_LOGIC;
    MISO2_N : out STD_LOGIC;
    MISO1_O_P : in STD_LOGIC;
    MISO1_O_N : in STD_LOGIC;
    MISO1_O : out STD_LOGIC;
    MISO2_O_P : in STD_LOGIC;
    MISO2_O_N : in STD_LOGIC;
    MISO2_O : out STD_LOGIC;
    MISO1_P_P : in STD_LOGIC;
    MISO1_P_N : in STD_LOGIC;
    MISO1_P : out STD_LOGIC;
    MISO2_P_P : in STD_LOGIC;
    MISO2_P_N : in STD_LOGIC;
    MISO2_P : out STD_LOGIC
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "MISO1_I_P,MISO1_I_N,MISO1_I,MISO2_I_P,MISO2_I_N,MISO2_I,MISO1_J_P,MISO1_J_N,MISO1_J,MISO2_J_P,MISO2_J_N,MISO2_J,MISO1_K_P,MISO1_K_N,MISO1_K,MISO2_K_P,MISO2_K_N,MISO2_K,MISO1_L_P,MISO1_L_N,MISO1_L,MISO2_L_P,MISO2_L_N,MISO2_L,MISO1_M_P,MISO1_M_N,MISO1_M,MISO2_M_P,MISO2_M_N,MISO2_M,MISO1_N_P,MISO1_N_N,MISO1_N,MISO2_N_P,MISO2_N_N,MISO2_N,MISO1_O_P,MISO1_O_N,MISO1_O,MISO2_O_P,MISO2_O_N,MISO2_O,MISO1_P_P,MISO1_P_N,MISO1_P,MISO2_P_P,MISO2_P_N,MISO2_P";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "rhd_diff_to_single,Vivado 2023.1";
begin
end;
