// Seed: 2074324232
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always #1 id_2 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  for (id_9 = id_5; 1; id_4 = id_3) begin
    if (1) begin : id_10
      wire id_11;
      assign id_3[1] = 1;
      wire id_12;
    end
  end
  wire id_13;
  logic [7:0] id_14;
  module_0(
      id_2, id_7, id_13, id_9
  );
  always @(*) id_14[1 : 1] = 1;
  wire id_15;
  assign id_13 = id_8;
  tri0  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ;
  assign id_25 = 1;
  wire id_51;
endmodule
