// IsochTxDmaRingTests.cpp
// ASFW - Host-safe unit tests for IT DMA ring engine

#include <gtest/gtest.h>
#include <array>
#include <cstring>
#include <memory>
#include <vector>

#include "Isoch/Transmit/IsochTxDmaRing.hpp"
#include "Isoch/Memory/IsochDMAMemoryManager.hpp"
#include "Hardware/HardwareInterface.hpp"
#include "Hardware/OHCIConstants.hpp"
#include "Isoch/Core/IsochTxQueue.hpp"
#include "Shared/Isoch/IsochQueueGeometry.hpp"
#include "Shared/Isoch/TxPayloadSeal.hpp"

using ASFW::Isoch::Tx::IsochTxDmaRing;
using ASFW::Isoch::Tx::Layout;
using ASFW::Isoch::Tx::TxPayloadDmaMap;
using ASFW::Isoch::Tx::TxPayloadDmaSegment;
using ASFW::Isoch::Memory::IsochDMAMemoryManager;
using ASFW::Isoch::Memory::IsochMemoryConfig;
using ASFW::Isoch::IsochTxPacketMeta;
using ASFW::Isoch::IsochTxQueueControl;
using ASFW::Isoch::IsochTxQueueStatus;
using ASFW::Isoch::ExpectedTxCommitGeneration;
using ASFW::Async::HW::OHCIDescriptor;
using ASFW::Async::HW::OHCIDescriptorImmediate;
using ASFW::Driver::Register32;

namespace {

constexpr uint32_t kIsochChannelMask = 0x3fu << 8;
constexpr uint32_t kIsochSpeedMask = 0x7u << 16;

// Transport owns both fields in the transmitted header: the channel the IRM
// granted and the speed the link was charged at. The producer's placeholder
// values for both are overwritten.
[[nodiscard]] uint32_t WithIsochChannelAndSpeed(uint32_t leHeader, uint8_t channel,
                                                ASFW::FW::FwSpeed speed) noexcept {
    uint32_t hostHeader = OSSwapLittleToHostInt32(leHeader);
    hostHeader = (hostHeader & ~kIsochChannelMask) |
                 (static_cast<uint32_t>(channel & 0x3fu) << 8);
    hostHeader = (hostHeader & ~kIsochSpeedMask) |
                 ((static_cast<uint32_t>(speed) & 0x7u) << 16);
    return OSSwapHostToLittleInt32(hostHeader);
}

} // namespace

class IsochTxDmaRingTest : public ::testing::Test {
protected:
    static constexpr uint64_t kSharedPayloadIOVA = 0x70000000u;
    // An arbitrary non-power-of-two producer queue depth. Transport must not
    // depend on a content producer's chosen retention geometry.
    static constexpr uint32_t kSharedPayloadSlots = 912;
    static constexpr uint32_t kSharedPayloadStride = 512;

    ASFW::Driver::HardwareInterface hardware_;
    std::shared_ptr<IsochDMAMemoryManager> dmaMemory_;
    IsochTxDmaRing ring_;
    TxPayloadDmaMap payloadDmaMap_;
    std::vector<uint8_t> sharedPayload_ =
        std::vector<uint8_t>(kSharedPayloadSlots * kSharedPayloadStride);

    [[nodiscard]] std::vector<IsochTxPacketMeta> MakeMetadataRing() {
        std::vector<IsochTxPacketMeta> metadataRing(kSharedPayloadSlots);
        for (uint32_t packetIndex = 0;
             packetIndex < metadataRing.size();
             ++packetIndex) {
            auto& meta = metadataRing[packetIndex];
            meta.packetIndex = packetIndex;
            meta.payloadLength = 8;
            meta.payloadSeal = ASFW::Shared::Isoch::SealTxPayload(
                sharedPayload_.data() +
                    static_cast<size_t>(packetIndex) * kSharedPayloadStride,
                meta.payloadLength);
            meta.commitGeneration.store(1, std::memory_order_release);
        }
        return metadataRing;
    }

    void RefreshPayloadSeal(
        std::vector<IsochTxPacketMeta>& metadataRing,
        uint32_t slot) {
        ASSERT_LT(slot, metadataRing.size());
        auto& meta = metadataRing[slot];
        ASSERT_LE(meta.payloadLength, kSharedPayloadStride);
        meta.payloadSeal = ASFW::Shared::Isoch::SealTxPayload(
            sharedPayload_.data() +
                static_cast<size_t>(slot) * kSharedPayloadStride,
            meta.payloadLength);
    }

    void RefreshAllPayloadSeals(
        std::vector<IsochTxPacketMeta>& metadataRing) {
        for (uint32_t slot = 0; slot < metadataRing.size(); ++slot) {
            RefreshPayloadSeal(metadataRing, slot);
        }
    }

    void SetUp() override {
        IsochMemoryConfig config;
        config.numDescriptors = Layout::kRingBlocks;
        config.packetSizeBytes = 0;
        config.descriptorAlignment = Layout::kOHCIPageSize;
        config.payloadPageAlignment = 16384;
        config.allocatePayloadSlab = false;

        dmaMemory_ = IsochDMAMemoryManager::Create(config);
        ASSERT_NE(dmaMemory_, nullptr);
        ASSERT_TRUE(dmaMemory_->Initialize(hardware_));

        ring_.SetChannel(1);
        ASSERT_EQ(ring_.SetupRings(*dmaMemory_), kIOReturnSuccess);

        const TxPayloadDmaSegment payloadSegment{
            .deviceAddress = kSharedPayloadIOVA,
            .length = sharedPayload_.size(),
        };
        ASSERT_TRUE(payloadDmaMap_.Configure(
            std::span<const TxPayloadDmaSegment>(&payloadSegment, 1),
            sharedPayload_.size()));
    }
};

TEST_F(IsochTxDmaRingTest, PrimeInitializesStaticDescriptorChain) {
    auto metadataRing = MakeMetadataRing();
    auto stats = ring_.Prime(
        payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
        metadataRing.data(), Layout::kNumPackets);
    EXPECT_EQ(stats.packetsAssembled, Layout::kNumPackets);

    // Verify a few static descriptors in the slab
    for (uint32_t pktIdx = 0; pktIdx < Layout::kNumPackets; ++pktIdx) {
        const uint32_t descBase = pktIdx * Layout::kBlocksPerPacket;
        
        // Descriptor 0 (OMI)
        auto* desc0 = ring_.Slab().GetDescriptorPtr(descBase);
        auto* immDesc = reinterpret_cast<OHCIDescriptorImmediate*>(desc0);
        
        const uint32_t expectedControl0 = OHCIDescriptor::BuildControl({
            .reqCount = 8,
            .command = OHCIDescriptor::kCmdOutputMore,
            .key = OHCIDescriptor::kKeyImmediate,
            .interruptBits = OHCIDescriptor::kIntNever,
            .branchBits = OHCIDescriptor::kBranchNever,
        });
        EXPECT_EQ(desc0->control, expectedControl0);
        EXPECT_EQ(desc0->dataAddress, 0);
        // Cross-validated with Linux: firewire/ohci.c:3364-3375.
        EXPECT_EQ(desc0->branchWord,
                  (ring_.Slab().GetDescriptorIOVA(descBase) & 0xFFFFFFF0u) |
                      Layout::kBlocksPerPacket);
        EXPECT_EQ(desc0->statusWord, 0u);
        EXPECT_EQ(immDesc->immediateData[0], 0u);
        EXPECT_EQ(immDesc->immediateData[1], 0u);

        // Descriptor 2 (standard OUTPUT_MORE, first half of payload)
        auto* desc2 = ring_.Slab().GetDescriptorPtr(
            descBase + Layout::kFirstPayloadBlock);
        const uint32_t expectedControl2 = OHCIDescriptor::BuildControl({
            .reqCount = 4,
            .command = OHCIDescriptor::kCmdOutputMore,
            .key = OHCIDescriptor::kKeyStandard,
            .interruptBits = OHCIDescriptor::kIntNever,
            .branchBits = OHCIDescriptor::kBranchNever,
        });
        EXPECT_EQ(desc2->control, expectedControl2);
        EXPECT_EQ(desc2->dataAddress,
                  kSharedPayloadIOVA +
                      (pktIdx % kSharedPayloadSlots) * kSharedPayloadStride);
        EXPECT_EQ(desc2->branchWord, 0u);
        EXPECT_EQ(desc2->statusWord, 0u);

        // Descriptor 3 (OUTPUT_LAST, second half of payload)
        auto* desc3 = ring_.Slab().GetDescriptorPtr(
            descBase + Layout::kCompletionBlock);
        const uint8_t expectedInterrupt =
            ASFW::Isoch::Core::IsTimingGroupBoundary(pktIdx)
                ? OHCIDescriptor::kIntAlways
                : OHCIDescriptor::kIntNever;
        const uint32_t expectedControl3 = OHCIDescriptor::BuildControl({
            .reqCount = 4,
            .command = OHCIDescriptor::kCmdOutputLast,
            .key = OHCIDescriptor::kKeyStandard,
            .interruptBits = expectedInterrupt,
            .branchBits = OHCIDescriptor::kBranchAlways,
        }) | (1u << (OHCIDescriptor::kStatusShift + OHCIDescriptor::kControlHighShift));
        
        EXPECT_EQ(desc3->control, expectedControl3);
        EXPECT_EQ(desc3->dataAddress,
                  kSharedPayloadIOVA +
                      (pktIdx % kSharedPayloadSlots) * kSharedPayloadStride +
                      4);

        const uint32_t nextPktIdx = (pktIdx + 1) % Layout::kNumPackets;
        const uint32_t nextDescIOVA = ring_.Slab().GetDescriptorIOVA(nextPktIdx * Layout::kBlocksPerPacket);
        EXPECT_EQ(desc3->branchWord, (nextDescIOVA & 0xFFFFFFF0u) | Layout::kBlocksPerPacket);
    }
}

TEST_F(IsochTxDmaRingTest,
       PrimeOverridesProducerChannelWithConfiguredTransportChannel) {
    constexpr uint8_t kConfiguredChannel = 37;
    constexpr uint32_t kProducerHostHeader =
        (2u << 16) | (1u << 14) | (0u << 8) | (0xau << 4) | 5u;
    const uint32_t producerHeader =
        OSSwapHostToLittleInt32(kProducerHostHeader);

    auto metadataRing = MakeMetadataRing();
    metadataRing[0].immediateHeader[0] = producerHeader;
    ring_.SetChannel(kConfiguredChannel);

    const auto stats = ring_.Prime(
        payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
        metadataRing.data(), Layout::kNumPackets);
    ASSERT_EQ(stats.packetsAssembled, Layout::kNumPackets);

    const auto* immediate = reinterpret_cast<const OHCIDescriptorImmediate*>(
        ring_.Slab().GetDescriptorPtr(0));
    const uint32_t actualHostHeader =
        OSSwapLittleToHostInt32(immediate->immediateData[0]);
    EXPECT_EQ((actualHostHeader & kIsochChannelMask) >> 8,
              kConfiguredChannel);
    EXPECT_EQ(actualHostHeader & ~kIsochChannelMask,
              kProducerHostHeader & ~kIsochChannelMask);
}

TEST_F(IsochTxDmaRingTest, PrimeRejectsMissingSharedPayloadGeometry) {
    auto metadataRing = MakeMetadataRing();
    TxPayloadDmaMap invalidMap;
    EXPECT_EQ(ring_.Prime(invalidMap, kSharedPayloadSlots, kSharedPayloadStride, metadataRing.data(), Layout::kNumPackets).packetsAssembled, 0u);
    EXPECT_EQ(ring_.Prime(payloadDmaMap_, 0, kSharedPayloadStride, metadataRing.data(), Layout::kNumPackets).packetsAssembled, 0u);
    EXPECT_EQ(ring_.Prime(payloadDmaMap_, kSharedPayloadSlots, 0, metadataRing.data(), Layout::kNumPackets).packetsAssembled, 0u);
    EXPECT_EQ(ring_.Prime(payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride, nullptr, Layout::kNumPackets).packetsAssembled, 0u);
}

TEST_F(IsochTxDmaRingTest, PrimeRejectsPrefillShorterThanHardwareRing) {
    auto metadataRing = MakeMetadataRing();
    const auto prime = ring_.Prime(
        payloadDmaMap_,
        kSharedPayloadSlots,
        kSharedPayloadStride,
        metadataRing.data(),
        Layout::kNumPackets - 1);
    EXPECT_EQ(prime.packetsAssembled, 0U);
}

TEST_F(IsochTxDmaRingTest, PrimeUsesMappedIOVAOnBothSidesOfPageBoundary) {
    constexpr uint64_t kFirstPageIOVA = 0x71000000u;
    constexpr uint64_t kRemainingPagesIOVA = 0x72000000u;
    constexpr uint64_t kPageBytes = 4096;
    const std::array<TxPayloadDmaSegment, 2> segments{{
        {.deviceAddress = kFirstPageIOVA, .length = kPageBytes},
        {
            .deviceAddress = kRemainingPagesIOVA,
            .length = sharedPayload_.size() - kPageBytes,
        },
    }};
    TxPayloadDmaMap segmentedMap;
    ASSERT_TRUE(segmentedMap.Configure(segments, sharedPayload_.size()));

    auto metadataRing = MakeMetadataRing();
    for (auto& meta : metadataRing) {
        meta.payloadLength = 296;
    }

    const auto prime = ring_.Prime(
        segmentedMap,
        kSharedPayloadSlots,
        kSharedPayloadStride,
        metadataRing.data(),
        Layout::kNumPackets);
    ASSERT_EQ(prime.packetsAssembled, Layout::kNumPackets);

    const auto* lastPacketOnFirstPage =
        ring_.Slab().GetDescriptorPtr(
            7 * Layout::kBlocksPerPacket + Layout::kFirstPayloadBlock);
    const auto* firstPacketOnSecondPage =
        ring_.Slab().GetDescriptorPtr(
            8 * Layout::kBlocksPerPacket + Layout::kFirstPayloadBlock);
    EXPECT_EQ(lastPacketOnFirstPage->dataAddress,
              kFirstPageIOVA + 7 * kSharedPayloadStride);
    EXPECT_EQ(firstPacketOnSecondPage->dataAddress, kRemainingPagesIOVA);
}

TEST_F(IsochTxDmaRingTest, PrimeProgramsPayloadCrossingDmaSegment) {
    constexpr uint64_t kBoundaryOffset = 3840;
    const std::array<TxPayloadDmaSegment, 2> segments{{
        {.deviceAddress = 0x73000000u, .length = kBoundaryOffset},
        {
            .deviceAddress = 0x74000000u,
            .length = sharedPayload_.size() - kBoundaryOffset,
        },
    }};
    TxPayloadDmaMap segmentedMap;
    ASSERT_TRUE(segmentedMap.Configure(segments, sharedPayload_.size()));

    auto metadataRing = MakeMetadataRing();
    metadataRing[7].payloadLength = 296;

    const auto prime = ring_.Prime(
        segmentedMap,
        kSharedPayloadSlots,
        kSharedPayloadStride,
        metadataRing.data(),
        Layout::kNumPackets);
    ASSERT_EQ(prime.packetsAssembled, Layout::kNumPackets);

    const uint32_t descBase = 7 * Layout::kBlocksPerPacket;
    const auto* desc2 = ring_.Slab().GetDescriptorPtr(
        descBase + Layout::kFirstPayloadBlock);
    const auto* desc3 = ring_.Slab().GetDescriptorPtr(
        descBase + Layout::kCompletionBlock);
    EXPECT_EQ(desc2->control & 0xffffu, 256u);
    EXPECT_EQ(desc2->dataAddress, 0x73000000u + 7 * kSharedPayloadStride);
    EXPECT_EQ(desc3->control & 0xffffu, 40u);
    EXPECT_EQ(desc3->dataAddress, 0x74000000u);
}

TEST_F(IsochTxDmaRingTest, PrimeRejectsPayloadSpanningThreeDmaSegments) {
    const std::array<TxPayloadDmaSegment, 3> segments{{
        {.deviceAddress = 0x74100000u, .length = 100},
        {.deviceAddress = 0x74200000u, .length = 100},
        {
            .deviceAddress = 0x74300000u,
            .length = sharedPayload_.size() - 200,
        },
    }};
    TxPayloadDmaMap segmentedMap;
    ASSERT_TRUE(segmentedMap.Configure(segments, sharedPayload_.size()));

    auto metadataRing = MakeMetadataRing();
    metadataRing[0].payloadLength = 296;

    const auto prime = ring_.Prime(
        segmentedMap,
        kSharedPayloadSlots,
        kSharedPayloadStride,
        metadataRing.data(),
        Layout::kNumPackets);
    EXPECT_EQ(prime.packetsAssembled, 0u);
}

TEST_F(IsochTxDmaRingTest, RefillUsesMappedIOVAAfterPageBoundary) {
    auto metadataRing = MakeMetadataRing();
    (void)ring_.Prime(
        payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
        metadataRing.data(), Layout::kNumPackets);
    ring_.ResetForStart();
    ring_.SeedCycleTracking(hardware_);

    constexpr uint64_t kFirstPageIOVA = 0x75000000u;
    constexpr uint64_t kRemainingPagesIOVA = 0x76000000u;
    constexpr uint64_t kPageBytes = 4096;
    const std::array<TxPayloadDmaSegment, 2> segments{{
        {.deviceAddress = kFirstPageIOVA, .length = kPageBytes},
        {
            .deviceAddress = kRemainingPagesIOVA,
            .length = sharedPayload_.size() - kPageBytes,
        },
    }};
    TxPayloadDmaMap segmentedMap;
    ASSERT_TRUE(segmentedMap.Configure(segments, sharedPayload_.size()));

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;
    for (uint32_t i = 0; i < 9; ++i) {
        metadataRing[i].payloadLength = 296;
        metadataRing[i].commitGeneration.store(1, std::memory_order_release);
    }
    RefreshAllPayloadSeals(metadataRing);

    const uint32_t nextPacketIOVA =
        ring_.Slab().GetDescriptorIOVA(9 * Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitCommandPtr(0)),
        nextPacketIOVA | Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitContextControl(0)),
        0);

    const auto outcome = ring_.Refill(
        hardware_,
        0,
        metadataRing.data(),
        &controlBlock,
        kSharedPayloadSlots,
        sharedPayload_.data(),
        segmentedMap);
    ASSERT_TRUE(outcome.ok);
    ASSERT_EQ(outcome.packetsFilled, 9u);

    const auto* firstPacketOnSecondPage =
        ring_.Slab().GetDescriptorPtr(
            8 * Layout::kBlocksPerPacket + Layout::kFirstPayloadBlock);
    EXPECT_EQ(firstPacketOnSecondPage->dataAddress, kRemainingPagesIOVA);
}

TEST_F(IsochTxDmaRingTest,
       RefillOverridesProducerChannelWithConfiguredTransportChannel) {
    constexpr uint8_t kConfiguredChannel = 37;
    constexpr uint32_t kProducerHostHeader =
        (2u << 16) | (1u << 14) | (0u << 8) | (0xau << 4) | 5u;

    auto metadataRing = MakeMetadataRing();
    (void)ring_.Prime(
        payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
        metadataRing.data(), Layout::kNumPackets);
    ring_.ResetForStart();
    ring_.SetChannel(kConfiguredChannel);
    ring_.SeedCycleTracking(hardware_);

    metadataRing[0].immediateHeader[0] =
        OSSwapHostToLittleInt32(kProducerHostHeader);

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;

    const uint32_t nextPacketIOVA =
        ring_.Slab().GetDescriptorIOVA(Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitCommandPtr(0)),
        nextPacketIOVA | Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitContextControl(0)),
        0);

    const auto outcome = ring_.Refill(
        hardware_, 0, metadataRing.data(), &controlBlock,
        kSharedPayloadSlots, sharedPayload_.data(), payloadDmaMap_);
    ASSERT_TRUE(outcome.ok);
    ASSERT_EQ(outcome.packetsFilled, 1u);

    const auto* immediate = reinterpret_cast<const OHCIDescriptorImmediate*>(
        ring_.Slab().GetDescriptorPtr(0));
    const uint32_t actualHostHeader =
        OSSwapLittleToHostInt32(immediate->immediateData[0]);
    EXPECT_EQ((actualHostHeader & kIsochChannelMask) >> 8,
              kConfiguredChannel);
    EXPECT_EQ(actualHostHeader & ~kIsochChannelMask,
              kProducerHostHeader & ~kIsochChannelMask);
}

TEST_F(IsochTxDmaRingTest, RefillProgramsPayloadCrossingDmaSegment) {
    auto metadataRing = MakeMetadataRing();
    (void)ring_.Prime(
        payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
        metadataRing.data(), Layout::kNumPackets);
    ring_.ResetForStart();
    ring_.SeedCycleTracking(hardware_);

    const std::array<TxPayloadDmaSegment, 2> segments{{
        {.deviceAddress = 0x77000000u, .length = 128},
        {
            .deviceAddress = 0x78000000u,
            .length = sharedPayload_.size() - 128,
        },
    }};
    TxPayloadDmaMap crossingMap;
    ASSERT_TRUE(crossingMap.Configure(segments, sharedPayload_.size()));

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;
    metadataRing[0].payloadLength = 296;
    metadataRing[0].commitGeneration.store(1, std::memory_order_release);
    RefreshPayloadSeal(metadataRing, 0);

    const uint32_t nextPacketIOVA =
        ring_.Slab().GetDescriptorIOVA(Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitCommandPtr(0)),
        nextPacketIOVA | Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitContextControl(0)),
        0);

    const auto outcome = ring_.Refill(
        hardware_,
        0,
        metadataRing.data(),
        &controlBlock,
        kSharedPayloadSlots,
        sharedPayload_.data(),
        crossingMap);

    ASSERT_TRUE(outcome.ok);
    ASSERT_EQ(outcome.packetsFilled, 1u);

    const auto* desc2 = ring_.Slab().GetDescriptorPtr(
        Layout::kFirstPayloadBlock);
    const auto* desc3 = ring_.Slab().GetDescriptorPtr(
        Layout::kCompletionBlock);
    EXPECT_EQ(desc2->control & 0xffffu, 128u);
    EXPECT_EQ(desc2->dataAddress, 0x77000000u);
    EXPECT_EQ(desc3->control & 0xffffu, 168u);
    EXPECT_EQ(desc3->dataAddress, 0x78000000u);
}

// The wire speed is the transport's to decide, exactly like the channel. A
// device whose link is only good for S200 must not be transmitted to at S400
// just because the audio producer wrote that into its placeholder header.
TEST_F(IsochTxDmaRingTest, RefillStampsTheConfiguredSpeedOverTheProducerPlaceholder) {
    auto metadataRing = MakeMetadataRing();
    (void)ring_.Prime(payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
                      metadataRing.data(), Layout::kNumPackets);
    ring_.ResetForStart();
    ring_.SeedCycleTracking(hardware_);
    ring_.SetSpeed(ASFW::FW::FwSpeed::S200);

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;
    controlBlock.completionCursor.store(0, std::memory_order_relaxed);

    // The producer writes S400 into the placeholder; transport must overwrite it.
    constexpr uint32_t kProducerHeaderS400 = (2u << 16) | (1u << 14) | (0xAu << 4);
    for (uint32_t i = 0; i < 8; ++i) {
        metadataRing[i].packetIndex = i;
        metadataRing[i].immediateHeader[0] = OSSwapHostToLittleInt32(kProducerHeaderS400);
        metadataRing[i].immediateHeader[1] = 0x22220000 + i;
        metadataRing[i].payloadLength = 100 + i * 4;
        metadataRing[i].commitGeneration.store(1, std::memory_order_release);
    }
    RefreshAllPayloadSeals(metadataRing);

    const uint32_t nextPktDescIOVA = ring_.Slab().GetDescriptorIOVA(8 * Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(static_cast<Register32>(DMAContextHelpers::IsoXmitCommandPtr(0)),
                              nextPktDescIOVA | Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitContextControl(0)), 0);
    hardware_.SetTestRegister(Register32::kCycleTimer, (5u << 25) | (1234u << 12) | 0x06B0u);

    const auto outcome = ring_.Refill(hardware_, 0, metadataRing.data(), &controlBlock,
                                      kSharedPayloadSlots, sharedPayload_.data(),
                                      payloadDmaMap_);
    ASSERT_TRUE(outcome.ok);
    ASSERT_EQ(outcome.packetsFilled, 8U);

    for (uint32_t i = 0; i < 8; ++i) {
        const auto* immDesc = reinterpret_cast<OHCIDescriptorImmediate*>(
            ring_.Slab().GetDescriptorPtr(i * Layout::kBlocksPerPacket));
        const uint32_t header = OSSwapLittleToHostInt32(immDesc->immediateData[0]);
        EXPECT_EQ((header >> 16) & 0x7u, static_cast<uint32_t>(ASFW::FW::FwSpeed::S200))
            << "packet " << i;
        // The ring's channel is still stamped, and nothing else moved.
        EXPECT_EQ((header >> 8) & 0x3Fu, 1U) << "packet " << i;
        EXPECT_EQ((header >> 14) & 0x3u, 1U) << "packet " << i;  // tag
        EXPECT_EQ((header >> 4) & 0xFu, 0xAU) << "packet " << i; // tcode
    }
}

// An all-zero header is the underrun sentinel: transport must not turn it into
// a well-formed packet by stamping fields into it.
TEST_F(IsochTxDmaRingTest, RefillLeavesTheNoPacketSentinelUnstamped) {
    auto metadataRing = MakeMetadataRing();
    (void)ring_.Prime(payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
                      metadataRing.data(), Layout::kNumPackets);
    ring_.ResetForStart();
    ring_.SeedCycleTracking(hardware_);
    ring_.SetSpeed(ASFW::FW::FwSpeed::S200);

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;
    controlBlock.completionCursor.store(0, std::memory_order_relaxed);

    for (uint32_t i = 0; i < 8; ++i) {
        metadataRing[i].packetIndex = i;
        metadataRing[i].immediateHeader[0] = 0;
        metadataRing[i].immediateHeader[1] = 0;
        metadataRing[i].payloadLength = 100 + i * 4;
        metadataRing[i].commitGeneration.store(1, std::memory_order_release);
    }
    RefreshAllPayloadSeals(metadataRing);

    const uint32_t nextPktDescIOVA = ring_.Slab().GetDescriptorIOVA(8 * Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(static_cast<Register32>(DMAContextHelpers::IsoXmitCommandPtr(0)),
                              nextPktDescIOVA | Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitContextControl(0)), 0);
    hardware_.SetTestRegister(Register32::kCycleTimer, (5u << 25) | (1234u << 12) | 0x06B0u);

    const auto outcome = ring_.Refill(hardware_, 0, metadataRing.data(), &controlBlock,
                                      kSharedPayloadSlots, sharedPayload_.data(),
                                      payloadDmaMap_);
    ASSERT_TRUE(outcome.ok);

    for (uint32_t i = 0; i < 8; ++i) {
        const auto* immDesc = reinterpret_cast<OHCIDescriptorImmediate*>(
            ring_.Slab().GetDescriptorPtr(i * Layout::kBlocksPerPacket));
        EXPECT_EQ(immDesc->immediateData[0], 0U) << "packet " << i;
    }
}

TEST_F(IsochTxDmaRingTest, RefillConsumesMetadataAndPushesStamps) {
    auto metadataRing = MakeMetadataRing();
    (void)ring_.Prime(
        payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
        metadataRing.data(), Layout::kNumPackets);
    ring_.ResetForStart();
    ring_.SeedCycleTracking(hardware_);

    // Allocate host buffers for metadata ring and control block
    IsochTxQueueControl controlBlock{};

    const uint32_t numSlots = kSharedPayloadSlots;
    uint8_t* payloadBase = sharedPayload_.data();

    // Pre-populate metadata ring for first lap (8 packets)
    for (uint32_t i = 0; i < 8; ++i) {
        metadataRing[i].packetIndex = i;
        metadataRing[i].immediateHeader[0] = 0x11110000 + i;
        metadataRing[i].immediateHeader[1] = 0x22220000 + i;
        metadataRing[i].payloadLength = 100 + i * 4;
        metadataRing[i].commitGeneration.store(1, std::memory_order_release); // Lap 1
    }
    RefreshAllPayloadSeals(metadataRing);

    // Set control block structure
    controlBlock.numSlots = numSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;
    controlBlock.completionCursor.store(0, std::memory_order_relaxed);

    // Mock hardware registers: cmdPtr points to packet 8 descriptor
    const uint32_t nextPktDescIOVA = ring_.Slab().GetDescriptorIOVA(8 * Layout::kBlocksPerPacket);
    const uint32_t cmdPtrVal = nextPktDescIOVA | Layout::kBlocksPerPacket;
    hardware_.SetTestRegister(static_cast<Register32>(DMAContextHelpers::IsoXmitCommandPtr(0)), cmdPtrVal);

    // Set status word on hardware control to running
    hardware_.SetTestRegister(static_cast<Register32>(DMAContextHelpers::IsoXmitContextControl(0)), 0);
    hardware_.SetTestRegister(
        Register32::kCycleTimer,
        (5u << 25) | (1234u << 12) | 0x06B0u);

    // Write mock hw timestamp values into retired OL status words
    for (uint32_t i = 0; i < 8; ++i) {
        auto* desc2 = ring_.Slab().GetDescriptorPtr(
            i * Layout::kBlocksPerPacket + Layout::kCompletionBlock);
        const uint16_t timestamp =
            static_cast<uint16_t>((3u << 13) | (3000u + i));
        desc2->statusWord = (0x8000u << 16) | timestamp;
    }

    // Run Refill
    auto outcome = ring_.Refill(
        hardware_, 0, metadataRing.data(), &controlBlock, numSlots,
        payloadBase, payloadDmaMap_);

    EXPECT_TRUE(outcome.ok);
    EXPECT_EQ(outcome.packetsFilled, 8);
    EXPECT_EQ(outcome.hwPacketIndex, 8);

    // Verify completed stamps
    EXPECT_EQ(controlBlock.completionStampCount.load(), 8);
    EXPECT_EQ(controlBlock.completionCursor.load(), 8);
    EXPECT_EQ(outcome.refillRequestGeneration, 1U);
    EXPECT_EQ(
        controlBlock.refillRequestGeneration.load(
            std::memory_order_acquire),
        1U);
    for (uint32_t i = 0; i < 8; ++i) {
        uint64_t pktIdx = 0;
        uint32_t ts = 0;
        EXPECT_TRUE(controlBlock.ReadCompletionStamp(i, pktIdx, ts));
        EXPECT_EQ(pktIdx, i);
        EXPECT_EQ(ts,
                  (3u << 25) |
                      (static_cast<uint32_t>(3000 + i) << 12));
    }

    // Verify descriptors were patched
    for (uint32_t i = 0; i < 8; ++i) {
        auto* desc0 = ring_.Slab().GetDescriptorPtr(i * Layout::kBlocksPerPacket);
        auto* immDesc = reinterpret_cast<OHCIDescriptorImmediate*>(desc0);
        EXPECT_EQ(desc0->branchWord,
                  (ring_.Slab().GetDescriptorIOVA(i * Layout::kBlocksPerPacket) &
                   0xFFFFFFF0u) |
                      Layout::kBlocksPerPacket);
        EXPECT_EQ(desc0->statusWord, 0u);
        EXPECT_EQ(immDesc->immediateData[0],
                  WithIsochChannelAndSpeed(0x11110000 + i, 1, ASFW::FW::FwSpeed::S400));
        EXPECT_EQ(immDesc->immediateData[1], 0x22220000 + i);

        auto* desc2 = ring_.Slab().GetDescriptorPtr(
            i * Layout::kBlocksPerPacket + Layout::kFirstPayloadBlock);
        auto* desc3 = ring_.Slab().GetDescriptorPtr(
            i * Layout::kBlocksPerPacket + Layout::kCompletionBlock);
        const uint32_t firstLength = (100 + i * 4) / 2;
        EXPECT_EQ(desc2->control & 0xFFFF, firstLength);
        EXPECT_EQ(desc2->dataAddress,
                  kSharedPayloadIOVA + i * kSharedPayloadStride);
        EXPECT_EQ(desc3->control & 0xFFFF, firstLength);
        EXPECT_EQ(desc3->dataAddress,
                  kSharedPayloadIOVA + i * kSharedPayloadStride +
                      firstLength);
    }
}

TEST_F(IsochTxDmaRingTest, CompletionNotificationCoalescesUntilHandled) {
    auto metadataRing = MakeMetadataRing();
    (void)ring_.Prime(
        payloadDmaMap_,
        kSharedPayloadSlots,
        kSharedPayloadStride,
        metadataRing.data(),
        Layout::kNumPackets);
    ring_.ResetForStart();
    ring_.SeedCycleTracking(hardware_);

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;
    for (uint32_t i = 0; i < 24; ++i) {
        metadataRing[i].payloadLength = 8;
        metadataRing[i].commitGeneration.store(1, std::memory_order_release);
    }
    hardware_.SetTestRegister(
        static_cast<Register32>(
            DMAContextHelpers::IsoXmitContextControl(0)),
        0);

    const auto refillTo = [&](uint32_t packetIndex) {
        const uint32_t iova = ring_.Slab().GetDescriptorIOVA(
            packetIndex * Layout::kBlocksPerPacket);
        hardware_.SetTestRegister(
            static_cast<Register32>(
                DMAContextHelpers::IsoXmitCommandPtr(0)),
            iova | Layout::kBlocksPerPacket);
        return ring_.Refill(
            hardware_,
            0,
            metadataRing.data(),
            &controlBlock,
            kSharedPayloadSlots,
            sharedPayload_.data(),
            payloadDmaMap_);
    };

    const auto first = refillTo(8);
    ASSERT_TRUE(first.ok);
    EXPECT_EQ(first.refillRequestGeneration, 1U);

    const auto coalesced = refillTo(16);
    ASSERT_TRUE(coalesced.ok);
    EXPECT_EQ(coalesced.refillRequestGeneration, 0U);

    controlBlock.refillHandledGeneration.store(
        1, std::memory_order_release);
    const auto next = refillTo(24);
    ASSERT_TRUE(next.ok);
    EXPECT_EQ(next.refillRequestGeneration, 2U);
}

TEST_F(IsochTxDmaRingTest, PreparationAcknowledgementNeverMovesBackward) {
    IsochTxQueueControl controlBlock{};

    controlBlock.MarkRefillHandled(2);
    controlBlock.MarkRefillHandled(1);

    EXPECT_EQ(
        controlBlock.refillHandledGeneration.load(
            std::memory_order_acquire),
        2U);
}

TEST_F(IsochTxDmaRingTest, RefillMapsWrappedHardwareSlotsToAbsoluteProducerSlots) {
    auto metadataRing = MakeMetadataRing();
    (void)ring_.Prime(
        payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
        metadataRing.data(), Layout::kNumPackets);
    ring_.ResetForStart();
    ring_.SeedCycleTracking(hardware_);

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;

    // Commit enough producer slots to cross the 48-entry hardware-ring wrap.
    constexpr uint32_t kLastProducerPacket = Layout::kNumPackets + 6;
    for (uint32_t packetIndex = 0; packetIndex <= kLastProducerPacket; ++packetIndex) {
        auto& meta = metadataRing[packetIndex];
        meta.packetIndex = packetIndex;
        meta.immediateHeader[0] = 0x11000000u + packetIndex;
        meta.immediateHeader[1] = 0x22000000u + packetIndex;
        meta.payloadLength = 64;
        meta.commitGeneration.store(
            ExpectedTxCommitGeneration(packetIndex, kSharedPayloadSlots),
            std::memory_order_release);
    }
    RefreshAllPayloadSeals(metadataRing);

    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitContextControl(0)), 0);

    // First advance to hardware packet 191, filling absolute producer slots
    // [0, 191). Then wrap the command pointer to packet 7, filling [191, 199).
    const uint32_t beforeWrapIOVA =
        ring_.Slab().GetDescriptorIOVA((Layout::kNumPackets - 1) *
                                       Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitCommandPtr(0)),
        beforeWrapIOVA | Layout::kBlocksPerPacket);
    const auto beforeWrap = ring_.Refill(
        hardware_, 0, metadataRing.data(), &controlBlock,
        kSharedPayloadSlots, sharedPayload_.data(), payloadDmaMap_);
    ASSERT_TRUE(beforeWrap.ok);
    ASSERT_EQ(beforeWrap.packetsFilled, Layout::kNumPackets - 1);

    constexpr uint32_t kHardwarePacketAfterWrap = 7;
    const uint32_t afterWrapIOVA =
        ring_.Slab().GetDescriptorIOVA(kHardwarePacketAfterWrap *
                                       Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitCommandPtr(0)),
        afterWrapIOVA | Layout::kBlocksPerPacket);
    const auto afterWrap = ring_.Refill(
        hardware_, 0, metadataRing.data(), &controlBlock,
        kSharedPayloadSlots, sharedPayload_.data(), payloadDmaMap_);
    ASSERT_TRUE(afterWrap.ok);
    ASSERT_EQ(afterWrap.packetsFilled, 8u);

    // Absolute packet 192 reuses hardware slot 0, but it must read producer
    // slot 192 rather than producer slot 0. This is the ownership distinction
    // that the removed private payload path obscured.
    auto* wrappedDesc =
        ring_.Slab().GetDescriptorPtr(2);
    EXPECT_EQ(wrappedDesc->dataAddress,
              kSharedPayloadIOVA +
                  Layout::kNumPackets * kSharedPayloadStride);

    auto* wrappedImmediate = reinterpret_cast<OHCIDescriptorImmediate*>(
        ring_.Slab().GetDescriptorPtr(0));
    EXPECT_EQ(wrappedImmediate->immediateData[0],
              WithIsochChannelAndSpeed(0x11000000u + Layout::kNumPackets, 1,
                                       ASFW::FW::FwSpeed::S400));
    EXPECT_EQ(wrappedImmediate->immediateData[1],
              0x22000000u + Layout::kNumPackets);
}

TEST_F(IsochTxDmaRingTest, RefillRejectsStaleGenerationAtFirstSharedRingWrap) {
    const std::array<uint8_t, 8> payloadBefore{
        0x10, 0x21, 0x32, 0x43, 0x54, 0x65, 0x76, 0x87};
    std::memcpy(sharedPayload_.data(), payloadBefore.data(),
                payloadBefore.size());
    auto metadataRing = MakeMetadataRing();
    for (uint32_t packetIndex = 0;
         packetIndex < kSharedPayloadSlots;
         ++packetIndex) {
        auto& meta = metadataRing[packetIndex];
        meta.packetIndex = packetIndex;
        meta.payloadLength = 8;
        meta.commitGeneration.store(1, std::memory_order_release);
    }

    const auto prime = ring_.Prime(
        payloadDmaMap_,
        kSharedPayloadSlots,
        kSharedPayloadStride,
        metadataRing.data(),
        kSharedPayloadSlots);
    ASSERT_EQ(prime.packetsAssembled, Layout::kNumPackets);
    ring_.SeedCycleTracking(hardware_);

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;
    hardware_.SetTestRegister(
        static_cast<Register32>(
            DMAContextHelpers::IsoXmitContextControl(0)),
        0);

    const auto refillTo = [&](uint32_t hardwarePacketIndex) {
        const uint32_t iova = ring_.Slab().GetDescriptorIOVA(
            hardwarePacketIndex * Layout::kBlocksPerPacket);
        hardware_.SetTestRegister(
            static_cast<Register32>(
                DMAContextHelpers::IsoXmitCommandPtr(0)),
            iova | Layout::kBlocksPerPacket);
        return ring_.Refill(
            hardware_,
            0,
            metadataRing.data(),
            &controlBlock,
            kSharedPayloadSlots,
            sharedPayload_.data(),
            payloadDmaMap_);
    };

    constexpr uint32_t kGroupsToSharedRingWrap =
        (kSharedPayloadSlots - Layout::kNumPackets) /
        ASFW::Shared::Isoch::IsochQueueGeometry::kPacketsPerCompletionGroup;
    for (uint32_t refill = 1;
         refill <= kGroupsToSharedRingWrap;
         ++refill) {
        const uint32_t hardwarePacketIndex =
            (refill *
             ASFW::Shared::Isoch::IsochQueueGeometry::
                 kPacketsPerCompletionGroup) %
            Layout::kNumPackets;
        ASSERT_TRUE(refillTo(hardwarePacketIndex).ok);
    }

    const auto commitBefore =
        metadataRing[0].commitGeneration.load(std::memory_order_acquire);
    const auto packetBefore = metadataRing[0].packetIndex;

    // Hardware descriptor index of the first group past the shared-ring wrap.
    // The shared ring need not be a whole number of 48-packet hardware laps,
    // so derive it instead of assuming the wrap lands on descriptor 0.
    const auto firstSecondLapRefill =
        refillTo(((kGroupsToSharedRingWrap + 1) *
                  ASFW::Shared::Isoch::IsochQueueGeometry::
                      kPacketsPerCompletionGroup) %
                 Layout::kNumPackets);
    EXPECT_FALSE(firstSecondLapRefill.ok);
    EXPECT_EQ(firstSecondLapRefill.packetsFilled, 0U);
    EXPECT_EQ(metadataRing[0].commitGeneration.load(std::memory_order_acquire),
              commitBefore);
    EXPECT_EQ(metadataRing[0].packetIndex, packetBefore);
    EXPECT_EQ(
        std::memcmp(sharedPayload_.data(), payloadBefore.data(),
                    payloadBefore.size()),
        0);
    EXPECT_EQ(controlBlock.statusWord.load(std::memory_order_acquire),
              IsochTxQueueStatus::kProducerFault);
    EXPECT_EQ(controlBlock.streamGeneration.load(std::memory_order_acquire),
              1U);
    EXPECT_EQ(
        ring_.RTCounters().txUnderruns.load(std::memory_order_relaxed),
        1U);
}

TEST_F(IsochTxDmaRingTest, RefillAcceptsGenerationTwoAtFirstSharedRingWrap) {
    auto metadataRing = MakeMetadataRing();
    for (uint32_t packetIndex = 0;
         packetIndex < kSharedPayloadSlots;
         ++packetIndex) {
        auto& meta = metadataRing[packetIndex];
        meta.packetIndex = packetIndex;
        meta.payloadLength = 8;
        meta.commitGeneration.store(1, std::memory_order_release);
    }

    const auto prime = ring_.Prime(
        payloadDmaMap_,
        kSharedPayloadSlots,
        kSharedPayloadStride,
        metadataRing.data(),
        kSharedPayloadSlots);
    ASSERT_EQ(prime.packetsAssembled, Layout::kNumPackets);
    ring_.SeedCycleTracking(hardware_);

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;
    hardware_.SetTestRegister(
        static_cast<Register32>(
            DMAContextHelpers::IsoXmitContextControl(0)),
        0);

    const auto refillTo = [&](uint32_t hardwarePacketIndex) {
        const uint32_t iova = ring_.Slab().GetDescriptorIOVA(
            hardwarePacketIndex * Layout::kBlocksPerPacket);
        hardware_.SetTestRegister(
            static_cast<Register32>(
                DMAContextHelpers::IsoXmitCommandPtr(0)),
            iova | Layout::kBlocksPerPacket);
        return ring_.Refill(
            hardware_,
            0,
            metadataRing.data(),
            &controlBlock,
            kSharedPayloadSlots,
            sharedPayload_.data(),
            payloadDmaMap_);
    };

    constexpr uint32_t kGroupsToSharedRingWrap =
        (kSharedPayloadSlots - Layout::kNumPackets) /
        ASFW::Shared::Isoch::IsochQueueGeometry::kPacketsPerCompletionGroup;
    for (uint32_t refill = 1;
         refill <= kGroupsToSharedRingWrap;
         ++refill) {
        const uint32_t hardwarePacketIndex =
            (refill *
             ASFW::Shared::Isoch::IsochQueueGeometry::
                 kPacketsPerCompletionGroup) %
            Layout::kNumPackets;
        ASSERT_TRUE(refillTo(hardwarePacketIndex).ok);
    }

    for (uint64_t packetIndex = kSharedPayloadSlots;
         packetIndex <
         kSharedPayloadSlots +
             ASFW::Shared::Isoch::IsochQueueGeometry::
                 kPacketsPerCompletionGroup;
         ++packetIndex) {
        auto& meta = metadataRing[packetIndex % kSharedPayloadSlots];
        meta.packetIndex = packetIndex;
        meta.payloadLength = 8;
        meta.commitGeneration.store(
            ExpectedTxCommitGeneration(packetIndex, kSharedPayloadSlots),
            std::memory_order_release);
    }

    // See RefillRejectsStaleGenerationAtFirstSharedRingWrap: the wrap does not
    // necessarily land on hardware descriptor 0, so derive the index.
    const auto firstSecondLapRefill =
        refillTo(((kGroupsToSharedRingWrap + 1) *
                  ASFW::Shared::Isoch::IsochQueueGeometry::
                      kPacketsPerCompletionGroup) %
                 Layout::kNumPackets);
    EXPECT_TRUE(firstSecondLapRefill.ok);
    EXPECT_EQ(
        firstSecondLapRefill.packetsFilled,
        ASFW::Shared::Isoch::IsochQueueGeometry::
            kPacketsPerCompletionGroup);
    EXPECT_EQ(metadataRing[0].packetIndex, kSharedPayloadSlots);
    EXPECT_EQ(metadataRing[0].commitGeneration.load(std::memory_order_acquire), 2U);
}

TEST_F(IsochTxDmaRingTest,
       SixtyCommittedPacketsFailOnThirdUnservicedCompletionGroup) {
    using Geometry = ASFW::Shared::Isoch::IsochQueueGeometry;
    constexpr uint32_t kHistoricalCommittedPackets =
        Geometry::kTransmitInFlightPackets +
        2 * Geometry::kPacketsPerCompletionGroup;
    static_assert(kHistoricalCommittedPackets == 60);

    auto metadataRing = MakeMetadataRing();
    for (uint32_t packetIndex = 0;
         packetIndex < kSharedPayloadSlots;
         ++packetIndex) {
        auto& meta = metadataRing[packetIndex];
        meta.packetIndex = packetIndex;
        meta.payloadLength = 8;
        meta.commitGeneration.store(
            packetIndex < kHistoricalCommittedPackets ? 1U : 0U,
            std::memory_order_release);
    }

    const auto prime = ring_.Prime(
        payloadDmaMap_,
        kSharedPayloadSlots,
        kSharedPayloadStride,
        metadataRing.data(),
        kSharedPayloadSlots);
    ASSERT_EQ(prime.packetsAssembled, Layout::kNumPackets);
    ring_.SeedCycleTracking(hardware_);

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;
    hardware_.SetTestRegister(
        static_cast<Register32>(
            DMAContextHelpers::IsoXmitContextControl(0)),
        0);

    const auto refillTo = [&](uint32_t hardwarePacketIndex) {
        const uint32_t iova = ring_.Slab().GetDescriptorIOVA(
            hardwarePacketIndex * Layout::kBlocksPerPacket);
        hardware_.SetTestRegister(
            static_cast<Register32>(
                DMAContextHelpers::IsoXmitCommandPtr(0)),
            iova | Layout::kBlocksPerPacket);
        return ring_.Refill(
            hardware_,
            0,
            metadataRing.data(),
            &controlBlock,
            kSharedPayloadSlots,
            sharedPayload_.data(),
            payloadDmaMap_);
    };

    EXPECT_TRUE(refillTo(Geometry::kPacketsPerCompletionGroup).ok);
    EXPECT_TRUE(refillTo(2 * Geometry::kPacketsPerCompletionGroup).ok);

    const auto third =
        refillTo(3 * Geometry::kPacketsPerCompletionGroup);
    EXPECT_FALSE(third.ok);
    EXPECT_EQ(controlBlock.statusWord.load(std::memory_order_acquire),
              IsochTxQueueStatus::kProducerFault);
    EXPECT_EQ(
        ring_.RTCounters().txUnderruns.load(std::memory_order_relaxed),
        1U);
}

TEST_F(IsochTxDmaRingTest, RefillRejectsPayloadLargerThanSharedSlot) {
    auto metadataRing = MakeMetadataRing();
    (void)ring_.Prime(
        payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
        metadataRing.data(), Layout::kNumPackets);
    ring_.ResetForStart();
    ring_.SeedCycleTracking(hardware_);

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;

    metadataRing[0].packetIndex = 0;
    metadataRing[0].payloadLength = kSharedPayloadStride + 1;
    metadataRing[0].commitGeneration.store(1, std::memory_order_release);

    const uint32_t nextPacketIOVA =
        ring_.Slab().GetDescriptorIOVA(Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitCommandPtr(0)),
        nextPacketIOVA | Layout::kBlocksPerPacket);

    const auto outcome = ring_.Refill(
        hardware_, 0, metadataRing.data(), &controlBlock,
        kSharedPayloadSlots, sharedPayload_.data(), payloadDmaMap_);

    EXPECT_FALSE(outcome.ok);
    EXPECT_EQ(
        outcome.failureReason,
        IsochTxDmaRing::RefillFailureReason::InvalidPacketSize);
    EXPECT_EQ(outcome.failurePacketAbs, 0U);
    EXPECT_EQ(outcome.failureSlot, 0U);
    EXPECT_EQ(outcome.failurePayloadLength, kSharedPayloadStride + 1);
    EXPECT_EQ(ring_.RTCounters().fatalPacketSize.load(std::memory_order_relaxed), 1u);
}

TEST_F(IsochTxDmaRingTest, RefillHonorsProducerFaultStatusImmediately) {
    auto metadataRing = MakeMetadataRing();
    (void)ring_.Prime(
        payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
        metadataRing.data(), Layout::kNumPackets);
    ring_.ResetForStart();
    ring_.SeedCycleTracking(hardware_);

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;
    controlBlock.statusWord.store(
        IsochTxQueueStatus::kProducerFault, std::memory_order_release);

    const uint32_t nextPacketIOVA =
        ring_.Slab().GetDescriptorIOVA(Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(
            DMAContextHelpers::IsoXmitCommandPtr(0)),
        nextPacketIOVA | Layout::kBlocksPerPacket);

    const auto outcome = ring_.Refill(
        hardware_, 0, metadataRing.data(), &controlBlock,
        kSharedPayloadSlots, sharedPayload_.data(), payloadDmaMap_);

    EXPECT_FALSE(outcome.ok);
    EXPECT_EQ(
        outcome.failureReason,
        IsochTxDmaRing::RefillFailureReason::ProducerFaultStatus);
    EXPECT_EQ(outcome.packetsFilled, 0U);
}

TEST_F(IsochTxDmaRingTest,
       RefillDetectsPayloadMutationAfterReleaseCommitBeforeCompletion) {
    auto metadataRing = MakeMetadataRing();
    const auto prime = ring_.Prime(
        payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
        metadataRing.data(), Layout::kNumPackets);
    ASSERT_EQ(prime.packetsAssembled, Layout::kNumPackets);
    ring_.ResetForStart();
    ring_.SeedCycleTracking(hardware_);

    IsochTxQueueControl controlBlock{};
    controlBlock.numSlots = kSharedPayloadSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;
    controlBlock.committedEnd.store(Layout::kNumPackets,
                                    std::memory_order_release);

    // The metadata seal is the release-commit boundary. Any subsequent writer
    // touching this slot must be detected before completion returns ownership.
    sharedPayload_[3] ^= 0x5a;

    const uint32_t nextPacketIOVA =
        ring_.Slab().GetDescriptorIOVA(Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitCommandPtr(0)),
        nextPacketIOVA | Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(
        static_cast<Register32>(DMAContextHelpers::IsoXmitContextControl(0)),
        0);

    const auto outcome = ring_.Refill(
        hardware_, 0, metadataRing.data(), &controlBlock,
        kSharedPayloadSlots, sharedPayload_.data(), payloadDmaMap_);

    EXPECT_FALSE(outcome.ok);
    EXPECT_EQ(outcome.failureReason,
              IsochTxDmaRing::RefillFailureReason::PayloadSealMismatch);
    EXPECT_EQ(outcome.failurePacketAbs, 0U);
    EXPECT_EQ(outcome.failureSlot, 0U);
    EXPECT_EQ(outcome.failurePayloadLength, 8U);
    EXPECT_NE(outcome.failureExpectedPayloadSeal,
              outcome.failureObservedPayloadSeal);
    EXPECT_EQ(controlBlock.completionCursor.load(std::memory_order_acquire),
              0U);
    EXPECT_EQ(controlBlock.statusWord.load(std::memory_order_acquire),
              IsochTxQueueStatus::kProducerFault);
    EXPECT_EQ(controlBlock.streamGeneration.load(std::memory_order_acquire),
              1U);
    EXPECT_EQ(
        ring_.RTCounters().fatalPayloadSealMismatch.load(
            std::memory_order_relaxed),
        1U);
}

TEST_F(IsochTxDmaRingTest,
       RefillUnderrunIsFatalAndDoesNotInventPacketState) {
    auto metadataRing = MakeMetadataRing();
    (void)ring_.Prime(
        payloadDmaMap_, kSharedPayloadSlots, kSharedPayloadStride,
        metadataRing.data(), Layout::kNumPackets);
    ring_.ResetForStart();
    ring_.SeedCycleTracking(hardware_);

    IsochTxQueueControl controlBlock{};

    const uint32_t numSlots = kSharedPayloadSlots;
    uint8_t* payloadBase = sharedPayload_.data();

    metadataRing[0].commitGeneration.store(0, std::memory_order_release);
    metadataRing[0].immediateHeader[0] = 0x11110000;
    metadataRing[0].immediateHeader[1] = 0x22220000;
    std::array<uint8_t, 8> payloadBefore{
        0x87, 0x76, 0x65, 0x54, 0x43, 0x32, 0x21, 0x10};
    std::memcpy(payloadBase, payloadBefore.data(), payloadBefore.size());
    RefreshPayloadSeal(metadataRing, 0);

    controlBlock.numSlots = numSlots;
    controlBlock.slotStrideBytes = kSharedPayloadStride;
    controlBlock.maxPacketBytes = kSharedPayloadStride;
    controlBlock.completionCursor.store(0, std::memory_order_relaxed);

    // Mock hardware registers: cmdPtr points to packet 8
    const uint32_t nextPktDescIOVA = ring_.Slab().GetDescriptorIOVA(8 * Layout::kBlocksPerPacket);
    hardware_.SetTestRegister(static_cast<Register32>(DMAContextHelpers::IsoXmitCommandPtr(0)), nextPktDescIOVA | Layout::kBlocksPerPacket);

    // Run Refill
    auto outcome = ring_.Refill(
        hardware_, 0, metadataRing.data(), &controlBlock, numSlots,
        payloadBase, payloadDmaMap_);

    EXPECT_FALSE(outcome.ok);
    EXPECT_EQ(outcome.packetsFilled, 0);
    EXPECT_EQ(controlBlock.statusWord.load(),
              IsochTxQueueStatus::kProducerFault);
    EXPECT_EQ(controlBlock.streamGeneration.load(), 1);
    EXPECT_EQ(metadataRing[0].commitGeneration.load(), 0);

    auto* desc0 = ring_.Slab().GetDescriptorPtr(0);
    auto* immDesc = reinterpret_cast<OHCIDescriptorImmediate*>(desc0);
    EXPECT_EQ(immDesc->immediateData[0], 0U);
    EXPECT_EQ(immDesc->immediateData[1], 0U);
    EXPECT_EQ(
        std::memcmp(payloadBase, payloadBefore.data(),
                    payloadBefore.size()),
        0);
}

TEST(IsochTxQueueControlTests, ProducerAndConsumerResetsHaveDisjointOwnership) {
    IsochTxQueueControl queue{};
    queue.abiVersion = ASFW::Isoch::kTxQueueAbiVersion;
    queue.committedEnd.store(408, std::memory_order_release);
    queue.completionCursor.store(144, std::memory_order_release);
    queue.statusWord.store(IsochTxQueueStatus::kRunning,
                           std::memory_order_release);

    queue.ResetConsumerForArm();
    EXPECT_EQ(queue.abiVersion, ASFW::Isoch::kTxQueueAbiVersion);
    EXPECT_EQ(queue.committedEnd.load(std::memory_order_acquire), 408U);
    EXPECT_EQ(queue.completionCursor.load(std::memory_order_acquire), 0U);
    EXPECT_EQ(queue.statusWord.load(std::memory_order_acquire),
              IsochTxQueueStatus::kStopped);

    queue.statusWord.store(IsochTxQueueStatus::kRunning,
                           std::memory_order_release);
    queue.completionCursor.store(12, std::memory_order_release);
    queue.ResetProducerForStart();
    EXPECT_EQ(queue.committedEnd.load(std::memory_order_acquire), 0U);
    EXPECT_EQ(queue.completionCursor.load(std::memory_order_acquire), 12U);
    EXPECT_EQ(queue.statusWord.load(std::memory_order_acquire),
              IsochTxQueueStatus::kRunning);
}

TEST(IsochTxQueueOwnershipTests, ProducerAcquiresOnlyAppendCursorOwnedSlot) {
    using ASFW::Isoch::CanAcquireTxProducerSlot;

    EXPECT_TRUE(CanAcquireTxProducerSlot(100, 100, 80, 64));
    EXPECT_TRUE(CanAcquireTxProducerSlot(0, 0, 800, 64));
    EXPECT_TRUE(CanAcquireTxProducerSlot(63, 63, 800, 64));
    EXPECT_FALSE(CanAcquireTxProducerSlot(99, 100, 80, 64));
    EXPECT_FALSE(CanAcquireTxProducerSlot(101, 100, 80, 64));
    EXPECT_FALSE(CanAcquireTxProducerSlot(79, 79, 80, 64));
    EXPECT_FALSE(CanAcquireTxProducerSlot(144, 144, 80, 64));
    EXPECT_FALSE(CanAcquireTxProducerSlot(100, 100, 80, 0));
}
