17:32:50 INFO  : Registering command handlers for SDK TCF services
17:33:01 INFO  : Registering command handlers for SDK TCF services
17:33:14 INFO  : Registering command handlers for SDK TCF services
17:33:26 INFO  : Registering command handlers for SDK TCF services
17:36:29 INFO  : Registering command handlers for SDK TCF services
17:36:30 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
17:36:32 INFO  : XSCT server has started successfully.
17:36:32 INFO  : Successfully done setting XSCT server connection channel  
17:36:32 INFO  : Successfully done setting SDK workspace  
17:37:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:37:33 INFO  : 'jtag frequency' command is executed.
17:37:33 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:37:33 INFO  : Context for 'APU' is selected.
17:37:33 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:37:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:33 INFO  : Context for 'APU' is selected.
17:37:33 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:41:59 ERROR : Memory read error at 0xFD080030. Invalid DAP IDCODE. Invalid DAP ACK value: 4
17:41:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
----------------End of Script----------------

17:42:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
17:42:53 INFO  : 'jtag frequency' command is executed.
17:42:53 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
17:42:53 INFO  : Context for 'APU' is selected.
17:42:54 INFO  : System reset is completed.
17:42:57 INFO  : 'after 3000' command is executed.
17:42:57 INFO  : Context for 'APU' is selected.
17:42:57 INFO  : Cleared APU and A53 resets
17:42:58 INFO  : Context for 'RPU' is selected.
17:42:58 INFO  : Cleared RPU and R5 resets
17:42:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
17:43:01 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:43:01 INFO  : Context for 'APU' is selected.
17:43:01 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:01 INFO  : Context for 'APU' is selected.
17:43:01 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
17:43:02 INFO  : 'psu_init' command is executed.
17:43:03 INFO  : 'after 1000' command is executed.
17:43:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
17:43:04 INFO  : 'after 1000' command is executed.
17:43:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
17:43:04 INFO  : 'catch {psu_protection}' command is executed.
17:43:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:43:05 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
17:43:05 INFO  : Context for processor 'psu_cortexa53_1' is selected.
17:43:05 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
17:43:06 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
17:43:06 INFO  : Context for processor 'psu_cortexa53_2' is selected.
17:43:06 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
17:43:07 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
17:43:08 INFO  : Context for processor 'psu_cortexa53_3' is selected.
17:43:08 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
17:43:09 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
17:43:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:09 INFO  : 'con' command is executed.
17:43:09 INFO  : Context for processor 'psu_cortexa53_1' is selected.
17:43:09 INFO  : 'con' command is executed.
17:43:09 INFO  : Context for processor 'psu_cortexa53_2' is selected.
17:43:09 INFO  : 'con' command is executed.
17:43:09 INFO  : Context for processor 'psu_cortexa53_3' is selected.
17:43:09 INFO  : 'con' command is executed.
17:43:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

17:43:09 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
18:15:54 INFO  : Disconnected from the channel tcfchan#1.
20:22:56 INFO  : Registering command handlers for SDK TCF services
20:22:57 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
20:22:59 INFO  : XSCT server has started successfully.
20:22:59 INFO  : Successfully done setting XSCT server connection channel  
20:23:00 INFO  : Successfully done setting SDK workspace  
20:23:00 INFO  : Processing command line option -hwspec /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper.hdf.
20:23:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:23:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617495634000,  Project:1617399167000
20:23:04 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper.hdf.
20:23:05 INFO  : Copied contents of /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:23:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:23:14 INFO  : 
20:23:15 INFO  : 
20:23:16 INFO  : 
20:23:18 INFO  : 
20:23:19 INFO  : Updating hardware inferred compiler options for core0.
20:23:20 INFO  : Updating hardware inferred compiler options for core1.
20:23:20 INFO  : Updating hardware inferred compiler options for core2.
20:23:21 INFO  : Updating hardware inferred compiler options for core3.
20:23:21 INFO  : Clearing existing target manager status.
20:23:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:23:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:01:30 INFO  : 'jtag frequency' command is executed.
21:01:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:01:30 INFO  : Context for 'APU' is selected.
21:01:31 INFO  : System reset is completed.
21:01:34 INFO  : 'after 3000' command is executed.
21:01:34 INFO  : Context for 'APU' is selected.
21:01:34 INFO  : Cleared APU and A53 resets
21:01:34 INFO  : Context for 'RPU' is selected.
21:01:34 INFO  : Cleared RPU and R5 resets
21:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:01:37 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:01:37 INFO  : Context for 'APU' is selected.
21:01:38 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:01:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:38 INFO  : Context for 'APU' is selected.
21:01:38 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:01:38 INFO  : 'psu_init' command is executed.
21:01:39 INFO  : 'after 1000' command is executed.
21:01:39 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:01:40 INFO  : 'after 1000' command is executed.
21:01:40 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:01:40 INFO  : 'catch {psu_protection}' command is executed.
21:01:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:01:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:01:42 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
21:01:42 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:01:42 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:01:43 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
21:01:43 INFO  : Context for processor 'psu_cortexa53_2' is selected.
21:01:43 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
21:01:44 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
21:01:44 INFO  : Context for processor 'psu_cortexa53_3' is selected.
21:01:44 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
21:01:45 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
21:01:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:01:45 INFO  : 'con' command is executed.
21:01:45 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:01:45 INFO  : 'con' command is executed.
21:01:45 INFO  : Context for processor 'psu_cortexa53_2' is selected.
21:01:45 INFO  : 'con' command is executed.
21:01:45 INFO  : Context for processor 'psu_cortexa53_3' is selected.
21:01:45 INFO  : 'con' command is executed.
21:01:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

21:01:45 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
00:34:34 INFO  : Disconnected from the channel tcfchan#1.
15:04:51 INFO  : Registering command handlers for SDK TCF services
15:04:52 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
15:04:54 INFO  : XSCT server has started successfully.
15:04:55 INFO  : Successfully done setting XSCT server connection channel  
15:04:55 INFO  : Successfully done setting SDK workspace  
15:04:55 INFO  : Processing command line option -hwspec /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper.hdf.
15:04:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
15:22:51 INFO  : 'jtag frequency' command is executed.
15:22:51 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
15:22:51 INFO  : Context for 'APU' is selected.
15:22:52 INFO  : System reset is completed.
15:22:55 INFO  : 'after 3000' command is executed.
15:22:55 INFO  : Context for 'APU' is selected.
15:22:56 INFO  : Cleared APU and A53 resets
15:22:56 INFO  : Context for 'RPU' is selected.
15:22:56 INFO  : Cleared RPU and R5 resets
15:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
15:22:59 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:22:59 INFO  : Context for 'APU' is selected.
15:22:59 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:22:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:59 INFO  : Context for 'APU' is selected.
15:22:59 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
15:23:00 INFO  : 'psu_init' command is executed.
15:23:01 INFO  : 'after 1000' command is executed.
15:23:01 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
15:23:02 INFO  : 'after 1000' command is executed.
15:23:02 INFO  : 'psu_ps_pl_reset_config' command is executed.
15:23:02 INFO  : 'catch {psu_protection}' command is executed.
15:23:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:23:03 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
15:23:03 INFO  : Context for processor 'psu_cortexa53_1' is selected.
15:23:03 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
15:23:04 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
15:23:04 INFO  : Context for processor 'psu_cortexa53_2' is selected.
15:23:04 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
15:23:05 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
15:23:05 INFO  : Context for processor 'psu_cortexa53_3' is selected.
15:23:05 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
15:23:06 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
15:23:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:07 INFO  : 'con' command is executed.
15:23:07 INFO  : Context for processor 'psu_cortexa53_1' is selected.
15:23:07 INFO  : 'con' command is executed.
15:23:07 INFO  : Context for processor 'psu_cortexa53_2' is selected.
15:23:07 INFO  : 'con' command is executed.
15:23:07 INFO  : Context for processor 'psu_cortexa53_3' is selected.
15:23:07 INFO  : 'con' command is executed.
15:23:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

15:23:07 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
19:56:00 INFO  : Disconnected from the channel tcfchan#1.
19:56:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:06 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  4240 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

19:56:06 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
19:56:08 INFO  : XSCT server has started successfully.
19:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:56:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:56:30 INFO  : 'jtag frequency' command is executed.
19:56:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
19:56:30 INFO  : Context for 'APU' is selected.
19:56:31 INFO  : System reset is completed.
19:56:34 INFO  : 'after 3000' command is executed.
19:56:34 INFO  : Context for 'APU' is selected.
19:56:34 INFO  : Cleared APU and A53 resets
19:56:34 INFO  : Context for 'RPU' is selected.
19:56:34 INFO  : Cleared RPU and R5 resets
19:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
19:56:38 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:56:38 INFO  : Context for 'APU' is selected.
19:56:38 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:56:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:38 INFO  : Context for 'APU' is selected.
19:56:38 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
19:56:39 INFO  : 'psu_init' command is executed.
19:56:40 INFO  : 'after 1000' command is executed.
19:56:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
19:56:41 INFO  : 'after 1000' command is executed.
19:56:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
19:56:41 INFO  : 'catch {psu_protection}' command is executed.
19:56:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:56:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:56:42 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
19:56:42 INFO  : Context for processor 'psu_cortexa53_1' is selected.
19:56:42 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
19:56:43 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
19:56:43 INFO  : Context for processor 'psu_cortexa53_2' is selected.
19:56:43 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
19:56:44 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
19:56:44 INFO  : Context for processor 'psu_cortexa53_3' is selected.
19:56:44 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
19:56:45 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
19:56:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:56:45 INFO  : 'con' command is executed.
19:56:45 INFO  : Context for processor 'psu_cortexa53_1' is selected.
19:56:45 INFO  : 'con' command is executed.
19:56:46 INFO  : Context for processor 'psu_cortexa53_2' is selected.
19:56:46 INFO  : 'con' command is executed.
19:56:46 INFO  : Context for processor 'psu_cortexa53_3' is selected.
19:56:46 INFO  : 'con' command is executed.
19:56:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

19:56:46 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
20:01:38 INFO  : Disconnected from the channel tcfchan#1.
20:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:43 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  5398 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

20:01:43 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
20:01:45 INFO  : XSCT server has started successfully.
20:01:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:02:28 INFO  : 'jtag frequency' command is executed.
20:02:28 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:02:28 INFO  : Context for 'APU' is selected.
20:02:29 INFO  : System reset is completed.
20:02:32 INFO  : 'after 3000' command is executed.
20:02:32 INFO  : Context for 'APU' is selected.
20:02:32 INFO  : Cleared APU and A53 resets
20:02:32 INFO  : Context for 'RPU' is selected.
20:02:32 INFO  : Cleared RPU and R5 resets
20:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:02:35 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:02:36 INFO  : Context for 'APU' is selected.
20:02:36 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:36 INFO  : Context for 'APU' is selected.
20:02:36 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:02:36 INFO  : 'psu_init' command is executed.
20:02:37 INFO  : 'after 1000' command is executed.
20:02:37 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:02:38 INFO  : 'after 1000' command is executed.
20:02:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:02:39 INFO  : 'catch {psu_protection}' command is executed.
20:02:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:02:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:02:40 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
20:02:40 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:02:40 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:02:41 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
20:02:41 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:02:41 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
20:02:42 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
20:02:42 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:02:42 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
20:02:43 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
20:02:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:02:43 INFO  : 'con' command is executed.
20:02:43 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:02:43 INFO  : 'con' command is executed.
20:02:43 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:02:43 INFO  : 'con' command is executed.
20:02:43 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:02:43 INFO  : 'con' command is executed.
20:02:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:02:43 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
20:06:41 INFO  : Disconnected from the channel tcfchan#1.
20:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:47 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  6506 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

20:06:47 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
20:06:49 INFO  : XSCT server has started successfully.
20:06:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:07:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:07:11 INFO  : 'jtag frequency' command is executed.
20:07:11 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:07:11 INFO  : Context for 'APU' is selected.
20:07:12 INFO  : System reset is completed.
20:07:15 INFO  : 'after 3000' command is executed.
20:07:15 INFO  : Context for 'APU' is selected.
20:07:15 INFO  : Cleared APU and A53 resets
20:07:15 INFO  : Context for 'RPU' is selected.
20:07:15 INFO  : Cleared RPU and R5 resets
20:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:07:18 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:07:19 INFO  : Context for 'APU' is selected.
20:07:19 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:07:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:19 INFO  : Context for 'APU' is selected.
20:07:19 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:07:19 INFO  : 'psu_init' command is executed.
20:07:20 INFO  : 'after 1000' command is executed.
20:07:20 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:07:21 INFO  : 'after 1000' command is executed.
20:07:22 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:07:22 INFO  : 'catch {psu_protection}' command is executed.
20:07:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:07:23 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
20:07:23 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:07:23 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:07:24 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
20:07:24 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:07:24 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
20:07:25 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
20:07:25 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:07:25 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
20:07:26 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
20:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:26 INFO  : 'con' command is executed.
20:07:26 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:07:26 INFO  : 'con' command is executed.
20:07:26 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:07:26 INFO  : 'con' command is executed.
20:07:26 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:07:26 INFO  : 'con' command is executed.
20:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:07:26 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
20:12:08 INFO  : Disconnected from the channel tcfchan#1.
20:12:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:13 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  8340 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

20:12:13 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
20:12:15 INFO  : XSCT server has started successfully.
20:12:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:12:36 INFO  : 'jtag frequency' command is executed.
20:12:36 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:12:36 INFO  : Context for 'APU' is selected.
20:12:36 INFO  : System reset is completed.
20:12:39 INFO  : 'after 3000' command is executed.
20:12:40 INFO  : Context for 'APU' is selected.
20:12:40 INFO  : Cleared APU and A53 resets
20:12:40 INFO  : Context for 'RPU' is selected.
20:12:40 INFO  : Cleared RPU and R5 resets
20:12:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:12:43 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:12:43 INFO  : Context for 'APU' is selected.
20:12:43 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:12:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:43 INFO  : Context for 'APU' is selected.
20:12:43 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:12:44 INFO  : 'psu_init' command is executed.
20:12:45 INFO  : 'after 1000' command is executed.
20:12:45 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:12:46 INFO  : 'after 1000' command is executed.
20:12:46 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:12:46 INFO  : 'catch {psu_protection}' command is executed.
20:12:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:12:47 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
20:12:47 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:12:47 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:12:48 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
20:12:48 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:12:49 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
20:12:50 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
20:12:50 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:12:50 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
20:12:51 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
20:12:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:12:51 INFO  : 'con' command is executed.
20:12:51 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:12:51 INFO  : 'con' command is executed.
20:12:51 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:12:51 INFO  : 'con' command is executed.
20:12:51 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:12:51 INFO  : 'con' command is executed.
20:12:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:12:51 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
20:14:37 INFO  : Disconnected from the channel tcfchan#1.
20:16:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:33 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  9456 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

20:16:33 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
20:16:35 INFO  : XSCT server has started successfully.
20:16:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:16:53 INFO  : 'jtag frequency' command is executed.
20:16:53 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:16:53 INFO  : Context for 'APU' is selected.
20:16:54 INFO  : System reset is completed.
20:16:57 INFO  : 'after 3000' command is executed.
20:16:57 INFO  : Context for 'APU' is selected.
20:16:57 INFO  : Cleared APU and A53 resets
20:16:57 INFO  : Context for 'RPU' is selected.
20:16:57 INFO  : Cleared RPU and R5 resets
20:16:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:17:00 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:17:00 INFO  : Context for 'APU' is selected.
20:17:01 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:17:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:01 INFO  : Context for 'APU' is selected.
20:17:01 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:17:01 INFO  : 'psu_init' command is executed.
20:17:02 INFO  : 'after 1000' command is executed.
20:17:02 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:17:03 INFO  : 'after 1000' command is executed.
20:17:03 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:17:04 INFO  : 'catch {psu_protection}' command is executed.
20:17:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:17:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:17:05 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
20:17:05 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:17:05 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:17:06 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
20:17:06 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:17:06 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
20:17:07 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
20:17:07 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:17:07 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
20:17:08 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
20:17:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:17:08 INFO  : 'con' command is executed.
20:17:08 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:17:08 INFO  : 'con' command is executed.
20:17:08 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:17:08 INFO  : 'con' command is executed.
20:17:08 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:17:08 INFO  : 'con' command is executed.
20:17:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:17:08 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
20:18:11 INFO  : Disconnected from the channel tcfchan#1.
20:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:12 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 10404 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

20:24:12 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
20:24:14 INFO  : XSCT server has started successfully.
20:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:24:33 INFO  : 'jtag frequency' command is executed.
20:24:33 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:24:33 INFO  : Context for 'APU' is selected.
20:24:34 INFO  : System reset is completed.
20:24:37 INFO  : 'after 3000' command is executed.
20:24:37 INFO  : Context for 'APU' is selected.
20:24:37 INFO  : Cleared APU and A53 resets
20:24:37 INFO  : Context for 'RPU' is selected.
20:24:37 INFO  : Cleared RPU and R5 resets
20:24:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:24:41 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:24:41 INFO  : Context for 'APU' is selected.
20:24:41 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:24:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:41 INFO  : Context for 'APU' is selected.
20:24:41 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:24:42 INFO  : 'psu_init' command is executed.
20:24:43 INFO  : 'after 1000' command is executed.
20:24:43 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:24:44 INFO  : 'after 1000' command is executed.
20:24:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:24:44 INFO  : 'catch {psu_protection}' command is executed.
20:24:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:24:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:24:45 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
20:24:45 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:24:45 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:24:46 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
20:24:46 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:24:46 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
20:24:47 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
20:24:47 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:24:47 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
20:24:48 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
20:24:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:24:48 INFO  : 'con' command is executed.
20:24:48 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:24:49 INFO  : 'con' command is executed.
20:24:49 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:24:49 INFO  : 'con' command is executed.
20:24:49 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:24:49 INFO  : 'con' command is executed.
20:24:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:24:49 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
20:29:04 INFO  : Disconnected from the channel tcfchan#1.
20:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:10 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 11680 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

20:29:10 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
20:29:12 INFO  : XSCT server has started successfully.
20:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:33 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:29:33 INFO  : 'jtag frequency' command is executed.
20:29:33 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:29:33 INFO  : Context for 'APU' is selected.
20:29:34 INFO  : System reset is completed.
20:29:37 INFO  : 'after 3000' command is executed.
20:29:37 INFO  : Context for 'APU' is selected.
20:29:37 INFO  : Cleared APU and A53 resets
20:29:37 INFO  : Context for 'RPU' is selected.
20:29:37 INFO  : Cleared RPU and R5 resets
20:29:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:29:40 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:29:40 INFO  : Context for 'APU' is selected.
20:29:41 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:29:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:41 INFO  : Context for 'APU' is selected.
20:29:41 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:29:41 INFO  : 'psu_init' command is executed.
20:29:42 INFO  : 'after 1000' command is executed.
20:29:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:29:43 INFO  : 'after 1000' command is executed.
20:29:44 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:29:44 INFO  : 'catch {psu_protection}' command is executed.
20:29:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:29:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:29:45 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
20:29:45 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:29:45 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:29:46 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
20:29:46 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:29:46 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
20:29:47 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
20:29:47 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:29:47 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
20:29:48 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
20:29:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:29:48 INFO  : 'con' command is executed.
20:29:48 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:29:48 INFO  : 'con' command is executed.
20:29:48 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:29:48 INFO  : 'con' command is executed.
20:29:48 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:29:48 INFO  : 'con' command is executed.
20:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:29:48 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
20:30:37 INFO  : Disconnected from the channel tcfchan#1.
20:42:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617583354000,  Project:1617495634000
20:42:56 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:43:02 INFO  : Copied contents of /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:43:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:43:12 INFO  : 
20:43:14 INFO  : 
20:43:15 INFO  : 
20:43:16 INFO  : 
20:43:17 INFO  : Updating hardware inferred compiler options for core0.
20:43:18 INFO  : Updating hardware inferred compiler options for core1.
20:43:18 INFO  : Updating hardware inferred compiler options for core2.
20:43:19 INFO  : Updating hardware inferred compiler options for core3.
20:43:19 INFO  : Clearing existing target manager status.
20:43:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:43:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:06 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:46:06 INFO  : 'jtag frequency' command is executed.
20:46:06 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:46:06 INFO  : Context for 'APU' is selected.
20:46:07 INFO  : System reset is completed.
20:46:10 INFO  : 'after 3000' command is executed.
20:46:10 INFO  : Context for 'APU' is selected.
20:46:10 INFO  : Cleared APU and A53 resets
20:46:10 INFO  : Context for 'RPU' is selected.
20:46:10 INFO  : Cleared RPU and R5 resets
20:46:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:46:13 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:46:13 INFO  : Context for 'APU' is selected.
20:46:14 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:14 INFO  : Context for 'APU' is selected.
20:46:14 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:46:14 INFO  : 'psu_init' command is executed.
20:46:15 INFO  : 'after 1000' command is executed.
20:46:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:46:16 INFO  : 'after 1000' command is executed.
20:46:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:46:16 INFO  : 'catch {psu_protection}' command is executed.
20:46:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:46:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:46:17 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
20:46:17 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:46:18 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:46:19 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
20:46:19 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:46:19 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
20:46:20 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
20:46:20 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:46:20 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
20:46:21 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
20:46:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:46:21 INFO  : 'con' command is executed.
20:46:21 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:46:21 INFO  : 'con' command is executed.
20:46:21 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:46:21 INFO  : 'con' command is executed.
20:46:21 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:46:21 INFO  : 'con' command is executed.
20:46:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:46:21 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
20:48:30 INFO  : Disconnected from the channel tcfchan#2.
20:49:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:38 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 12832 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

20:49:38 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
20:49:40 INFO  : XSCT server has started successfully.
20:49:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

20:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:49:59 INFO  : 'jtag frequency' command is executed.
20:49:59 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
20:49:59 INFO  : Context for 'APU' is selected.
20:50:00 INFO  : System reset is completed.
20:50:03 INFO  : 'after 3000' command is executed.
20:50:03 INFO  : Context for 'APU' is selected.
20:50:03 INFO  : Cleared APU and A53 resets
20:50:03 INFO  : Context for 'RPU' is selected.
20:50:03 INFO  : Cleared RPU and R5 resets
20:50:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
20:50:06 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:50:06 INFO  : Context for 'APU' is selected.
20:50:06 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:50:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:06 INFO  : Context for 'APU' is selected.
20:50:06 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
20:50:07 INFO  : 'psu_init' command is executed.
20:50:08 INFO  : 'after 1000' command is executed.
20:50:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
20:50:09 INFO  : 'after 1000' command is executed.
20:50:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
20:50:09 INFO  : 'catch {psu_protection}' command is executed.
20:50:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:50:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:50:10 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
20:50:10 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:50:10 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
20:50:11 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
20:50:12 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:50:12 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
20:50:13 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
20:50:13 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:50:13 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
20:50:14 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
20:50:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:50:14 INFO  : 'con' command is executed.
20:50:14 INFO  : Context for processor 'psu_cortexa53_1' is selected.
20:50:14 INFO  : 'con' command is executed.
20:50:14 INFO  : Context for processor 'psu_cortexa53_2' is selected.
20:50:14 INFO  : 'con' command is executed.
20:50:14 INFO  : Context for processor 'psu_cortexa53_3' is selected.
20:50:14 INFO  : 'con' command is executed.
20:50:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

20:50:14 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
20:51:18 INFO  : Disconnected from the channel tcfchan#1.
21:05:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1617584697000,  Project:1617583354000
21:05:18 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:05:23 INFO  : Copied contents of /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
21:05:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:05:33 INFO  : 
21:05:34 INFO  : 
21:05:35 INFO  : 
21:05:37 INFO  : 
21:05:38 INFO  : Updating hardware inferred compiler options for core0.
21:05:38 INFO  : Updating hardware inferred compiler options for core1.
21:05:39 INFO  : Updating hardware inferred compiler options for core2.
21:05:40 INFO  : Updating hardware inferred compiler options for core3.
21:05:40 INFO  : Clearing existing target manager status.
21:05:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:05:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:08:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:08:07 INFO  : 'jtag frequency' command is executed.
21:08:07 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:08:07 INFO  : Context for 'APU' is selected.
21:08:08 INFO  : System reset is completed.
21:08:11 INFO  : 'after 3000' command is executed.
21:08:11 INFO  : Context for 'APU' is selected.
21:08:11 INFO  : Cleared APU and A53 resets
21:08:11 INFO  : Context for 'RPU' is selected.
21:08:12 INFO  : Cleared RPU and R5 resets
21:08:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:08:15 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:08:15 INFO  : Context for 'APU' is selected.
21:08:15 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:08:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:15 INFO  : Context for 'APU' is selected.
21:08:15 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:08:16 INFO  : 'psu_init' command is executed.
21:08:17 INFO  : 'after 1000' command is executed.
21:08:17 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:08:18 INFO  : 'after 1000' command is executed.
21:08:18 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:08:18 INFO  : 'catch {psu_protection}' command is executed.
21:08:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:08:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:08:19 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
21:08:19 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:08:19 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:08:20 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
21:08:20 INFO  : Context for processor 'psu_cortexa53_2' is selected.
21:08:20 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
21:08:21 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
21:08:21 INFO  : Context for processor 'psu_cortexa53_3' is selected.
21:08:21 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
21:08:22 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
21:08:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:08:23 INFO  : 'con' command is executed.
21:08:23 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:08:23 INFO  : 'con' command is executed.
21:08:23 INFO  : Context for processor 'psu_cortexa53_2' is selected.
21:08:23 INFO  : 'con' command is executed.
21:08:23 INFO  : Context for processor 'psu_cortexa53_3' is selected.
21:08:23 INFO  : 'con' command is executed.
21:08:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

21:08:23 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
21:08:55 INFO  : Disconnected from the channel tcfchan#2.
21:09:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:32 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 32707 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

21:09:32 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
21:09:34 INFO  : XSCT server has started successfully.
21:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:28 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
21:10:28 INFO  : 'jtag frequency' command is executed.
21:10:28 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
21:10:28 INFO  : Context for 'APU' is selected.
21:10:29 INFO  : System reset is completed.
21:10:32 INFO  : 'after 3000' command is executed.
21:10:32 INFO  : Context for 'APU' is selected.
21:10:33 INFO  : Cleared APU and A53 resets
21:10:33 INFO  : Context for 'RPU' is selected.
21:10:33 INFO  : Cleared RPU and R5 resets
21:10:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
21:10:36 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:10:36 INFO  : Context for 'APU' is selected.
21:10:36 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:10:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:36 INFO  : Context for 'APU' is selected.
21:10:36 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
21:10:37 INFO  : 'psu_init' command is executed.
21:10:38 INFO  : 'after 1000' command is executed.
21:10:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
21:10:39 INFO  : 'after 1000' command is executed.
21:10:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
21:10:39 INFO  : 'catch {psu_protection}' command is executed.
21:10:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:10:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:10:40 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
21:10:40 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:10:40 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
21:10:41 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
21:10:41 INFO  : Context for processor 'psu_cortexa53_2' is selected.
21:10:41 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
21:10:42 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
21:10:42 INFO  : Context for processor 'psu_cortexa53_3' is selected.
21:10:43 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
21:10:44 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
21:10:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:10:44 INFO  : 'con' command is executed.
21:10:44 INFO  : Context for processor 'psu_cortexa53_1' is selected.
21:10:44 INFO  : 'con' command is executed.
21:10:44 INFO  : Context for processor 'psu_cortexa53_2' is selected.
21:10:44 INFO  : 'con' command is executed.
21:10:44 INFO  : Context for processor 'psu_cortexa53_3' is selected.
21:10:44 INFO  : 'con' command is executed.
21:10:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

21:10:44 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:03:11 INFO  : Disconnected from the channel tcfchan#1.
22:03:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:16 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 21613 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:03:16 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:03:18 INFO  : XSCT server has started successfully.
22:03:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:03:41 INFO  : 'jtag frequency' command is executed.
22:03:41 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:03:41 INFO  : Context for 'APU' is selected.
22:03:42 INFO  : System reset is completed.
22:03:45 INFO  : 'after 3000' command is executed.
22:03:45 INFO  : Context for 'APU' is selected.
22:03:45 INFO  : Cleared APU and A53 resets
22:03:45 INFO  : Context for 'RPU' is selected.
22:03:45 INFO  : Cleared RPU and R5 resets
22:03:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:03:48 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:03:48 INFO  : Context for 'APU' is selected.
22:03:49 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:03:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:49 INFO  : Context for 'APU' is selected.
22:03:49 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:03:49 INFO  : 'psu_init' command is executed.
22:03:50 INFO  : 'after 1000' command is executed.
22:03:50 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:03:51 INFO  : 'after 1000' command is executed.
22:03:51 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:03:51 INFO  : 'catch {psu_protection}' command is executed.
22:03:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:03:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:03:52 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:03:52 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:03:53 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:03:53 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:03:54 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:03:54 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:03:55 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:03:55 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:03:55 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:03:56 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:03:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:03:56 INFO  : 'con' command is executed.
22:03:56 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:03:56 INFO  : 'con' command is executed.
22:03:56 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:03:56 INFO  : 'con' command is executed.
22:03:56 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:03:56 INFO  : 'con' command is executed.
22:03:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:03:56 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:04:23 INFO  : Disconnected from the channel tcfchan#1.
22:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:28 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 28223 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:04:28 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:04:30 INFO  : XSCT server has started successfully.
22:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:04:48 INFO  : 'jtag frequency' command is executed.
22:04:48 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:04:48 INFO  : Context for 'APU' is selected.
22:04:48 INFO  : System reset is completed.
22:04:51 INFO  : 'after 3000' command is executed.
22:04:51 INFO  : Context for 'APU' is selected.
22:04:52 INFO  : Cleared APU and A53 resets
22:04:52 INFO  : Context for 'RPU' is selected.
22:04:52 INFO  : Cleared RPU and R5 resets
22:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:04:55 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:55 INFO  : Context for 'APU' is selected.
22:04:55 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:55 INFO  : Context for 'APU' is selected.
22:04:55 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:04:56 INFO  : 'psu_init' command is executed.
22:04:57 INFO  : 'after 1000' command is executed.
22:04:57 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:04:58 INFO  : 'after 1000' command is executed.
22:04:58 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:04:58 INFO  : 'catch {psu_protection}' command is executed.
22:04:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:04:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:05:00 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:05:00 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:05:00 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:05:01 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:05:01 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:05:01 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:05:02 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:05:02 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:05:02 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:05:03 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:05:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:05:03 INFO  : 'con' command is executed.
22:05:03 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:05:03 INFO  : 'con' command is executed.
22:05:03 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:05:03 INFO  : 'con' command is executed.
22:05:03 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:05:03 INFO  : 'con' command is executed.
22:05:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:05:03 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:05:27 INFO  : Disconnected from the channel tcfchan#1.
22:05:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:32 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 28760 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:05:32 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:05:34 INFO  : XSCT server has started successfully.
22:05:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:05:54 INFO  : 'jtag frequency' command is executed.
22:05:54 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:05:54 INFO  : Context for 'APU' is selected.
22:05:54 INFO  : System reset is completed.
22:05:57 INFO  : 'after 3000' command is executed.
22:05:57 INFO  : Context for 'APU' is selected.
22:05:58 INFO  : Cleared APU and A53 resets
22:05:58 INFO  : Context for 'RPU' is selected.
22:05:58 INFO  : Cleared RPU and R5 resets
22:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:06:01 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:06:01 INFO  : Context for 'APU' is selected.
22:06:01 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:06:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:01 INFO  : Context for 'APU' is selected.
22:06:01 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:06:02 INFO  : 'psu_init' command is executed.
22:06:03 INFO  : 'after 1000' command is executed.
22:06:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:06:04 INFO  : 'after 1000' command is executed.
22:06:04 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:06:04 INFO  : 'catch {psu_protection}' command is executed.
22:06:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:06:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:06:05 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:06:05 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:06:05 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:06:06 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:06:06 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:06:07 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:06:07 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:06:07 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:06:08 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:06:09 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:06:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:06:09 INFO  : 'con' command is executed.
22:06:09 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:06:09 INFO  : 'con' command is executed.
22:06:09 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:06:09 INFO  : 'con' command is executed.
22:06:09 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:06:09 INFO  : 'con' command is executed.
22:06:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:06:09 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:06:34 INFO  : Disconnected from the channel tcfchan#1.
22:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:39 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 29287 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:06:39 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:06:41 INFO  : XSCT server has started successfully.
22:06:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:06:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:00 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:07:00 INFO  : 'jtag frequency' command is executed.
22:07:00 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:07:00 INFO  : Context for 'APU' is selected.
22:07:01 INFO  : System reset is completed.
22:07:04 INFO  : 'after 3000' command is executed.
22:07:04 INFO  : Context for 'APU' is selected.
22:07:04 INFO  : Cleared APU and A53 resets
22:07:04 INFO  : Context for 'RPU' is selected.
22:07:04 INFO  : Cleared RPU and R5 resets
22:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:07:07 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:07:07 INFO  : Context for 'APU' is selected.
22:07:08 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:08 INFO  : Context for 'APU' is selected.
22:07:08 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:07:08 INFO  : 'psu_init' command is executed.
22:07:09 INFO  : 'after 1000' command is executed.
22:07:09 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:07:10 INFO  : 'after 1000' command is executed.
22:07:10 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:07:10 INFO  : 'catch {psu_protection}' command is executed.
22:07:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:07:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:07:12 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:07:12 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:07:12 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:07:13 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:07:13 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:07:13 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:07:14 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:07:14 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:07:14 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:07:15 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:07:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:07:15 INFO  : 'con' command is executed.
22:07:15 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:07:15 INFO  : 'con' command is executed.
22:07:15 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:07:15 INFO  : 'con' command is executed.
22:07:15 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:07:15 INFO  : 'con' command is executed.
22:07:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:07:15 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:08:02 INFO  : Disconnected from the channel tcfchan#1.
22:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:07 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 29853 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:08:07 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:08:09 INFO  : XSCT server has started successfully.
22:08:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:08:26 INFO  : 'jtag frequency' command is executed.
22:08:26 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:08:26 INFO  : Context for 'APU' is selected.
22:08:27 INFO  : System reset is completed.
22:08:30 INFO  : 'after 3000' command is executed.
22:08:30 INFO  : Context for 'APU' is selected.
22:08:30 INFO  : Cleared APU and A53 resets
22:08:30 INFO  : Context for 'RPU' is selected.
22:08:30 INFO  : Cleared RPU and R5 resets
22:08:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:08:34 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:08:34 INFO  : Context for 'APU' is selected.
22:08:34 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:08:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:34 INFO  : Context for 'APU' is selected.
22:08:34 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:08:35 INFO  : 'psu_init' command is executed.
22:08:36 INFO  : 'after 1000' command is executed.
22:08:36 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:08:37 INFO  : 'after 1000' command is executed.
22:08:37 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:08:37 INFO  : 'catch {psu_protection}' command is executed.
22:08:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:08:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:08:38 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:08:38 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:08:38 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:08:39 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:08:39 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:08:39 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:08:40 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:08:40 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:08:40 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:08:41 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:08:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:08:41 INFO  : 'con' command is executed.
22:08:41 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:08:42 INFO  : 'con' command is executed.
22:08:42 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:08:42 INFO  : 'con' command is executed.
22:08:42 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:08:42 INFO  : 'con' command is executed.
22:08:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:08:42 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:10:05 INFO  : Disconnected from the channel tcfchan#1.
22:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:10 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 30418 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:10:10 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:10:12 INFO  : XSCT server has started successfully.
22:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:10:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:10:30 INFO  : 'jtag frequency' command is executed.
22:10:30 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:10:30 INFO  : Context for 'APU' is selected.
22:10:31 INFO  : System reset is completed.
22:10:34 INFO  : 'after 3000' command is executed.
22:10:34 INFO  : Context for 'APU' is selected.
22:10:34 INFO  : Cleared APU and A53 resets
22:10:34 INFO  : Context for 'RPU' is selected.
22:10:34 INFO  : Cleared RPU and R5 resets
22:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:10:38 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:10:38 INFO  : Context for 'APU' is selected.
22:10:38 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:38 INFO  : Context for 'APU' is selected.
22:10:38 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:10:39 INFO  : 'psu_init' command is executed.
22:10:40 INFO  : 'after 1000' command is executed.
22:10:40 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:10:41 INFO  : 'after 1000' command is executed.
22:10:41 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:10:41 INFO  : 'catch {psu_protection}' command is executed.
22:10:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:10:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:10:42 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:10:42 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:10:42 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:10:43 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:10:43 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:10:43 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:10:44 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:10:44 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:10:44 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:10:45 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:10:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:10:45 INFO  : 'con' command is executed.
22:10:45 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:10:45 INFO  : 'con' command is executed.
22:10:45 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:10:46 INFO  : 'con' command is executed.
22:10:46 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:10:46 INFO  : 'con' command is executed.
22:10:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:10:46 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:12:06 INFO  : Disconnected from the channel tcfchan#1.
22:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:11 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 31012 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:12:11 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:12:13 INFO  : XSCT server has started successfully.
22:12:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:12:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:31 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:12:31 INFO  : 'jtag frequency' command is executed.
22:12:31 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:12:31 INFO  : Context for 'APU' is selected.
22:12:32 INFO  : System reset is completed.
22:12:35 INFO  : 'after 3000' command is executed.
22:12:35 INFO  : Context for 'APU' is selected.
22:12:35 INFO  : Cleared APU and A53 resets
22:12:35 INFO  : Context for 'RPU' is selected.
22:12:35 INFO  : Cleared RPU and R5 resets
22:12:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:12:39 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:12:39 INFO  : Context for 'APU' is selected.
22:12:39 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:12:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:39 INFO  : Context for 'APU' is selected.
22:12:39 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:12:40 INFO  : 'psu_init' command is executed.
22:12:41 INFO  : 'after 1000' command is executed.
22:12:41 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:12:42 INFO  : 'after 1000' command is executed.
22:12:42 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:12:42 INFO  : 'catch {psu_protection}' command is executed.
22:12:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:12:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:12:43 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:12:43 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:12:43 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:12:44 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:12:44 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:12:44 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:12:45 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:12:45 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:12:45 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:12:46 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:12:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:12:46 INFO  : 'con' command is executed.
22:12:46 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:12:46 INFO  : 'con' command is executed.
22:12:46 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:12:46 INFO  : 'con' command is executed.
22:12:46 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:12:47 INFO  : 'con' command is executed.
22:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:12:47 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:13:13 INFO  : Disconnected from the channel tcfchan#1.
22:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:18 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 31641 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:13:18 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:13:20 INFO  : XSCT server has started successfully.
22:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:13:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:50 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:13:50 INFO  : 'jtag frequency' command is executed.
22:13:50 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:13:50 INFO  : Context for 'APU' is selected.
22:13:51 INFO  : System reset is completed.
22:13:54 INFO  : 'after 3000' command is executed.
22:13:54 INFO  : Context for 'APU' is selected.
22:13:54 INFO  : Cleared APU and A53 resets
22:13:54 INFO  : Context for 'RPU' is selected.
22:13:54 INFO  : Cleared RPU and R5 resets
22:13:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:13:57 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:13:57 INFO  : Context for 'APU' is selected.
22:13:58 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:13:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:58 INFO  : Context for 'APU' is selected.
22:13:58 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:13:58 INFO  : 'psu_init' command is executed.
22:13:59 INFO  : 'after 1000' command is executed.
22:14:00 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:14:01 INFO  : 'after 1000' command is executed.
22:14:01 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:14:01 INFO  : 'catch {psu_protection}' command is executed.
22:14:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:14:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:14:02 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:14:02 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:14:02 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:14:03 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:14:03 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:14:03 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:14:04 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:14:04 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:14:04 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:14:05 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:14:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:14:05 INFO  : 'con' command is executed.
22:14:05 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:14:05 INFO  : 'con' command is executed.
22:14:05 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:14:05 INFO  : 'con' command is executed.
22:14:05 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:14:05 INFO  : 'con' command is executed.
22:14:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:14:05 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:14:29 INFO  : Disconnected from the channel tcfchan#1.
22:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:34 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 32179 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:14:34 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:14:36 INFO  : XSCT server has started successfully.
22:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:14:54 INFO  : 'jtag frequency' command is executed.
22:14:54 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:14:54 INFO  : Context for 'APU' is selected.
22:14:54 INFO  : System reset is completed.
22:14:57 INFO  : 'after 3000' command is executed.
22:14:58 INFO  : Context for 'APU' is selected.
22:14:58 INFO  : Cleared APU and A53 resets
22:14:58 INFO  : Context for 'RPU' is selected.
22:14:58 INFO  : Cleared RPU and R5 resets
22:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:15:01 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:15:01 INFO  : Context for 'APU' is selected.
22:15:01 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:15:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:01 INFO  : Context for 'APU' is selected.
22:15:01 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:15:03 INFO  : 'psu_init' command is executed.
22:15:04 INFO  : 'after 1000' command is executed.
22:15:04 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:15:05 INFO  : 'after 1000' command is executed.
22:15:05 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:15:05 INFO  : 'catch {psu_protection}' command is executed.
22:15:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:15:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:15:06 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:15:06 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:15:06 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:15:07 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:15:07 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:15:07 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:15:08 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:15:08 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:15:08 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:15:09 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:15:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:15:09 INFO  : 'con' command is executed.
22:15:09 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:15:09 INFO  : 'con' command is executed.
22:15:09 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:15:09 INFO  : 'con' command is executed.
22:15:09 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:15:09 INFO  : 'con' command is executed.
22:15:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:15:09 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:15:35 INFO  : Disconnected from the channel tcfchan#1.
22:15:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:40 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213: 32724 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:15:40 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:15:42 INFO  : XSCT server has started successfully.
22:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:15:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:56 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:15:56 INFO  : 'jtag frequency' command is executed.
22:15:56 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:15:56 INFO  : Context for 'APU' is selected.
22:15:57 INFO  : System reset is completed.
22:16:00 INFO  : 'after 3000' command is executed.
22:16:00 INFO  : Context for 'APU' is selected.
22:16:00 INFO  : Cleared APU and A53 resets
22:16:00 INFO  : Context for 'RPU' is selected.
22:16:00 INFO  : Cleared RPU and R5 resets
22:16:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:16:04 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:16:05 INFO  : Context for 'APU' is selected.
22:16:06 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:16:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:06 INFO  : Context for 'APU' is selected.
22:16:06 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:16:06 INFO  : 'psu_init' command is executed.
22:16:07 INFO  : 'after 1000' command is executed.
22:16:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:07 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:16:08 INFO  : 'after 1000' command is executed.
22:16:08 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:16:08 INFO  : 'catch {psu_protection}' command is executed.
22:16:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:16:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:16:09 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:16:09 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:16:09 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:16:10 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:16:10 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:16:11 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:16:12 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:16:12 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:16:12 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:16:13 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:16:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:16:13 INFO  : 'con' command is executed.
22:16:13 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:16:13 INFO  : 'con' command is executed.
22:16:13 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:16:13 INFO  : 'con' command is executed.
22:16:13 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:16:13 INFO  : 'con' command is executed.
22:16:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:16:13 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:16:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:16:13 INFO  : 'jtag frequency' command is executed.
22:16:13 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:16:13 INFO  : Context for 'APU' is selected.
22:16:15 INFO  : System reset is completed.
22:16:18 INFO  : 'after 3000' command is executed.
22:16:18 INFO  : Context for 'APU' is selected.
22:16:19 INFO  : Cleared APU and A53 resets
22:16:19 INFO  : Context for 'RPU' is selected.
22:16:19 INFO  : Cleared RPU and R5 resets
22:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:16:22 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:16:22 INFO  : Context for 'APU' is selected.
22:16:22 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:22 INFO  : Context for 'APU' is selected.
22:16:22 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:16:23 INFO  : 'psu_init' command is executed.
22:16:24 INFO  : 'after 1000' command is executed.
22:16:24 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:16:25 INFO  : 'after 1000' command is executed.
22:16:25 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:16:25 INFO  : 'catch {psu_protection}' command is executed.
22:16:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:16:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:16:26 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:16:26 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:16:26 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:16:27 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:16:27 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:16:27 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:16:28 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:16:28 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:16:28 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:16:29 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:16:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:16:29 INFO  : 'con' command is executed.
22:16:29 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:16:29 INFO  : 'con' command is executed.
22:16:29 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:16:29 INFO  : 'con' command is executed.
22:16:29 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:16:30 INFO  : 'con' command is executed.
22:16:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:16:30 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:16:54 INFO  : Disconnected from the channel tcfchan#1.
22:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:59 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:   868 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:16:59 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:17:01 INFO  : XSCT server has started successfully.
22:17:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:17:59 INFO  : 'jtag frequency' command is executed.
22:17:59 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:17:59 INFO  : Context for 'APU' is selected.
22:17:59 INFO  : System reset is completed.
22:18:02 INFO  : 'after 3000' command is executed.
22:18:03 INFO  : Context for 'APU' is selected.
22:18:03 INFO  : Cleared APU and A53 resets
22:18:03 INFO  : Context for 'RPU' is selected.
22:18:03 INFO  : Cleared RPU and R5 resets
22:18:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:18:06 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:18:06 INFO  : Context for 'APU' is selected.
22:18:06 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:06 INFO  : Context for 'APU' is selected.
22:18:06 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:18:07 INFO  : 'psu_init' command is executed.
22:18:08 INFO  : 'after 1000' command is executed.
22:18:08 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:18:09 INFO  : 'after 1000' command is executed.
22:18:09 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:18:09 INFO  : 'catch {psu_protection}' command is executed.
22:18:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:18:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:18:10 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:18:10 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:18:10 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:18:11 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:18:11 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:18:11 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:18:12 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:18:12 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:18:12 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:18:13 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:18:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:18:14 INFO  : 'con' command is executed.
22:18:14 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:18:14 INFO  : 'con' command is executed.
22:18:14 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:18:14 INFO  : 'con' command is executed.
22:18:14 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:18:14 INFO  : 'con' command is executed.
22:18:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:18:14 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:18:57 INFO  : Disconnected from the channel tcfchan#1.
22:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:03 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  1725 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:19:03 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:19:05 INFO  : XSCT server has started successfully.
22:19:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:19:23 INFO  : 'jtag frequency' command is executed.
22:19:23 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:19:23 INFO  : Context for 'APU' is selected.
22:19:24 INFO  : System reset is completed.
22:19:27 INFO  : 'after 3000' command is executed.
22:19:27 INFO  : Context for 'APU' is selected.
22:19:27 INFO  : Cleared APU and A53 resets
22:19:27 INFO  : Context for 'RPU' is selected.
22:19:27 INFO  : Cleared RPU and R5 resets
22:19:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:19:31 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:19:31 INFO  : Context for 'APU' is selected.
22:19:31 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:19:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:31 INFO  : Context for 'APU' is selected.
22:19:31 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:19:32 INFO  : 'psu_init' command is executed.
22:19:33 INFO  : 'after 1000' command is executed.
22:19:33 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:19:34 INFO  : 'after 1000' command is executed.
22:19:34 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:19:34 INFO  : 'catch {psu_protection}' command is executed.
22:19:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:19:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:19:35 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:19:35 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:19:35 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:19:36 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:19:36 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:19:36 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:19:37 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:19:37 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:19:37 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:19:38 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:19:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:19:38 INFO  : 'con' command is executed.
22:19:38 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:19:38 INFO  : 'con' command is executed.
22:19:38 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:19:38 INFO  : 'con' command is executed.
22:19:38 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:19:38 INFO  : 'con' command is executed.
22:19:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:19:38 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:21:14 INFO  : Disconnected from the channel tcfchan#1.
22:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:19 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  2457 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:21:19 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:21:21 INFO  : XSCT server has started successfully.
22:21:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:21:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:37 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:21:37 INFO  : 'jtag frequency' command is executed.
22:21:37 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:21:37 INFO  : Context for 'APU' is selected.
22:21:38 INFO  : System reset is completed.
22:21:41 INFO  : 'after 3000' command is executed.
22:21:41 INFO  : Context for 'APU' is selected.
22:21:41 INFO  : Cleared APU and A53 resets
22:21:41 INFO  : Context for 'RPU' is selected.
22:21:41 INFO  : Cleared RPU and R5 resets
22:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:21:44 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:21:44 INFO  : Context for 'APU' is selected.
22:21:45 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:21:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:45 INFO  : Context for 'APU' is selected.
22:21:45 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:21:45 INFO  : 'psu_init' command is executed.
22:21:46 INFO  : 'after 1000' command is executed.
22:21:46 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:21:47 INFO  : 'after 1000' command is executed.
22:21:47 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:21:47 INFO  : 'catch {psu_protection}' command is executed.
22:21:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:21:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:21:48 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:21:48 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:21:49 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:21:50 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:21:50 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:21:50 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:21:51 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:21:51 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:21:51 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:21:52 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:21:52 INFO  : 'con' command is executed.
22:21:52 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:21:52 INFO  : 'con' command is executed.
22:21:52 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:21:52 INFO  : 'con' command is executed.
22:21:52 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:21:52 INFO  : 'con' command is executed.
22:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:21:52 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:22:09 INFO  : Disconnected from the channel tcfchan#1.
22:22:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:15 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  3126 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:22:15 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:22:17 INFO  : XSCT server has started successfully.
22:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:22:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:23:01 INFO  : 'jtag frequency' command is executed.
22:23:01 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:23:01 INFO  : Context for 'APU' is selected.
22:23:02 INFO  : System reset is completed.
22:23:05 INFO  : 'after 3000' command is executed.
22:23:05 INFO  : Context for 'APU' is selected.
22:23:05 INFO  : Cleared APU and A53 resets
22:23:05 INFO  : Context for 'RPU' is selected.
22:23:06 INFO  : Cleared RPU and R5 resets
22:23:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:23:09 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:23:09 INFO  : Context for 'APU' is selected.
22:23:09 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:23:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:09 INFO  : Context for 'APU' is selected.
22:23:09 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:23:10 INFO  : 'psu_init' command is executed.
22:23:11 INFO  : 'after 1000' command is executed.
22:23:11 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:23:12 INFO  : 'after 1000' command is executed.
22:23:12 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:23:13 INFO  : 'catch {psu_protection}' command is executed.
22:23:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:23:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:23:14 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:23:14 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:23:14 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:23:15 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:23:15 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:23:15 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:23:16 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:23:16 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:23:16 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:23:17 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:23:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:23:17 INFO  : 'con' command is executed.
22:23:17 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:23:17 INFO  : 'con' command is executed.
22:23:17 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:23:17 INFO  : 'con' command is executed.
22:23:17 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:23:17 INFO  : 'con' command is executed.
22:23:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:23:17 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:24:19 INFO  : Disconnected from the channel tcfchan#1.
22:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:24 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  3609 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:24:24 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:24:26 INFO  : XSCT server has started successfully.
22:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:06 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:25:06 INFO  : 'jtag frequency' command is executed.
22:25:06 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:25:06 INFO  : Context for 'APU' is selected.
22:25:07 INFO  : System reset is completed.
22:25:10 INFO  : 'after 3000' command is executed.
22:25:10 INFO  : Context for 'APU' is selected.
22:25:10 INFO  : Cleared APU and A53 resets
22:25:10 INFO  : Context for 'RPU' is selected.
22:25:10 INFO  : Cleared RPU and R5 resets
22:25:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:25:13 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:25:13 INFO  : Context for 'APU' is selected.
22:25:14 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:25:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:14 INFO  : Context for 'APU' is selected.
22:25:14 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:25:14 INFO  : 'psu_init' command is executed.
22:25:15 INFO  : 'after 1000' command is executed.
22:25:15 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:25:16 INFO  : 'after 1000' command is executed.
22:25:16 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:25:17 INFO  : 'catch {psu_protection}' command is executed.
22:25:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:25:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:25:18 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:25:18 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:25:18 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:25:19 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:25:19 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:25:19 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:25:20 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:25:20 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:25:20 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:25:21 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:25:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:25:21 INFO  : 'con' command is executed.
22:25:21 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:25:21 INFO  : 'con' command is executed.
22:25:21 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:25:21 INFO  : 'con' command is executed.
22:25:21 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:25:21 INFO  : 'con' command is executed.
22:25:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:25:21 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:25:38 INFO  : Disconnected from the channel tcfchan#1.
22:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:43 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  4233 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:25:43 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:25:45 INFO  : XSCT server has started successfully.
22:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:26:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:08 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:26:08 INFO  : 'jtag frequency' command is executed.
22:26:08 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:26:08 INFO  : Context for 'APU' is selected.
22:26:09 INFO  : System reset is completed.
22:26:12 INFO  : 'after 3000' command is executed.
22:26:12 INFO  : Context for 'APU' is selected.
22:26:12 INFO  : Cleared APU and A53 resets
22:26:12 INFO  : Context for 'RPU' is selected.
22:26:12 INFO  : Cleared RPU and R5 resets
22:26:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:26:16 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:26:16 INFO  : Context for 'APU' is selected.
22:26:16 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:26:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:16 INFO  : Context for 'APU' is selected.
22:26:16 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:26:17 INFO  : 'psu_init' command is executed.
22:26:18 INFO  : 'after 1000' command is executed.
22:26:18 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:26:19 INFO  : 'after 1000' command is executed.
22:26:19 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:26:19 INFO  : 'catch {psu_protection}' command is executed.
22:26:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:26:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:26:20 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:26:20 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:26:20 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:26:21 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:26:21 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:26:21 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:26:22 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:26:22 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:26:22 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:26:23 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:26:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:26:23 INFO  : 'con' command is executed.
22:26:23 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:26:23 INFO  : 'con' command is executed.
22:26:23 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:26:23 INFO  : 'con' command is executed.
22:26:23 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:26:24 INFO  : 'con' command is executed.
22:26:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:26:24 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:26:49 INFO  : Disconnected from the channel tcfchan#1.
22:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:54 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  4755 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:26:54 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:26:56 INFO  : XSCT server has started successfully.
22:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:19 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:27:19 INFO  : 'jtag frequency' command is executed.
22:27:19 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:27:19 INFO  : Context for 'APU' is selected.
22:27:19 INFO  : System reset is completed.
22:27:22 INFO  : 'after 3000' command is executed.
22:27:22 INFO  : Context for 'APU' is selected.
22:27:23 INFO  : Cleared APU and A53 resets
22:27:23 INFO  : Context for 'RPU' is selected.
22:27:23 INFO  : Cleared RPU and R5 resets
22:27:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:27:26 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:27:26 INFO  : Context for 'APU' is selected.
22:27:26 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:26 INFO  : Context for 'APU' is selected.
22:27:26 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:27:28 INFO  : 'psu_init' command is executed.
22:27:29 INFO  : 'after 1000' command is executed.
22:27:29 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:27:30 INFO  : 'after 1000' command is executed.
22:27:30 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:27:30 INFO  : 'catch {psu_protection}' command is executed.
22:27:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:27:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:27:31 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:27:31 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:27:31 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:27:32 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:27:32 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:27:32 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:27:33 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:27:33 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:27:33 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:27:34 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:27:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:27:34 INFO  : 'con' command is executed.
22:27:34 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:27:34 INFO  : 'con' command is executed.
22:27:34 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:27:34 INFO  : 'con' command is executed.
22:27:34 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:27:34 INFO  : 'con' command is executed.
22:27:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:27:34 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:28:52 INFO  : Disconnected from the channel tcfchan#1.
22:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:57 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  5205 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:28:57 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:28:59 INFO  : XSCT server has started successfully.
22:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:29:16 INFO  : 'jtag frequency' command is executed.
22:29:16 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:29:16 INFO  : Context for 'APU' is selected.
22:29:17 INFO  : System reset is completed.
22:29:20 INFO  : 'after 3000' command is executed.
22:29:20 INFO  : Context for 'APU' is selected.
22:29:20 INFO  : Cleared APU and A53 resets
22:29:20 INFO  : Context for 'RPU' is selected.
22:29:20 INFO  : Cleared RPU and R5 resets
22:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:29:24 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:29:24 INFO  : Context for 'APU' is selected.
22:29:24 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:24 INFO  : Context for 'APU' is selected.
22:29:24 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:29:25 INFO  : 'psu_init' command is executed.
22:29:26 INFO  : 'after 1000' command is executed.
22:29:26 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:29:27 INFO  : 'after 1000' command is executed.
22:29:27 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:29:27 INFO  : 'catch {psu_protection}' command is executed.
22:29:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:29:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:29:28 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:29:28 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:29:28 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:29:29 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:29:29 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:29:29 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:29:30 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:29:30 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:29:30 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:29:31 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:29:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:29:31 INFO  : 'con' command is executed.
22:29:31 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:29:31 INFO  : 'con' command is executed.
22:29:31 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:29:31 INFO  : 'con' command is executed.
22:29:31 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:29:31 INFO  : 'con' command is executed.
22:29:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:29:31 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
22:35:17 INFO  : Disconnected from the channel tcfchan#1.
22:35:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:23 ERROR : (XSDB Server)/opt/Xilinx/SDK/2018.3/bin/loader: line 213:  5747 Segmentation fault      (core dumped) "$RDI_PROG" "$@"

22:35:23 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
22:35:25 INFO  : XSCT server has started successfully.
22:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:35:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:41 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
22:35:41 INFO  : 'jtag frequency' command is executed.
22:35:41 INFO  : Sourcing of '/opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl' is done.
22:35:41 INFO  : Context for 'APU' is selected.
22:35:42 INFO  : System reset is completed.
22:35:45 INFO  : 'after 3000' command is executed.
22:35:45 INFO  : Context for 'APU' is selected.
22:35:45 INFO  : Cleared APU and A53 resets
22:35:45 INFO  : Context for 'RPU' is selected.
22:35:45 INFO  : Cleared RPU and R5 resets
22:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0' command is executed.
22:35:49 INFO  : FPGA configured successfully with bitstream "/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:35:49 INFO  : Context for 'APU' is selected.
22:35:49 INFO  : Hardware design information is loaded from '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:35:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:49 INFO  : Context for 'APU' is selected.
22:35:49 INFO  : Sourcing of '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl' is done.
22:35:50 INFO  : 'psu_init' command is executed.
22:35:51 INFO  : 'after 1000' command is executed.
22:35:51 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
22:35:52 INFO  : 'after 1000' command is executed.
22:35:52 INFO  : 'psu_ps_pl_reset_config' command is executed.
22:35:52 INFO  : 'catch {psu_protection}' command is executed.
22:35:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:35:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:35:53 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf' is downloaded to processor 'psu_cortexa53_0'.
22:35:53 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:35:53 INFO  : Processor reset is completed for 'psu_cortexa53_1'.
22:35:54 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf' is downloaded to processor 'psu_cortexa53_1'.
22:35:54 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:35:54 INFO  : Processor reset is completed for 'psu_cortexa53_2'.
22:35:55 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf' is downloaded to processor 'psu_cortexa53_2'.
22:35:55 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:35:55 INFO  : Processor reset is completed for 'psu_cortexa53_3'.
22:35:56 INFO  : The application '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf' is downloaded to processor 'psu_cortexa53_3'.
22:35:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /opt/Xilinx/SDK/2018.3/scripts/sdk/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0} -index 0
fpga -file /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
loadhw -hw /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
source /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper_hw_platform_0/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core0/Debug/core0.elf
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core1/Debug/core1.elf
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core2/Debug/core2.elf
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
rst -processor
dow /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/core3/Debug/core3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:35:56 INFO  : 'con' command is executed.
22:35:56 INFO  : Context for processor 'psu_cortexa53_1' is selected.
22:35:56 INFO  : 'con' command is executed.
22:35:56 INFO  : Context for processor 'psu_cortexa53_2' is selected.
22:35:56 INFO  : 'con' command is executed.
22:35:56 INFO  : Context for processor 'psu_cortexa53_3' is selected.
22:35:57 INFO  : 'con' command is executed.
22:35:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~"*A53*0" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*1" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*2" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
targets -set -nocase -filter {name =~"*A53*3" && jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A"} -index 1
con
----------------End of Script----------------

22:35:57 INFO  : Launch script is exported to file '/home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_core0.elf_on_local.tcl'
23:27:57 INFO  : Disconnected from the channel tcfchan#1.
12:47:43 INFO  : Registering command handlers for SDK TCF services
12:47:45 INFO  : Launching XSCT server: xsct -n -interactive /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/temp_xsdb_launch_script.tcl
12:47:47 INFO  : XSCT server has started successfully.
12:47:47 INFO  : Successfully done setting XSCT server connection channel  
12:47:47 INFO  : Successfully done setting SDK workspace  
12:47:47 INFO  : Processing command line option -hwspec /home/ylxiao/ws_183/estream4fccm2021_1IP/workspace/vivado_prj/u96_demo/u96_demo.sdk/design_1_wrapper.hdf.
12:47:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
