# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9-10.srcs/sources_1/new/Add_sub.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/src/FA.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/src/HA.vhd" \
"../../../../Lab 9-10.srcs/sim_1/new/Add_Sum_Sim.vhd" \

# Do not sort compile order
nosort
