<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>FIFO_To_DataMover</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_AXIS_S2MM</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_S2MM_CMD</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_cmd_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_cmd_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_s2mm_cmd_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>fifo_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i_rstn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.I_RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>fifo_rd_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_rd_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.FIFO_RD_CLK.ASSOCIATED_BUSIF">FIFO_READ</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.I_CLK.ASSOCIATED_RESET">i_rstn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.I_CLK.ASSOCIATED_BUSIF">M_AXIS_S2MM:M_AXIS_S2MM_CMD</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>FIFO_READ</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="fifo_read" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="fifo_read_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RD_DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_dout</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RD_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_rd_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EMPTY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_empty</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>FIFO_To_DataMover</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b2762a72</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>FIFO_To_DataMover</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b2762a72</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c2047c7f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_rstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_Trans_Start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FS_Number</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_Trans_Addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_empty</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_rd_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_rd_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.TDATA_WIDTH&apos;)) / 8) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_cmd_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">71</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_cmd_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_s2mm_cmd_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>TDATA_WIDTH</spirit:name>
        <spirit:displayName>Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TDATA_WIDTH">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FIFO_RESET_CNT</spirit:name>
        <spirit:displayName>Fifo Reset Cnt</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FIFO_RESET_CNT">20</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_SINGLE_BURST</spirit:name>
        <spirit:displayName>Max Single Burst</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_SINGLE_BURST">255</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_0_2/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIFO_To_DataMover.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b88e84b5</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ila_0_2/ila_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIFO_To_DataMover.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/FIFO_To_DataMover_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c2047c7f</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>FIFO_To_DataMover_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>TDATA_WIDTH</spirit:name>
      <spirit:displayName>Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TDATA_WIDTH">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIFO_RESET_CNT</spirit:name>
      <spirit:displayName>Fifo Reset Cnt</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIFO_RESET_CNT">20</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">FIFO_To_DataMover_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_SINGLE_BURST</spirit:name>
      <spirit:displayName>Max Single Burst</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_SINGLE_BURST">255</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>FIFO_To_DataMover_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>48</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2026-01-15T03:16:54Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4661a8ea_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50116dd2_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4910efa5_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@712fc07e_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e871741_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c8ee0c3_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d7ff875_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1542b981_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7de94fd6_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@427821c1_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12194601_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20f40f24_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6332194a_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f2dde3b_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65b7c368_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f737bff_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75a71f0_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e233271_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9c1011d_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6decc376_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@247bc99a_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a2b86f6_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c21ba80_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@162974ac_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ffc538a_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ce138ef_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1886e2ad_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fafd718_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@233e4467_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a43b687_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28093ad5_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a2466a4_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@647d11f6_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77ac0dd6_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bbdbaf7_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25091844_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74b26c70_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2578a38c_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b3aa393_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eb5f5d_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5575d4a2_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16933ef2_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@644e4f38_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@104808d7_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67745853_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ab63700_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28eb2d_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@325be165_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e1c3507_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8996aa1_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1151b2e0_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d1cf5c0_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e5732c3_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e66e005_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@333e8d98_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dd485d2_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fc53ff3_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@111f2160_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43b521d2_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@418166ad_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58a44c5b_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73621edd_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c6f0583_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71881f97_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20251ceb_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ad87f0f_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32837c8e_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c62276b_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dc08c0c_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@547fcea5_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d30e47f_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@410a1a73_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@797afaf4_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29f96082_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ada7adb_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22a923b_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27675c73_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1365b216_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dab2478_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b2b7283_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56952746_ARCHIVE_LOCATION">f:/fpga_code/my_ip/fifo_to_datamover</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8e43c07a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="414efd8c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="49fabc04"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="209339fc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="128ed254"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
