
//*****************************************************************************
//
// WARNING: Automatically generated file, don't modify anymore!!!
//
// Copyright (c) 2021-2029 Semidrive Incorporated.  All rights reserved.
// Software License Agreement
//
//*****************************************************************************

#ifndef REGS_BASE_H
#define REGS_BASE_H

#define IRAM5_BASE                                                   (0xF0E80000)
#define IRAM4_BASE                                                   (0x1C0000)
#define IRAM4_1_BASE                                                 (0x1E7000)
#define IRAM4_2_BASE                                                 (0x1F7000)
#define IRAM4_3_BASE                                                 (0x1F8000)
#define IRAM4_ECC_BASE                                               (0x200000)
#define MB_REG_BASE                                                  (0xF4040000)
#define GPU2_VGPU1_BASE                                              (0xF4E00000)
#define GPU2_VGPU2_BASE                                              (0xF4E10000)
#define GPU1_VGPU1_BASE                                              (0xF4C00000)
#define GPU1_VGPU2_BASE                                              (0xF4C10000)
#define DDR_MEM_SAF_BASE                                             (0x30000000)
#define DDR_MEM_SEC_BASE                                             (0x32000000)
#define DDR_MEM_SYS_CFG_BASE                                         (0x32600000)
#define DDR_MEM_SDPE_BASE                                            (0x180000)
#define DDR_MEM_ROUTE_TAB_BASE                                       (0x1E7000)
#define DDR_MEM_SAF_SEC_BASE                                         (0x32900000)
#define DDR_MEM_SDPE_STAT_BASE                                       (0x1F7000)
#define DDR_MEM_SAF_SDPE_RPC_BASE                                    (0x1F8000)
#define DDR_MEM_SAF_SDPE_BASE                                        (0x32980000)
#define DDR_MEM_SAF_AP2_BASE                                         (0x32A00000)
#define DDR_MEM_SDPE_AP2_BASE                                        (0x32A80000)
#define DDR_MEM_SEC_AP2_BASE                                         (0x32B00000)
#define DDR_MEM_SEC_SDPE_BASE                                        (0x32C00000)
#define DDR_MEM_AP2_ATF_BASE                                         (0x32E00000)
#define DDR_MEM_AP2_REE_BASE                                         (0x33000000)
#define PCIE2_BASE                                                   (0x20000000)
#define PCIE1_BASE                                                   (0x10000000)
#define GIC5_BASE                                                    (0xF5440000)
#define GIC4_BASE                                                    (0xF5430000)
#define GIC3_BASE                                                    (0xF5420000)
#define GIC2_BASE                                                    (0xF5410000)
#define GIC1_BASE                                                    (0x35400000)
#define OSPI2_BASE                                                   (0x8000000)
#define OSPI1_BASE                                                   (0x4000000)
#define ROMC2_BASE                                                   (0x0)
#define R5_MP_TCMB_BASE                                              (0x430000)
#define R5_MP_TCMA_BASE                                              (0x440000)
#define R5_MP_ICACHE_BASE                                            (0x470000)
#define R5_MP_DCACHE_BASE                                            (0x478000)
#define R5_SEC_TCMB_BASE                                             (0x4B0000)
#define R5_SEC_TCMA_BASE                                             (0x4C0000)
#define R5_SEC_ICACHE_BASE                                           (0x4F0000)
#define R5_SEC_DCACHE_BASE                                           (0x4F8000)
#define IRAM3_BASE                                                   (0x180000)
#define IRAM3_ECC_BASE                                               (0x208000)
#define IRAM2_BASE                                                   (0x140000)
#define IRAM2_ECC_BASE                                               (0x210000)
#define IRAM1_BASE                                                   (0x100000)
#define IRAM1_ECC_BASE                                               (0x218000)
#define MB_MEM_MBMESSAGEBUFFER_BASE                                  (0x501000)
#define CE2_VCE1_BASE                                                (0x520000)
#define CE2_VCE2_BASE                                                (0x522000)
#define CE2_VCE3_BASE                                                (0x524000)
#define CE2_VCE4_BASE                                                (0x526000)
#define CE2_VCE5_BASE                                                (0x528000)
#define CE2_VCE6_BASE                                                (0x52A000)
#define CE2_VCE7_BASE                                                (0x52C000)
#define CE2_VCE8_BASE                                                (0x52E000)
#define CE1_BASE                                                     (0x510000)
#define VDSP_BASE                                                    (0xA00000)
#define APB_EIC_VSN_BASE                                             (0xF5020000)
#define BIPC_VSN_BASE                                                (0xF5010000)
#define APB_PLL_VSN_BASE                                             (0xF5000000)
#define GPV_VSN_BASE                                                 (0xF4400000)
#define GPV_VSN_1_BASE                                               (0xF4400000)
#define GPV_VSN_2_BASE                                               (0xF4400000)
#define DMA1_BASE                                                    (0xF5500000)
#define DMA2_BASE                                                    (0xF5510000)
#define DMA3_BASE                                                    (0xF5520000)
#define DMA4_BASE                                                    (0xF5530000)
#define DMA5_BASE                                                    (0xF5540000)
#define DMA6_BASE                                                    (0xF5550000)
#define DMA7_BASE                                                    (0xF5560000)
#define DMA8_BASE                                                    (0xF5570000)
#define SD1_BASE                                                     (0xF4180000)
#define SD2_BASE                                                     (0xF4190000)
#define SD3_BASE                                                     (0xF41A0000)
#define SD4_BASE                                                     (0xF41B0000)
#define MAC_GLOBAL_BASE                                              (0xF0000000)
#define APB_GPV_HPIB_BASE                                            (0xF03F0000)
#define APB_SPI4_BASE                                                (0xF03B0000)
#define APB_SPI3_BASE                                                (0xF03A0000)
#define APB_SPI2_BASE                                                (0xF0390000)
#define APB_SPI1_BASE                                                (0xF0380000)
#define APB_CE1_BASE                                                 (0xF0340000)
#define APB_SEM2_BASE                                                (0xF0330000)
#define APB_SEM1_BASE                                                (0xF0320000)
#define APB_I2S_SC2_BASE                                             (0xF0310000)
#define APB_I2S_SC1_BASE                                             (0xF0300000)
#define APB_BIPC_ETH1_BASE                                          (0xF02F0000)
#define APB_EIC_SAF_BASE                                             (0xF02E0000)
#define APB_GPV_SAF_BASE                                             (0xF02D0000)
#define APB_PVT_SENS_SAF_BASE                                        (0xF02C0000)
#define APB_PWRCTRL_BASE                                             (0xF02B0000)
#define APB_PLL2_BASE                                                (0xF0260000)
#define APB_PLL1_BASE                                                (0xF0250000)
#define APB_RC24M_BASE                                               (0xF0240000)
#define APB_XTAL_SAFETY_BASE                                         (0xF0230000)
#define APB_ROMC1_BASE                                               (0xF0200000)
#define APB_IRAM1_BASE                                               (0xF01F0000)
#define APB_DMA_MUX1_BASE                                            (0xF01E0000)
#define APB_WDT2_BASE                                                (0xF01D0000)
#define APB_WDT1_BASE                                                (0xF01C0000)
#define APB_PWM2_BASE                                                (0xF01B0000)
#define APB_PWM1_BASE                                                (0xF01A0000)
#define APB_TIMER2_BASE                                              (0xF0190000)
#define APB_TIMER1_BASE                                              (0xF0180000)
#define APB_ETH_QOS1_BASE                                           (0xF0170000)
#define APB_UART8_BASE                                               (0xF0160000)
#define APB_UART7_BASE                                               (0xF0150000)
#define APB_UART6_BASE                                               (0xF0140000)
#define APB_UART5_BASE                                               (0xF0130000)
#define APB_UART4_BASE                                               (0xF0120000)
#define APB_UART3_BASE                                               (0xF0110000)
#define APB_UART2_BASE                                               (0xF0100000)
#define APB_UART1_BASE                                               (0xF00F0000)
#define APB_I2C4_BASE                                                (0xF00E0000)
#define APB_I2C3_BASE                                                (0xF00D0000)
#define APB_I2C2_BASE                                                (0xF00C0000)
#define APB_I2C1_BASE                                                (0xF00B0000)
#define APB_CAN4_BASE                                                (0xF0060000)
#define APB_CAN3_BASE                                                (0xF0050000)
#define APB_CAN2_BASE                                                (0xF0040000)
#define APB_CAN1_BASE                                                (0xF0030000)
#define APB_OSPI1_BASE                                               (0xF0020000)
#define APB_EFUSEC_BASE                                              (0xF0010000)
#define APB_GPIO1_BASE                                               (0xF0000000)
#define APB_CAN20_BASE                                               (0xF07F0000)
#define APB_CAN19_BASE                                               (0xF07E0000)
#define APB_CAN18_BASE                                               (0xF07D0000)
#define APB_CAN17_BASE                                               (0xF07C0000)
#define APB_CAN16_BASE                                               (0xF07B0000)
#define APB_CAN15_BASE                                               (0xF07A0000)
#define APB_CAN14_BASE                                               (0xF0790000)
#define APB_CAN13_BASE                                               (0xF0780000)
#define APB_CAN12_BASE                                               (0xF0770000)
#define APB_CAN11_BASE                                               (0xF0760000)
#define APB_CAN10_BASE                                               (0xF0750000)
#define APB_CAN9_BASE                                                (0xF0740000)
#define APB_IRAM4_BASE                                               (0xF0730000)
#define APB_IRAM3_BASE                                               (0xF0720000)
#define APB_IRAM2_BASE                                               (0xF0710000)
#define APB_ROMC2_BASE                                               (0xF06F0000)
#define APB_GPV_SEC_SAF_BASE                                         (0xF0800000)
#define APB_GPV_SEC_BASE                                             (0xF06E0000)
#define APB_OSPI2_BASE                                               (0xF06D0000)
#define APB_GPV_SEC_M_BASE                                           (0xF06C0000)
#define APB_EIC_SEC_BASE                                             (0xF06B0000)
#define APB_ETH_QOS2_BASE                                           (0xF06A0000)
#define APB_I2S_SC8_BASE                                             (0xF0650000)
#define APB_I2S_SC7_BASE                                             (0xF0640000)
#define APB_I2S_SC6_BASE                                             (0xF0630000)
#define APB_I2S_SC5_BASE                                             (0xF0620000)
#define APB_I2S_SC4_BASE                                             (0xF0610000)
#define APB_I2S_SC3_BASE                                             (0xF0600000)
#define APB_I2S_MC2_BASE                                             (0xF05D0000)
#define APB_I2S_MC1_BASE                                             (0xF05C0000)
#define APB_SPDIF4_BASE                                              (0xF05B0000)
#define APB_SPDIF3_BASE                                              (0xF05A0000)
#define APB_SPDIF2_BASE                                              (0xF0590000)
#define APB_SPDIF1_BASE                                              (0xF0580000)
#define APB_UART16_BASE                                              (0xF0530000)
#define APB_UART15_BASE                                              (0xF0520000)
#define APB_UART14_BASE                                              (0xF0510000)
#define APB_UART13_BASE                                              (0xF0500000)
#define APB_UART12_BASE                                              (0xF04F0000)
#define APB_UART11_BASE                                              (0xF04E0000)
#define APB_UART10_BASE                                              (0xF04D0000)
#define APB_UART9_BASE                                               (0xF04C0000)
#define APB_DMA_MUX8_BASE                                            (0xF04A0000)
#define APB_DMA_MUX7_BASE                                            (0xF0490000)
#define APB_DMA_MUX6_BASE                                            (0xF0480000)
#define APB_DMA_MUX5_BASE                                            (0xF0470000)
#define APB_DMA_MUX4_BASE                                            (0xF0460000)
#define APB_DMA_MUX3_BASE                                            (0xF0450000)
#define APB_DMA_MUX2_BASE                                            (0xF0440000)
#define APB_GPIO5_BASE                                               (0xF0430000)
#define APB_GPIO4_BASE                                               (0xF0420000)
#define APB_GPIO3_BASE                                               (0xF0410000)
#define APB_GPIO2_BASE                                               (0xF0400000)
#define APB_MAC_4_BASE                                               (0xF0BF0000)
#define APB_MAC_3_BASE                                               (0xF0BE0000)
#define APB_MAC_2_BASE                                               (0xF0BD0000)
#define APB_MAC_1_BASE                                               (0xF0BC0000)
#define APB_I2C16_BASE                                               (0xF0B70000)
#define APB_I2C15_BASE                                               (0xF0B60000)
#define APB_I2C14_BASE                                               (0xF0B50000)
#define APB_I2C13_BASE                                               (0xF0B40000)
#define APB_I2C12_BASE                                               (0xF0B30000)
#define APB_I2C11_BASE                                               (0xF0B20000)
#define APB_I2C10_BASE                                               (0xF0B10000)
#define APB_I2C9_BASE                                                (0xF0B00000)
#define APB_I2C8_BASE                                                (0xF0AF0000)
#define APB_I2C7_BASE                                                (0xF0AE0000)
#define APB_I2C6_BASE                                                (0xF0AD0000)
#define APB_I2C5_BASE                                                (0xF0AC0000)
#define APB_CAN8_BASE                                                (0xF0AB0000)
#define APB_CAN7_BASE                                                (0xF0AA0000)
#define APB_CAN6_BASE                                                (0xF0A90000)
#define APB_CAN5_BASE                                                (0xF0A80000)
#define APB_WDT8_BASE                                                (0xF0A50000)
#define APB_WDT7_BASE                                                (0xF0A40000)
#define APB_WDT6_BASE                                                (0xF0A30000)
#define APB_WDT5_BASE                                                (0xF0A20000)
#define APB_WDT4_BASE                                                (0xF0A10000)
#define APB_WDT3_BASE                                                (0xF0A00000)
#define APB_SPI8_BASE                                                (0xF09D0000)
#define APB_SPI7_BASE                                                (0xF09C0000)
#define APB_SPI6_BASE                                                (0xF09B0000)
#define APB_SPI5_BASE                                                (0xF09A0000)
#define APB_PWM8_BASE                                                (0xF0960000)
#define APB_PWM7_BASE                                                (0xF0950000)
#define APB_PWM6_BASE                                                (0xF0940000)
#define APB_PWM5_BASE                                                (0xF0930000)
#define APB_PWM4_BASE                                                (0xF0920000)
#define APB_PWM3_BASE                                                (0xF0910000)
#define APB_TIMER8_BASE                                              (0xF0900000)
#define APB_TIMER7_BASE                                              (0xF08F0000)
#define APB_TIMER6_BASE                                              (0xF08E0000)
#define APB_TIMER5_BASE                                              (0xF08D0000)
#define APB_TIMER4_BASE                                              (0xF08C0000)
#define APB_TIMER3_BASE                                              (0xF08B0000)
#define APB_PVT_SENS_SEC_BASE                                        (0xF0880000)
#define APB_ADC_BASE                                                 (0xF0860000)
#define APB_PLL7_BASE                                                (0xF0840000)
#define APB_PLL6_BASE                                                (0xF0830000)
#define APB_PLL5_BASE                                                (0xF0820000)
#define APB_PLL4_BASE                                                (0xF0810000)
#define APB_PLL3_BASE                                                (0xF0800000)
#define APB_IRAM5_ALIAS_BASE                                         (0xF0E80000)
#define APB_DC5_BASE                                                 (0xF0DF0000)
#define APB_DC4_BASE                                                 (0xF0DE0000)
#define APB_DC3_BASE                                                 (0xF0DD0000)
#define APB_DC2_BASE                                                 (0xF0DC0000)
#define APB_DC1_BASE                                                 (0xF0DB0000)
#define APB_DP3_BASE                                                 (0xF0DA0000)
#define APB_DP2_BASE                                                 (0xF0D90000)
#define APB_DP1_BASE                                                 (0xF0D80000)
#define APB_MIPI_DSI2_BASE                                           (0xF0D70000)
#define APB_MIPI_DSI1_BASE                                           (0xF0D60000)
#define APB_DISP_MUX_BASE                                            (0xF0D50000)
#define APB_XTAL_AP_BASE                                             (0xF0D40000)
#define APB_PLL_DISP_BASE                                            (0xF0D30000)
#define APB_MIPI_CSI2_BASE                                           (0xF0D10000)
#define APB_MIPI_CSI1_BASE                                           (0xF0D00000)
#define APB_GPV_DISP_BASE                                            (0xF0CF0000)
#define APB_CSI3_BASE                                                (0xF0CE0000)
#define APB_CSI2_BASE                                                (0xF0CD0000)
#define APB_CSI1_BASE                                                (0xF0CC0000)
#define APB_IRAM5_BASE                                               (0xF0CB0000)
#define APB_G2D2_BASE                                                (0xF0CA0000)
#define APB_G2D1_BASE                                                (0xF0C90000)
#define APB_LVDS4_BASE                                               (0xF0C80000)
#define APB_LVDS3_BASE                                               (0xF0C70000)
#define APB_LVDS2_BASE                                               (0xF0C60000)
#define APB_LVDS1_BASE                                               (0xF0C50000)
#define APB_LVDS_COMMON_BASE                                         (0xF0C40000)
#define APB_PLL_LVDS4_BASE                                           (0xF0C30000)
#define APB_PLL_LVDS3_BASE                                           (0xF0C20000)
#define APB_PLL_LVDS2_BASE                                           (0xF0C10000)
#define APB_PLL_LVDS1_BASE                                           (0xF0C00000)
#define APB_DMA_CH_MUX_PCIE2_BASE                                    (0xF13E0000)
#define APB_DMA_CH_MUX_PCIE1_BASE                                    (0xF13C0000)
#define APB_GPV_HIS_BASE                                             (0xF1300000)
#define APB_PLL_HIS_BASE                                             (0xF12A0000)
#define APB_USBPHY2_BASE                                             (0xF1280000)
#define APB_USB2_BASE                                                (0xF1260000)
#define APB_USBPHY1_BASE                                             (0xF1240000)
#define APB_USB1_BASE                                                (0xF1220000)
#define APB_PCIE_PHY_BASE                                            (0xF1200000)
#define APB_PCIE2_8_BASE                                             (0xF11E0000)
#define APB_PCIE2_7_BASE                                             (0xF11C0000)
#define APB_PCIE2_6_BASE                                             (0xF11A0000)
#define APB_PCIE2_5_BASE                                             (0xF1180000)
#define APB_PCIE2_4_BASE                                             (0xF1160000)
#define APB_PCIE2_3_BASE                                             (0xF1140000)
#define APB_PCIE2_2_BASE                                             (0xF1120000)
#define APB_PCIE2_1_BASE                                             (0xF1100000)
#define APB_PCIE1_8_BASE                                             (0xF10E0000)
#define APB_PCIE1_7_BASE                                             (0xF10C0000)
#define APB_PCIE1_6_BASE                                             (0xF10A0000)
#define APB_PCIE1_5_BASE                                             (0xF1080000)
#define APB_PCIE1_4_BASE                                             (0xF1060000)
#define APB_PCIE1_3_BASE                                             (0xF1040000)
#define APB_PCIE1_2_BASE                                             (0xF1020000)
#define APB_PCIE1_1_BASE                                             (0xF1000000)
#define APB_SCR_HPI_BASE                                             (0xF15F0000)
#define APB_PLL_HPI_BASE                                             (0xF1500000)
#define APB_EIC_HPI_BASE                                             (0xF14F0000)
#define APB_BIPC_DDR_BASE                                            (0xF14E0000)
#define APB_PLL_CPU1B_BASE                                           (0xF14D0000)
#define APB_GPV_HPIA_SAF_BASE                                        (0xF1600000)
#define APB_GPV_HPIA_BASE                                            (0xF14C0000)
#define APB_PLL_CPU2_BASE                                            (0xF14B0000)
#define APB_PLL_CPU1A_BASE                                           (0xF14A0000)
#define APB_PLL_GPU2_BASE                                            (0xF1490000)
#define APB_PLL_GPU1_BASE                                            (0xF1480000)
#define APB_GPV_VPU_BASE                                             (0xF1470000)
#define APB_PLL_VPU_BASE                                             (0xF1450000)
#define APB_VPU1_BASE                                                (0xF1440000)
#define APB_VPU2_BASE                                                (0xF1430000)
#define APB_MJPEG_BASE                                               (0xF1420000)
#define APB_SYS_CNT_RW_BASE                                          (0xF1410000)
#define APB_SYS_CNT_RO_BASE                                          (0xF1400000)
#define APB_SEC_STORAGE2_BASE                                        (0xF18B0000)
#define APB_SEC_STORAGE1_BASE                                        (0xF18A0000)
#define APB_RSTGEN_RTC_BASE                                          (0xF1890000)
#define APB_TM_BASE                                                  (0xF1880000)
#define APB_IOMUXC_RTC_BASE                                          (0xF1860000)
#define APB_PMU_BASE                                                 (0xF1850000)
#define APB_XTAL_RTC_BASE                                            (0xF1830000)
#define APB_RC_RTC_BASE                                              (0xF1820000)
#define APB_RTC2_BASE                                                (0xF1810000)
#define APB_RTC1_BASE                                                (0xF1800000)
#define APB_FTBU8_4_BASE                                             (0xF1C15000)
#define APB_FTBU8_3_BASE                                             (0xF1C14000)
#define APB_FTBU8_2_BASE                                             (0xF1C13000)
#define APB_FTBU8_1_BASE                                             (0xF1C12000)
#define APB_FTBU7_4_BASE                                             (0xF1C11000)
#define APB_FTBU7_3_BASE                                             (0xF1C10000)
#define APB_FTBU7_2_BASE                                             (0xF1C0F000)
#define APB_FTBU7_1_BASE                                             (0xF1C0E000)
#define APB_FTBU6_2_BASE                                             (0xF1C0D000)
#define APB_FTBU6_1_BASE                                             (0xF1C0C000)
#define APB_FTBU4_3_BASE                                             (0xF1C08000)
#define APB_FTBU4_2_BASE                                             (0xF1C07000)
#define APB_FTBU4_1_BASE                                             (0xF1C06000)
#define APB_CSSYS_BASE                                               (0xF1000000)
#define APB_SCR4K_SSID_BASE                                          (0xF5700000)
#define APB_SCR4K_SID_BASE                                           (0xF5600000)
#define APB_CE2_VCE1_BASE                                            (0xF4000000)
#define APB_CE2_VCE2_BASE                                            (0xF4001000)
#define APB_CE2_VCE3_BASE                                            (0xF4002000)
#define APB_CE2_VCE4_BASE                                            (0xF4003000)
#define APB_CE2_VCE5_BASE                                            (0xF4004000)
#define APB_CE2_VCE6_BASE                                            (0xF4005000)
#define APB_CE2_VCE7_BASE                                            (0xF4006000)
#define APB_CE2_VCE8_BASE                                            (0xF4007000)
#define APB_CE2_GLOBAL_CTRL_BASE                                     (0xF4008000)
#define APB_SMMU_TCU_BASE                                            (0xF5800000)
#define APB_DDR_CFG_BASE                                             (0xF2000000)
#define ROMC1_BASE                                                   (0x0)
#define R5_SAF_TCM_BASE                                              (0x330000)
#define R5_SAF_CACHE_BASE                                            (0x370000)
#define PCIE2_REG_BASE                                               (0x34080000)
#define PCIE1_REG_BASE                                               (0x34060000)
#define PCIE_IO2_BASE                                                (0x600000000)
#define PCIE_IO1_BASE                                                (0x500000000)
#define DDR_MEMORY_BASE                                              (0x30000000)
#define APB_RPC_GLOBAL_CONTROL_BASE                                  (0xFCFFE000)
#define APB_IOMUXC_SAF_RPC_CONTROL_BASE                              (0xFCD00000)
#define APB_RSTGEN_SAF_RPC_CONTROL_BASE                              (0xFCC00000)
#define APB_SCR_SAF_RPC_CONTROL_BASE                                 (0xFCA00000)
#define APB_CKGEN_SAF_RPC_CONTROL_BASE                               (0xFC800000)
#define APB_IOMUXC_SAF_BASE                                          (0xFC500000)
#define APB_RSTGEN_SAF_BASE                                          (0xFC400000)
#define APB_SCR_SAF_BASE                                             (0xFC200000)
#define APB_CKGEN_SAF_BASE                                           (0xFC000000)
#define APB_RPC_SEC_GLOBAL_CONTROL_BASE                              (0xF8FFE000)
#define APB_IOMUXC_SEC_RPC_CONTROL_BASE                              (0xF8D00000)
#define APB_RSTGEN_SEC_RPC_CONTROL_BASE                              (0xF8C00000)
#define APB_SCR_SEC_RPC_CONTROL_BASE                                 (0xF8A00000)
#define APB_CKGEN_SEC_RPC_CONTROL_BASE                               (0xF8800000)
#define APB_IOMUXC_SEC_BASE                                          (0xF8500000)
#define APB_RSTGEN_SEC_BASE                                          (0xF8400000)
#define APB_SCR_SEC_BASE                                             (0xF8200000)
#define APB_CKGEN_SEC_BASE                                           (0xF8000000)
#define APB_CKGEN_SOC_RPC_GLOBAL_CONTROL_BASE                        (0xF6FFE000)
#define APB_CKGEN_DISP_RPC_CONTROL_BASE                              (0xF6A00000)
#define APB_CKGEN_SOC_RPC_CONTROL_BASE                               (0xF6800000)
#define APB_CKGEN_DISP_BASE                                          (0xF6200000)
#define APB_CKGEN_SOC_BASE                                           (0xF6000000)
#define APB_DDR_PERF_MON_BASE                                        (0xF3020000)
#define APB_PLL_DDR_BASE                                             (0xF3010000)
#define APB_DDRCTRL_BASE                                             (0xF3000000)


#endif /* REGS_BASE_H */
