# RISCV CPU

5-stage pipelined cpu

`make sim` iverilog simulation

`make prog` icebreaker
