// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "LC3FPGA")
  (DATE "03/01/2019 18:49:16")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2304:2304:2304) (2333:2333:2333))
        (IOPATH i o (2856:2856:2856) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1151:1151:1151) (1193:1193:1193))
        (IOPATH i o (4282:4282:4282) (4220:4220:4220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3341:3341:3341) (3240:3240:3240))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (675:675:675) (656:656:656))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (363:363:363) (348:348:348))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (897:897:897) (857:857:857))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (914:914:914) (876:876:876))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3068:3068:3068) (3102:3102:3102))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3653:3653:3653) (3715:3715:3715))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5740:5740:5740) (5804:5804:5804))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2264:2264:2264) (2322:2322:2322))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2950:2950:2950) (2961:2961:2961))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3782:3782:3782) (3768:3768:3768))
        (IOPATH i o (4875:4875:4875) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3597:3597:3597) (3632:3632:3632))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6089:6089:6089) (6139:6139:6139))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (847:847:847) (797:797:797))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6128:6128:6128) (6185:6185:6185))
        (IOPATH i o (2831:2831:2831) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5953:5953:5953) (5878:5878:5878))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (523:523:523) (480:480:480))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3874:3874:3874) (4023:4023:4023))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3231:3231:3231) (3348:3348:3348))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4675:4675:4675) (4640:4640:4640))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2224:2224:2224) (2285:2285:2285))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3379:3379:3379) (3313:3313:3313))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4372:4372:4372) (4429:4429:4429))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2934:2934:2934) (2921:2921:2921))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2900:2900:2900) (3043:3043:3043))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2604:2604:2604) (2714:2714:2714))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3539:3539:3539) (3615:3615:3615))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1829:1829:1829) (1953:1953:1953))
        (IOPATH i o (4210:4210:4210) (4272:4272:4272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5997:5997:5997) (6048:6048:6048))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3115:3115:3115) (3254:3254:3254))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4932:4932:4932) (5030:5030:5030))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3154:3154:3154) (3214:3214:3214))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6520:6520:6520) (6605:6605:6605))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4949:4949:4949) (4925:4925:4925))
        (IOPATH i o (4200:4200:4200) (4262:4262:4262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4783:4783:4783) (5130:5130:5130))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (807:807:807) (850:850:850))
        (PORT datad (317:317:317) (399:399:399))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (448:448:448))
        (PORT datab (332:332:332) (429:429:429))
        (PORT datad (330:330:330) (417:417:417))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (619:619:619))
        (PORT datab (783:783:783) (845:845:845))
        (PORT datac (850:850:850) (927:927:927))
        (PORT datad (872:872:872) (934:934:934))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (488:488:488) (497:497:497))
        (PORT datac (506:506:506) (574:574:574))
        (PORT datad (572:572:572) (658:658:658))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[0\]\~45)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (978:978:978))
        (PORT datab (906:906:906) (977:977:977))
        (PORT datac (505:505:505) (578:578:578))
        (PORT datad (753:753:753) (807:807:807))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (977:977:977))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (873:873:873) (935:935:935))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp2\|SYNTHESIZED_WIRE_17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (878:878:878))
        (PORT datac (503:503:503) (576:576:576))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (318:318:318) (407:407:407))
        (PORT datac (851:851:851) (929:929:929))
        (PORT datad (873:873:873) (936:936:936))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (888:888:888))
        (PORT datab (838:838:838) (896:896:896))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (890:890:890))
        (PORT datab (278:278:278) (318:318:318))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1853:1853:1853))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (404:404:404))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (747:747:747))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1149:1149:1149) (1172:1172:1172))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1080:1080:1080) (1107:1107:1107))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1058:1058:1058) (1084:1084:1084))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1911:1911:1911) (1904:1904:1904))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1169:1169:1169))
        (PORT datab (966:966:966) (1033:1033:1033))
        (PORT datac (1070:1070:1070) (1135:1135:1135))
        (PORT datad (1090:1090:1090) (1145:1145:1145))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (952:952:952))
        (PORT datac (1092:1092:1092) (1156:1156:1156))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1167:1167:1167))
        (PORT datab (964:964:964) (1031:1031:1031))
        (PORT datac (767:767:767) (815:815:815))
        (PORT datad (1091:1091:1091) (1146:1146:1146))
        (IOPATH dataa combout (400:400:400) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1169:1169:1169))
        (PORT datab (966:966:966) (1033:1033:1033))
        (PORT datac (768:768:768) (817:817:817))
        (PORT datad (1091:1091:1091) (1146:1146:1146))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1193:1193:1193))
        (PORT datac (209:209:209) (245:245:245))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1195:1195:1195))
        (PORT datac (210:210:210) (246:246:246))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (448:448:448))
        (PORT datab (1113:1113:1113) (1179:1179:1179))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (893:893:893) (959:959:959))
        (PORT datad (845:845:845) (911:911:911))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (445:445:445))
        (PORT datab (1109:1109:1109) (1175:1175:1175))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (696:696:696))
        (PORT datab (468:468:468) (471:471:471))
        (PORT datad (715:715:715) (704:704:704))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|enaALU)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1853:1853:1853))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (954:954:954))
        (PORT datab (1107:1107:1107) (1172:1172:1172))
        (PORT datad (920:920:920) (994:994:994))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaMARM\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (485:485:485))
        (PORT datab (335:335:335) (432:432:432))
        (PORT datac (807:807:807) (850:850:850))
        (PORT datad (334:334:334) (422:422:422))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (885:885:885))
        (PORT datab (587:587:587) (650:650:650))
        (PORT datad (556:556:556) (634:634:634))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaMARM\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (488:488:488))
        (PORT datab (332:332:332) (429:429:429))
        (PORT datac (396:396:396) (400:400:400))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|SYNTHESIZED_WIRE_59\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (325:325:325) (417:417:417))
        (PORT datad (339:339:339) (436:436:436))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaMARM\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (445:445:445))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (807:807:807) (850:850:850))
        (PORT datad (334:334:334) (422:422:422))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaMARM\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (488:488:488))
        (PORT datab (365:365:365) (460:460:460))
        (PORT datac (323:323:323) (414:414:414))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaMARM\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|enaPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2068:2068:2068))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (4621:4621:4621) (4463:4463:4463))
        (PORT sclr (1696:1696:1696) (1711:1711:1711))
        (PORT sload (1867:1867:1867) (1849:1849:1849))
        (PORT ena (1680:1680:1680) (1639:1639:1639))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1257:1257:1257))
        (PORT datac (766:766:766) (815:815:815))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1975:1975:1975) (1963:1963:1963))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1095:1095:1095) (1121:1121:1121))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1108:1108:1108) (1126:1126:1126))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (1030:1030:1030))
        (PORT datab (1208:1208:1208) (1271:1271:1271))
        (PORT datac (1065:1065:1065) (1124:1124:1124))
        (PORT datad (1138:1138:1138) (1198:1198:1198))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1459:1459:1459))
        (PORT datab (1099:1099:1099) (1160:1160:1160))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1027:1027:1027))
        (PORT datac (1062:1062:1062) (1120:1120:1120))
        (PORT datad (1138:1138:1138) (1199:1199:1199))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1212:1212:1212))
        (PORT datab (1212:1212:1212) (1277:1277:1277))
        (PORT datac (1117:1117:1117) (1146:1146:1146))
        (PORT datad (214:214:214) (243:243:243))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldIR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1952:1952:1952))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1931:1931:1931) (1965:1965:1965))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2408:2408:2408))
        (PORT asdata (635:635:635) (662:662:662))
        (PORT ena (2312:2312:2312) (2253:2253:2253))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1098:1098:1098) (1127:1127:1127))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1782:1782:1782) (1802:1802:1802))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1539:1539:1539))
        (PORT datab (305:305:305) (387:387:387))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|memWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (623:623:623) (704:704:704))
        (PORT datad (750:750:750) (801:801:801))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|memWE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (926:926:926))
        (PORT datab (335:335:335) (433:433:433))
        (PORT datac (896:896:896) (962:962:962))
        (PORT datad (849:849:849) (916:916:916))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|memWE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (940:940:940))
        (PORT datab (466:466:466) (477:477:477))
        (PORT datad (364:364:364) (364:364:364))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|memWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1853:1853:1853))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1682w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1572:1572:1572))
        (PORT datab (1102:1102:1102) (1165:1165:1165))
        (PORT datac (1389:1389:1389) (1463:1463:1463))
        (PORT datad (1415:1415:1415) (1482:1482:1482))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1773w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1522:1522:1522))
        (PORT datac (1441:1441:1441) (1512:1512:1512))
        (PORT datad (1419:1419:1419) (1487:1487:1487))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2616:2616:2616))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2025:2025:2025) (2000:2000:2000))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2818:2818:2818))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2030:2030:2030) (2006:2006:2006))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2837:2837:2837))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2438:2438:2438) (2382:2382:2382))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2837:2837:2837))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2438:2438:2438) (2382:2382:2382))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (2837:2837:2837))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2019:2019:2019) (1977:1977:1977))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3027:3027:3027))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2525:2525:2525) (2472:2472:2472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2837:2837:2837))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2438:2438:2438) (2382:2382:2382))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1875:1875:1875))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2267:2267:2267) (2246:2246:2246))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2616:2616:2616))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2025:2025:2025) (2000:2000:2000))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1662w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1550:1550:1550))
        (PORT datab (1107:1107:1107) (1172:1172:1172))
        (PORT datac (1392:1392:1392) (1467:1467:1467))
        (PORT datad (1423:1423:1423) (1492:1492:1492))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1751w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1523:1523:1523))
        (PORT datac (1435:1435:1435) (1504:1504:1504))
        (PORT datad (1422:1422:1422) (1490:1490:1490))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1746:1746:1746) (1759:1759:1759))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1075:1075:1075) (1110:1110:1110))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1694:1694:1694))
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1695:1695:1695))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1696:1696:1696))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1712w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1557:1557:1557))
        (PORT datab (1470:1470:1470) (1539:1539:1539))
        (PORT datac (1391:1391:1391) (1466:1466:1466))
        (PORT datad (1056:1056:1056) (1125:1125:1125))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1806w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1522:1522:1522))
        (PORT datac (1443:1443:1443) (1513:1513:1513))
        (PORT datad (1418:1418:1418) (1486:1486:1486))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1955:1955:1955) (1953:1953:1953))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1697:1697:1697))
        (PORT datab (457:457:457) (523:523:523))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2616:2616:2616))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2025:2025:2025) (2000:2000:2000))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2173:2173:2173))
        (PORT clk (3472:3472:3472) (3443:3443:3443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (3297:3297:3297))
        (PORT d[1] (2768:2768:2768) (2957:2957:2957))
        (PORT d[2] (3368:3368:3368) (3543:3543:3543))
        (PORT d[3] (4154:4154:4154) (4369:4369:4369))
        (PORT d[4] (2370:2370:2370) (2538:2538:2538))
        (PORT d[5] (3923:3923:3923) (4066:4066:4066))
        (PORT d[6] (3688:3688:3688) (3883:3883:3883))
        (PORT d[7] (2739:2739:2739) (2913:2913:2913))
        (PORT d[8] (3343:3343:3343) (3506:3506:3506))
        (PORT d[9] (3643:3643:3643) (3819:3819:3819))
        (PORT d[10] (3364:3364:3364) (3511:3511:3511))
        (PORT d[11] (2696:2696:2696) (2856:2856:2856))
        (PORT d[12] (2936:2936:2936) (3077:3077:3077))
        (PORT clk (3468:3468:3468) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2601:2601:2601))
        (PORT clk (3468:3468:3468) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3443:3443:3443))
        (PORT d[0] (3218:3218:3218) (3262:3262:3262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3444:3444:3444))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3444:3444:3444))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3444:3444:3444))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3444:3444:3444))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5548:5548:5548) (5490:5490:5490))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5539:5539:5539) (5485:5485:5485))
        (PORT d[1] (5539:5539:5539) (5485:5485:5485))
        (PORT d[2] (5539:5539:5539) (5485:5485:5485))
        (PORT d[3] (5511:5511:5511) (5452:5452:5452))
        (PORT d[4] (5539:5539:5539) (5485:5485:5485))
        (PORT d[5] (5566:5566:5566) (5508:5508:5508))
        (PORT d[6] (5566:5566:5566) (5508:5508:5508))
        (PORT d[7] (5566:5566:5566) (5508:5508:5508))
        (PORT d[8] (5566:5566:5566) (5508:5508:5508))
        (PORT d[9] (5566:5566:5566) (5508:5508:5508))
        (PORT d[10] (5566:5566:5566) (5508:5508:5508))
        (PORT d[11] (5566:5566:5566) (5508:5508:5508))
        (PORT d[12] (5566:5566:5566) (5508:5508:5508))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1692w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1520:1520:1520))
        (PORT datab (1101:1101:1101) (1165:1165:1165))
        (PORT datac (1448:1448:1448) (1520:1520:1520))
        (PORT datad (1416:1416:1416) (1483:1483:1483))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1784w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1524:1524:1524))
        (PORT datac (1431:1431:1431) (1498:1498:1498))
        (PORT datad (1424:1424:1424) (1493:1493:1493))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2831:2831:2831))
        (PORT clk (3411:3411:3411) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3730:3730:3730))
        (PORT d[1] (2426:2426:2426) (2584:2584:2584))
        (PORT d[2] (3150:3150:3150) (3378:3378:3378))
        (PORT d[3] (4179:4179:4179) (4413:4413:4413))
        (PORT d[4] (3416:3416:3416) (3567:3567:3567))
        (PORT d[5] (4091:4091:4091) (4297:4297:4297))
        (PORT d[6] (3347:3347:3347) (3513:3513:3513))
        (PORT d[7] (3139:3139:3139) (3315:3315:3315))
        (PORT d[8] (2598:2598:2598) (2736:2736:2736))
        (PORT d[9] (3141:3141:3141) (3318:3318:3318))
        (PORT d[10] (3343:3343:3343) (3526:3526:3526))
        (PORT d[11] (2664:2664:2664) (2824:2824:2824))
        (PORT d[12] (3725:3725:3725) (3858:3858:3858))
        (PORT clk (3407:3407:3407) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2572:2572:2572))
        (PORT clk (3407:3407:3407) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3411:3411:3411) (3418:3418:3418))
        (PORT d[0] (3450:3450:3450) (3448:3448:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3419:3419:3419))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3419:3419:3419))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3419:3419:3419))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3419:3419:3419))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6343:6343:6343) (6285:6285:6285))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6334:6334:6334) (6280:6280:6280))
        (PORT d[1] (6334:6334:6334) (6280:6280:6280))
        (PORT d[2] (6334:6334:6334) (6280:6280:6280))
        (PORT d[3] (6451:6451:6451) (6359:6359:6359))
        (PORT d[4] (6334:6334:6334) (6280:6280:6280))
        (PORT d[5] (6833:6833:6833) (6753:6753:6753))
        (PORT d[6] (6833:6833:6833) (6753:6753:6753))
        (PORT d[7] (6833:6833:6833) (6753:6753:6753))
        (PORT d[8] (6833:6833:6833) (6753:6753:6753))
        (PORT d[9] (6833:6833:6833) (6753:6753:6753))
        (PORT d[10] (6833:6833:6833) (6753:6753:6753))
        (PORT d[11] (6833:6833:6833) (6753:6753:6753))
        (PORT d[12] (6833:6833:6833) (6753:6753:6753))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1551:1551:1551))
        (PORT datab (1107:1107:1107) (1171:1171:1171))
        (PORT datac (1392:1392:1392) (1467:1467:1467))
        (PORT datad (1423:1423:1423) (1492:1492:1492))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1795w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1524:1524:1524))
        (PORT datac (1434:1434:1434) (1503:1503:1503))
        (PORT datad (1422:1422:1422) (1491:1491:1491))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1784:1784:1784))
        (PORT clk (3377:3377:3377) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3173:3173:3173))
        (PORT d[1] (2685:2685:2685) (2876:2876:2876))
        (PORT d[2] (2758:2758:2758) (2910:2910:2910))
        (PORT d[3] (2588:2588:2588) (2708:2708:2708))
        (PORT d[4] (2619:2619:2619) (2771:2771:2771))
        (PORT d[5] (3945:3945:3945) (4040:4040:4040))
        (PORT d[6] (2591:2591:2591) (2717:2717:2717))
        (PORT d[7] (2702:2702:2702) (2843:2843:2843))
        (PORT d[8] (2520:2520:2520) (2626:2626:2626))
        (PORT d[9] (2460:2460:2460) (2633:2633:2633))
        (PORT d[10] (3379:3379:3379) (3533:3533:3533))
        (PORT d[11] (2909:2909:2909) (3035:3035:3035))
        (PORT d[12] (2988:2988:2988) (3136:3136:3136))
        (PORT clk (3373:3373:3373) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2201:2201:2201))
        (PORT clk (3373:3373:3373) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3396:3396:3396))
        (PORT d[0] (3105:3105:3105) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3378:3378:3378) (3397:3397:3397))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3378:3378:3378) (3397:3397:3397))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3378:3378:3378) (3397:3397:3397))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3378:3378:3378) (3397:3397:3397))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5436:5436:5436) (5399:5399:5399))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5427:5427:5427) (5394:5394:5394))
        (PORT d[1] (5427:5427:5427) (5394:5394:5394))
        (PORT d[2] (5427:5427:5427) (5394:5394:5394))
        (PORT d[3] (5346:5346:5346) (5305:5305:5305))
        (PORT d[4] (5427:5427:5427) (5394:5394:5394))
        (PORT d[5] (5077:5077:5077) (5040:5040:5040))
        (PORT d[6] (5077:5077:5077) (5040:5040:5040))
        (PORT d[7] (5077:5077:5077) (5040:5040:5040))
        (PORT d[8] (5077:5077:5077) (5040:5040:5040))
        (PORT d[9] (5077:5077:5077) (5040:5040:5040))
        (PORT d[10] (5077:5077:5077) (5040:5040:5040))
        (PORT d[11] (5077:5077:5077) (5040:5040:5040))
        (PORT d[12] (5077:5077:5077) (5040:5040:5040))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1805:1805:1805) (1818:1818:1818))
        (PORT datab (1727:1727:1727) (1821:1821:1821))
        (PORT datac (1817:1817:1817) (1840:1840:1840))
        (PORT datad (1680:1680:1680) (1663:1663:1663))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1722w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1523:1523:1523))
        (PORT datab (1534:1534:1534) (1546:1546:1546))
        (PORT datac (1279:1279:1279) (1298:1298:1298))
        (PORT datad (1056:1056:1056) (1125:1125:1125))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1817w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1523:1523:1523))
        (PORT datac (1436:1436:1436) (1505:1505:1505))
        (PORT datad (1421:1421:1421) (1490:1490:1490))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2410:2410:2410))
        (PORT clk (3393:3393:3393) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (3056:3056:3056))
        (PORT d[1] (3012:3012:3012) (3194:3194:3194))
        (PORT d[2] (2738:2738:2738) (2912:2912:2912))
        (PORT d[3] (3007:3007:3007) (3156:3156:3156))
        (PORT d[4] (3003:3003:3003) (3186:3186:3186))
        (PORT d[5] (3582:3582:3582) (3678:3678:3678))
        (PORT d[6] (2977:2977:2977) (3135:3135:3135))
        (PORT d[7] (2696:2696:2696) (2828:2828:2828))
        (PORT d[8] (2773:2773:2773) (2876:2876:2876))
        (PORT d[9] (2838:2838:2838) (3044:3044:3044))
        (PORT d[10] (3030:3030:3030) (3180:3180:3180))
        (PORT d[11] (2991:2991:2991) (3131:3131:3131))
        (PORT d[12] (2977:2977:2977) (3124:3124:3124))
        (PORT clk (3389:3389:3389) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2590:2590:2590))
        (PORT clk (3389:3389:3389) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3387:3387:3387))
        (PORT d[0] (3464:3464:3464) (3467:3467:3467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3394:3394:3394) (3388:3388:3388))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3394:3394:3394) (3388:3388:3388))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3394:3394:3394) (3388:3388:3388))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3394:3394:3394) (3388:3388:3388))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5026:5026:5026) (4975:4975:4975))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5017:5017:5017) (4970:4970:4970))
        (PORT d[1] (5017:5017:5017) (4970:4970:4970))
        (PORT d[2] (5017:5017:5017) (4970:4970:4970))
        (PORT d[3] (4963:4963:4963) (4911:4911:4911))
        (PORT d[4] (5017:5017:5017) (4970:4970:4970))
        (PORT d[5] (5029:5029:5029) (4989:4989:4989))
        (PORT d[6] (5029:5029:5029) (4989:4989:4989))
        (PORT d[7] (5029:5029:5029) (4989:4989:4989))
        (PORT d[8] (5029:5029:5029) (4989:4989:4989))
        (PORT d[9] (5029:5029:5029) (4989:4989:4989))
        (PORT d[10] (5029:5029:5029) (4989:4989:4989))
        (PORT d[11] (5029:5029:5029) (4989:4989:4989))
        (PORT d[12] (5029:5029:5029) (4989:4989:4989))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2107:2107:2107) (2127:2127:2127))
        (PORT datab (1728:1728:1728) (1822:1822:1822))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2108:2108:2108) (2149:2149:2149))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2387:2387:2387))
        (PORT clk (3349:3349:3349) (3367:3367:3367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3414:3414:3414))
        (PORT d[1] (3053:3053:3053) (3233:3233:3233))
        (PORT d[2] (3028:3028:3028) (3202:3202:3202))
        (PORT d[3] (2990:2990:2990) (3141:3141:3141))
        (PORT d[4] (2757:2757:2757) (2949:2949:2949))
        (PORT d[5] (3224:3224:3224) (3336:3336:3336))
        (PORT d[6] (2929:2929:2929) (3098:3098:3098))
        (PORT d[7] (2663:2663:2663) (2792:2792:2792))
        (PORT d[8] (2775:2775:2775) (2882:2882:2882))
        (PORT d[9] (2841:2841:2841) (3046:3046:3046))
        (PORT d[10] (2980:2980:2980) (3127:3127:3127))
        (PORT d[11] (2625:2625:2625) (2762:2762:2762))
        (PORT d[12] (2684:2684:2684) (2841:2841:2841))
        (PORT clk (3345:3345:3345) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2632:2632:2632))
        (PORT clk (3345:3345:3345) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3349:3349:3349) (3367:3367:3367))
        (PORT d[0] (3322:3322:3322) (3316:3316:3316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5428:5428:5428) (5374:5374:5374))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5419:5419:5419) (5369:5369:5369))
        (PORT d[1] (5419:5419:5419) (5369:5369:5369))
        (PORT d[2] (5419:5419:5419) (5369:5369:5369))
        (PORT d[3] (5337:5337:5337) (5278:5278:5278))
        (PORT d[4] (5419:5419:5419) (5369:5369:5369))
        (PORT d[5] (5369:5369:5369) (5323:5323:5323))
        (PORT d[6] (5369:5369:5369) (5323:5323:5323))
        (PORT d[7] (5369:5369:5369) (5323:5323:5323))
        (PORT d[8] (5369:5369:5369) (5323:5323:5323))
        (PORT d[9] (5369:5369:5369) (5323:5323:5323))
        (PORT d[10] (5369:5369:5369) (5323:5323:5323))
        (PORT d[11] (5369:5369:5369) (5323:5323:5323))
        (PORT d[12] (5369:5369:5369) (5323:5323:5323))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1688:1688:1688))
        (PORT clk (3031:3031:3031) (3072:3072:3072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3874:3874:3874) (3937:3937:3937))
        (PORT d[1] (2326:2326:2326) (2472:2472:2472))
        (PORT d[2] (2379:2379:2379) (2518:2518:2518))
        (PORT d[3] (2924:2924:2924) (3043:3043:3043))
        (PORT d[4] (3459:3459:3459) (3640:3640:3640))
        (PORT d[5] (3217:3217:3217) (3286:3286:3286))
        (PORT d[6] (3296:3296:3296) (3413:3413:3413))
        (PORT d[7] (2178:2178:2178) (2256:2256:2256))
        (PORT d[8] (3232:3232:3232) (3306:3306:3306))
        (PORT d[9] (2860:2860:2860) (3033:3033:3033))
        (PORT d[10] (3024:3024:3024) (3120:3120:3120))
        (PORT d[11] (3237:3237:3237) (3372:3372:3372))
        (PORT d[12] (2289:2289:2289) (2407:2407:2407))
        (PORT clk (3027:3027:3027) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2109:2109:2109))
        (PORT clk (3027:3027:3027) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3072:3072:3072))
        (PORT d[0] (2831:2831:2831) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3073:3073:3073))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3073:3073:3073))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3073:3073:3073))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3073:3073:3073))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3514:3514:3514) (3497:3497:3497))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3492:3492:3492))
        (PORT d[1] (3505:3505:3505) (3492:3492:3492))
        (PORT d[2] (3505:3505:3505) (3492:3492:3492))
        (PORT d[3] (3740:3740:3740) (3712:3712:3712))
        (PORT d[4] (3505:3505:3505) (3492:3492:3492))
        (PORT d[5] (5796:5796:5796) (5755:5755:5755))
        (PORT d[6] (5796:5796:5796) (5755:5755:5755))
        (PORT d[7] (5796:5796:5796) (5755:5755:5755))
        (PORT d[8] (5796:5796:5796) (5755:5755:5755))
        (PORT d[9] (5796:5796:5796) (5755:5755:5755))
        (PORT d[10] (5796:5796:5796) (5755:5755:5755))
        (PORT d[11] (5796:5796:5796) (5755:5755:5755))
        (PORT d[12] (5796:5796:5796) (5755:5755:5755))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1645w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1566:1566:1566))
        (PORT datab (1103:1103:1103) (1167:1167:1167))
        (PORT datac (1390:1390:1390) (1464:1464:1464))
        (PORT datad (1417:1417:1417) (1485:1485:1485))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1733w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1521:1521:1521))
        (PORT datac (1446:1446:1446) (1517:1517:1517))
        (PORT datad (1417:1417:1417) (1484:1484:1484))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2542:2542:2542))
        (PORT clk (3473:3473:3473) (3456:3456:3456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3587:3587:3587))
        (PORT d[1] (2707:2707:2707) (2889:2889:2889))
        (PORT d[2] (4030:4030:4030) (4194:4194:4194))
        (PORT d[3] (3787:3787:3787) (4017:4017:4017))
        (PORT d[4] (3014:3014:3014) (3169:3169:3169))
        (PORT d[5] (3938:3938:3938) (4084:4084:4084))
        (PORT d[6] (2964:2964:2964) (3130:3130:3130))
        (PORT d[7] (2732:2732:2732) (2907:2907:2907))
        (PORT d[8] (3717:3717:3717) (3882:3882:3882))
        (PORT d[9] (2768:2768:2768) (2941:2941:2941))
        (PORT d[10] (3741:3741:3741) (3889:3889:3889))
        (PORT d[11] (2299:2299:2299) (2447:2447:2447))
        (PORT d[12] (3302:3302:3302) (3438:3438:3438))
        (PORT clk (3469:3469:3469) (3452:3452:3452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2731:2731:2731))
        (PORT clk (3469:3469:3469) (3452:3452:3452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3456:3456:3456))
        (PORT d[0] (3508:3508:3508) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3457:3457:3457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3457:3457:3457))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3457:3457:3457))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3457:3457:3457))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5977:5977:5977) (5921:5921:5921))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5968:5968:5968) (5916:5916:5916))
        (PORT d[1] (5968:5968:5968) (5916:5916:5916))
        (PORT d[2] (5968:5968:5968) (5916:5916:5916))
        (PORT d[3] (6110:6110:6110) (6021:6021:6021))
        (PORT d[4] (5968:5968:5968) (5916:5916:5916))
        (PORT d[5] (6161:6161:6161) (6085:6085:6085))
        (PORT d[6] (6161:6161:6161) (6085:6085:6085))
        (PORT d[7] (6161:6161:6161) (6085:6085:6085))
        (PORT d[8] (6161:6161:6161) (6085:6085:6085))
        (PORT d[9] (6161:6161:6161) (6085:6085:6085))
        (PORT d[10] (6161:6161:6161) (6085:6085:6085))
        (PORT d[11] (6161:6161:6161) (6085:6085:6085))
        (PORT d[12] (6161:6161:6161) (6085:6085:6085))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4861:4861:4861) (4880:4880:4880))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1672w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1569:1569:1569))
        (PORT datab (1102:1102:1102) (1166:1166:1166))
        (PORT datac (1390:1390:1390) (1464:1464:1464))
        (PORT datad (1416:1416:1416) (1484:1484:1484))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1762w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1522:1522:1522))
        (PORT datac (1444:1444:1444) (1514:1514:1514))
        (PORT datad (1418:1418:1418) (1486:1486:1486))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2088:2088:2088))
        (PORT clk (3374:3374:3374) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3453:3453:3453))
        (PORT d[1] (2723:2723:2723) (2914:2914:2914))
        (PORT d[2] (3053:3053:3053) (3231:3231:3231))
        (PORT d[3] (3328:3328:3328) (3478:3478:3478))
        (PORT d[4] (3329:3329:3329) (3506:3506:3506))
        (PORT d[5] (3262:3262:3262) (3365:3365:3365))
        (PORT d[6] (2944:2944:2944) (3104:3104:3104))
        (PORT d[7] (2680:2680:2680) (2812:2812:2812))
        (PORT d[8] (2460:2460:2460) (2571:2571:2571))
        (PORT d[9] (3141:3141:3141) (3339:3339:3339))
        (PORT d[10] (2789:2789:2789) (2871:2871:2871))
        (PORT d[11] (2620:2620:2620) (2767:2767:2767))
        (PORT d[12] (2652:2652:2652) (2805:2805:2805))
        (PORT clk (3370:3370:3370) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2513:2513:2513))
        (PORT clk (3370:3370:3370) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3363:3363:3363))
        (PORT d[0] (3186:3186:3186) (3212:3212:3212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5435:5435:5435) (5380:5380:5380))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5426:5426:5426) (5375:5375:5375))
        (PORT d[1] (5426:5426:5426) (5375:5375:5375))
        (PORT d[2] (5426:5426:5426) (5375:5375:5375))
        (PORT d[3] (5345:5345:5345) (5286:5286:5286))
        (PORT d[4] (5426:5426:5426) (5375:5375:5375))
        (PORT d[5] (5379:5379:5379) (5335:5335:5335))
        (PORT d[6] (5379:5379:5379) (5335:5335:5335))
        (PORT d[7] (5379:5379:5379) (5335:5335:5335))
        (PORT d[8] (5379:5379:5379) (5335:5335:5335))
        (PORT d[9] (5379:5379:5379) (5335:5335:5335))
        (PORT d[10] (5379:5379:5379) (5335:5335:5335))
        (PORT d[11] (5379:5379:5379) (5335:5335:5335))
        (PORT d[12] (5379:5379:5379) (5335:5335:5335))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1811:1811:1811))
        (PORT datab (1721:1721:1721) (1814:1814:1814))
        (PORT datac (2073:2073:2073) (2120:2120:2120))
        (PORT datad (1957:1957:1957) (1932:1932:1932))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1801:1801:1801) (1815:1815:1815))
        (PORT datab (1915:1915:1915) (1979:1979:1979))
        (PORT datac (1558:1558:1558) (1493:1493:1493))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (2251:2251:2251))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1188:1188:1188))
        (PORT datab (1205:1205:1205) (1268:1268:1268))
        (PORT datac (1062:1062:1062) (1121:1121:1121))
        (PORT datad (1338:1338:1338) (1356:1356:1356))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|selMDR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1034:1034:1034))
        (PORT datac (1068:1068:1068) (1127:1127:1127))
        (PORT datad (1137:1137:1137) (1197:1197:1197))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|selMDR\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (209:209:209) (232:232:232))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|selMDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2088:2088:2088))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (1025:1025:1025))
        (PORT datab (1098:1098:1098) (1158:1158:1158))
        (PORT datac (286:286:286) (370:370:370))
        (PORT datad (1138:1138:1138) (1200:1200:1200))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (1032:1032:1032))
        (PORT datab (1105:1105:1105) (1167:1167:1167))
        (PORT datac (283:283:283) (367:367:367))
        (PORT datad (1137:1137:1137) (1198:1198:1198))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (1211:1211:1211) (1275:1275:1275))
        (PORT datac (1126:1126:1126) (1169:1169:1169))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldMDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1952:1952:1952))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3303:3303:3303) (3343:3343:3343))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2151:2151:2151) (2181:2181:2181))
        (PORT sload (2434:2434:2434) (2484:2484:2484))
        (PORT ena (2301:2301:2301) (2366:2366:2366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|SYNTHESIZED_WIRE_56)
    (DELAY
      (ABSOLUTE
        (PORT datac (328:328:328) (421:421:421))
        (PORT datad (341:341:341) (438:438:438))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|aluControl\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (924:924:924))
        (PORT datab (336:336:336) (434:434:434))
        (PORT datac (896:896:896) (962:962:962))
        (PORT datad (819:819:819) (866:866:866))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|aluControl\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (895:895:895) (959:959:959))
        (PORT datac (779:779:779) (843:843:843))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|aluControl\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1777:1777:1777))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1331:1331:1331) (1408:1408:1408))
        (PORT ena (1391:1391:1391) (1359:1359:1359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (975:975:975))
        (PORT datab (834:834:834) (890:890:890))
        (PORT datac (431:431:431) (448:448:448))
        (PORT datad (872:872:872) (935:935:935))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|ir\|register\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (257:257:257))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2408:2408:2408))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2312:2312:2312) (2253:2253:2253))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (995:995:995))
        (PORT datab (1068:1068:1068) (1096:1096:1096))
        (PORT datac (1282:1282:1282) (1281:1281:1281))
        (PORT datad (1421:1421:1421) (1449:1449:1449))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (953:953:953))
        (PORT datab (1110:1110:1110) (1176:1176:1176))
        (PORT datac (1070:1070:1070) (1125:1125:1125))
        (PORT datad (917:917:917) (989:989:989))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (952:952:952))
        (PORT datab (1107:1107:1107) (1172:1172:1172))
        (PORT datac (1071:1071:1071) (1126:1126:1126))
        (PORT datad (918:918:918) (990:990:990))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (952:952:952))
        (PORT datac (1091:1091:1091) (1155:1155:1155))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1193:1193:1193))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1090:1090:1090) (1154:1154:1154))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1193:1193:1193))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1093:1093:1093) (1157:1157:1157))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1931:1931:1931))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2215:2215:2215) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2425:2425:2425))
        (PORT asdata (636:636:636) (662:662:662))
        (PORT ena (2613:2613:2613) (2571:2571:2571))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1466:1466:1466) (1490:1490:1490))
        (PORT datad (1420:1420:1420) (1448:1448:1448))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2621:2621:2621) (2646:2646:2646))
        (PORT datab (1486:1486:1486) (1490:1490:1490))
        (PORT datac (1703:1703:1703) (1713:1713:1713))
        (PORT datad (1295:1295:1295) (1277:1277:1277))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1425:1425:1425) (1344:1344:1344))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (806:806:806))
        (PORT datab (563:563:563) (613:613:613))
        (PORT datad (513:513:513) (570:570:570))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (832:832:832))
        (PORT datab (540:540:540) (606:606:606))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (514:514:514) (567:567:567))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (553:553:553) (611:611:611))
        (PORT datad (1202:1202:1202) (1147:1147:1147))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|DR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (2939:2939:2939))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1503:1503:1503) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1576:1576:1576))
        (PORT datab (1503:1503:1503) (1569:1569:1569))
        (PORT datac (1445:1445:1445) (1497:1497:1497))
        (PORT datad (1475:1475:1475) (1517:1517:1517))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (466:466:466) (522:522:522))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1576:1576:1576))
        (PORT datab (1502:1502:1502) (1568:1568:1568))
        (PORT datac (1448:1448:1448) (1500:1500:1500))
        (PORT datad (1476:1476:1476) (1517:1517:1517))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (567:567:567))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1454:1454:1454) (1529:1529:1529))
        (PORT datad (1474:1474:1474) (1516:1516:1516))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|regWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1388:1388:1388) (1411:1411:1411))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|regWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1992:1992:1992))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (874:874:874) (925:925:925))
        (PORT sload (2042:2042:2042) (2043:2043:2043))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2325:2325:2325))
        (PORT asdata (632:632:632) (658:658:658))
        (PORT ena (2851:2851:2851) (2797:2797:2797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1329:1329:1329))
        (PORT datab (1715:1715:1715) (1737:1737:1737))
        (PORT datac (1371:1371:1371) (1400:1400:1400))
        (PORT datad (1659:1659:1659) (1660:1660:1660))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|DR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (2939:2939:2939))
        (PORT asdata (1483:1483:1483) (1398:1398:1398))
        (PORT ena (1503:1503:1503) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1329:1329:1329))
        (PORT datab (1691:1691:1691) (1701:1701:1701))
        (PORT datac (1702:1702:1702) (1713:1713:1713))
        (PORT datad (1020:1020:1020) (1051:1051:1051))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (869:869:869))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|DR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2946:2946:2946) (2939:2939:2939))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1503:1503:1503) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (1003:1003:1003))
        (PORT datab (1431:1431:1431) (1435:1435:1435))
        (PORT datac (933:933:933) (948:948:948))
        (PORT datad (902:902:902) (925:925:925))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1858:1858:1858))
        (PORT asdata (868:868:868) (884:884:884))
        (PORT ena (1681:1681:1681) (1624:1624:1624))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1016:1016:1016))
        (PORT datab (1148:1148:1148) (1198:1198:1198))
        (PORT datac (1021:1021:1021) (1045:1045:1045))
        (PORT datad (950:950:950) (971:971:971))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (2813:2813:2813))
        (PORT asdata (1647:1647:1647) (1612:1612:1612))
        (PORT ena (2195:2195:2195) (2107:2107:2107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1012:1012:1012))
        (PORT datab (1151:1151:1151) (1203:1203:1203))
        (PORT datac (1022:1022:1022) (1047:1047:1047))
        (PORT datad (954:954:954) (976:976:976))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1845:1845:1845))
        (PORT asdata (868:868:868) (884:884:884))
        (PORT ena (1961:1961:1961) (1887:1887:1887))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1002:1002:1002))
        (PORT datab (1431:1431:1431) (1436:1436:1436))
        (PORT datac (930:930:930) (944:944:944))
        (PORT datad (904:904:904) (927:927:927))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2580:2580:2580))
        (PORT asdata (1647:1647:1647) (1612:1612:1612))
        (PORT ena (2085:2085:2085) (2023:2023:2023))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1502:1502:1502))
        (PORT datab (1889:1889:1889) (1899:1899:1899))
        (PORT datac (1375:1375:1375) (1404:1404:1404))
        (PORT datad (971:971:971) (946:946:946))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1931:1931:1931))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2215:2215:2215) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (705:705:705))
        (PORT datab (1147:1147:1147) (1208:1208:1208))
        (PORT datad (758:758:758) (814:814:814))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (706:706:706))
        (PORT datab (1622:1622:1622) (1626:1626:1626))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1500:1500:1500))
        (PORT datab (1352:1352:1352) (1346:1346:1346))
        (PORT datac (1204:1204:1204) (1154:1154:1154))
        (PORT datad (1455:1455:1455) (1449:1449:1449))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2290:2290:2290))
        (PORT asdata (1090:1090:1090) (1084:1084:1084))
        (PORT ena (1998:1998:1998) (1928:1928:1928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1012:1012:1012))
        (PORT datab (1152:1152:1152) (1203:1203:1203))
        (PORT datac (1022:1022:1022) (1047:1047:1047))
        (PORT datad (954:954:954) (977:977:977))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2633:2633:2633))
        (PORT asdata (1363:1363:1363) (1343:1343:1343))
        (PORT ena (2565:2565:2565) (2473:2473:2473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1011:1011:1011))
        (PORT datab (1152:1152:1152) (1204:1204:1204))
        (PORT datac (1022:1022:1022) (1047:1047:1047))
        (PORT datad (955:955:955) (978:978:978))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2856:2856:2856))
        (PORT asdata (1385:1385:1385) (1374:1374:1374))
        (PORT ena (2852:2852:2852) (2741:2741:2741))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1012:1012:1012))
        (PORT datab (1153:1153:1153) (1204:1204:1204))
        (PORT datac (1022:1022:1022) (1047:1047:1047))
        (PORT datad (955:955:955) (977:977:977))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2498:2498:2498))
        (PORT asdata (1364:1364:1364) (1345:1345:1345))
        (PORT ena (1615:1615:1615) (1535:1535:1535))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (1004:1004:1004))
        (PORT datab (1430:1430:1430) (1435:1435:1435))
        (PORT datac (935:935:935) (950:950:950))
        (PORT datad (901:901:901) (924:924:924))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2255:2255:2255))
        (PORT asdata (1385:1385:1385) (1373:1373:1373))
        (PORT ena (1890:1890:1890) (1812:1812:1812))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (815:815:815))
        (PORT datab (498:498:498) (548:548:548))
        (PORT datad (549:549:549) (621:621:621))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (816:816:816))
        (PORT datab (667:667:667) (699:699:699))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1200:1200:1200))
        (PORT datab (662:662:662) (640:640:640))
        (PORT datac (768:768:768) (825:825:825))
        (PORT datad (673:673:673) (674:674:674))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1197:1197:1197))
        (PORT datab (822:822:822) (877:877:877))
        (PORT datac (203:203:203) (234:234:234))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (929:929:929))
        (PORT datab (259:259:259) (293:293:293))
        (PORT datac (776:776:776) (839:839:839))
        (PORT datad (814:814:814) (859:859:859))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (809:809:809))
        (PORT datab (560:560:560) (610:610:610))
        (PORT datac (699:699:699) (742:742:742))
        (PORT datad (508:508:508) (566:566:566))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1445:1445:1445))
        (PORT datab (1415:1415:1415) (1438:1438:1438))
        (PORT datac (986:986:986) (970:970:970))
        (PORT datad (1227:1227:1227) (1238:1238:1238))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1010:1010:1010))
        (PORT datab (449:449:449) (452:452:452))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1931:1931:1931))
        (PORT asdata (1318:1318:1318) (1266:1266:1266))
        (PORT ena (2215:2215:2215) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1446:1446:1446))
        (PORT datab (1062:1062:1062) (1089:1089:1089))
        (PORT datac (986:986:986) (970:970:970))
        (PORT datad (1467:1467:1467) (1437:1437:1437))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1010:1010:1010))
        (PORT datad (628:628:628) (609:609:609))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1931:1931:1931))
        (PORT asdata (780:780:780) (776:776:776))
        (PORT ena (2215:2215:2215) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (647:647:647))
        (PORT datab (784:784:784) (823:823:823))
        (PORT datad (889:889:889) (971:971:971))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (860:860:860))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datad (888:888:888) (971:971:971))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (705:705:705))
        (PORT datab (792:792:792) (839:839:839))
        (PORT datad (787:787:787) (853:853:853))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (542:542:542))
        (PORT datab (838:838:838) (900:900:900))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|aluControl\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1777:1777:1777))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1331:1331:1331) (1408:1408:1408))
        (PORT ena (1391:1391:1391) (1359:1359:1359))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (984:984:984))
        (PORT datab (1293:1293:1293) (1303:1303:1303))
        (PORT datac (822:822:822) (860:860:860))
        (PORT datad (1265:1265:1265) (1267:1267:1267))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector17\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (984:984:984) (961:961:961))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1931:1931:1931))
        (PORT asdata (809:809:809) (809:809:809))
        (PORT ena (2215:2215:2215) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (462:462:462))
        (PORT datab (933:933:933) (927:927:927))
        (PORT datac (734:734:734) (772:772:772))
        (PORT datad (1659:1659:1659) (1646:1646:1646))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1250:1250:1250))
        (PORT datac (406:406:406) (415:415:415))
        (PORT datad (900:900:900) (885:885:885))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (667:667:667) (664:664:664))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2267:2267:2267))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1928:1928:1928) (1837:1837:1837))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (765:765:765) (774:774:774))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1858:1858:1858))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1681:1681:1681) (1624:1624:1624))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (668:668:668) (664:664:664))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2135:2135:2135))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2525:2525:2525) (2427:2427:2427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2451:2451:2451))
        (PORT asdata (1167:1167:1167) (1174:1174:1174))
        (PORT ena (2248:2248:2248) (2165:2165:2165))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (971:971:971))
        (PORT datab (752:752:752) (809:809:809))
        (PORT datad (916:916:916) (911:911:911))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1137:1137:1137))
        (PORT datab (1382:1382:1382) (1407:1407:1407))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (277:277:277) (348:348:348))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2633:2633:2633))
        (PORT asdata (1433:1433:1433) (1412:1412:1412))
        (PORT ena (2565:2565:2565) (2473:2473:2473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2856:2856:2856))
        (PORT asdata (1401:1401:1401) (1388:1388:1388))
        (PORT ena (2852:2852:2852) (2741:2741:2741))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2255:2255:2255))
        (PORT asdata (1405:1405:1405) (1393:1393:1393))
        (PORT ena (1890:1890:1890) (1812:1812:1812))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (957:957:957) (943:943:943))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2498:2498:2498))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1615:1615:1615) (1535:1535:1535))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (514:514:514) (579:579:579))
        (PORT datac (683:683:683) (723:723:723))
        (PORT datad (508:508:508) (577:577:577))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (963:963:963))
        (PORT datab (703:703:703) (730:730:730))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (592:592:592))
        (PORT datab (415:415:415) (435:435:435))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (968:968:968))
        (PORT datab (338:338:338) (425:425:425))
        (PORT datad (316:316:316) (395:395:395))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1137:1137:1137))
        (PORT datab (348:348:348) (437:437:437))
        (PORT datac (1342:1342:1342) (1373:1373:1373))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (536:536:536))
        (PORT datab (846:846:846) (899:899:899))
        (PORT datac (682:682:682) (711:711:711))
        (PORT datad (778:778:778) (812:812:812))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (707:707:707))
        (PORT datab (845:845:845) (899:899:899))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (611:611:611))
        (PORT datab (1406:1406:1406) (1435:1435:1435))
        (PORT datac (682:682:682) (679:679:679))
        (PORT datad (678:678:678) (681:681:681))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1426:1426:1426))
        (PORT datab (747:747:747) (790:790:790))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2661:2661:2661))
        (PORT asdata (1458:1458:1458) (1440:1440:1440))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (2813:2813:2813))
        (PORT asdata (1178:1178:1178) (1176:1176:1176))
        (PORT ena (2195:2195:2195) (2107:2107:2107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2266:2266:2266))
        (PORT asdata (1459:1459:1459) (1440:1440:1440))
        (PORT ena (1324:1324:1324) (1273:1273:1273))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2580:2580:2580))
        (PORT asdata (1173:1173:1173) (1171:1171:1171))
        (PORT ena (2085:2085:2085) (2023:2023:2023))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (703:703:703))
        (PORT datab (672:672:672) (715:715:715))
        (PORT datad (758:758:758) (814:814:814))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (693:693:693))
        (PORT datab (493:493:493) (538:538:538))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2633:2633:2633))
        (PORT asdata (1335:1335:1335) (1305:1305:1305))
        (PORT ena (2565:2565:2565) (2473:2473:2473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2856:2856:2856))
        (PORT asdata (1068:1068:1068) (1058:1058:1058))
        (PORT ena (2852:2852:2852) (2741:2741:2741))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2498:2498:2498))
        (PORT asdata (1335:1335:1335) (1304:1304:1304))
        (PORT ena (1615:1615:1615) (1535:1535:1535))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2255:2255:2255))
        (PORT asdata (1068:1068:1068) (1057:1057:1057))
        (PORT ena (1890:1890:1890) (1812:1812:1812))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (533:533:533))
        (PORT datab (609:609:609) (679:679:679))
        (PORT datad (548:548:548) (619:619:619))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (815:815:815))
        (PORT datab (499:499:499) (550:550:550))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (807:807:807))
        (PORT datab (1144:1144:1144) (1162:1162:1162))
        (PORT datac (889:889:889) (869:869:869))
        (PORT datad (913:913:913) (889:889:889))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1294:1294:1294))
        (PORT datab (1143:1143:1143) (1161:1161:1161))
        (PORT datac (202:202:202) (234:234:234))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (542:542:542))
        (PORT datab (792:792:792) (839:839:839))
        (PORT datad (787:787:787) (853:853:853))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (733:733:733))
        (PORT datab (835:835:835) (896:896:896))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (897:897:897))
        (PORT datab (496:496:496) (546:546:546))
        (PORT datad (717:717:717) (753:753:753))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1247:1247:1247) (1267:1267:1267))
        (PORT datad (428:428:428) (480:480:480))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (936:936:936))
        (PORT datab (1671:1671:1671) (1673:1673:1673))
        (PORT datad (923:923:923) (903:903:903))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2856:2856:2856))
        (PORT asdata (1398:1398:1398) (1382:1382:1382))
        (PORT ena (2852:2852:2852) (2741:2741:2741))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (986:986:986) (968:968:968))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2633:2633:2633))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2565:2565:2565) (2473:2473:2473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (986:986:986) (967:967:967))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2498:2498:2498))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1615:1615:1615) (1535:1535:1535))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2255:2255:2255))
        (PORT asdata (1398:1398:1398) (1382:1382:1382))
        (PORT ena (1890:1890:1890) (1812:1812:1812))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (816:816:816))
        (PORT datab (468:468:468) (537:537:537))
        (PORT datad (553:553:553) (626:626:626))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (373:373:373))
        (PORT datab (606:606:606) (676:676:676))
        (PORT datac (465:465:465) (523:523:523))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (2813:2813:2813))
        (PORT asdata (1416:1416:1416) (1392:1392:1392))
        (PORT ena (2195:2195:2195) (2107:2107:2107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (639:639:639) (626:626:626))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1858:1858:1858))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1681:1681:1681) (1624:1624:1624))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (643:643:643) (630:630:630))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1845:1845:1845))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1961:1961:1961) (1887:1887:1887))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2580:2580:2580))
        (PORT asdata (1416:1416:1416) (1392:1392:1392))
        (PORT ena (2085:2085:2085) (2023:2023:2023))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1071:1071:1071))
        (PORT datab (609:609:609) (679:679:679))
        (PORT datac (673:673:673) (701:701:701))
        (PORT datad (547:547:547) (619:619:619))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1054:1054:1054))
        (PORT datab (1239:1239:1239) (1253:1253:1253))
        (PORT datac (651:651:651) (633:633:633))
        (PORT datad (1088:1088:1088) (1127:1127:1127))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (840:840:840))
        (PORT datab (1209:1209:1209) (1253:1253:1253))
        (PORT datac (679:679:679) (676:676:676))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (580:580:580))
        (PORT datab (1203:1203:1203) (1246:1246:1246))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (791:791:791) (819:819:819))
        (PORT datac (771:771:771) (838:838:838))
        (PORT datad (1223:1223:1223) (1221:1221:1221))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1393:1393:1393))
        (PORT datab (810:810:810) (872:872:872))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (630:630:630))
        (PORT datab (467:467:467) (536:536:536))
        (PORT datac (640:640:640) (666:666:666))
        (PORT datad (481:481:481) (538:538:538))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (506:506:506) (558:558:558))
        (PORT datad (482:482:482) (538:538:538))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (416:416:416))
        (PORT datad (402:402:402) (407:407:407))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (691:691:691) (689:689:689))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1881:1881:1881))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2130:2130:2130) (2019:2019:2019))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (225:225:225) (256:256:256))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2070:2070:2070))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1336:1336:1336) (1285:1285:1285))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (854:854:854))
        (PORT datab (805:805:805) (857:857:857))
        (PORT datac (1168:1168:1168) (1163:1163:1163))
        (PORT datad (747:747:747) (795:795:795))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2640:2640:2640))
        (PORT asdata (1477:1477:1477) (1428:1428:1428))
        (PORT ena (2373:2373:2373) (2246:2246:2246))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1014:1014:1014) (1000:1000:1000))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2633:2633:2633))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2565:2565:2565) (2473:2473:2473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (791:791:791) (834:834:834))
        (PORT datac (434:434:434) (491:491:491))
        (PORT datad (745:745:745) (794:794:794))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (2813:2813:2813))
        (PORT asdata (1399:1399:1399) (1389:1389:1389))
        (PORT ena (2195:2195:2195) (2107:2107:2107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (691:691:691) (689:689:689))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2036:2036:2036))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1932:1932:1932) (1862:1862:1862))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2580:2580:2580))
        (PORT asdata (1398:1398:1398) (1388:1388:1388))
        (PORT ena (2085:2085:2085) (2023:2023:2023))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (756:756:756) (772:772:772))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2266:2266:2266))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1324:1324:1324) (1273:1273:1273))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (726:726:726))
        (PORT datab (790:790:790) (836:836:836))
        (PORT datac (931:931:931) (933:933:933))
        (PORT datad (752:752:752) (804:804:804))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (751:751:751))
        (PORT datab (766:766:766) (819:819:819))
        (PORT datac (994:994:994) (1020:1020:1020))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (750:750:750))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (946:946:946))
        (PORT datab (478:478:478) (540:540:540))
        (PORT datac (1054:1054:1054) (1115:1115:1115))
        (PORT datad (1089:1089:1089) (1128:1128:1128))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1160:1160:1160))
        (PORT datab (842:842:842) (891:891:891))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (696:696:696))
        (PORT datab (450:450:450) (513:513:513))
        (PORT datad (759:759:759) (815:815:815))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (692:692:692))
        (PORT datab (1383:1383:1383) (1411:1411:1411))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (840:840:840))
        (PORT datab (1208:1208:1208) (1253:1253:1253))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (626:626:626) (614:614:614))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (574:574:574))
        (PORT datab (1207:1207:1207) (1251:1251:1251))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (679:679:679) (669:669:669))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1830:1830:1830))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1956:1956:1956) (1892:1892:1892))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1879:1879:1879))
        (PORT asdata (1055:1055:1055) (1050:1050:1050))
        (PORT ena (1704:1704:1704) (1658:1658:1658))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2189:2189:2189))
        (PORT asdata (1069:1069:1069) (1060:1060:1060))
        (PORT ena (2382:2382:2382) (2350:2350:2350))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (732:732:732))
        (PORT datab (1099:1099:1099) (1143:1143:1143))
        (PORT datad (870:870:870) (945:945:945))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1867:1867:1867))
        (PORT asdata (1054:1054:1054) (1049:1049:1049))
        (PORT ena (2295:2295:2295) (2220:2220:2220))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1155:1155:1155))
        (PORT datab (715:715:715) (744:744:744))
        (PORT datac (650:650:650) (629:629:629))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (687:687:687) (669:669:669))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2389:2389:2389))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2146:2146:2146) (2065:2065:2065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2086:2086:2086))
        (PORT asdata (1094:1094:1094) (1071:1071:1071))
        (PORT ena (2241:2241:2241) (2156:2156:2156))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1918:1918:1918))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1947:1947:1947) (1874:1874:1874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2498:2498:2498))
        (PORT asdata (1631:1631:1631) (1569:1569:1569))
        (PORT ena (1615:1615:1615) (1535:1535:1535))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (1017:1017:1017))
        (PORT datab (841:841:841) (903:903:903))
        (PORT datad (754:754:754) (807:807:807))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1191:1191:1191))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datad (686:686:686) (683:683:683))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1378:1378:1378))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (402:402:402) (406:406:406))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1038:1038:1038))
        (PORT datab (458:458:458) (521:521:521))
        (PORT datac (1056:1056:1056) (1118:1118:1118))
        (PORT datad (1088:1088:1088) (1126:1126:1126))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1161:1161:1161))
        (PORT datab (810:810:810) (849:849:849))
        (PORT datac (987:987:987) (1004:1004:1004))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (711:711:711))
        (PORT datab (461:461:461) (525:525:525))
        (PORT datac (872:872:872) (952:952:952))
        (PORT datad (1086:1086:1086) (1117:1117:1117))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (996:996:996))
        (PORT datab (714:714:714) (743:743:743))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (611:611:611))
        (PORT datab (1407:1407:1407) (1436:1436:1436))
        (PORT datac (408:408:408) (417:417:417))
        (PORT datad (697:697:697) (696:696:696))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (1406:1406:1406) (1435:1435:1435))
        (PORT datac (718:718:718) (761:761:761))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1858:1858:1858))
        (PORT asdata (1114:1114:1114) (1134:1134:1134))
        (PORT ena (1681:1681:1681) (1624:1624:1624))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2014:2014:2014))
        (PORT asdata (1456:1456:1456) (1441:1441:1441))
        (PORT ena (2245:2245:2245) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1845:1845:1845))
        (PORT asdata (1115:1115:1115) (1134:1134:1134))
        (PORT ena (1961:1961:1961) (1887:1887:1887))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2451:2451:2451))
        (PORT asdata (1128:1128:1128) (1142:1142:1142))
        (PORT ena (2248:2248:2248) (2165:2165:2165))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (820:820:820))
        (PORT datab (338:338:338) (424:424:424))
        (PORT datad (317:317:317) (397:397:397))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (898:898:898))
        (PORT datab (884:884:884) (946:946:946))
        (PORT datad (712:712:712) (713:713:713))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (762:762:762) (786:786:786))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1922:1922:1922))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2520:2520:2520) (2435:2435:2435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2139:2139:2139))
        (PORT asdata (1460:1460:1460) (1446:1446:1446))
        (PORT ena (2227:2227:2227) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (638:638:638) (636:636:636))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1881:1881:1881))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2130:2130:2130) (2019:2019:2019))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1918:1918:1918))
        (PORT asdata (1123:1123:1123) (1130:1130:1130))
        (PORT ena (1947:1947:1947) (1874:1874:1874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (944:944:944))
        (PORT datab (682:682:682) (729:729:729))
        (PORT datad (861:861:861) (916:916:916))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1209:1209:1209))
        (PORT datab (1348:1348:1348) (1373:1373:1373))
        (PORT datad (716:716:716) (709:709:709))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (809:809:809))
        (PORT datab (1055:1055:1055) (1085:1085:1085))
        (PORT datac (372:372:372) (373:373:373))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (809:809:809))
        (PORT datac (1567:1567:1567) (1573:1573:1573))
        (PORT datad (226:226:226) (248:248:248))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (944:944:944))
        (PORT datab (460:460:460) (524:524:524))
        (PORT datac (1069:1069:1069) (1111:1111:1111))
        (PORT datad (873:873:873) (949:949:949))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1039:1039:1039))
        (PORT datab (800:800:800) (846:846:846))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (873:873:873) (949:949:949))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (640:640:640))
        (PORT datab (1417:1417:1417) (1419:1419:1419))
        (PORT datad (894:894:894) (977:977:977))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1445:1445:1445))
        (PORT datab (943:943:943) (1022:1022:1022))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1671:1671:1671) (1674:1674:1674))
        (PORT datac (728:728:728) (727:727:727))
        (PORT datad (943:943:943) (917:917:917))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1867:1867:1867))
        (PORT asdata (1436:1436:1436) (1414:1414:1414))
        (PORT ena (2295:2295:2295) (2220:2220:2220))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2014:2014:2014))
        (PORT asdata (1469:1469:1469) (1458:1458:1458))
        (PORT ena (2245:2245:2245) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1879:1879:1879))
        (PORT asdata (1433:1433:1433) (1410:1410:1410))
        (PORT ena (1704:1704:1704) (1658:1658:1658))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1845:1845:1845))
        (PORT asdata (1362:1362:1362) (1352:1352:1352))
        (PORT ena (1961:1961:1961) (1887:1887:1887))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (643:643:643))
        (PORT datab (810:810:810) (857:857:857))
        (PORT datad (892:892:892) (975:975:975))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1235:1235:1235))
        (PORT datab (853:853:853) (939:939:939))
        (PORT datad (697:697:697) (690:690:690))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (1947:1947:1947))
        (PORT asdata (1143:1143:1143) (1161:1161:1161))
        (PORT ena (2649:2649:2649) (2522:2522:2522))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (736:736:736) (759:759:759))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2227:2227:2227) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2255:2255:2255))
        (PORT asdata (1385:1385:1385) (1372:1372:1372))
        (PORT ena (1890:1890:1890) (1812:1812:1812))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1952:1952:1952))
        (PORT asdata (1470:1470:1470) (1458:1458:1458))
        (PORT ena (2316:2316:2316) (2258:2258:2258))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1132:1132:1132))
        (PORT datab (770:770:770) (833:833:833))
        (PORT datad (905:905:905) (978:978:978))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (753:753:753))
        (PORT datab (520:520:520) (569:569:569))
        (PORT datac (1183:1183:1183) (1246:1246:1246))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1347:1347:1347))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (996:996:996))
        (PORT datab (1568:1568:1568) (1577:1577:1577))
        (PORT datad (1086:1086:1086) (1117:1117:1117))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1130:1130:1130))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (749:749:749) (791:791:791))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1280:1280:1280))
        (PORT datab (606:606:606) (676:676:676))
        (PORT datad (551:551:551) (623:623:623))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1209:1209:1209))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datad (731:731:731) (734:734:734))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (610:610:610))
        (PORT datab (1407:1407:1407) (1436:1436:1436))
        (PORT datac (408:408:408) (416:416:416))
        (PORT datad (708:708:708) (707:707:707))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1406:1406:1406) (1435:1435:1435))
        (PORT datac (718:718:718) (760:760:760))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (660:660:660) (652:652:652))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2086:2086:2086))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2241:2241:2241) (2156:2156:2156))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (660:660:660) (652:652:652))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2389:2389:2389))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2146:2146:2146) (2065:2065:2065))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1918:1918:1918))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1947:1947:1947) (1874:1874:1874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1952:1952:1952))
        (PORT asdata (1070:1070:1070) (1046:1046:1046))
        (PORT ena (2316:2316:2316) (2258:2258:2258))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (755:755:755))
        (PORT datab (762:762:762) (822:822:822))
        (PORT datac (942:942:942) (1024:1024:1024))
        (PORT datad (874:874:874) (937:937:937))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1010:1010:1010))
        (PORT datab (767:767:767) (800:800:800))
        (PORT datac (940:940:940) (1022:1022:1022))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (665:665:665) (658:658:658))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1830:1830:1830))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1956:1956:1956) (1892:1892:1892))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1867:1867:1867))
        (PORT asdata (846:846:846) (851:851:851))
        (PORT ena (2295:2295:2295) (2220:2220:2220))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2189:2189:2189))
        (PORT asdata (1049:1049:1049) (1042:1042:1042))
        (PORT ena (2382:2382:2382) (2350:2350:2350))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2372:2372:2372))
        (PORT asdata (1050:1050:1050) (1044:1044:1044))
        (PORT ena (2018:2018:2018) (1963:1963:1963))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (740:740:740))
        (PORT datab (991:991:991) (1066:1066:1066))
        (PORT datad (877:877:877) (940:940:940))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (965:965:965))
        (PORT datab (1290:1290:1290) (1275:1275:1275))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (874:874:874) (937:937:937))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1108:1108:1108))
        (PORT datab (1103:1103:1103) (1136:1136:1136))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1413:1413:1413))
        (PORT datab (1104:1104:1104) (1137:1137:1137))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (837:837:837))
        (PORT datab (851:851:851) (936:936:936))
        (PORT datad (910:910:910) (985:985:985))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1022:1022:1022))
        (PORT datab (955:955:955) (1026:1026:1026))
        (PORT datac (981:981:981) (1007:1007:1007))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (710:710:710))
        (PORT datab (1101:1101:1101) (1145:1145:1145))
        (PORT datad (872:872:872) (948:948:948))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1154:1154:1154))
        (PORT datab (673:673:673) (716:716:716))
        (PORT datad (623:623:623) (600:600:600))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (746:746:746))
        (PORT datab (1356:1356:1356) (1369:1369:1369))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (696:696:696) (699:699:699))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1830:1830:1830))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1956:1956:1956) (1892:1892:1892))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (420:420:420) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1867:1867:1867))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2295:2295:2295) (2220:2220:2220))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1879:1879:1879))
        (PORT asdata (1092:1092:1092) (1077:1077:1077))
        (PORT ena (1704:1704:1704) (1658:1658:1658))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1845:1845:1845))
        (PORT asdata (1108:1108:1108) (1126:1126:1126))
        (PORT ena (1961:1961:1961) (1887:1887:1887))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1256:1256:1256))
        (PORT datab (737:737:737) (763:763:763))
        (PORT datad (890:890:890) (973:973:973))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (785:785:785))
        (PORT datab (729:729:729) (760:760:760))
        (PORT datac (1330:1330:1330) (1356:1356:1356))
        (PORT datad (711:711:711) (716:716:716))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (684:684:684) (677:677:677))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2086:2086:2086))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2241:2241:2241) (2156:2156:2156))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (724:724:724) (735:735:735))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (1947:1947:1947))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2649:2649:2649) (2522:2522:2522))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (974:974:974) (958:958:958))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1883:1883:1883))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2209:2209:2209) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1952:1952:1952))
        (PORT asdata (1141:1141:1141) (1153:1153:1153))
        (PORT ena (2316:2316:2316) (2258:2258:2258))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (792:792:792))
        (PORT datab (713:713:713) (743:743:743))
        (PORT datac (1101:1101:1101) (1152:1152:1152))
        (PORT datad (1063:1063:1063) (1101:1101:1101))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1043:1043:1043))
        (PORT datab (748:748:748) (781:781:781))
        (PORT datac (1066:1066:1066) (1116:1116:1116))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1352:1352:1352))
        (PORT datac (213:213:213) (251:251:251))
        (PORT datad (966:966:966) (930:930:930))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1349:1349:1349))
        (PORT datab (1051:1051:1051) (1077:1077:1077))
        (PORT datac (947:947:947) (1030:1030:1030))
        (PORT datad (876:876:876) (940:940:940))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1072:1072:1072))
        (PORT datab (992:992:992) (1068:1068:1068))
        (PORT datac (731:731:731) (765:765:765))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (995:995:995))
        (PORT datab (776:776:776) (835:835:835))
        (PORT datad (1090:1090:1090) (1122:1122:1122))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (782:782:782))
        (PORT datab (308:308:308) (391:391:391))
        (PORT datac (871:871:871) (952:952:952))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1110:1110:1110))
        (PORT datab (1103:1103:1103) (1135:1135:1135))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (585:585:585) (573:573:573))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1104:1104:1104) (1137:1137:1137))
        (PORT datac (1813:1813:1813) (1799:1799:1799))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (645:645:645) (648:648:648))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1858:1858:1858))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1681:1681:1681) (1624:1624:1624))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1038:1038:1038) (1039:1039:1039))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2014:2014:2014))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2245:2245:2245) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (803:803:803) (814:814:814))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1901:1901:1901) (1879:1879:1879))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1704:1704:1704) (1658:1658:1658))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1845:1845:1845))
        (PORT asdata (1051:1051:1051) (1050:1050:1050))
        (PORT ena (1961:1961:1961) (1887:1887:1887))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1090:1090:1090))
        (PORT datab (464:464:464) (532:532:532))
        (PORT datac (527:527:527) (599:599:599))
        (PORT datad (893:893:893) (976:976:976))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (554:554:554))
        (PORT datab (830:830:830) (888:888:888))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (891:891:891) (974:974:974))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (807:807:807) (821:821:821))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (1947:1947:1947))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2649:2649:2649) (2522:2522:2522))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1037:1037:1037) (1038:1038:1038))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1952:1952:1952))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2316:2316:2316) (2258:2258:2258))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (992:992:992) (970:970:970))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1883:1883:1883))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2209:2209:2209) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (576:576:576))
        (PORT datab (492:492:492) (560:560:560))
        (PORT datac (815:815:815) (880:880:880))
        (PORT datad (1081:1081:1081) (1116:1116:1116))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (409:409:409))
        (PORT datab (314:314:314) (401:401:401))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1079:1079:1079) (1115:1115:1115))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1499:1499:1499))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (735:735:735) (739:739:739))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1094:1094:1094))
        (PORT datab (871:871:871) (930:930:930))
        (PORT datad (815:815:815) (875:875:875))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (553:553:553))
        (PORT datab (830:830:830) (888:888:888))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (829:829:829) (891:891:891))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (578:578:578))
        (PORT datab (494:494:494) (561:561:561))
        (PORT datac (839:839:839) (904:904:904))
        (PORT datad (844:844:844) (902:902:902))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (411:411:411))
        (PORT datab (315:315:315) (403:403:403))
        (PORT datac (1059:1059:1059) (1083:1083:1083))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (867:867:867))
        (PORT datab (1427:1427:1427) (1456:1456:1456))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (747:747:747) (748:748:748))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1195:1195:1195))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (769:769:769) (789:789:789))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1922:1922:1922))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2520:2520:2520) (2435:2435:2435))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (947:947:947) (939:939:939))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2227:2227:2227) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1006:1006:1006) (994:994:994))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1906:1906:1906) (1883:1883:1883))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2209:2209:2209) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1952:1952:1952))
        (PORT asdata (1152:1152:1152) (1159:1159:1159))
        (PORT ena (2316:2316:2316) (2258:2258:2258))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (778:778:778))
        (PORT datab (896:896:896) (914:914:914))
        (PORT datac (844:844:844) (911:911:911))
        (PORT datad (883:883:883) (939:939:939))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (541:541:541))
        (PORT datab (703:703:703) (749:749:749))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1058:1058:1058) (1098:1098:1098))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (741:741:741) (753:753:753))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2014:2014:2014))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2245:2245:2245) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1007:1007:1007) (993:993:993))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1924:1924:1924))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1944:1944:1944) (1867:1867:1867))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (403:403:403) (412:412:412))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1845:1845:1845))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1961:1961:1961) (1887:1887:1887))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1007:1007:1007) (993:993:993))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1884:1884:1884))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1786:1786:1786) (1745:1745:1745))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1085:1085:1085))
        (PORT datab (990:990:990) (1031:1031:1031))
        (PORT datac (939:939:939) (1020:1020:1020))
        (PORT datad (872:872:872) (935:935:935))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (983:983:983))
        (PORT datab (872:872:872) (919:919:919))
        (PORT datac (1009:1009:1009) (1045:1045:1045))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (432:432:432))
        (PORT datab (1035:1035:1035) (1074:1074:1074))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (691:691:691) (687:687:687))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (434:434:434))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (778:778:778))
        (PORT datab (847:847:847) (914:914:914))
        (PORT datac (1111:1111:1111) (1150:1150:1150))
        (PORT datad (498:498:498) (545:545:545))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1411:1411:1411))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1079:1079:1079) (1115:1115:1115))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (759:759:759))
        (PORT datab (852:852:852) (938:938:938))
        (PORT datac (1248:1248:1248) (1268:1268:1268))
        (PORT datad (908:908:908) (982:982:982))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (407:407:407))
        (PORT datab (698:698:698) (742:742:742))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1121:1121:1121) (1165:1165:1165))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1355:1355:1355) (1358:1358:1358))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (395:395:395) (398:398:398))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (780:780:780))
        (PORT datab (729:729:729) (751:751:751))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (730:730:730))
        (PORT datab (739:739:739) (754:754:754))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (474:474:474))
        (PORT datab (710:710:710) (721:721:721))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (731:731:731))
        (PORT datab (809:809:809) (808:808:808))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (757:757:757))
        (PORT datab (446:446:446) (450:450:450))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (754:754:754))
        (PORT datab (417:417:417) (432:432:432))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (790:790:790))
        (PORT datab (652:652:652) (639:639:639))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (697:697:697))
        (PORT datab (947:947:947) (910:910:910))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (651:651:651))
        (PORT datab (407:407:407) (428:428:428))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (448:448:448))
        (PORT datab (426:426:426) (442:442:442))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (979:979:979))
        (PORT datab (641:641:641) (629:629:629))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (784:784:784))
        (PORT datab (1228:1228:1228) (1181:1181:1181))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (837:837:837))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (738:738:738) (775:775:775))
        (PORT datad (734:734:734) (731:731:731))
        (IOPATH dataa combout (400:400:400) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (835:835:835))
        (PORT datab (423:423:423) (438:438:438))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1068:1068:1068))
        (PORT datab (1055:1055:1055) (1048:1048:1048))
        (PORT datac (1738:1738:1738) (1717:1717:1717))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1069:1069:1069))
        (PORT datab (653:653:653) (637:637:637))
        (PORT datac (1978:1978:1978) (1937:1937:1937))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2818:2818:2818))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2030:2030:2030) (2006:2006:2006))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2864:2864:2864))
        (PORT clk (2913:2913:2913) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2483:2483:2483))
        (PORT d[1] (3040:3040:3040) (3211:3211:3211))
        (PORT d[2] (2288:2288:2288) (2429:2429:2429))
        (PORT d[3] (2955:2955:2955) (3098:3098:3098))
        (PORT d[4] (3035:3035:3035) (3242:3242:3242))
        (PORT d[5] (3266:3266:3266) (3343:3343:3343))
        (PORT d[6] (2467:2467:2467) (2542:2542:2542))
        (PORT d[7] (2246:2246:2246) (2298:2298:2298))
        (PORT d[8] (3324:3324:3324) (3474:3474:3474))
        (PORT d[9] (2433:2433:2433) (2564:2564:2564))
        (PORT d[10] (2890:2890:2890) (2952:2952:2952))
        (PORT d[11] (2557:2557:2557) (2638:2638:2638))
        (PORT d[12] (3568:3568:3568) (3642:3642:3642))
        (PORT clk (2909:2909:2909) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2232:2232:2232))
        (PORT clk (2909:2909:2909) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2913:2913:2913) (2966:2966:2966))
        (PORT d[0] (2440:2440:2440) (2404:2404:2404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2914:2914:2914) (2967:2967:2967))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7045:7045:7045) (6877:6877:6877))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7036:7036:7036) (6872:6872:6872))
        (PORT d[1] (7036:7036:7036) (6872:6872:6872))
        (PORT d[2] (7036:7036:7036) (6872:6872:6872))
        (PORT d[3] (7019:7019:7019) (6853:6853:6853))
        (PORT d[4] (7036:7036:7036) (6872:6872:6872))
        (PORT d[5] (7369:7369:7369) (7213:7213:7213))
        (PORT d[6] (7369:7369:7369) (7213:7213:7213))
        (PORT d[7] (7369:7369:7369) (7213:7213:7213))
        (PORT d[8] (7369:7369:7369) (7213:7213:7213))
        (PORT d[9] (7369:7369:7369) (7213:7213:7213))
        (PORT d[10] (7369:7369:7369) (7213:7213:7213))
        (PORT d[11] (7369:7369:7369) (7213:7213:7213))
        (PORT d[12] (7369:7369:7369) (7213:7213:7213))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2093:2093:2093))
        (PORT clk (2906:2906:2906) (2985:2985:2985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1834:1834:1834))
        (PORT d[1] (2682:2682:2682) (2848:2848:2848))
        (PORT d[2] (1910:1910:1910) (2026:2026:2026))
        (PORT d[3] (3007:3007:3007) (3156:3156:3156))
        (PORT d[4] (3069:3069:3069) (3278:3278:3278))
        (PORT d[5] (1877:1877:1877) (1918:1918:1918))
        (PORT d[6] (2450:2450:2450) (2526:2526:2526))
        (PORT d[7] (1888:1888:1888) (1939:1939:1939))
        (PORT d[8] (2058:2058:2058) (2091:2091:2091))
        (PORT d[9] (2472:2472:2472) (2611:2611:2611))
        (PORT d[10] (2554:2554:2554) (2624:2624:2624))
        (PORT d[11] (2226:2226:2226) (2331:2331:2331))
        (PORT d[12] (2525:2525:2525) (2619:2619:2619))
        (PORT clk (2902:2902:2902) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (1990:1990:1990))
        (PORT clk (2902:2902:2902) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2906:2906:2906) (2985:2985:2985))
        (PORT d[0] (2411:2411:2411) (2349:2349:2349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2907:2907:2907) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4772:4772:4772) (4632:4632:4632))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4763:4763:4763) (4627:4627:4627))
        (PORT d[1] (4763:4763:4763) (4627:4627:4627))
        (PORT d[2] (4763:4763:4763) (4627:4627:4627))
        (PORT d[3] (7736:7736:7736) (7568:7568:7568))
        (PORT d[4] (4763:4763:4763) (4627:4627:4627))
        (PORT d[5] (7704:7704:7704) (7542:7542:7542))
        (PORT d[6] (7704:7704:7704) (7542:7542:7542))
        (PORT d[7] (7704:7704:7704) (7542:7542:7542))
        (PORT d[8] (7704:7704:7704) (7542:7542:7542))
        (PORT d[9] (7704:7704:7704) (7542:7542:7542))
        (PORT d[10] (7704:7704:7704) (7542:7542:7542))
        (PORT d[11] (7704:7704:7704) (7542:7542:7542))
        (PORT d[12] (7704:7704:7704) (7542:7542:7542))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2438:2438:2438))
        (PORT clk (3041:3041:3041) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3968:3968:3968) (4131:4131:4131))
        (PORT d[1] (2918:2918:2918) (3067:3067:3067))
        (PORT d[2] (3892:3892:3892) (4181:4181:4181))
        (PORT d[3] (3786:3786:3786) (4011:4011:4011))
        (PORT d[4] (3888:3888:3888) (4143:4143:4143))
        (PORT d[5] (3192:3192:3192) (3247:3247:3247))
        (PORT d[6] (2746:2746:2746) (2774:2774:2774))
        (PORT d[7] (3437:3437:3437) (3596:3596:3596))
        (PORT d[8] (3613:3613:3613) (3716:3716:3716))
        (PORT d[9] (4006:4006:4006) (4289:4289:4289))
        (PORT d[10] (2398:2398:2398) (2424:2424:2424))
        (PORT d[11] (3730:3730:3730) (3914:3914:3914))
        (PORT d[12] (3072:3072:3072) (3261:3261:3261))
        (PORT clk (3037:3037:3037) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2077:2077:2077))
        (PORT clk (3037:3037:3037) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3094:3094:3094))
        (PORT d[0] (3072:3072:3072) (3027:3027:3027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3095:3095:3095))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3095:3095:3095))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3095:3095:3095))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3095:3095:3095))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3053:3053:3053) (2934:2934:2934))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (2929:2929:2929))
        (PORT d[1] (3044:3044:3044) (2929:2929:2929))
        (PORT d[2] (3044:3044:3044) (2929:2929:2929))
        (PORT d[3] (3606:3606:3606) (3468:3468:3468))
        (PORT d[4] (3044:3044:3044) (2929:2929:2929))
        (PORT d[5] (3732:3732:3732) (3602:3602:3602))
        (PORT d[6] (3732:3732:3732) (3602:3602:3602))
        (PORT d[7] (3732:3732:3732) (3602:3602:3602))
        (PORT d[8] (3732:3732:3732) (3602:3602:3602))
        (PORT d[9] (3732:3732:3732) (3602:3602:3602))
        (PORT d[10] (3732:3732:3732) (3602:3602:3602))
        (PORT d[11] (3732:3732:3732) (3602:3602:3602))
        (PORT d[12] (3732:3732:3732) (3602:3602:3602))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1718:1718:1718))
        (PORT datab (1790:1790:1790) (1836:1836:1836))
        (PORT datac (1921:1921:1921) (1868:1868:1868))
        (PORT datad (1368:1368:1368) (1368:1368:1368))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2540:2540:2540))
        (PORT clk (3322:3322:3322) (3358:3358:3358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (3213:3213:3213))
        (PORT d[1] (2919:2919:2919) (3097:3097:3097))
        (PORT d[2] (2278:2278:2278) (2414:2414:2414))
        (PORT d[3] (3722:3722:3722) (3901:3901:3901))
        (PORT d[4] (2671:2671:2671) (2837:2837:2837))
        (PORT d[5] (2855:2855:2855) (2938:2938:2938))
        (PORT d[6] (2890:2890:2890) (2991:2991:2991))
        (PORT d[7] (3083:3083:3083) (3280:3280:3280))
        (PORT d[8] (2946:2946:2946) (3092:3092:3092))
        (PORT d[9] (2408:2408:2408) (2568:2568:2568))
        (PORT d[10] (2540:2540:2540) (2602:2602:2602))
        (PORT d[11] (2265:2265:2265) (2404:2404:2404))
        (PORT d[12] (2591:2591:2591) (2729:2729:2729))
        (PORT clk (3318:3318:3318) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2519:2519:2519))
        (PORT clk (3318:3318:3318) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3358:3358:3358))
        (PORT d[0] (3243:3243:3243) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3323:3323:3323) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3323:3323:3323) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3323:3323:3323) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3323:3323:3323) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6329:6329:6329) (6163:6163:6163))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6320:6320:6320) (6158:6158:6158))
        (PORT d[1] (6320:6320:6320) (6158:6158:6158))
        (PORT d[2] (6320:6320:6320) (6158:6158:6158))
        (PORT d[3] (6266:6266:6266) (6098:6098:6098))
        (PORT d[4] (6320:6320:6320) (6158:6158:6158))
        (PORT d[5] (6618:6618:6618) (6450:6450:6450))
        (PORT d[6] (6618:6618:6618) (6450:6450:6450))
        (PORT d[7] (6618:6618:6618) (6450:6450:6450))
        (PORT d[8] (6618:6618:6618) (6450:6450:6450))
        (PORT d[9] (6618:6618:6618) (6450:6450:6450))
        (PORT d[10] (6618:6618:6618) (6450:6450:6450))
        (PORT d[11] (6618:6618:6618) (6450:6450:6450))
        (PORT d[12] (6618:6618:6618) (6450:6450:6450))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1727:1727:1727))
        (PORT datab (2044:2044:2044) (2022:2022:2022))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2099:2099:2099) (2132:2132:2132))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2509:2509:2509))
        (PORT clk (3331:3331:3331) (3351:3351:3351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (3072:3072:3072))
        (PORT d[1] (2971:2971:2971) (3148:3148:3148))
        (PORT d[2] (2285:2285:2285) (2420:2420:2420))
        (PORT d[3] (3699:3699:3699) (3882:3882:3882))
        (PORT d[4] (2625:2625:2625) (2782:2782:2782))
        (PORT d[5] (2854:2854:2854) (2931:2931:2931))
        (PORT d[6] (2869:2869:2869) (2976:2976:2976))
        (PORT d[7] (3463:3463:3463) (3648:3648:3648))
        (PORT d[8] (3182:3182:3182) (3317:3317:3317))
        (PORT d[9] (2727:2727:2727) (2873:2873:2873))
        (PORT d[10] (2808:2808:2808) (2867:2867:2867))
        (PORT d[11] (2787:2787:2787) (2902:2902:2902))
        (PORT d[12] (2924:2924:2924) (3049:3049:3049))
        (PORT clk (3327:3327:3327) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2149:2149:2149))
        (PORT clk (3327:3327:3327) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3351:3351:3351))
        (PORT d[0] (3359:3359:3359) (3306:3306:3306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6355:6355:6355) (6193:6193:6193))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6346:6346:6346) (6188:6188:6188))
        (PORT d[1] (6346:6346:6346) (6188:6188:6188))
        (PORT d[2] (6346:6346:6346) (6188:6188:6188))
        (PORT d[3] (6329:6329:6329) (6165:6165:6165))
        (PORT d[4] (6346:6346:6346) (6188:6188:6188))
        (PORT d[5] (6363:6363:6363) (6214:6214:6214))
        (PORT d[6] (6363:6363:6363) (6214:6214:6214))
        (PORT d[7] (6363:6363:6363) (6214:6214:6214))
        (PORT d[8] (6363:6363:6363) (6214:6214:6214))
        (PORT d[9] (6363:6363:6363) (6214:6214:6214))
        (PORT d[10] (6363:6363:6363) (6214:6214:6214))
        (PORT d[11] (6363:6363:6363) (6214:6214:6214))
        (PORT d[12] (6363:6363:6363) (6214:6214:6214))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2446:2446:2446))
        (PORT clk (3185:3185:3185) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4334:4334:4334) (4509:4509:4509))
        (PORT d[1] (3018:3018:3018) (3173:3173:3173))
        (PORT d[2] (3930:3930:3930) (4179:4179:4179))
        (PORT d[3] (4061:4061:4061) (4273:4273:4273))
        (PORT d[4] (3863:3863:3863) (4145:4145:4145))
        (PORT d[5] (4040:4040:4040) (4205:4205:4205))
        (PORT d[6] (3771:3771:3771) (4005:4005:4005))
        (PORT d[7] (3413:3413:3413) (3570:3570:3570))
        (PORT d[8] (3282:3282:3282) (3391:3391:3391))
        (PORT d[9] (3992:3992:3992) (4274:4274:4274))
        (PORT d[10] (3006:3006:3006) (3072:3072:3072))
        (PORT d[11] (3327:3327:3327) (3513:3513:3513))
        (PORT d[12] (3195:3195:3195) (3339:3339:3339))
        (PORT clk (3181:3181:3181) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2068:2068:2068))
        (PORT clk (3181:3181:3181) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3185:3185:3185) (3242:3242:3242))
        (PORT d[0] (2828:2828:2828) (2815:2815:2815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3243:3243:3243))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3243:3243:3243))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3243:3243:3243))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3186:3186:3186) (3243:3243:3243))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3536:3536:3536))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3531:3531:3531))
        (PORT d[1] (3661:3661:3661) (3531:3531:3531))
        (PORT d[2] (3661:3661:3661) (3531:3531:3531))
        (PORT d[3] (3661:3661:3661) (3528:3528:3528))
        (PORT d[4] (3661:3661:3661) (3531:3531:3531))
        (PORT d[5] (3739:3739:3739) (3609:3609:3609))
        (PORT d[6] (3739:3739:3739) (3609:3609:3609))
        (PORT d[7] (3739:3739:3739) (3609:3609:3609))
        (PORT d[8] (3739:3739:3739) (3609:3609:3609))
        (PORT d[9] (3739:3739:3739) (3609:3609:3609))
        (PORT d[10] (3739:3739:3739) (3609:3609:3609))
        (PORT d[11] (3739:3739:3739) (3609:3609:3609))
        (PORT d[12] (3739:3739:3739) (3609:3609:3609))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3183:3183:3183) (3213:3213:3213))
        (PORT clk (3222:3222:3222) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2175:2175:2175))
        (PORT d[1] (2648:2648:2648) (2812:2812:2812))
        (PORT d[2] (1918:1918:1918) (2035:2035:2035))
        (PORT d[3] (3273:3273:3273) (3413:3413:3413))
        (PORT d[4] (3082:3082:3082) (3285:3285:3285))
        (PORT d[5] (2184:2184:2184) (2218:2218:2218))
        (PORT d[6] (2476:2476:2476) (2553:2553:2553))
        (PORT d[7] (2176:2176:2176) (2218:2218:2218))
        (PORT d[8] (2096:2096:2096) (2132:2132:2132))
        (PORT d[9] (2391:2391:2391) (2517:2517:2517))
        (PORT d[10] (2576:2576:2576) (2651:2651:2651))
        (PORT d[11] (2094:2094:2094) (2193:2193:2193))
        (PORT d[12] (2505:2505:2505) (2595:2595:2595))
        (PORT clk (3218:3218:3218) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2114:2114:2114))
        (PORT clk (3218:3218:3218) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3222:3222:3222) (3290:3290:3290))
        (PORT d[0] (2683:2683:2683) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7698:7698:7698) (7532:7532:7532))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7689:7689:7689) (7527:7527:7527))
        (PORT d[1] (7689:7689:7689) (7527:7527:7527))
        (PORT d[2] (7689:7689:7689) (7527:7527:7527))
        (PORT d[3] (7632:7632:7632) (7463:7463:7463))
        (PORT d[4] (7689:7689:7689) (7527:7527:7527))
        (PORT d[5] (4856:4856:4856) (4737:4737:4737))
        (PORT d[6] (4856:4856:4856) (4737:4737:4737))
        (PORT d[7] (4856:4856:4856) (4737:4737:4737))
        (PORT d[8] (4856:4856:4856) (4737:4737:4737))
        (PORT d[9] (4856:4856:4856) (4737:4737:4737))
        (PORT d[10] (4856:4856:4856) (4737:4737:4737))
        (PORT d[11] (4856:4856:4856) (4737:4737:4737))
        (PORT d[12] (4856:4856:4856) (4737:4737:4737))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (3790:3790:3790))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2507:2507:2507))
        (PORT clk (3173:3173:3173) (3235:3235:3235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3535:3535:3535))
        (PORT d[1] (2678:2678:2678) (2849:2849:2849))
        (PORT d[2] (2322:2322:2322) (2465:2465:2465))
        (PORT d[3] (3696:3696:3696) (3881:3881:3881))
        (PORT d[4] (2994:2994:2994) (3195:3195:3195))
        (PORT d[5] (2920:2920:2920) (3002:3002:3002))
        (PORT d[6] (2944:2944:2944) (3054:3054:3054))
        (PORT d[7] (3774:3774:3774) (3958:3958:3958))
        (PORT d[8] (3303:3303:3303) (3453:3453:3453))
        (PORT d[9] (2375:2375:2375) (2537:2537:2537))
        (PORT d[10] (2133:2133:2133) (2200:2200:2200))
        (PORT d[11] (1840:1840:1840) (1940:1940:1940))
        (PORT d[12] (3205:3205:3205) (3283:3283:3283))
        (PORT clk (3169:3169:3169) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2114:2114:2114))
        (PORT clk (3169:3169:3169) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3173:3173:3173) (3235:3235:3235))
        (PORT d[0] (3110:3110:3110) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3174:3174:3174) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3174:3174:3174) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3174:3174:3174) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3174:3174:3174) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7035:7035:7035) (6866:6866:6866))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7026:7026:7026) (6861:6861:6861))
        (PORT d[1] (7026:7026:7026) (6861:6861:6861))
        (PORT d[2] (7026:7026:7026) (6861:6861:6861))
        (PORT d[3] (7026:7026:7026) (6858:6858:6858))
        (PORT d[4] (7026:7026:7026) (6861:6861:6861))
        (PORT d[5] (7066:7066:7066) (6908:6908:6908))
        (PORT d[6] (7066:7066:7066) (6908:6908:6908))
        (PORT d[7] (7066:7066:7066) (6908:6908:6908))
        (PORT d[8] (7066:7066:7066) (6908:6908:6908))
        (PORT d[9] (7066:7066:7066) (6908:6908:6908))
        (PORT d[10] (7066:7066:7066) (6908:6908:6908))
        (PORT d[11] (7066:7066:7066) (6908:6908:6908))
        (PORT d[12] (7066:7066:7066) (6908:6908:6908))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1729:1729:1729))
        (PORT datab (1787:1787:1787) (1831:1831:1831))
        (PORT datac (1701:1701:1701) (1669:1669:1669))
        (PORT datad (1678:1678:1678) (1683:1683:1683))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2170:2170:2170))
        (PORT datab (1790:1790:1790) (1836:1836:1836))
        (PORT datac (1777:1777:1777) (1793:1793:1793))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1482:1482:1482) (1505:1505:1505))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3238:3238:3238))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1298:1298:1298) (1281:1281:1281))
        (PORT sload (1758:1758:1758) (1775:1775:1775))
        (PORT ena (1623:1623:1623) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (597:597:597))
        (PORT datab (415:415:415) (434:434:434))
        (PORT datac (1668:1668:1668) (1663:1663:1663))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1140:1140:1140))
        (PORT datab (1196:1196:1196) (1170:1170:1170))
        (PORT datac (1028:1028:1028) (1069:1069:1069))
        (PORT datad (396:396:396) (400:400:400))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (751:751:751))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (1027:1027:1027) (1068:1068:1068))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1361:1361:1361))
        (PORT datab (968:968:968) (982:982:982))
        (PORT datac (2107:2107:2107) (2038:2038:2038))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1518:1518:1518))
        (PORT datab (1365:1365:1365) (1348:1348:1348))
        (PORT datac (1586:1586:1586) (1596:1596:1596))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (2837:2837:2837))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2019:2019:2019) (1977:1977:1977))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1933:1933:1933))
        (PORT clk (3024:3024:3024) (3066:3066:3066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (4230:4230:4230))
        (PORT d[1] (2658:2658:2658) (2811:2811:2811))
        (PORT d[2] (2401:2401:2401) (2556:2556:2556))
        (PORT d[3] (2910:2910:2910) (3029:3029:3029))
        (PORT d[4] (3756:3756:3756) (3926:3926:3926))
        (PORT d[5] (3588:3588:3588) (3691:3691:3691))
        (PORT d[6] (3278:3278:3278) (3395:3395:3395))
        (PORT d[7] (1891:1891:1891) (1975:1975:1975))
        (PORT d[8] (3563:3563:3563) (3629:3629:3629))
        (PORT d[9] (2870:2870:2870) (3086:3086:3086))
        (PORT d[10] (3101:3101:3101) (3179:3179:3179))
        (PORT d[11] (3244:3244:3244) (3380:3380:3380))
        (PORT d[12] (2333:2333:2333) (2454:2454:2454))
        (PORT clk (3020:3020:3020) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2087:2087:2087))
        (PORT clk (3020:3020:3020) (3062:3062:3062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3066:3066:3066))
        (PORT d[0] (3149:3149:3149) (3176:3176:3176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3067:3067:3067))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3520:3520:3520) (3504:3504:3504))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3499:3499:3499))
        (PORT d[1] (3511:3511:3511) (3499:3499:3499))
        (PORT d[2] (3511:3511:3511) (3499:3499:3499))
        (PORT d[3] (3732:3732:3732) (3699:3699:3699))
        (PORT d[4] (3511:3511:3511) (3499:3499:3499))
        (PORT d[5] (3850:3850:3850) (3834:3834:3834))
        (PORT d[6] (3850:3850:3850) (3834:3834:3834))
        (PORT d[7] (3850:3850:3850) (3834:3834:3834))
        (PORT d[8] (3850:3850:3850) (3834:3834:3834))
        (PORT d[9] (3850:3850:3850) (3834:3834:3834))
        (PORT d[10] (3850:3850:3850) (3834:3834:3834))
        (PORT d[11] (3850:3850:3850) (3834:3834:3834))
        (PORT d[12] (3850:3850:3850) (3834:3834:3834))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2690:2690:2690))
        (PORT clk (3331:3331:3331) (3357:3357:3357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (4139:4139:4139))
        (PORT d[1] (3406:3406:3406) (3588:3588:3588))
        (PORT d[2] (2728:2728:2728) (2879:2879:2879))
        (PORT d[3] (2870:2870:2870) (2977:2977:2977))
        (PORT d[4] (3102:3102:3102) (3294:3294:3294))
        (PORT d[5] (2886:2886:2886) (3006:3006:3006))
        (PORT d[6] (2566:2566:2566) (2689:2689:2689))
        (PORT d[7] (2661:2661:2661) (2797:2797:2797))
        (PORT d[8] (3521:3521:3521) (3626:3626:3626))
        (PORT d[9] (2481:2481:2481) (2657:2657:2657))
        (PORT d[10] (3370:3370:3370) (3523:3523:3523))
        (PORT d[11] (2873:2873:2873) (2996:2996:2996))
        (PORT d[12] (2708:2708:2708) (2865:2865:2865))
        (PORT clk (3327:3327:3327) (3353:3353:3353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2459:2459:2459))
        (PORT clk (3327:3327:3327) (3353:3353:3353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3357:3357:3357))
        (PORT d[0] (3185:3185:3185) (3209:3209:3209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3358:3358:3358))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3358:3358:3358))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3358:3358:3358))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3358:3358:3358))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5363:5363:5363) (5312:5312:5312))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5354:5354:5354) (5307:5307:5307))
        (PORT d[1] (5354:5354:5354) (5307:5307:5307))
        (PORT d[2] (5354:5354:5354) (5307:5307:5307))
        (PORT d[3] (5006:5006:5006) (4952:4952:4952))
        (PORT d[4] (5354:5354:5354) (5307:5307:5307))
        (PORT d[5] (5122:5122:5122) (5101:5101:5101))
        (PORT d[6] (5122:5122:5122) (5101:5101:5101))
        (PORT d[7] (5122:5122:5122) (5101:5101:5101))
        (PORT d[8] (5122:5122:5122) (5101:5101:5101))
        (PORT d[9] (5122:5122:5122) (5101:5101:5101))
        (PORT d[10] (5122:5122:5122) (5101:5101:5101))
        (PORT d[11] (5122:5122:5122) (5101:5101:5101))
        (PORT d[12] (5122:5122:5122) (5101:5101:5101))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2026:2026:2026))
        (PORT clk (3279:3279:3279) (3310:3310:3310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2828:2828:2828))
        (PORT d[1] (2702:2702:2702) (2896:2896:2896))
        (PORT d[2] (2391:2391:2391) (2547:2547:2547))
        (PORT d[3] (2517:2517:2517) (2625:2625:2625))
        (PORT d[4] (3455:3455:3455) (3642:3642:3642))
        (PORT d[5] (3168:3168:3168) (3231:3231:3231))
        (PORT d[6] (3309:3309:3309) (3467:3467:3467))
        (PORT d[7] (3002:3002:3002) (3139:3139:3139))
        (PORT d[8] (2444:2444:2444) (2521:2521:2521))
        (PORT d[9] (2445:2445:2445) (2619:2619:2619))
        (PORT d[10] (3705:3705:3705) (3855:3855:3855))
        (PORT d[11] (2568:2568:2568) (2719:2719:2719))
        (PORT d[12] (3067:3067:3067) (3224:3224:3224))
        (PORT clk (3275:3275:3275) (3306:3306:3306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2555:2555:2555))
        (PORT clk (3275:3275:3275) (3306:3306:3306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3279:3279:3279) (3310:3310:3310))
        (PORT d[0] (3116:3116:3116) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3280:3280:3280) (3311:3311:3311))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3280:3280:3280) (3311:3311:3311))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3280:3280:3280) (3311:3311:3311))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3280:3280:3280) (3311:3311:3311))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5475:5475:5475) (5443:5443:5443))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5466:5466:5466) (5438:5438:5438))
        (PORT d[1] (5466:5466:5466) (5438:5438:5438))
        (PORT d[2] (5466:5466:5466) (5438:5438:5438))
        (PORT d[3] (3832:3832:3832) (3812:3812:3812))
        (PORT d[4] (5466:5466:5466) (5438:5438:5438))
        (PORT d[5] (4226:4226:4226) (4201:4201:4201))
        (PORT d[6] (4226:4226:4226) (4201:4201:4201))
        (PORT d[7] (4226:4226:4226) (4201:4201:4201))
        (PORT d[8] (4226:4226:4226) (4201:4201:4201))
        (PORT d[9] (4226:4226:4226) (4201:4201:4201))
        (PORT d[10] (4226:4226:4226) (4201:4201:4201))
        (PORT d[11] (4226:4226:4226) (4201:4201:4201))
        (PORT d[12] (4226:4226:4226) (4201:4201:4201))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4584:4584:4584) (4614:4614:4614))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2315:2315:2315) (2416:2416:2416))
        (PORT datab (2249:2249:2249) (2366:2366:2366))
        (PORT datac (1067:1067:1067) (1054:1054:1054))
        (PORT datad (684:684:684) (671:671:671))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2655:2655:2655))
        (PORT clk (3228:3228:3228) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3557:3557:3557))
        (PORT d[1] (2902:2902:2902) (3079:3079:3079))
        (PORT d[2] (2280:2280:2280) (2414:2414:2414))
        (PORT d[3] (3730:3730:3730) (3914:3914:3914))
        (PORT d[4] (2973:2973:2973) (3130:3130:3130))
        (PORT d[5] (2919:2919:2919) (3001:3001:3001))
        (PORT d[6] (2943:2943:2943) (3053:3053:3053))
        (PORT d[7] (3741:3741:3741) (3923:3923:3923))
        (PORT d[8] (2979:2979:2979) (3132:3132:3132))
        (PORT d[9] (2777:2777:2777) (2901:2901:2901))
        (PORT d[10] (2556:2556:2556) (2627:2627:2627))
        (PORT d[11] (2909:2909:2909) (3034:3034:3034))
        (PORT d[12] (3235:3235:3235) (3317:3317:3317))
        (PORT clk (3224:3224:3224) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2185:2185:2185))
        (PORT clk (3224:3224:3224) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3228:3228:3228) (3279:3279:3279))
        (PORT d[0] (3320:3320:3320) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6704:6704:6704) (6542:6542:6542))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6695:6695:6695) (6537:6537:6537))
        (PORT d[1] (6695:6695:6695) (6537:6537:6537))
        (PORT d[2] (6695:6695:6695) (6537:6537:6537))
        (PORT d[3] (6659:6659:6659) (6491:6491:6491))
        (PORT d[4] (6695:6695:6695) (6537:6537:6537))
        (PORT d[5] (7052:7052:7052) (6884:6884:6884))
        (PORT d[6] (7052:7052:7052) (6884:6884:6884))
        (PORT d[7] (7052:7052:7052) (6884:6884:6884))
        (PORT d[8] (7052:7052:7052) (6884:6884:6884))
        (PORT d[9] (7052:7052:7052) (6884:6884:6884))
        (PORT d[10] (7052:7052:7052) (6884:6884:6884))
        (PORT d[11] (7052:7052:7052) (6884:6884:6884))
        (PORT d[12] (7052:7052:7052) (6884:6884:6884))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2206:2206:2206) (2208:2208:2208))
        (PORT datab (1208:1208:1208) (1273:1273:1273))
        (PORT datac (1611:1611:1611) (1647:1647:1647))
        (PORT datad (2157:2157:2157) (2101:2101:2101))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2683:2683:2683))
        (PORT clk (3361:3361:3361) (3388:3388:3388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (3789:3789:3789))
        (PORT d[1] (3128:3128:3128) (3320:3320:3320))
        (PORT d[2] (3365:3365:3365) (3539:3539:3539))
        (PORT d[3] (3669:3669:3669) (3814:3814:3814))
        (PORT d[4] (2655:2655:2655) (2803:2803:2803))
        (PORT d[5] (3627:3627:3627) (3726:3726:3726))
        (PORT d[6] (2940:2940:2940) (3103:3103:3103))
        (PORT d[7] (2352:2352:2352) (2493:2493:2493))
        (PORT d[8] (3564:3564:3564) (3670:3670:3670))
        (PORT d[9] (2833:2833:2833) (2999:2999:2999))
        (PORT d[10] (3013:3013:3013) (3164:3164:3164))
        (PORT d[11] (2866:2866:2866) (2990:2990:2990))
        (PORT d[12] (2628:2628:2628) (2777:2777:2777))
        (PORT clk (3357:3357:3357) (3384:3384:3384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2403:2403:2403))
        (PORT clk (3357:3357:3357) (3384:3384:3384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3361:3361:3361) (3388:3388:3388))
        (PORT d[0] (3134:3134:3134) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3389:3389:3389))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3389:3389:3389))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3389:3389:3389))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3389:3389:3389))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (5303:5303:5303))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5346:5346:5346) (5298:5298:5298))
        (PORT d[1] (5346:5346:5346) (5298:5298:5298))
        (PORT d[2] (5346:5346:5346) (5298:5298:5298))
        (PORT d[3] (5584:5584:5584) (5516:5516:5516))
        (PORT d[4] (5346:5346:5346) (5298:5298:5298))
        (PORT d[5] (5786:5786:5786) (5741:5741:5741))
        (PORT d[6] (5786:5786:5786) (5741:5741:5741))
        (PORT d[7] (5786:5786:5786) (5741:5741:5741))
        (PORT d[8] (5786:5786:5786) (5741:5741:5741))
        (PORT d[9] (5786:5786:5786) (5741:5741:5741))
        (PORT d[10] (5786:5786:5786) (5741:5741:5741))
        (PORT d[11] (5786:5786:5786) (5741:5741:5741))
        (PORT d[12] (5786:5786:5786) (5741:5741:5741))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2400:2400:2400))
        (PORT clk (2923:2923:2923) (2971:2971:2971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1840:1840:1840))
        (PORT d[1] (1764:1764:1764) (1800:1800:1800))
        (PORT d[2] (1922:1922:1922) (2038:2038:2038))
        (PORT d[3] (3220:3220:3220) (3368:3368:3368))
        (PORT d[4] (1836:1836:1836) (1930:1930:1930))
        (PORT d[5] (1749:1749:1749) (1781:1781:1781))
        (PORT d[6] (2151:2151:2151) (2235:2235:2235))
        (PORT d[7] (1836:1836:1836) (1882:1882:1882))
        (PORT d[8] (2396:2396:2396) (2426:2426:2426))
        (PORT d[9] (2443:2443:2443) (2573:2573:2573))
        (PORT d[10] (3308:3308:3308) (3380:3380:3380))
        (PORT d[11] (2242:2242:2242) (2349:2349:2349))
        (PORT d[12] (2532:2532:2532) (2624:2624:2624))
        (PORT clk (2919:2919:2919) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (1990:1990:1990))
        (PORT clk (2919:2919:2919) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2923:2923:2923) (2971:2971:2971))
        (PORT d[0] (2389:2389:2389) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2924:2924:2924) (2972:2972:2972))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4830:4830:4830) (4693:4693:4693))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4821:4821:4821) (4688:4688:4688))
        (PORT d[1] (4821:4821:4821) (4688:4688:4688))
        (PORT d[2] (4821:4821:4821) (4688:4688:4688))
        (PORT d[3] (7709:7709:7709) (7540:7540:7540))
        (PORT d[4] (4821:4821:4821) (4688:4688:4688))
        (PORT d[5] (7726:7726:7726) (7567:7567:7567))
        (PORT d[6] (7726:7726:7726) (7567:7567:7567))
        (PORT d[7] (7726:7726:7726) (7567:7567:7567))
        (PORT d[8] (7726:7726:7726) (7567:7567:7567))
        (PORT d[9] (7726:7726:7726) (7567:7567:7567))
        (PORT d[10] (7726:7726:7726) (7567:7567:7567))
        (PORT d[11] (7726:7726:7726) (7567:7567:7567))
        (PORT d[12] (7726:7726:7726) (7567:7567:7567))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2697:2697:2697))
        (PORT clk (2847:2847:2847) (2918:2918:2918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2221:2221:2221))
        (PORT d[1] (3101:3101:3101) (3276:3276:3276))
        (PORT d[2] (2275:2275:2275) (2415:2415:2415))
        (PORT d[3] (2997:2997:2997) (3142:3142:3142))
        (PORT d[4] (2218:2218:2218) (2327:2327:2327))
        (PORT d[5] (3266:3266:3266) (3344:3344:3344))
        (PORT d[6] (2934:2934:2934) (3044:3044:3044))
        (PORT d[7] (2245:2245:2245) (2297:2297:2297))
        (PORT d[8] (3707:3707:3707) (3854:3854:3854))
        (PORT d[9] (2741:2741:2741) (2864:2864:2864))
        (PORT d[10] (2478:2478:2478) (2541:2541:2541))
        (PORT d[11] (2537:2537:2537) (2618:2618:2618))
        (PORT d[12] (3561:3561:3561) (3633:3633:3633))
        (PORT clk (2843:2843:2843) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1612:1612:1612))
        (PORT clk (2843:2843:2843) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2847:2847:2847) (2918:2918:2918))
        (PORT d[0] (2996:2996:2996) (2904:2904:2904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2919:2919:2919))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2919:2919:2919))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2919:2919:2919))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2919:2919:2919))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7388:7388:7388) (7220:7220:7220))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7379:7379:7379) (7215:7215:7215))
        (PORT d[1] (7379:7379:7379) (7215:7215:7215))
        (PORT d[2] (7379:7379:7379) (7215:7215:7215))
        (PORT d[3] (7321:7321:7321) (7149:7149:7149))
        (PORT d[4] (7379:7379:7379) (7215:7215:7215))
        (PORT d[5] (7415:7415:7415) (7260:7260:7260))
        (PORT d[6] (7415:7415:7415) (7260:7260:7260))
        (PORT d[7] (7415:7415:7415) (7260:7260:7260))
        (PORT d[8] (7415:7415:7415) (7260:7260:7260))
        (PORT d[9] (7415:7415:7415) (7260:7260:7260))
        (PORT d[10] (7415:7415:7415) (7260:7260:7260))
        (PORT d[11] (7415:7415:7415) (7260:7260:7260))
        (PORT d[12] (7415:7415:7415) (7260:7260:7260))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1535:1535:1535))
        (PORT datab (1465:1465:1465) (1516:1516:1516))
        (PORT datac (688:688:688) (673:673:673))
        (PORT datad (1336:1336:1336) (1331:1331:1331))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2359:2359:2359))
        (PORT clk (3311:3311:3311) (3340:3340:3340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3741:3741:3741))
        (PORT d[1] (2695:2695:2695) (2871:2871:2871))
        (PORT d[2] (3056:3056:3056) (3234:3234:3234))
        (PORT d[3] (3350:3350:3350) (3503:3503:3503))
        (PORT d[4] (2742:2742:2742) (2931:2931:2931))
        (PORT d[5] (3594:3594:3594) (3700:3700:3700))
        (PORT d[6] (3296:3296:3296) (3444:3444:3444))
        (PORT d[7] (2654:2654:2654) (2777:2777:2777))
        (PORT d[8] (3143:3143:3143) (3249:3249:3249))
        (PORT d[9] (3217:3217:3217) (3420:3420:3420))
        (PORT d[10] (3004:3004:3004) (3155:3155:3155))
        (PORT d[11] (2574:2574:2574) (2717:2717:2717))
        (PORT d[12] (2655:2655:2655) (2805:2805:2805))
        (PORT clk (3307:3307:3307) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2316:2316:2316))
        (PORT clk (3307:3307:3307) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3311:3311:3311) (3340:3340:3340))
        (PORT d[0] (3143:3143:3143) (3148:3148:3148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4985:4985:4985) (4937:4937:4937))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4976:4976:4976) (4932:4932:4932))
        (PORT d[1] (4976:4976:4976) (4932:4932:4932))
        (PORT d[2] (4976:4976:4976) (4932:4932:4932))
        (PORT d[3] (4929:4929:4929) (4864:4864:4864))
        (PORT d[4] (4976:4976:4976) (4932:4932:4932))
        (PORT d[5] (5695:5695:5695) (5648:5648:5648))
        (PORT d[6] (5695:5695:5695) (5648:5648:5648))
        (PORT d[7] (5695:5695:5695) (5648:5648:5648))
        (PORT d[8] (5695:5695:5695) (5648:5648:5648))
        (PORT d[9] (5695:5695:5695) (5648:5648:5648))
        (PORT d[10] (5695:5695:5695) (5648:5648:5648))
        (PORT d[11] (5695:5695:5695) (5648:5648:5648))
        (PORT d[12] (5695:5695:5695) (5648:5648:5648))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1199:1199:1199))
        (PORT datab (2168:2168:2168) (2226:2226:2226))
        (PORT datac (1379:1379:1379) (1376:1376:1376))
        (PORT datad (1865:1865:1865) (1936:1936:1936))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (896:896:896))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3349:3349:3349))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1392:1392:1392) (1381:1381:1381))
        (PORT sload (1872:1872:1872) (1867:1867:1867))
        (PORT ena (2223:2223:2223) (2246:2246:2246))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1578:1578:1578))
        (PORT datab (1322:1322:1322) (1304:1304:1304))
        (PORT datac (1125:1125:1125) (1181:1181:1181))
        (PORT datad (1587:1587:1587) (1561:1561:1561))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1689:1689:1689))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (1124:1124:1124) (1179:1179:1179))
        (PORT datad (404:404:404) (410:410:410))
        (IOPATH dataa combout (400:400:400) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1688:1688:1688))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (376:376:376) (380:380:380))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1358:1358:1358))
        (PORT datab (1601:1601:1601) (1564:1564:1564))
        (PORT datac (1455:1455:1455) (1442:1442:1442))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1361:1361:1361))
        (PORT datab (1017:1017:1017) (1042:1042:1042))
        (PORT datac (910:910:910) (907:907:907))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3027:3027:3027))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2525:2525:2525) (2472:2472:2472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3059:3059:3059))
        (PORT clk (2922:2922:2922) (3019:3019:3019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3260:3260:3260))
        (PORT d[1] (2304:2304:2304) (2428:2428:2428))
        (PORT d[2] (2305:2305:2305) (2447:2447:2447))
        (PORT d[3] (2840:2840:2840) (2964:2964:2964))
        (PORT d[4] (3499:3499:3499) (3753:3753:3753))
        (PORT d[5] (3140:3140:3140) (3187:3187:3187))
        (PORT d[6] (2079:2079:2079) (2112:2112:2112))
        (PORT d[7] (3332:3332:3332) (3475:3475:3475))
        (PORT d[8] (2871:2871:2871) (2943:2943:2943))
        (PORT d[9] (3458:3458:3458) (3667:3667:3667))
        (PORT d[10] (2069:2069:2069) (2098:2098:2098))
        (PORT d[11] (2700:2700:2700) (2877:2877:2877))
        (PORT d[12] (3825:3825:3825) (4004:4004:4004))
        (PORT clk (2918:2918:2918) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (1816:1816:1816))
        (PORT clk (2918:2918:2918) (3015:3015:3015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2922:2922:2922) (3019:3019:3019))
        (PORT d[0] (2455:2455:2455) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2923:2923:2923) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2923:2923:2923) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2923:2923:2923) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2923:2923:2923) (3020:3020:3020))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5490:5490:5490) (5351:5351:5351))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5481:5481:5481) (5346:5346:5346))
        (PORT d[1] (5481:5481:5481) (5346:5346:5346))
        (PORT d[2] (5481:5481:5481) (5346:5346:5346))
        (PORT d[3] (5136:5136:5136) (5005:5005:5005))
        (PORT d[4] (5481:5481:5481) (5346:5346:5346))
        (PORT d[5] (3106:3106:3106) (3009:3009:3009))
        (PORT d[6] (3106:3106:3106) (3009:3009:3009))
        (PORT d[7] (3106:3106:3106) (3009:3009:3009))
        (PORT d[8] (3106:3106:3106) (3009:3009:3009))
        (PORT d[9] (3106:3106:3106) (3009:3009:3009))
        (PORT d[10] (3106:3106:3106) (3009:3009:3009))
        (PORT d[11] (3106:3106:3106) (3009:3009:3009))
        (PORT d[12] (3106:3106:3106) (3009:3009:3009))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1178:1178:1178))
        (PORT clk (2595:2595:2595) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3742:3742:3742) (3878:3878:3878))
        (PORT d[1] (2963:2963:2963) (3078:3078:3078))
        (PORT d[2] (2661:2661:2661) (2792:2792:2792))
        (PORT d[3] (2147:2147:2147) (2167:2167:2167))
        (PORT d[4] (3461:3461:3461) (3710:3710:3710))
        (PORT d[5] (2039:2039:2039) (2051:2051:2051))
        (PORT d[6] (1710:1710:1710) (1739:1739:1739))
        (PORT d[7] (1789:1789:1789) (1806:1806:1806))
        (PORT d[8] (3277:3277:3277) (3353:3353:3353))
        (PORT d[9] (3536:3536:3536) (3673:3673:3673))
        (PORT d[10] (1369:1369:1369) (1402:1402:1402))
        (PORT d[11] (2662:2662:2662) (2833:2833:2833))
        (PORT d[12] (2184:2184:2184) (2278:2278:2278))
        (PORT clk (2591:2591:2591) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1487:1487:1487) (1414:1414:1414))
        (PORT clk (2591:2591:2591) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2595:2595:2595) (2687:2687:2687))
        (PORT d[0] (2059:2059:2059) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2596:2596:2596) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2596:2596:2596) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2596:2596:2596) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2596:2596:2596) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4786:4786:4786) (4641:4641:4641))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4777:4777:4777) (4636:4636:4636))
        (PORT d[1] (4777:4777:4777) (4636:4636:4636))
        (PORT d[2] (4777:4777:4777) (4636:4636:4636))
        (PORT d[3] (4722:4722:4722) (4584:4584:4584))
        (PORT d[4] (4777:4777:4777) (4636:4636:4636))
        (PORT d[5] (5167:5167:5167) (5012:5012:5012))
        (PORT d[6] (5167:5167:5167) (5012:5012:5012))
        (PORT d[7] (5167:5167:5167) (5012:5012:5012))
        (PORT d[8] (5167:5167:5167) (5012:5012:5012))
        (PORT d[9] (5167:5167:5167) (5012:5012:5012))
        (PORT d[10] (5167:5167:5167) (5012:5012:5012))
        (PORT d[11] (5167:5167:5167) (5012:5012:5012))
        (PORT d[12] (5167:5167:5167) (5012:5012:5012))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (833:833:833) (877:877:877))
        (PORT clk (2495:2495:2495) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (3885:3885:3885))
        (PORT d[1] (2147:2147:2147) (2190:2190:2190))
        (PORT d[2] (2281:2281:2281) (2399:2399:2399))
        (PORT d[3] (1086:1086:1086) (1115:1115:1115))
        (PORT d[4] (3474:3474:3474) (3725:3725:3725))
        (PORT d[5] (3174:3174:3174) (3225:3225:3225))
        (PORT d[6] (1716:1716:1716) (1735:1735:1735))
        (PORT d[7] (1725:1725:1725) (1736:1736:1736))
        (PORT d[8] (3309:3309:3309) (3387:3387:3387))
        (PORT d[9] (3496:3496:3496) (3630:3630:3630))
        (PORT d[10] (1380:1380:1380) (1412:1412:1412))
        (PORT d[11] (2980:2980:2980) (3083:3083:3083))
        (PORT d[12] (2529:2529:2529) (2615:2615:2615))
        (PORT clk (2491:2491:2491) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1391:1391:1391))
        (PORT clk (2491:2491:2491) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2595:2595:2595))
        (PORT d[0] (2390:2390:2390) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5068:5068:5068) (4898:4898:4898))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5059:5059:5059) (4893:4893:4893))
        (PORT d[1] (5059:5059:5059) (4893:4893:4893))
        (PORT d[2] (5059:5059:5059) (4893:4893:4893))
        (PORT d[3] (4393:4393:4393) (4256:4256:4256))
        (PORT d[4] (5059:5059:5059) (4893:4893:4893))
        (PORT d[5] (4434:4434:4434) (4307:4307:4307))
        (PORT d[6] (4434:4434:4434) (4307:4307:4307))
        (PORT d[7] (4434:4434:4434) (4307:4307:4307))
        (PORT d[8] (4434:4434:4434) (4307:4307:4307))
        (PORT d[9] (4434:4434:4434) (4307:4307:4307))
        (PORT d[10] (4434:4434:4434) (4307:4307:4307))
        (PORT d[11] (4434:4434:4434) (4307:4307:4307))
        (PORT d[12] (4434:4434:4434) (4307:4307:4307))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1399:1399:1399))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1807:1807:1807) (1871:1871:1871))
        (PORT datab (1115:1115:1115) (1093:1093:1093))
        (PORT datac (722:722:722) (712:712:712))
        (PORT datad (1458:1458:1458) (1512:1512:1512))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2828:2828:2828))
        (PORT clk (3409:3409:3409) (3451:3451:3451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (3991:3991:3991))
        (PORT d[1] (2699:2699:2699) (2857:2857:2857))
        (PORT d[2] (3551:3551:3551) (3818:3818:3818))
        (PORT d[3] (4056:4056:4056) (4292:4292:4292))
        (PORT d[4] (3869:3869:3869) (4154:4154:4154))
        (PORT d[5] (4039:4039:4039) (4206:4206:4206))
        (PORT d[6] (4028:4028:4028) (4240:4240:4240))
        (PORT d[7] (3729:3729:3729) (3904:3904:3904))
        (PORT d[8] (2921:2921:2921) (3036:3036:3036))
        (PORT d[9] (3959:3959:3959) (4236:4236:4236))
        (PORT d[10] (3105:3105:3105) (3167:3167:3167))
        (PORT d[11] (2968:2968:2968) (3160:3160:3160))
        (PORT d[12] (3040:3040:3040) (3220:3220:3220))
        (PORT clk (3405:3405:3405) (3447:3447:3447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2413:2413:2413))
        (PORT clk (3405:3405:3405) (3447:3447:3447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3451:3451:3451))
        (PORT d[0] (3002:3002:3002) (2958:2958:2958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3452:3452:3452))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3452:3452:3452))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3452:3452:3452))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3452:3452:3452))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3672:3672:3672))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3667:3667:3667))
        (PORT d[1] (3785:3785:3785) (3667:3667:3667))
        (PORT d[2] (3785:3785:3785) (3667:3667:3667))
        (PORT d[3] (4018:4018:4018) (3879:3879:3879))
        (PORT d[4] (3785:3785:3785) (3667:3667:3667))
        (PORT d[5] (4078:4078:4078) (3949:3949:3949))
        (PORT d[6] (4078:4078:4078) (3949:3949:3949))
        (PORT d[7] (4078:4078:4078) (3949:3949:3949))
        (PORT d[8] (4078:4078:4078) (3949:3949:3949))
        (PORT d[9] (4078:4078:4078) (3949:3949:3949))
        (PORT d[10] (4078:4078:4078) (3949:3949:3949))
        (PORT d[11] (4078:4078:4078) (3949:3949:3949))
        (PORT d[12] (4078:4078:4078) (3949:3949:3949))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1808:1808:1808) (1872:1872:1872))
        (PORT datab (1413:1413:1413) (1401:1401:1401))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (2050:2050:2050) (2084:2084:2084))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2395:2395:2395))
        (PORT clk (2866:2866:2866) (2918:2918:2918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3521:3521:3521))
        (PORT d[1] (2266:2266:2266) (2393:2393:2393))
        (PORT d[2] (2324:2324:2324) (2466:2466:2466))
        (PORT d[3] (2124:2124:2124) (2150:2150:2150))
        (PORT d[4] (3765:3765:3765) (3996:3996:3996))
        (PORT d[5] (3159:3159:3159) (3208:3208:3208))
        (PORT d[6] (1706:1706:1706) (1739:1739:1739))
        (PORT d[7] (3039:3039:3039) (3198:3198:3198))
        (PORT d[8] (2522:2522:2522) (2603:2603:2603))
        (PORT d[9] (3486:3486:3486) (3700:3700:3700))
        (PORT d[10] (1730:1730:1730) (1758:1758:1758))
        (PORT d[11] (2569:2569:2569) (2726:2726:2726))
        (PORT d[12] (3758:3758:3758) (3936:3936:3936))
        (PORT clk (2862:2862:2862) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (1721:1721:1721))
        (PORT clk (2862:2862:2862) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2866:2866:2866) (2918:2918:2918))
        (PORT d[0] (2371:2371:2371) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2919:2919:2919))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2919:2919:2919))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2919:2919:2919))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2867:2867:2867) (2919:2919:2919))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5146:5146:5146) (5012:5012:5012))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5137:5137:5137) (5007:5007:5007))
        (PORT d[1] (5137:5137:5137) (5007:5007:5007))
        (PORT d[2] (5137:5137:5137) (5007:5007:5007))
        (PORT d[3] (5137:5137:5137) (5004:5004:5004))
        (PORT d[4] (5137:5137:5137) (5007:5007:5007))
        (PORT d[5] (5549:5549:5549) (5391:5391:5391))
        (PORT d[6] (5549:5549:5549) (5391:5391:5391))
        (PORT d[7] (5549:5549:5549) (5391:5391:5391))
        (PORT d[8] (5549:5549:5549) (5391:5391:5391))
        (PORT d[9] (5549:5549:5549) (5391:5391:5391))
        (PORT d[10] (5549:5549:5549) (5391:5391:5391))
        (PORT d[11] (5549:5549:5549) (5391:5391:5391))
        (PORT d[12] (5549:5549:5549) (5391:5391:5391))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3113:3113:3113))
        (PORT clk (3098:3098:3098) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3645:3645:3645) (3814:3814:3814))
        (PORT d[1] (2964:2964:2964) (3116:3116:3116))
        (PORT d[2] (3892:3892:3892) (4152:4152:4152))
        (PORT d[3] (3795:3795:3795) (4027:4027:4027))
        (PORT d[4] (3858:3858:3858) (4140:4140:4140))
        (PORT d[5] (3551:3551:3551) (3599:3599:3599))
        (PORT d[6] (3057:3057:3057) (3078:3078:3078))
        (PORT d[7] (3779:3779:3779) (3958:3958:3958))
        (PORT d[8] (3281:3281:3281) (3390:3390:3390))
        (PORT d[9] (3936:3936:3936) (4207:4207:4207))
        (PORT d[10] (3157:3157:3157) (3222:3222:3222))
        (PORT d[11] (3357:3357:3357) (3548:3548:3548))
        (PORT d[12] (3017:3017:3017) (3194:3194:3194))
        (PORT clk (3094:3094:3094) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2091:2091:2091))
        (PORT clk (3094:3094:3094) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3098:3098:3098) (3110:3110:3110))
        (PORT d[0] (3108:3108:3108) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3099:3099:3099) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3099:3099:3099) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3099:3099:3099) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3099:3099:3099) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3537:3537:3537))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (3532:3532:3532))
        (PORT d[1] (3662:3662:3662) (3532:3532:3532))
        (PORT d[2] (3662:3662:3662) (3532:3532:3532))
        (PORT d[3] (3634:3634:3634) (3499:3499:3499))
        (PORT d[4] (3662:3662:3662) (3532:3532:3532))
        (PORT d[5] (3994:3994:3994) (3861:3861:3861))
        (PORT d[6] (3994:3994:3994) (3861:3861:3861))
        (PORT d[7] (3994:3994:3994) (3861:3861:3861))
        (PORT d[8] (3994:3994:3994) (3861:3861:3861))
        (PORT d[9] (3994:3994:3994) (3861:3861:3861))
        (PORT d[10] (3994:3994:3994) (3861:3861:3861))
        (PORT d[11] (3994:3994:3994) (3861:3861:3861))
        (PORT d[12] (3994:3994:3994) (3861:3861:3861))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1561:1561:1561))
        (PORT datab (1352:1352:1352) (1337:1337:1337))
        (PORT datac (1770:1770:1770) (1824:1824:1824))
        (PORT datad (1758:1758:1758) (1770:1770:1770))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3498:3498:3498))
        (PORT clk (2787:2787:2787) (2876:2876:2876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (3939:3939:3939))
        (PORT d[1] (2652:2652:2652) (2807:2807:2807))
        (PORT d[2] (3905:3905:3905) (4195:4195:4195))
        (PORT d[3] (3252:3252:3252) (3373:3373:3373))
        (PORT d[4] (3889:3889:3889) (4145:4145:4145))
        (PORT d[5] (3476:3476:3476) (3530:3530:3530))
        (PORT d[6] (2704:2704:2704) (2727:2727:2727))
        (PORT d[7] (4505:4505:4505) (4672:4672:4672))
        (PORT d[8] (3614:3614:3614) (3717:3717:3717))
        (PORT d[9] (3543:3543:3543) (3768:3768:3768))
        (PORT d[10] (2397:2397:2397) (2423:2423:2423))
        (PORT d[11] (3699:3699:3699) (3880:3880:3880))
        (PORT d[12] (3081:3081:3081) (3270:3270:3270))
        (PORT clk (2783:2783:2783) (2872:2872:2872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2270:2270:2270))
        (PORT clk (2783:2783:2783) (2872:2872:2872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2787:2787:2787) (2876:2876:2876))
        (PORT d[0] (2638:2638:2638) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2877:2877:2877))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2877:2877:2877))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2877:2877:2877))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2788:2788:2788) (2877:2877:2877))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (2895:2895:2895))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (2890:2890:2890))
        (PORT d[1] (3008:3008:3008) (2890:2890:2890))
        (PORT d[2] (3008:3008:3008) (2890:2890:2890))
        (PORT d[3] (3289:3289:3289) (3160:3160:3160))
        (PORT d[4] (3008:3008:3008) (2890:2890:2890))
        (PORT d[5] (3688:3688:3688) (3555:3555:3555))
        (PORT d[6] (3688:3688:3688) (3555:3555:3555))
        (PORT d[7] (3688:3688:3688) (3555:3555:3555))
        (PORT d[8] (3688:3688:3688) (3555:3555:3555))
        (PORT d[9] (3688:3688:3688) (3555:3555:3555))
        (PORT d[10] (3688:3688:3688) (3555:3555:3555))
        (PORT d[11] (3688:3688:3688) (3555:3555:3555))
        (PORT d[12] (3688:3688:3688) (3555:3555:3555))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2679:2679:2679))
        (PORT clk (2848:2848:2848) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3258:3258:3258))
        (PORT d[1] (3017:3017:3017) (3155:3155:3155))
        (PORT d[2] (3925:3925:3925) (4213:4213:4213))
        (PORT d[3] (2904:2904:2904) (3019:3019:3019))
        (PORT d[4] (3524:3524:3524) (3781:3781:3781))
        (PORT d[5] (3222:3222:3222) (3279:3279:3279))
        (PORT d[6] (2703:2703:2703) (2727:2727:2727))
        (PORT d[7] (3090:3090:3090) (3256:3256:3256))
        (PORT d[8] (3901:3901:3901) (3994:3994:3994))
        (PORT d[9] (3239:3239:3239) (3476:3476:3476))
        (PORT d[10] (2067:2067:2067) (2098:2098:2098))
        (PORT d[11] (3092:3092:3092) (3268:3268:3268))
        (PORT d[12] (3452:3452:3452) (3635:3635:3635))
        (PORT clk (2844:2844:2844) (2903:2903:2903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1772:1772:1772))
        (PORT clk (2844:2844:2844) (2903:2903:2903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2907:2907:2907))
        (PORT d[0] (2976:2976:2976) (2953:2953:2953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2908:2908:2908))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2908:2908:2908))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2908:2908:2908))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2908:2908:2908))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5881:5881:5881) (5742:5742:5742))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5872:5872:5872) (5737:5737:5737))
        (PORT d[1] (5872:5872:5872) (5737:5737:5737))
        (PORT d[2] (5872:5872:5872) (5737:5737:5737))
        (PORT d[3] (5470:5470:5470) (5336:5336:5336))
        (PORT d[4] (5872:5872:5872) (5737:5737:5737))
        (PORT d[5] (3055:3055:3055) (2947:2947:2947))
        (PORT d[6] (3055:3055:3055) (2947:2947:2947))
        (PORT d[7] (3055:3055:3055) (2947:2947:2947))
        (PORT d[8] (3055:3055:3055) (2947:2947:2947))
        (PORT d[9] (3055:3055:3055) (2947:2947:2947))
        (PORT d[10] (3055:3055:3055) (2947:2947:2947))
        (PORT d[11] (3055:3055:3055) (2947:2947:2947))
        (PORT d[12] (3055:3055:3055) (2947:2947:2947))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1559:1559:1559))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1400:1400:1400) (1418:1418:1418))
        (PORT datad (1417:1417:1417) (1430:1430:1430))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1202:1202:1202))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3209:3209:3209) (3211:3211:3211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1431:1431:1431) (1422:1422:1422))
        (PORT sload (1584:1584:1584) (1573:1573:1573))
        (PORT ena (1930:1930:1930) (1950:1950:1950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (924:924:924))
        (PORT datab (258:258:258) (293:293:293))
        (PORT datac (1345:1345:1345) (1370:1370:1370))
        (PORT datad (694:694:694) (705:705:705))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (753:753:753))
        (PORT datab (1412:1412:1412) (1436:1436:1436))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1292:1292:1292) (1259:1259:1259))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1672:1672:1672))
        (PORT datab (1247:1247:1247) (1260:1260:1260))
        (PORT datac (1357:1357:1357) (1334:1334:1334))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1834:1834:1834) (1818:1818:1818))
        (PORT datab (1094:1094:1094) (1084:1084:1084))
        (PORT datac (629:629:629) (623:623:623))
        (PORT datad (685:685:685) (687:687:687))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|ir\|register\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (773:773:773) (794:794:794))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2052:2052:2052) (2034:2034:2034))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1204:1204:1204))
        (PORT datab (305:305:305) (387:387:387))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1074:1074:1074))
        (PORT datab (305:305:305) (388:388:388))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2290:2290:2290))
        (PORT clk (3002:3002:3002) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3650:3650:3650))
        (PORT d[1] (2958:2958:2958) (3105:3105:3105))
        (PORT d[2] (3936:3936:3936) (4228:4228:4228))
        (PORT d[3] (3229:3229:3229) (3352:3352:3352))
        (PORT d[4] (3855:3855:3855) (4108:4108:4108))
        (PORT d[5] (3199:3199:3199) (3252:3252:3252))
        (PORT d[6] (2725:2725:2725) (2750:2750:2750))
        (PORT d[7] (3069:3069:3069) (3231:3231:3231))
        (PORT d[8] (3607:3607:3607) (3708:3708:3708))
        (PORT d[9] (3542:3542:3542) (3768:3768:3768))
        (PORT d[10] (2406:2406:2406) (2432:2432:2432))
        (PORT d[11] (3420:3420:3420) (3585:3585:3585))
        (PORT d[12] (3082:3082:3082) (3271:3271:3271))
        (PORT clk (2998:2998:2998) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2068:2068:2068))
        (PORT clk (2998:2998:2998) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3043:3043:3043))
        (PORT d[0] (2929:2929:2929) (2903:2903:2903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3003:3003:3003) (3044:3044:3044))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (2907:2907:2907))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (2902:2902:2902))
        (PORT d[1] (3021:3021:3021) (2902:2902:2902))
        (PORT d[2] (3021:3021:3021) (2902:2902:2902))
        (PORT d[3] (3273:3273:3273) (3139:3139:3139))
        (PORT d[4] (3021:3021:3021) (2902:2902:2902))
        (PORT d[5] (3338:3338:3338) (3214:3214:3214))
        (PORT d[6] (3338:3338:3338) (3214:3214:3214))
        (PORT d[7] (3338:3338:3338) (3214:3214:3214))
        (PORT d[8] (3338:3338:3338) (3214:3214:3214))
        (PORT d[9] (3338:3338:3338) (3214:3214:3214))
        (PORT d[10] (3338:3338:3338) (3214:3214:3214))
        (PORT d[11] (3338:3338:3338) (3214:3214:3214))
        (PORT d[12] (3338:3338:3338) (3214:3214:3214))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1982:1982:1982))
        (PORT clk (2790:2790:2790) (2878:2878:2878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3991:3991:3991) (4195:4195:4195))
        (PORT d[1] (2620:2620:2620) (2736:2736:2736))
        (PORT d[2] (3881:3881:3881) (4169:4169:4169))
        (PORT d[3] (3201:3201:3201) (3323:3323:3323))
        (PORT d[4] (3866:3866:3866) (4119:4119:4119))
        (PORT d[5] (3199:3199:3199) (3251:3251:3251))
        (PORT d[6] (2617:2617:2617) (2614:2614:2614))
        (PORT d[7] (3073:3073:3073) (3238:3238:3238))
        (PORT d[8] (3926:3926:3926) (4021:4021:4021))
        (PORT d[9] (3213:3213:3213) (3447:3447:3447))
        (PORT d[10] (2405:2405:2405) (2430:2430:2430))
        (PORT d[11] (3037:3037:3037) (3206:3206:3206))
        (PORT d[12] (3414:3414:3414) (3593:3593:3593))
        (PORT clk (2786:2786:2786) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2247:2247:2247))
        (PORT clk (2786:2786:2786) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2790:2790:2790) (2878:2878:2878))
        (PORT d[0] (2936:2936:2936) (2881:2881:2881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2879:2879:2879))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2879:2879:2879))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2879:2879:2879))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2791:2791:2791) (2879:2879:2879))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2291:2291:2291))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2286:2286:2286))
        (PORT d[1] (2383:2383:2383) (2286:2286:2286))
        (PORT d[2] (2383:2383:2383) (2286:2286:2286))
        (PORT d[3] (2660:2660:2660) (2542:2542:2542))
        (PORT d[4] (2383:2383:2383) (2286:2286:2286))
        (PORT d[5] (2786:2786:2786) (2688:2688:2688))
        (PORT d[6] (2786:2786:2786) (2688:2688:2688))
        (PORT d[7] (2786:2786:2786) (2688:2688:2688))
        (PORT d[8] (2786:2786:2786) (2688:2688:2688))
        (PORT d[9] (2786:2786:2786) (2688:2688:2688))
        (PORT d[10] (2786:2786:2786) (2688:2688:2688))
        (PORT d[11] (2786:2786:2786) (2688:2688:2688))
        (PORT d[12] (2786:2786:2786) (2688:2688:2688))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1302:1302:1302))
        (PORT clk (2963:2963:2963) (3060:3060:3060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3420:3420:3420))
        (PORT d[1] (2559:2559:2559) (2678:2678:2678))
        (PORT d[2] (2617:2617:2617) (2746:2746:2746))
        (PORT d[3] (2136:2136:2136) (2161:2161:2161))
        (PORT d[4] (3505:3505:3505) (3748:3748:3748))
        (PORT d[5] (3140:3140:3140) (3189:3189:3189))
        (PORT d[6] (2667:2667:2667) (2664:2664:2664))
        (PORT d[7] (3453:3453:3453) (3607:3607:3607))
        (PORT d[8] (2917:2917:2917) (3003:3003:3003))
        (PORT d[9] (3759:3759:3759) (3961:3961:3961))
        (PORT d[10] (1756:1756:1756) (1786:1786:1786))
        (PORT d[11] (2609:2609:2609) (2774:2774:2774))
        (PORT d[12] (4172:4172:4172) (4344:4344:4344))
        (PORT clk (2959:2959:2959) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1670:1670:1670))
        (PORT clk (2959:2959:2959) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3060:3060:3060))
        (PORT d[0] (2362:2362:2362) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3061:3061:3061))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5815:5815:5815) (5642:5642:5642))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5806:5806:5806) (5637:5637:5637))
        (PORT d[1] (5806:5806:5806) (5637:5637:5637))
        (PORT d[2] (5806:5806:5806) (5637:5637:5637))
        (PORT d[3] (4768:4768:4768) (4634:4634:4634))
        (PORT d[4] (5806:5806:5806) (5637:5637:5637))
        (PORT d[5] (3446:3446:3446) (3345:3345:3345))
        (PORT d[6] (3446:3446:3446) (3345:3345:3345))
        (PORT d[7] (3446:3446:3446) (3345:3345:3345))
        (PORT d[8] (3446:3446:3446) (3345:3345:3345))
        (PORT d[9] (3446:3446:3446) (3345:3345:3345))
        (PORT d[10] (3446:3446:3446) (3345:3345:3345))
        (PORT d[11] (3446:3446:3446) (3345:3345:3345))
        (PORT d[12] (3446:3446:3446) (3345:3345:3345))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2347:2347:2347))
        (PORT clk (2996:2996:2996) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4339:4339:4339) (4515:4515:4515))
        (PORT d[1] (2654:2654:2654) (2810:2810:2810))
        (PORT d[2] (3862:3862:3862) (4123:4123:4123))
        (PORT d[3] (3825:3825:3825) (4057:4057:4057))
        (PORT d[4] (3871:3871:3871) (4156:4156:4156))
        (PORT d[5] (3689:3689:3689) (3871:3871:3871))
        (PORT d[6] (2747:2747:2747) (2774:2774:2774))
        (PORT d[7] (4178:4178:4178) (4354:4354:4354))
        (PORT d[8] (3595:3595:3595) (3697:3697:3697))
        (PORT d[9] (3973:3973:3973) (4254:4254:4254))
        (PORT d[10] (2763:2763:2763) (2831:2831:2831))
        (PORT d[11] (3749:3749:3749) (3934:3934:3934))
        (PORT d[12] (3026:3026:3026) (3206:3206:3206))
        (PORT clk (2992:2992:2992) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (2085:2085:2085))
        (PORT clk (2992:2992:2992) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2996:2996:2996) (3032:3032:3032))
        (PORT d[0] (3073:3073:3073) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2997:2997:2997) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3265:3265:3265))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3260:3260:3260))
        (PORT d[1] (3382:3382:3382) (3260:3260:3260))
        (PORT d[2] (3382:3382:3382) (3260:3260:3260))
        (PORT d[3] (3354:3354:3354) (3228:3228:3228))
        (PORT d[4] (3382:3382:3382) (3260:3260:3260))
        (PORT d[5] (3722:3722:3722) (3599:3599:3599))
        (PORT d[6] (3722:3722:3722) (3599:3599:3599))
        (PORT d[7] (3722:3722:3722) (3599:3599:3599))
        (PORT d[8] (3722:3722:3722) (3599:3599:3599))
        (PORT d[9] (3722:3722:3722) (3599:3599:3599))
        (PORT d[10] (3722:3722:3722) (3599:3599:3599))
        (PORT d[11] (3722:3722:3722) (3599:3599:3599))
        (PORT d[12] (3722:3722:3722) (3599:3599:3599))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1554:1554:1554))
        (PORT datab (1082:1082:1082) (1060:1060:1060))
        (PORT datac (1772:1772:1772) (1826:1826:1826))
        (PORT datad (1757:1757:1757) (1771:1771:1771))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1562:1562:1562))
        (PORT datab (2038:2038:2038) (1998:1998:1998))
        (PORT datac (1721:1721:1721) (1694:1694:1694))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1660:1660:1660))
        (PORT clk (2979:2979:2979) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (3214:3214:3214))
        (PORT d[1] (2313:2313:2313) (2440:2440:2440))
        (PORT d[2] (2614:2614:2614) (2740:2740:2740))
        (PORT d[3] (2807:2807:2807) (2920:2920:2920))
        (PORT d[4] (3452:3452:3452) (3683:3683:3683))
        (PORT d[5] (3184:3184:3184) (3236:3236:3236))
        (PORT d[6] (2617:2617:2617) (2611:2611:2611))
        (PORT d[7] (3031:3031:3031) (3188:3188:3188))
        (PORT d[8] (2555:2555:2555) (2639:2639:2639))
        (PORT d[9] (3447:3447:3447) (3656:3656:3656))
        (PORT d[10] (1709:1709:1709) (1742:1742:1742))
        (PORT d[11] (2691:2691:2691) (2868:2868:2868))
        (PORT d[12] (3826:3826:3826) (4005:4005:4005))
        (PORT clk (2975:2975:2975) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2068:2068:2068))
        (PORT clk (2975:2975:2975) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2979:2979:2979) (3014:3014:3014))
        (PORT d[0] (2822:2822:2822) (2791:2791:2791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2980:2980:2980) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5519:5519:5519) (5381:5381:5381))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5510:5510:5510) (5376:5376:5376))
        (PORT d[1] (5510:5510:5510) (5376:5376:5376))
        (PORT d[2] (5510:5510:5510) (5376:5376:5376))
        (PORT d[3] (5161:5161:5161) (5032:5032:5032))
        (PORT d[4] (5510:5510:5510) (5376:5376:5376))
        (PORT d[5] (5837:5837:5837) (5669:5669:5669))
        (PORT d[6] (5837:5837:5837) (5669:5669:5669))
        (PORT d[7] (5837:5837:5837) (5669:5669:5669))
        (PORT d[8] (5837:5837:5837) (5669:5669:5669))
        (PORT d[9] (5837:5837:5837) (5669:5669:5669))
        (PORT d[10] (5837:5837:5837) (5669:5669:5669))
        (PORT d[11] (5837:5837:5837) (5669:5669:5669))
        (PORT d[12] (5837:5837:5837) (5669:5669:5669))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1242:1242:1242))
        (PORT clk (2182:2182:2182) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2625:2625:2625))
        (PORT d[1] (1833:1833:1833) (1882:1882:1882))
        (PORT d[2] (2297:2297:2297) (2421:2421:2421))
        (PORT d[3] (1468:1468:1468) (1496:1496:1496))
        (PORT d[4] (2578:2578:2578) (2663:2663:2663))
        (PORT d[5] (1079:1079:1079) (1112:1112:1112))
        (PORT d[6] (1759:1759:1759) (1792:1792:1792))
        (PORT d[7] (1126:1126:1126) (1170:1170:1170))
        (PORT d[8] (1934:1934:1934) (1947:1947:1947))
        (PORT d[9] (3216:3216:3216) (3360:3360:3360))
        (PORT d[10] (1692:1692:1692) (1718:1718:1718))
        (PORT d[11] (3003:3003:3003) (3109:3109:3109))
        (PORT d[12] (2609:2609:2609) (2706:2706:2706))
        (PORT clk (2178:2178:2178) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1033:1033:1033))
        (PORT clk (2178:2178:2178) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2274:2274:2274))
        (PORT d[0] (1721:1721:1721) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4447:4447:4447) (4312:4312:4312))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4438:4438:4438) (4307:4307:4307))
        (PORT d[1] (4438:4438:4438) (4307:4307:4307))
        (PORT d[2] (4438:4438:4438) (4307:4307:4307))
        (PORT d[3] (4633:4633:4633) (4474:4474:4474))
        (PORT d[4] (4438:4438:4438) (4307:4307:4307))
        (PORT d[5] (4428:4428:4428) (4300:4300:4300))
        (PORT d[6] (4428:4428:4428) (4300:4300:4300))
        (PORT d[7] (4428:4428:4428) (4300:4300:4300))
        (PORT d[8] (4428:4428:4428) (4300:4300:4300))
        (PORT d[9] (4428:4428:4428) (4300:4300:4300))
        (PORT d[10] (4428:4428:4428) (4300:4300:4300))
        (PORT d[11] (4428:4428:4428) (4300:4300:4300))
        (PORT d[12] (4428:4428:4428) (4300:4300:4300))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1122:1122:1122))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1212:1212:1212))
        (PORT clk (2864:2864:2864) (2924:2924:2924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3531:3531:3531))
        (PORT d[1] (2630:2630:2630) (2755:2755:2755))
        (PORT d[2] (2678:2678:2678) (2807:2807:2807))
        (PORT d[3] (1797:1797:1797) (1828:1828:1828))
        (PORT d[4] (3456:3456:3456) (3705:3705:3705))
        (PORT d[5] (3150:3150:3150) (3199:3199:3199))
        (PORT d[6] (1386:1386:1386) (1418:1418:1418))
        (PORT d[7] (3433:3433:3433) (3586:3586:3586))
        (PORT d[8] (2944:2944:2944) (3031:3031:3031))
        (PORT d[9] (3550:3550:3550) (3690:3690:3690))
        (PORT d[10] (1378:1378:1378) (1412:1412:1412))
        (PORT d[11] (2655:2655:2655) (2825:2825:2825))
        (PORT d[12] (2517:2517:2517) (2606:2606:2606))
        (PORT clk (2860:2860:2860) (2920:2920:2920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1705:1705:1705))
        (PORT clk (2860:2860:2860) (2920:2920:2920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2864:2864:2864) (2924:2924:2924))
        (PORT d[0] (2365:2365:2365) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2865:2865:2865) (2925:2925:2925))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2865:2865:2865) (2925:2925:2925))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2865:2865:2865) (2925:2925:2925))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2865:2865:2865) (2925:2925:2925))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5111:5111:5111) (4963:4963:4963))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (4958:4958:4958))
        (PORT d[1] (5102:5102:5102) (4958:4958:4958))
        (PORT d[2] (5102:5102:5102) (4958:4958:4958))
        (PORT d[3] (4735:4735:4735) (4596:4596:4596))
        (PORT d[4] (5102:5102:5102) (4958:4958:4958))
        (PORT d[5] (5173:5173:5173) (5027:5027:5027))
        (PORT d[6] (5173:5173:5173) (5027:5027:5027))
        (PORT d[7] (5173:5173:5173) (5027:5027:5027))
        (PORT d[8] (5173:5173:5173) (5027:5027:5027))
        (PORT d[9] (5173:5173:5173) (5027:5027:5027))
        (PORT d[10] (5173:5173:5173) (5027:5027:5027))
        (PORT d[11] (5173:5173:5173) (5027:5027:5027))
        (PORT d[12] (5173:5173:5173) (5027:5027:5027))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (1873:1873:1873))
        (PORT datab (1124:1124:1124) (1105:1105:1105))
        (PORT datac (1047:1047:1047) (1033:1033:1033))
        (PORT datad (1453:1453:1453) (1505:1505:1505))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1982:1982:1982))
        (PORT clk (3331:3331:3331) (3374:3374:3374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (3955:3955:3955))
        (PORT d[1] (2910:2910:2910) (3060:3060:3060))
        (PORT d[2] (3524:3524:3524) (3790:3790:3790))
        (PORT d[3] (4163:4163:4163) (4389:4389:4389))
        (PORT d[4] (3844:3844:3844) (4127:4127:4127))
        (PORT d[5] (4040:4040:4040) (4207:4207:4207))
        (PORT d[6] (3974:3974:3974) (4179:4179:4179))
        (PORT d[7] (3770:3770:3770) (3948:3948:3948))
        (PORT d[8] (3259:3259:3259) (3364:3364:3364))
        (PORT d[9] (3931:3931:3931) (4203:4203:4203))
        (PORT d[10] (3013:3013:3013) (3078:3078:3078))
        (PORT d[11] (3302:3302:3302) (3485:3485:3485))
        (PORT d[12] (3039:3039:3039) (3219:3219:3219))
        (PORT clk (3327:3327:3327) (3370:3370:3370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2393:2393:2393))
        (PORT clk (3327:3327:3327) (3370:3370:3370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3374:3374:3374))
        (PORT d[0] (2880:2880:2880) (2863:2863:2863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3375:3375:3375))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3375:3375:3375))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3375:3375:3375))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3375:3375:3375))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3675:3675:3675))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3670:3670:3670))
        (PORT d[1] (3793:3793:3793) (3670:3670:3670))
        (PORT d[2] (3793:3793:3793) (3670:3670:3670))
        (PORT d[3] (3715:3715:3715) (3587:3587:3587))
        (PORT d[4] (3793:3793:3793) (3670:3670:3670))
        (PORT d[5] (4069:4069:4069) (3949:3949:3949))
        (PORT d[6] (4069:4069:4069) (3949:3949:3949))
        (PORT d[7] (4069:4069:4069) (3949:3949:3949))
        (PORT d[8] (4069:4069:4069) (3949:3949:3949))
        (PORT d[9] (4069:4069:4069) (3949:3949:3949))
        (PORT d[10] (4069:4069:4069) (3949:3949:3949))
        (PORT d[11] (4069:4069:4069) (3949:3949:3949))
        (PORT d[12] (4069:4069:4069) (3949:3949:3949))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1404:1404:1404))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1770:1770:1770) (1825:1825:1825))
        (PORT datad (1933:1933:1933) (1943:1943:1943))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1204:1204:1204))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3209:3209:3209) (3211:3211:3211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1382:1382:1382) (1364:1364:1364))
        (PORT sload (1584:1584:1584) (1573:1573:1573))
        (PORT ena (1930:1930:1930) (1950:1950:1950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1352:1352:1352))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (1031:1031:1031) (1073:1073:1073))
        (PORT datad (967:967:967) (931:931:931))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (300:300:300))
        (PORT datab (1449:1449:1449) (1471:1471:1471))
        (PORT datac (1030:1030:1030) (1072:1072:1072))
        (PORT datad (700:700:700) (701:701:701))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1114:1114:1114) (1053:1053:1053))
        (PORT datac (1409:1409:1409) (1437:1437:1437))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1002:1002:1002))
        (PORT datab (1602:1602:1602) (1587:1587:1587))
        (PORT datac (1336:1336:1336) (1326:1326:1326))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1278:1278:1278))
        (PORT datab (1597:1597:1597) (1582:1582:1582))
        (PORT datac (1371:1371:1371) (1392:1392:1392))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|ir\|register\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (696:696:696) (700:700:700))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2470:2470:2470))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2512:2512:2512) (2444:2444:2444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (397:397:397))
        (PORT datab (1373:1373:1373) (1403:1403:1403))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2530:2530:2530))
        (PORT clk (3291:3291:3291) (3352:3352:3352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3199:3199:3199))
        (PORT d[1] (2952:2952:2952) (3106:3106:3106))
        (PORT d[2] (2262:2262:2262) (2397:2397:2397))
        (PORT d[3] (3393:3393:3393) (3582:3582:3582))
        (PORT d[4] (3035:3035:3035) (3243:3243:3243))
        (PORT d[5] (2556:2556:2556) (2647:2647:2647))
        (PORT d[6] (2596:2596:2596) (2715:2715:2715))
        (PORT d[7] (3430:3430:3430) (3620:3620:3620))
        (PORT d[8] (2953:2953:2953) (3103:3103:3103))
        (PORT d[9] (2796:2796:2796) (2947:2947:2947))
        (PORT d[10] (2534:2534:2534) (2601:2601:2601))
        (PORT d[11] (2547:2547:2547) (2677:2677:2677))
        (PORT d[12] (2854:2854:2854) (2934:2934:2934))
        (PORT clk (3287:3287:3287) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2175:2175:2175))
        (PORT clk (3287:3287:3287) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3291:3291:3291) (3352:3352:3352))
        (PORT d[0] (3236:3236:3236) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3353:3353:3353))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3353:3353:3353))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3353:3353:3353))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3353:3353:3353))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6681:6681:6681) (6512:6512:6512))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6672:6672:6672) (6507:6507:6507))
        (PORT d[1] (6672:6672:6672) (6507:6507:6507))
        (PORT d[2] (6672:6672:6672) (6507:6507:6507))
        (PORT d[3] (6671:6671:6671) (6504:6504:6504))
        (PORT d[4] (6672:6672:6672) (6507:6507:6507))
        (PORT d[5] (6731:6731:6731) (6577:6577:6577))
        (PORT d[6] (6731:6731:6731) (6577:6577:6577))
        (PORT d[7] (6731:6731:6731) (6577:6577:6577))
        (PORT d[8] (6731:6731:6731) (6577:6577:6577))
        (PORT d[9] (6731:6731:6731) (6577:6577:6577))
        (PORT d[10] (6731:6731:6731) (6577:6577:6577))
        (PORT d[11] (6731:6731:6731) (6577:6577:6577))
        (PORT d[12] (6731:6731:6731) (6577:6577:6577))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2148:2148:2148))
        (PORT clk (2794:2794:2794) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3562:3562:3562))
        (PORT d[1] (2679:2679:2679) (2850:2850:2850))
        (PORT d[2] (2294:2294:2294) (2436:2436:2436))
        (PORT d[3] (3702:3702:3702) (3888:3888:3888))
        (PORT d[4] (3053:3053:3053) (3247:3247:3247))
        (PORT d[5] (2805:2805:2805) (2880:2880:2880))
        (PORT d[6] (2499:2499:2499) (2611:2611:2611))
        (PORT d[7] (2545:2545:2545) (2588:2588:2588))
        (PORT d[8] (3339:3339:3339) (3492:3492:3492))
        (PORT d[9] (2752:2752:2752) (2874:2874:2874))
        (PORT d[10] (2852:2852:2852) (2912:2912:2912))
        (PORT d[11] (2189:2189:2189) (2275:2275:2275))
        (PORT d[12] (3226:3226:3226) (3306:3306:3306))
        (PORT clk (2790:2790:2790) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (1970:1970:1970))
        (PORT clk (2790:2790:2790) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2794:2794:2794) (2868:2868:2868))
        (PORT d[0] (2414:2414:2414) (2375:2375:2375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2869:2869:2869))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2869:2869:2869))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2869:2869:2869))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2795:2795:2795) (2869:2869:2869))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7075:7075:7075) (6912:6912:6912))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7066:7066:7066) (6907:6907:6907))
        (PORT d[1] (7066:7066:7066) (6907:6907:6907))
        (PORT d[2] (7066:7066:7066) (6907:6907:6907))
        (PORT d[3] (7033:7033:7033) (6866:6866:6866))
        (PORT d[4] (7066:7066:7066) (6907:6907:6907))
        (PORT d[5] (7040:7040:7040) (6882:6882:6882))
        (PORT d[6] (7040:7040:7040) (6882:6882:6882))
        (PORT d[7] (7040:7040:7040) (6882:6882:6882))
        (PORT d[8] (7040:7040:7040) (6882:6882:6882))
        (PORT d[9] (7040:7040:7040) (6882:6882:6882))
        (PORT d[10] (7040:7040:7040) (6882:6882:6882))
        (PORT d[11] (7040:7040:7040) (6882:6882:6882))
        (PORT d[12] (7040:7040:7040) (6882:6882:6882))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2519:2519:2519))
        (PORT clk (2492:2492:2492) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2590:2590:2590))
        (PORT d[1] (1798:1798:1798) (1845:1845:1845))
        (PORT d[2] (1944:1944:1944) (2067:2067:2067))
        (PORT d[3] (1460:1460:1460) (1473:1473:1473))
        (PORT d[4] (2555:2555:2555) (2636:2636:2636))
        (PORT d[5] (1112:1112:1112) (1148:1148:1148))
        (PORT d[6] (2099:2099:2099) (2123:2123:2123))
        (PORT d[7] (1669:1669:1669) (1685:1685:1685))
        (PORT d[8] (1959:1959:1959) (1972:1972:1972))
        (PORT d[9] (3197:3197:3197) (3334:3334:3334))
        (PORT d[10] (1372:1372:1372) (1403:1403:1403))
        (PORT d[11] (2622:2622:2622) (2727:2727:2727))
        (PORT d[12] (2881:2881:2881) (2967:2967:2967))
        (PORT clk (2488:2488:2488) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1622:1622:1622))
        (PORT clk (2488:2488:2488) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2567:2567:2567))
        (PORT d[0] (2019:2019:2019) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3591:3591:3591))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3701:3701:3701) (3586:3586:3586))
        (PORT d[1] (3701:3701:3701) (3586:3586:3586))
        (PORT d[2] (3701:3701:3701) (3586:3586:3586))
        (PORT d[3] (4023:4023:4023) (3890:3890:3890))
        (PORT d[4] (3701:3701:3701) (3586:3586:3586))
        (PORT d[5] (4121:4121:4121) (4000:4000:4000))
        (PORT d[6] (4121:4121:4121) (4000:4000:4000))
        (PORT d[7] (4121:4121:4121) (4000:4000:4000))
        (PORT d[8] (4121:4121:4121) (4000:4000:4000))
        (PORT d[9] (4121:4121:4121) (4000:4000:4000))
        (PORT d[10] (4121:4121:4121) (4000:4000:4000))
        (PORT d[11] (4121:4121:4121) (4000:4000:4000))
        (PORT d[12] (4121:4121:4121) (4000:4000:4000))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2116:2116:2116))
        (PORT clk (3180:3180:3180) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1894:1894:1894))
        (PORT d[1] (2709:2709:2709) (2877:2877:2877))
        (PORT d[2] (1917:1917:1917) (2034:2034:2034))
        (PORT d[3] (3318:3318:3318) (3458:3458:3458))
        (PORT d[4] (3041:3041:3041) (3249:3249:3249))
        (PORT d[5] (1802:1802:1802) (1830:1830:1830))
        (PORT d[6] (2510:2510:2510) (2586:2586:2586))
        (PORT d[7] (2547:2547:2547) (2586:2586:2586))
        (PORT d[8] (2144:2144:2144) (2186:2186:2186))
        (PORT d[9] (2433:2433:2433) (2563:2563:2563))
        (PORT d[10] (2527:2527:2527) (2596:2596:2596))
        (PORT d[11] (1847:1847:1847) (1953:1953:1953))
        (PORT d[12] (2200:2200:2200) (2305:2305:2305))
        (PORT clk (3176:3176:3176) (3235:3235:3235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1936:1936:1936))
        (PORT clk (3176:3176:3176) (3235:3235:3235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3180:3180:3180) (3239:3239:3239))
        (PORT d[0] (2626:2626:2626) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3240:3240:3240))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3240:3240:3240))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3240:3240:3240))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3181:3181:3181) (3240:3240:3240))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7737:7737:7737) (7567:7567:7567))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7728:7728:7728) (7562:7562:7562))
        (PORT d[1] (7728:7728:7728) (7562:7562:7562))
        (PORT d[2] (7728:7728:7728) (7562:7562:7562))
        (PORT d[3] (4756:4756:4756) (4602:4602:4602))
        (PORT d[4] (7728:7728:7728) (7562:7562:7562))
        (PORT d[5] (7751:7751:7751) (7592:7592:7592))
        (PORT d[6] (7751:7751:7751) (7592:7592:7592))
        (PORT d[7] (7751:7751:7751) (7592:7592:7592))
        (PORT d[8] (7751:7751:7751) (7592:7592:7592))
        (PORT d[9] (7751:7751:7751) (7592:7592:7592))
        (PORT d[10] (7751:7751:7751) (7592:7592:7592))
        (PORT d[11] (7751:7751:7751) (7592:7592:7592))
        (PORT d[12] (7751:7751:7751) (7592:7592:7592))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1557:1557:1557))
        (PORT datab (1055:1055:1055) (1036:1036:1036))
        (PORT datac (1771:1771:1771) (1825:1825:1825))
        (PORT datad (1331:1331:1331) (1339:1339:1339))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1554:1554:1554))
        (PORT datab (2167:2167:2167) (2191:2191:2191))
        (PORT datac (2173:2173:2173) (2186:2186:2186))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1214:1214:1214))
        (PORT clk (2329:2329:2329) (2407:2407:2407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2586:2586:2586))
        (PORT d[1] (1806:1806:1806) (1854:1854:1854))
        (PORT d[2] (2263:2263:2263) (2381:2381:2381))
        (PORT d[3] (1448:1448:1448) (1474:1474:1474))
        (PORT d[4] (2544:2544:2544) (2626:2626:2626))
        (PORT d[5] (1709:1709:1709) (1729:1729:1729))
        (PORT d[6] (2118:2118:2118) (2145:2145:2145))
        (PORT d[7] (1171:1171:1171) (1219:1219:1219))
        (PORT d[8] (1933:1933:1933) (1946:1946:1946))
        (PORT d[9] (3181:3181:3181) (3323:3323:3323))
        (PORT d[10] (1365:1365:1365) (1395:1395:1395))
        (PORT d[11] (2957:2957:2957) (3058:3058:3058))
        (PORT d[12] (2579:2579:2579) (2670:2670:2670))
        (PORT clk (2325:2325:2325) (2403:2403:2403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1582:1582:1582))
        (PORT clk (2325:2325:2325) (2403:2403:2403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2407:2407:2407))
        (PORT d[0] (2065:2065:2065) (1993:1993:1993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4762:4762:4762) (4604:4604:4604))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4753:4753:4753) (4599:4599:4599))
        (PORT d[1] (4753:4753:4753) (4599:4599:4599))
        (PORT d[2] (4753:4753:4753) (4599:4599:4599))
        (PORT d[3] (4344:4344:4344) (4202:4202:4202))
        (PORT d[4] (4753:4753:4753) (4599:4599:4599))
        (PORT d[5] (4731:4731:4731) (4578:4578:4578))
        (PORT d[6] (4731:4731:4731) (4578:4578:4578))
        (PORT d[7] (4731:4731:4731) (4578:4578:4578))
        (PORT d[8] (4731:4731:4731) (4578:4578:4578))
        (PORT d[9] (4731:4731:4731) (4578:4578:4578))
        (PORT d[10] (4731:4731:4731) (4578:4578:4578))
        (PORT d[11] (4731:4731:4731) (4578:4578:4578))
        (PORT d[12] (4731:4731:4731) (4578:4578:4578))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2491:2491:2491))
        (PORT clk (3293:3293:3293) (3341:3341:3341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3182:3182:3182))
        (PORT d[1] (2582:2582:2582) (2732:2732:2732))
        (PORT d[2] (2286:2286:2286) (2424:2424:2424))
        (PORT d[3] (3720:3720:3720) (3902:3902:3902))
        (PORT d[4] (3062:3062:3062) (3271:3271:3271))
        (PORT d[5] (2896:2896:2896) (2976:2976:2976))
        (PORT d[6] (2523:2523:2523) (2632:2632:2632))
        (PORT d[7] (3722:3722:3722) (3904:3904:3904))
        (PORT d[8] (3000:3000:3000) (3158:3158:3158))
        (PORT d[9] (2762:2762:2762) (2911:2911:2911))
        (PORT d[10] (2517:2517:2517) (2582:2582:2582))
        (PORT d[11] (2807:2807:2807) (2924:2924:2924))
        (PORT d[12] (2820:2820:2820) (2896:2896:2896))
        (PORT clk (3289:3289:3289) (3337:3337:3337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2118:2118:2118))
        (PORT clk (3289:3289:3289) (3337:3337:3337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3293:3293:3293) (3341:3341:3341))
        (PORT d[0] (3082:3082:3082) (3049:3049:3049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3342:3342:3342))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3342:3342:3342))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3342:3342:3342))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3342:3342:3342))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6716:6716:6716) (6551:6551:6551))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6707:6707:6707) (6546:6546:6546))
        (PORT d[1] (6707:6707:6707) (6546:6546:6546))
        (PORT d[2] (6707:6707:6707) (6546:6546:6546))
        (PORT d[3] (6625:6625:6625) (6456:6456:6456))
        (PORT d[4] (6707:6707:6707) (6546:6546:6546))
        (PORT d[5] (6699:6699:6699) (6548:6548:6548))
        (PORT d[6] (6699:6699:6699) (6548:6548:6548))
        (PORT d[7] (6699:6699:6699) (6548:6548:6548))
        (PORT d[8] (6699:6699:6699) (6548:6548:6548))
        (PORT d[9] (6699:6699:6699) (6548:6548:6548))
        (PORT d[10] (6699:6699:6699) (6548:6548:6548))
        (PORT d[11] (6699:6699:6699) (6548:6548:6548))
        (PORT d[12] (6699:6699:6699) (6548:6548:6548))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2180:2180:2180))
        (PORT clk (2644:2644:2644) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1417:1417:1417))
        (PORT d[1] (1726:1726:1726) (1759:1759:1759))
        (PORT d[2] (1914:1914:1914) (2032:2032:2032))
        (PORT d[3] (2928:2928:2928) (3067:3067:3067))
        (PORT d[4] (3062:3062:3062) (3269:3269:3269))
        (PORT d[5] (1479:1479:1479) (1513:1513:1513))
        (PORT d[6] (2464:2464:2464) (2541:2541:2541))
        (PORT d[7] (1550:1550:1550) (1608:1608:1608))
        (PORT d[8] (1636:1636:1636) (1646:1646:1646))
        (PORT d[9] (2746:2746:2746) (2871:2871:2871))
        (PORT d[10] (2899:2899:2899) (2971:2971:2971))
        (PORT d[11] (2220:2220:2220) (2323:2323:2323))
        (PORT d[12] (2541:2541:2541) (2601:2601:2601))
        (PORT clk (2640:2640:2640) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (1748:1748:1748))
        (PORT clk (2640:2640:2640) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2730:2730:2730))
        (PORT d[0] (2385:2385:2385) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2731:2731:2731))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2731:2731:2731))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2731:2731:2731))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2731:2731:2731))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4436:4436:4436) (4304:4304:4304))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4427:4427:4427) (4299:4299:4299))
        (PORT d[1] (4427:4427:4427) (4299:4299:4299))
        (PORT d[2] (4427:4427:4427) (4299:4299:4299))
        (PORT d[3] (8082:8082:8082) (7910:7910:7910))
        (PORT d[4] (4427:4427:4427) (4299:4299:4299))
        (PORT d[5] (8083:8083:8083) (7916:7916:7916))
        (PORT d[6] (8083:8083:8083) (7916:7916:7916))
        (PORT d[7] (8083:8083:8083) (7916:7916:7916))
        (PORT d[8] (8083:8083:8083) (7916:7916:7916))
        (PORT d[9] (8083:8083:8083) (7916:7916:7916))
        (PORT d[10] (8083:8083:8083) (7916:7916:7916))
        (PORT d[11] (8083:8083:8083) (7916:7916:7916))
        (PORT d[12] (8083:8083:8083) (7916:7916:7916))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3453:3453:3453))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1563:1563:1563))
        (PORT datab (1806:1806:1806) (1832:1832:1832))
        (PORT datac (1769:1769:1769) (1824:1824:1824))
        (PORT datad (1439:1439:1439) (1414:1414:1414))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2501:2501:2501))
        (PORT clk (3245:3245:3245) (3326:3326:3326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3493:3493:3493))
        (PORT d[1] (2990:2990:2990) (3142:3142:3142))
        (PORT d[2] (2207:2207:2207) (2327:2327:2327))
        (PORT d[3] (3699:3699:3699) (3883:3883:3883))
        (PORT d[4] (2644:2644:2644) (2810:2810:2810))
        (PORT d[5] (2555:2555:2555) (2644:2644:2644))
        (PORT d[6] (2884:2884:2884) (2991:2991:2991))
        (PORT d[7] (3431:3431:3431) (3621:3621:3621))
        (PORT d[8] (2913:2913:2913) (3053:3053:3053))
        (PORT d[9] (3017:3017:3017) (3152:3152:3152))
        (PORT d[10] (2505:2505:2505) (2562:2562:2562))
        (PORT d[11] (2578:2578:2578) (2711:2711:2711))
        (PORT d[12] (2536:2536:2536) (2632:2632:2632))
        (PORT clk (3241:3241:3241) (3322:3322:3322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2467:2467:2467))
        (PORT clk (3241:3241:3241) (3322:3322:3322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3326:3326:3326))
        (PORT d[0] (3280:3280:3280) (3283:3283:3283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3327:3327:3327))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3327:3327:3327))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3327:3327:3327))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3327:3327:3327))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6356:6356:6356) (6194:6194:6194))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6347:6347:6347) (6189:6189:6189))
        (PORT d[1] (6347:6347:6347) (6189:6189:6189))
        (PORT d[2] (6347:6347:6347) (6189:6189:6189))
        (PORT d[3] (6304:6304:6304) (6139:6139:6139))
        (PORT d[4] (6347:6347:6347) (6189:6189:6189))
        (PORT d[5] (6686:6686:6686) (6529:6529:6529))
        (PORT d[6] (6686:6686:6686) (6529:6529:6529))
        (PORT d[7] (6686:6686:6686) (6529:6529:6529))
        (PORT d[8] (6686:6686:6686) (6529:6529:6529))
        (PORT d[9] (6686:6686:6686) (6529:6529:6529))
        (PORT d[10] (6686:6686:6686) (6529:6529:6529))
        (PORT d[11] (6686:6686:6686) (6529:6529:6529))
        (PORT d[12] (6686:6686:6686) (6529:6529:6529))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1808:1808:1808) (1873:1873:1873))
        (PORT datab (1061:1061:1061) (1050:1050:1050))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (2139:2139:2139) (2139:2139:2139))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1202:1202:1202))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3209:3209:3209) (3211:3211:3211))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1350:1350:1350) (1327:1327:1327))
        (PORT sload (1584:1584:1584) (1573:1573:1573))
        (PORT ena (1930:1930:1930) (1950:1950:1950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1378:1378:1378))
        (PORT datab (1757:1757:1757) (1771:1771:1771))
        (PORT datac (711:711:711) (705:705:705))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (304:304:304))
        (PORT datab (2052:2052:2052) (2070:2070:2070))
        (PORT datac (1723:1723:1723) (1735:1735:1735))
        (PORT datad (688:688:688) (683:683:683))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2048:2048:2048) (2065:2065:2065))
        (PORT datac (1276:1276:1276) (1239:1239:1239))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1285:1285:1285))
        (PORT datab (1598:1598:1598) (1540:1540:1540))
        (PORT datac (1268:1268:1268) (1249:1249:1249))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1336:1336:1336))
        (PORT datab (1908:1908:1908) (1884:1884:1884))
        (PORT datac (1336:1336:1336) (1327:1327:1327))
        (PORT datad (402:402:402) (407:407:407))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|ir\|register\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (662:662:662) (654:654:654))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2470:2470:2470))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2512:2512:2512) (2444:2444:2444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (526:526:526))
        (PORT datab (818:818:818) (870:870:870))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2842:2842:2842))
        (PORT clk (3378:3378:3378) (3402:3402:3402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3241:3241:3241))
        (PORT d[1] (2998:2998:2998) (3171:3171:3171))
        (PORT d[2] (2781:2781:2781) (2967:2967:2967))
        (PORT d[3] (3395:3395:3395) (3585:3585:3585))
        (PORT d[4] (3534:3534:3534) (3723:3723:3723))
        (PORT d[5] (3325:3325:3325) (3439:3439:3439))
        (PORT d[6] (3369:3369:3369) (3578:3578:3578))
        (PORT d[7] (3061:3061:3061) (3193:3193:3193))
        (PORT d[8] (3800:3800:3800) (4004:4004:4004))
        (PORT d[9] (2840:2840:2840) (3056:3056:3056))
        (PORT d[10] (2741:2741:2741) (2821:2821:2821))
        (PORT d[11] (3012:3012:3012) (3198:3198:3198))
        (PORT d[12] (2637:2637:2637) (2784:2784:2784))
        (PORT clk (3374:3374:3374) (3398:3398:3398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2177:2177:2177))
        (PORT clk (3374:3374:3374) (3398:3398:3398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3378:3378:3378) (3402:3402:3402))
        (PORT d[0] (3177:3177:3177) (3186:3186:3186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3403:3403:3403))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3403:3403:3403))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3403:3403:3403))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3403:3403:3403))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3590:3590:3590))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3585:3585:3585))
        (PORT d[1] (3633:3633:3633) (3585:3585:3585))
        (PORT d[2] (3633:3633:3633) (3585:3585:3585))
        (PORT d[3] (3325:3325:3325) (3302:3302:3302))
        (PORT d[4] (3633:3633:3633) (3585:3585:3585))
        (PORT d[5] (3080:3080:3080) (3069:3069:3069))
        (PORT d[6] (3080:3080:3080) (3069:3069:3069))
        (PORT d[7] (3080:3080:3080) (3069:3069:3069))
        (PORT d[8] (3080:3080:3080) (3069:3069:3069))
        (PORT d[9] (3080:3080:3080) (3069:3069:3069))
        (PORT d[10] (3080:3080:3080) (3069:3069:3069))
        (PORT d[11] (3080:3080:3080) (3069:3069:3069))
        (PORT d[12] (3080:3080:3080) (3069:3069:3069))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2932:2932:2932))
        (PORT clk (3034:3034:3034) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3801:3801:3801) (3960:3960:3960))
        (PORT d[1] (2946:2946:2946) (3071:3071:3071))
        (PORT d[2] (2663:2663:2663) (2805:2805:2805))
        (PORT d[3] (2942:2942:2942) (3062:3062:3062))
        (PORT d[4] (2807:2807:2807) (2996:2996:2996))
        (PORT d[5] (3288:3288:3288) (3401:3401:3401))
        (PORT d[6] (3279:3279:3279) (3396:3396:3396))
        (PORT d[7] (2508:2508:2508) (2584:2584:2584))
        (PORT d[8] (3539:3539:3539) (3607:3607:3607))
        (PORT d[9] (2846:2846:2846) (3061:3061:3061))
        (PORT d[10] (3064:3064:3064) (3138:3138:3138))
        (PORT d[11] (3245:3245:3245) (3380:3380:3380))
        (PORT d[12] (2266:2266:2266) (2381:2381:2381))
        (PORT clk (3030:3030:3030) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2336:2336:2336))
        (PORT clk (3030:3030:3030) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3078:3078:3078))
        (PORT d[0] (3236:3236:3236) (3186:3186:3186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3079:3079:3079))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3130:3130:3130) (3110:3110:3110))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3105:3105:3105))
        (PORT d[1] (3121:3121:3121) (3105:3105:3105))
        (PORT d[2] (3121:3121:3121) (3105:3105:3105))
        (PORT d[3] (3012:3012:3012) (2986:2986:2986))
        (PORT d[4] (3121:3121:3121) (3105:3105:3105))
        (PORT d[5] (3131:3131:3131) (3128:3128:3128))
        (PORT d[6] (3131:3131:3131) (3128:3128:3128))
        (PORT d[7] (3131:3131:3131) (3128:3128:3128))
        (PORT d[8] (3131:3131:3131) (3128:3128:3128))
        (PORT d[9] (3131:3131:3131) (3128:3128:3128))
        (PORT d[10] (3131:3131:3131) (3128:3128:3128))
        (PORT d[11] (3131:3131:3131) (3128:3128:3128))
        (PORT d[12] (3131:3131:3131) (3128:3128:3128))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2988:2988:2988))
        (PORT clk (3001:3001:3001) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3788:3788:3788) (3940:3940:3940))
        (PORT d[1] (2836:2836:2836) (2958:2958:2958))
        (PORT d[2] (2771:2771:2771) (2929:2929:2929))
        (PORT d[3] (2127:2127:2127) (2202:2202:2202))
        (PORT d[4] (3173:3173:3173) (3364:3364:3364))
        (PORT d[5] (3269:3269:3269) (3384:3384:3384))
        (PORT d[6] (3394:3394:3394) (3605:3605:3605))
        (PORT d[7] (2214:2214:2214) (2289:2289:2289))
        (PORT d[8] (3592:3592:3592) (3665:3665:3665))
        (PORT d[9] (2827:2827:2827) (3042:3042:3042))
        (PORT d[10] (2750:2750:2750) (2831:2831:2831))
        (PORT d[11] (3396:3396:3396) (3578:3578:3578))
        (PORT d[12] (2668:2668:2668) (2816:2816:2816))
        (PORT clk (2997:2997:2997) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2119:2119:2119))
        (PORT clk (2997:2997:2997) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3001:3001:3001) (3048:3048:3048))
        (PORT d[0] (2695:2695:2695) (2675:2675:2675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3002:3002:3002) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3082:3082:3082))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3077:3077:3077))
        (PORT d[1] (3102:3102:3102) (3077:3077:3077))
        (PORT d[2] (3102:3102:3102) (3077:3077:3077))
        (PORT d[3] (3057:3057:3057) (3009:3009:3009))
        (PORT d[4] (3102:3102:3102) (3077:3077:3077))
        (PORT d[5] (3430:3430:3430) (3398:3398:3398))
        (PORT d[6] (3430:3430:3430) (3398:3398:3398))
        (PORT d[7] (3430:3430:3430) (3398:3398:3398))
        (PORT d[8] (3430:3430:3430) (3398:3398:3398))
        (PORT d[9] (3430:3430:3430) (3398:3398:3398))
        (PORT d[10] (3430:3430:3430) (3398:3398:3398))
        (PORT d[11] (3430:3430:3430) (3398:3398:3398))
        (PORT d[12] (3430:3430:3430) (3398:3398:3398))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2976:2976:2976))
        (PORT clk (2940:2940:2940) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4266:4266:4266))
        (PORT d[1] (2649:2649:2649) (2801:2801:2801))
        (PORT d[2] (2748:2748:2748) (2902:2902:2902))
        (PORT d[3] (2447:2447:2447) (2509:2509:2509))
        (PORT d[4] (2741:2741:2741) (2934:2934:2934))
        (PORT d[5] (3261:3261:3261) (3373:3373:3373))
        (PORT d[6] (3577:3577:3577) (3681:3681:3681))
        (PORT d[7] (2489:2489:2489) (2564:2564:2564))
        (PORT d[8] (3584:3584:3584) (3658:3658:3658))
        (PORT d[9] (2845:2845:2845) (3061:3061:3061))
        (PORT d[10] (3109:3109:3109) (3185:3185:3185))
        (PORT d[11] (2673:2673:2673) (2856:2856:2856))
        (PORT d[12] (2246:2246:2246) (2361:2361:2361))
        (PORT clk (2936:2936:2936) (2972:2972:2972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2177:2177:2177) (2152:2152:2152))
        (PORT clk (2936:2936:2936) (2972:2972:2972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2940:2940:2940) (2976:2976:2976))
        (PORT d[0] (2967:2967:2967) (2928:2928:2928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2977:2977:2977))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2977:2977:2977))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2977:2977:2977))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2941:2941:2941) (2977:2977:2977))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3109:3109:3109))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3104:3104:3104))
        (PORT d[1] (3132:3132:3132) (3104:3104:3104))
        (PORT d[2] (3132:3132:3132) (3104:3104:3104))
        (PORT d[3] (3051:3051:3051) (3023:3023:3023))
        (PORT d[4] (3132:3132:3132) (3104:3104:3104))
        (PORT d[5] (5780:5780:5780) (5743:5743:5743))
        (PORT d[6] (5780:5780:5780) (5743:5743:5743))
        (PORT d[7] (5780:5780:5780) (5743:5743:5743))
        (PORT d[8] (5780:5780:5780) (5743:5743:5743))
        (PORT d[9] (5780:5780:5780) (5743:5743:5743))
        (PORT d[10] (5780:5780:5780) (5743:5743:5743))
        (PORT d[11] (5780:5780:5780) (5743:5743:5743))
        (PORT d[12] (5780:5780:5780) (5743:5743:5743))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5332:5332:5332) (5359:5359:5359))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1739:1739:1739) (1837:1837:1837))
        (PORT datab (2213:2213:2213) (2265:2265:2265))
        (PORT datac (698:698:698) (683:683:683))
        (PORT datad (998:998:998) (979:979:979))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1345:1345:1345))
        (PORT datab (2213:2213:2213) (2265:2265:2265))
        (PORT datac (1097:1097:1097) (1078:1078:1078))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2834:2834:2834))
        (PORT clk (3351:3351:3351) (3374:3374:3374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3158:3158:3158))
        (PORT d[1] (2704:2704:2704) (2883:2883:2883))
        (PORT d[2] (2808:2808:2808) (2995:2995:2995))
        (PORT d[3] (3955:3955:3955) (4118:4118:4118))
        (PORT d[4] (3113:3113:3113) (3334:3334:3334))
        (PORT d[5] (3287:3287:3287) (3396:3396:3396))
        (PORT d[6] (3376:3376:3376) (3585:3585:3585))
        (PORT d[7] (3066:3066:3066) (3200:3200:3200))
        (PORT d[8] (3490:3490:3490) (3702:3702:3702))
        (PORT d[9] (2885:2885:2885) (3104:3104:3104))
        (PORT d[10] (2749:2749:2749) (2830:2830:2830))
        (PORT d[11] (3110:3110:3110) (3299:3299:3299))
        (PORT d[12] (2649:2649:2649) (2798:2798:2798))
        (PORT clk (3347:3347:3347) (3370:3370:3370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2320:2320:2320))
        (PORT clk (3347:3347:3347) (3370:3370:3370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3351:3351:3351) (3374:3374:3374))
        (PORT d[0] (2997:2997:2997) (2970:2970:2970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3352:3352:3352) (3375:3375:3375))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3352:3352:3352) (3375:3375:3375))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3352:3352:3352) (3375:3375:3375))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3352:3352:3352) (3375:3375:3375))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3588:3588:3588))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3583:3583:3583))
        (PORT d[1] (3632:3632:3632) (3583:3583:3583))
        (PORT d[2] (3632:3632:3632) (3583:3583:3583))
        (PORT d[3] (3344:3344:3344) (3320:3320:3320))
        (PORT d[4] (3632:3632:3632) (3583:3583:3583))
        (PORT d[5] (2815:2815:2815) (2794:2794:2794))
        (PORT d[6] (2815:2815:2815) (2794:2794:2794))
        (PORT d[7] (2815:2815:2815) (2794:2794:2794))
        (PORT d[8] (2815:2815:2815) (2794:2794:2794))
        (PORT d[9] (2815:2815:2815) (2794:2794:2794))
        (PORT d[10] (2815:2815:2815) (2794:2794:2794))
        (PORT d[11] (2815:2815:2815) (2794:2794:2794))
        (PORT d[12] (2815:2815:2815) (2794:2794:2794))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2818:2818:2818))
        (PORT clk (3384:3384:3384) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (3226:3226:3226))
        (PORT d[1] (2721:2721:2721) (2900:2900:2900))
        (PORT d[2] (2748:2748:2748) (2933:2933:2933))
        (PORT d[3] (4136:4136:4136) (4315:4315:4315))
        (PORT d[4] (3467:3467:3467) (3678:3678:3678))
        (PORT d[5] (3329:3329:3329) (3442:3442:3442))
        (PORT d[6] (3376:3376:3376) (3586:3586:3586))
        (PORT d[7] (3052:3052:3052) (3184:3184:3184))
        (PORT d[8] (3482:3482:3482) (3694:3694:3694))
        (PORT d[9] (2860:2860:2860) (3077:3077:3077))
        (PORT d[10] (2724:2724:2724) (2804:2804:2804))
        (PORT d[11] (3117:3117:3117) (3309:3309:3309))
        (PORT d[12] (2654:2654:2654) (2804:2804:2804))
        (PORT clk (3380:3380:3380) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2609:2609:2609))
        (PORT clk (3380:3380:3380) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3384:3384:3384) (3410:3410:3410))
        (PORT d[0] (3370:3370:3370) (3375:3375:3375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3411:3411:3411))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3411:3411:3411))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3411:3411:3411))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3411:3411:3411))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3767:3767:3767))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3784:3784:3784) (3762:3762:3762))
        (PORT d[1] (3784:3784:3784) (3762:3762:3762))
        (PORT d[2] (3784:3784:3784) (3762:3762:3762))
        (PORT d[3] (2649:2649:2649) (2631:2631:2631))
        (PORT d[4] (3784:3784:3784) (3762:3762:3762))
        (PORT d[5] (2497:2497:2497) (2484:2484:2484))
        (PORT d[6] (2497:2497:2497) (2484:2484:2484))
        (PORT d[7] (2497:2497:2497) (2484:2484:2484))
        (PORT d[8] (2497:2497:2497) (2484:2484:2484))
        (PORT d[9] (2497:2497:2497) (2484:2484:2484))
        (PORT d[10] (2497:2497:2497) (2484:2484:2484))
        (PORT d[11] (2497:2497:2497) (2484:2484:2484))
        (PORT d[12] (2497:2497:2497) (2484:2484:2484))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (2180:2180:2180))
        (PORT datab (2305:2305:2305) (2361:2361:2361))
        (PORT datac (1065:1065:1065) (1048:1048:1048))
        (PORT datad (1065:1065:1065) (1043:1043:1043))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (2896:2896:2896))
        (PORT clk (3404:3404:3404) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4006:4006:4006) (4149:4149:4149))
        (PORT d[1] (2699:2699:2699) (2875:2875:2875))
        (PORT d[2] (4155:4155:4155) (4467:4467:4467))
        (PORT d[3] (3423:3423:3423) (3617:3617:3617))
        (PORT d[4] (3194:3194:3194) (3420:3420:3420))
        (PORT d[5] (3947:3947:3947) (4066:4066:4066))
        (PORT d[6] (3753:3753:3753) (3994:3994:3994))
        (PORT d[7] (3632:3632:3632) (3741:3741:3741))
        (PORT d[8] (3437:3437:3437) (3643:3643:3643))
        (PORT d[9] (3231:3231:3231) (3486:3486:3486))
        (PORT d[10] (3710:3710:3710) (3812:3812:3812))
        (PORT d[11] (3748:3748:3748) (3959:3959:3959))
        (PORT d[12] (2671:2671:2671) (2823:2823:2823))
        (PORT clk (3400:3400:3400) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2299:2299:2299))
        (PORT clk (3400:3400:3400) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3425:3425:3425))
        (PORT d[0] (3046:3046:3046) (3052:3052:3052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3426:3426:3426))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3426:3426:3426))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3426:3426:3426))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3426:3426:3426))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2473:2473:2473))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2468:2468:2468))
        (PORT d[1] (2476:2476:2476) (2468:2468:2468))
        (PORT d[2] (2476:2476:2476) (2468:2468:2468))
        (PORT d[3] (2680:2680:2680) (2656:2656:2656))
        (PORT d[4] (2476:2476:2476) (2468:2468:2468))
        (PORT d[5] (2463:2463:2463) (2451:2451:2451))
        (PORT d[6] (2463:2463:2463) (2451:2451:2451))
        (PORT d[7] (2463:2463:2463) (2451:2451:2451))
        (PORT d[8] (2463:2463:2463) (2451:2451:2451))
        (PORT d[9] (2463:2463:2463) (2451:2451:2451))
        (PORT d[10] (2463:2463:2463) (2451:2451:2451))
        (PORT d[11] (2463:2463:2463) (2451:2451:2451))
        (PORT d[12] (2463:2463:2463) (2451:2451:2451))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2597:2597:2597))
        (PORT clk (3373:3373:3373) (3386:3386:3386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4007:4007:4007) (4150:4150:4150))
        (PORT d[1] (3044:3044:3044) (3210:3210:3210))
        (PORT d[2] (2791:2791:2791) (2982:2982:2982))
        (PORT d[3] (3391:3391:3391) (3584:3584:3584))
        (PORT d[4] (3135:3135:3135) (3347:3347:3347))
        (PORT d[5] (3300:3300:3300) (3407:3407:3407))
        (PORT d[6] (3738:3738:3738) (3977:3977:3977))
        (PORT d[7] (2359:2359:2359) (2493:2493:2493))
        (PORT d[8] (3436:3436:3436) (3642:3642:3642))
        (PORT d[9] (3255:3255:3255) (3521:3521:3521))
        (PORT d[10] (3687:3687:3687) (3785:3785:3785))
        (PORT d[11] (3753:3753:3753) (3963:3963:3963))
        (PORT d[12] (2677:2677:2677) (2823:2823:2823))
        (PORT clk (3369:3369:3369) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2718:2718:2718))
        (PORT clk (3369:3369:3369) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3386:3386:3386))
        (PORT d[0] (3458:3458:3458) (3450:3450:3450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3387:3387:3387))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3387:3387:3387))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3387:3387:3387))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3387:3387:3387))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2454:2454:2454))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2449:2449:2449))
        (PORT d[1] (2461:2461:2461) (2449:2449:2449))
        (PORT d[2] (2461:2461:2461) (2449:2449:2449))
        (PORT d[3] (2623:2623:2623) (2595:2595:2595))
        (PORT d[4] (2461:2461:2461) (2449:2449:2449))
        (PORT d[5] (2418:2418:2418) (2406:2406:2406))
        (PORT d[6] (2418:2418:2418) (2406:2406:2406))
        (PORT d[7] (2418:2418:2418) (2406:2406:2406))
        (PORT d[8] (2418:2418:2418) (2406:2406:2406))
        (PORT d[9] (2418:2418:2418) (2406:2406:2406))
        (PORT d[10] (2418:2418:2418) (2406:2406:2406))
        (PORT d[11] (2418:2418:2418) (2406:2406:2406))
        (PORT d[12] (2418:2418:2418) (2406:2406:2406))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1725:1725:1725))
        (PORT datab (1387:1387:1387) (1401:1401:1401))
        (PORT datac (2056:2056:2056) (2080:2080:2080))
        (PORT datad (2051:2051:2051) (2114:2114:2114))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1444:1444:1444))
        (PORT datab (1359:1359:1359) (1386:1386:1386))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3238:3238:3238))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1338:1338:1338) (1325:1325:1325))
        (PORT sload (1758:1758:1758) (1775:1775:1775))
        (PORT ena (1623:1623:1623) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1111:1111:1111))
        (PORT datab (1409:1409:1409) (1438:1438:1438))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (728:728:728))
        (PORT datab (1096:1096:1096) (1132:1132:1132))
        (PORT datac (1022:1022:1022) (1062:1062:1062))
        (PORT datad (372:372:372) (375:375:375))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1141:1141:1141))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (687:687:687) (686:686:686))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1619:1619:1619))
        (PORT datab (1366:1366:1366) (1349:1349:1349))
        (PORT datac (2109:2109:2109) (2040:2040:2040))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1360:1360:1360))
        (PORT datab (1535:1535:1535) (1543:1543:1543))
        (PORT datac (1452:1452:1452) (1422:1422:1422))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2325:2325:2325))
        (PORT asdata (633:633:633) (660:660:660))
        (PORT ena (2851:2851:2851) (2797:2797:2797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2640:2640:2640))
        (PORT asdata (1028:1028:1028) (1017:1017:1017))
        (PORT ena (2373:2373:2373) (2246:2246:2246))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3079:3079:3079) (3016:3016:3016))
        (PORT asdata (1064:1064:1064) (1065:1065:1065))
        (PORT ena (1920:1920:1920) (1828:1828:1828))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (663:663:663))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2735:2735:2735))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1431:1431:1431) (1405:1405:1405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (751:751:751) (769:769:769))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2694:2694:2694))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2004:2004:2004) (1934:1934:1934))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (396:396:396))
        (PORT datab (1129:1129:1129) (1183:1183:1183))
        (PORT datac (1070:1070:1070) (1121:1121:1121))
        (PORT datad (1052:1052:1052) (1087:1087:1087))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1163:1163:1163))
        (PORT datab (967:967:967) (984:984:984))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (728:728:728) (741:741:741))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2661:2661:2661))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3213:3213:3213) (3230:3230:3230))
        (PORT asdata (1403:1403:1403) (1384:1384:1384))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2848:2848:2848) (2832:2832:2832))
        (PORT asdata (1402:1402:1402) (1383:1383:1383))
        (PORT ena (1138:1138:1138) (1119:1119:1119))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (751:751:751) (769:769:769))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2808:2808:2808))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1449:1449:1449) (1424:1424:1424))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (853:853:853))
        (PORT datab (804:804:804) (856:856:856))
        (PORT datac (1071:1071:1071) (1122:1122:1122))
        (PORT datad (1084:1084:1084) (1141:1141:1141))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (856:856:856))
        (PORT datab (1130:1130:1130) (1184:1184:1184))
        (PORT datac (749:749:749) (788:788:788))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1119:1119:1119))
        (PORT datab (798:798:798) (841:841:841))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1067:1067:1067))
        (PORT datac (1032:1032:1032) (1078:1078:1078))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1100:1100:1100) (1126:1126:1126))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (620:620:620))
        (PORT datab (1410:1410:1410) (1451:1451:1451))
        (PORT datac (1290:1290:1290) (1275:1275:1275))
        (PORT datad (1262:1262:1262) (1267:1267:1267))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2820:2820:2820))
        (PORT clk (3342:3342:3342) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (3766:3766:3766))
        (PORT d[1] (3421:3421:3421) (3591:3591:3591))
        (PORT d[2] (4270:4270:4270) (4500:4500:4500))
        (PORT d[3] (2948:2948:2948) (3066:3066:3066))
        (PORT d[4] (3878:3878:3878) (4100:4100:4100))
        (PORT d[5] (4072:4072:4072) (4276:4276:4276))
        (PORT d[6] (3411:3411:3411) (3622:3622:3622))
        (PORT d[7] (2752:2752:2752) (2923:2923:2923))
        (PORT d[8] (4320:4320:4320) (4472:4472:4472))
        (PORT d[9] (3868:3868:3868) (4044:4044:4044))
        (PORT d[10] (3091:3091:3091) (3203:3203:3203))
        (PORT d[11] (3036:3036:3036) (3216:3216:3216))
        (PORT d[12] (2642:2642:2642) (2759:2759:2759))
        (PORT clk (3338:3338:3338) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2840:2840:2840))
        (PORT clk (3338:3338:3338) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3394:3394:3394))
        (PORT d[0] (3420:3420:3420) (3461:3461:3461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3504:3504:3504))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3499:3499:3499))
        (PORT d[1] (3538:3538:3538) (3499:3499:3499))
        (PORT d[2] (3538:3538:3538) (3499:3499:3499))
        (PORT d[3] (3453:3453:3453) (3412:3412:3412))
        (PORT d[4] (3538:3538:3538) (3499:3499:3499))
        (PORT d[5] (3523:3523:3523) (3469:3469:3469))
        (PORT d[6] (3523:3523:3523) (3469:3469:3469))
        (PORT d[7] (3523:3523:3523) (3469:3469:3469))
        (PORT d[8] (3523:3523:3523) (3469:3469:3469))
        (PORT d[9] (3523:3523:3523) (3469:3469:3469))
        (PORT d[10] (3523:3523:3523) (3469:3469:3469))
        (PORT d[11] (3523:3523:3523) (3469:3469:3469))
        (PORT d[12] (3523:3523:3523) (3469:3469:3469))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2542:2542:2542))
        (PORT clk (3089:3089:3089) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2476:2476:2476))
        (PORT d[1] (3075:3075:3075) (3247:3247:3247))
        (PORT d[2] (2256:2256:2256) (2367:2367:2367))
        (PORT d[3] (3345:3345:3345) (3486:3486:3486))
        (PORT d[4] (2223:2223:2223) (2331:2331:2331))
        (PORT d[5] (2223:2223:2223) (2260:2260:2260))
        (PORT d[6] (2909:2909:2909) (3017:3017:3017))
        (PORT d[7] (2215:2215:2215) (2258:2258:2258))
        (PORT d[8] (3714:3714:3714) (3861:3861:3861))
        (PORT d[9] (2405:2405:2405) (2529:2529:2529))
        (PORT d[10] (2213:2213:2213) (2287:2287:2287))
        (PORT d[11] (2570:2570:2570) (2653:2653:2653))
        (PORT d[12] (3556:3556:3556) (3627:3627:3627))
        (PORT clk (3085:3085:3085) (3185:3185:3185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (1889:1889:1889))
        (PORT clk (3085:3085:3085) (3185:3185:3185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3189:3189:3189))
        (PORT d[0] (2624:2624:2624) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3190:3190:3190))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3190:3190:3190))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3190:3190:3190))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3190:3190:3190))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7421:7421:7421) (7252:7252:7252))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7412:7412:7412) (7247:7247:7247))
        (PORT d[1] (7412:7412:7412) (7247:7247:7247))
        (PORT d[2] (7412:7412:7412) (7247:7247:7247))
        (PORT d[3] (7346:7346:7346) (7171:7171:7171))
        (PORT d[4] (7412:7412:7412) (7247:7247:7247))
        (PORT d[5] (7391:7391:7391) (7237:7237:7237))
        (PORT d[6] (7391:7391:7391) (7237:7237:7237))
        (PORT d[7] (7391:7391:7391) (7237:7237:7237))
        (PORT d[8] (7391:7391:7391) (7237:7237:7237))
        (PORT d[9] (7391:7391:7391) (7237:7237:7237))
        (PORT d[10] (7391:7391:7391) (7237:7237:7237))
        (PORT d[11] (7391:7391:7391) (7237:7237:7237))
        (PORT d[12] (7391:7391:7391) (7237:7237:7237))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3157:3157:3157))
        (PORT clk (3059:3059:3059) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2536:2536:2536))
        (PORT d[1] (3070:3070:3070) (3259:3259:3259))
        (PORT d[2] (2369:2369:2369) (2522:2522:2522))
        (PORT d[3] (2607:2607:2607) (2728:2728:2728))
        (PORT d[4] (3403:3403:3403) (3579:3579:3579))
        (PORT d[5] (3188:3188:3188) (3253:3253:3253))
        (PORT d[6] (2897:2897:2897) (3005:3005:3005))
        (PORT d[7] (3338:3338:3338) (3468:3468:3468))
        (PORT d[8] (2832:2832:2832) (2903:2903:2903))
        (PORT d[9] (2819:2819:2819) (3034:3034:3034))
        (PORT d[10] (4049:4049:4049) (4198:4198:4198))
        (PORT d[11] (2879:2879:2879) (3018:3018:3018))
        (PORT d[12] (3386:3386:3386) (3535:3535:3535))
        (PORT clk (3055:3055:3055) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2641:2641:2641))
        (PORT clk (3055:3055:3055) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3059:3059:3059) (3100:3100:3100))
        (PORT d[0] (3364:3364:3364) (3317:3317:3317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3060:3060:3060) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5799:5799:5799) (5760:5760:5760))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5790:5790:5790) (5755:5755:5755))
        (PORT d[1] (5790:5790:5790) (5755:5755:5755))
        (PORT d[2] (5790:5790:5790) (5755:5755:5755))
        (PORT d[3] (4125:4125:4125) (4090:4090:4090))
        (PORT d[4] (5790:5790:5790) (5755:5755:5755))
        (PORT d[5] (5424:5424:5424) (5390:5390:5390))
        (PORT d[6] (5424:5424:5424) (5390:5390:5390))
        (PORT d[7] (5424:5424:5424) (5390:5390:5390))
        (PORT d[8] (5424:5424:5424) (5390:5390:5390))
        (PORT d[9] (5424:5424:5424) (5390:5390:5390))
        (PORT d[10] (5424:5424:5424) (5390:5390:5390))
        (PORT d[11] (5424:5424:5424) (5390:5390:5390))
        (PORT d[12] (5424:5424:5424) (5390:5390:5390))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1769:1769:1769))
        (PORT datab (1441:1441:1441) (1525:1525:1525))
        (PORT datac (1960:1960:1960) (1978:1978:1978))
        (PORT datad (1668:1668:1668) (1687:1687:1687))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2840:2840:2840))
        (PORT clk (3452:3452:3452) (3459:3459:3459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (4131:4131:4131))
        (PORT d[1] (3081:3081:3081) (3240:3240:3240))
        (PORT d[2] (3524:3524:3524) (3790:3790:3790))
        (PORT d[3] (3271:3271:3271) (3379:3379:3379))
        (PORT d[4] (3518:3518:3518) (3747:3747:3747))
        (PORT d[5] (3798:3798:3798) (3955:3955:3955))
        (PORT d[6] (3450:3450:3450) (3669:3669:3669))
        (PORT d[7] (3440:3440:3440) (3603:3603:3603))
        (PORT d[8] (4018:4018:4018) (4177:4177:4177))
        (PORT d[9] (3902:3902:3902) (4133:4133:4133))
        (PORT d[10] (3155:3155:3155) (3272:3272:3272))
        (PORT d[11] (2965:2965:2965) (3146:3146:3146))
        (PORT d[12] (3586:3586:3586) (3718:3718:3718))
        (PORT clk (3448:3448:3448) (3455:3455:3455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2583:2583:2583) (2636:2636:2636))
        (PORT clk (3448:3448:3448) (3455:3455:3455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3459:3459:3459))
        (PORT d[0] (3475:3475:3475) (3482:3482:3482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3460:3460:3460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3460:3460:3460))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3460:3460:3460))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3460:3460:3460))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4781:4781:4781) (4712:4712:4712))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4772:4772:4772) (4707:4707:4707))
        (PORT d[1] (4772:4772:4772) (4707:4707:4707))
        (PORT d[2] (4772:4772:4772) (4707:4707:4707))
        (PORT d[3] (4726:4726:4726) (4645:4645:4645))
        (PORT d[4] (4772:4772:4772) (4707:4707:4707))
        (PORT d[5] (4542:4542:4542) (4489:4489:4489))
        (PORT d[6] (4542:4542:4542) (4489:4489:4489))
        (PORT d[7] (4542:4542:4542) (4489:4489:4489))
        (PORT d[8] (4542:4542:4542) (4489:4489:4489))
        (PORT d[9] (4542:4542:4542) (4489:4489:4489))
        (PORT d[10] (4542:4542:4542) (4489:4489:4489))
        (PORT d[11] (4542:4542:4542) (4489:4489:4489))
        (PORT d[12] (4542:4542:4542) (4489:4489:4489))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2063:2063:2063) (2047:2047:2047))
        (PORT datab (1447:1447:1447) (1531:1531:1531))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1787:1787:1787) (1800:1800:1800))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (3099:3099:3099))
        (PORT clk (3261:3261:3261) (3291:3291:3291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3529:3529:3529) (3738:3738:3738))
        (PORT d[1] (2385:2385:2385) (2541:2541:2541))
        (PORT d[2] (3923:3923:3923) (4160:4160:4160))
        (PORT d[3] (2873:2873:2873) (2971:2971:2971))
        (PORT d[4] (3126:3126:3126) (3330:3330:3330))
        (PORT d[5] (4057:4057:4057) (4261:4261:4261))
        (PORT d[6] (4028:4028:4028) (4185:4185:4185))
        (PORT d[7] (3540:3540:3540) (3715:3715:3715))
        (PORT d[8] (2991:2991:2991) (3163:3163:3163))
        (PORT d[9] (3536:3536:3536) (3719:3719:3719))
        (PORT d[10] (3139:3139:3139) (3254:3254:3254))
        (PORT d[11] (3057:3057:3057) (3239:3239:3239))
        (PORT d[12] (2300:2300:2300) (2423:2423:2423))
        (PORT clk (3257:3257:3257) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2742:2742:2742))
        (PORT clk (3257:3257:3257) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3261:3261:3261) (3291:3291:3291))
        (PORT d[0] (2921:2921:2921) (2888:2888:2888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3262:3262:3262) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3262:3262:3262) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3262:3262:3262) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3262:3262:3262) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7188:7188:7188) (7102:7102:7102))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7179:7179:7179) (7097:7097:7097))
        (PORT d[1] (7179:7179:7179) (7097:7097:7097))
        (PORT d[2] (7179:7179:7179) (7097:7097:7097))
        (PORT d[3] (7125:7125:7125) (7038:7038:7038))
        (PORT d[4] (7179:7179:7179) (7097:7097:7097))
        (PORT d[5] (7174:7174:7174) (7088:7088:7088))
        (PORT d[6] (7174:7174:7174) (7088:7088:7088))
        (PORT d[7] (7174:7174:7174) (7088:7088:7088))
        (PORT d[8] (7174:7174:7174) (7088:7088:7088))
        (PORT d[9] (7174:7174:7174) (7088:7088:7088))
        (PORT d[10] (7174:7174:7174) (7088:7088:7088))
        (PORT d[11] (7174:7174:7174) (7088:7088:7088))
        (PORT d[12] (7174:7174:7174) (7088:7088:7088))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3415:3415:3415))
        (PORT clk (3326:3326:3326) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3544:3544:3544) (3744:3744:3744))
        (PORT d[1] (2695:2695:2695) (2837:2837:2837))
        (PORT d[2] (3887:3887:3887) (4121:4121:4121))
        (PORT d[3] (2906:2906:2906) (3017:3017:3017))
        (PORT d[4] (2771:2771:2771) (2975:2975:2975))
        (PORT d[5] (4039:4039:4039) (4242:4242:4242))
        (PORT d[6] (3696:3696:3696) (3862:3862:3862))
        (PORT d[7] (3533:3533:3533) (3707:3707:3707))
        (PORT d[8] (4412:4412:4412) (4567:4567:4567))
        (PORT d[9] (3527:3527:3527) (3708:3708:3708))
        (PORT d[10] (4480:4480:4480) (4628:4628:4628))
        (PORT d[11] (3038:3038:3038) (3192:3192:3192))
        (PORT d[12] (2534:2534:2534) (2646:2646:2646))
        (PORT clk (3322:3322:3322) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2670:2670:2670))
        (PORT clk (3322:3322:3322) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3326:3326:3326) (3354:3354:3354))
        (PORT d[0] (2937:2937:2937) (2978:2978:2978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6856:6856:6856) (6783:6783:6783))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6847:6847:6847) (6778:6778:6778))
        (PORT d[1] (6847:6847:6847) (6778:6778:6778))
        (PORT d[2] (6847:6847:6847) (6778:6778:6778))
        (PORT d[3] (6812:6812:6812) (6718:6718:6718))
        (PORT d[4] (6847:6847:6847) (6778:6778:6778))
        (PORT d[5] (6853:6853:6853) (6776:6776:6776))
        (PORT d[6] (6853:6853:6853) (6776:6776:6776))
        (PORT d[7] (6853:6853:6853) (6776:6776:6776))
        (PORT d[8] (6853:6853:6853) (6776:6776:6776))
        (PORT d[9] (6853:6853:6853) (6776:6776:6776))
        (PORT d[10] (6853:6853:6853) (6776:6776:6776))
        (PORT d[11] (6853:6853:6853) (6776:6776:6776))
        (PORT d[12] (6853:6853:6853) (6776:6776:6776))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (2989:2989:2989))
        (PORT clk (3349:3349:3349) (3369:3369:3369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4029:4029:4029) (4143:4143:4143))
        (PORT d[1] (3411:3411:3411) (3594:3594:3594))
        (PORT d[2] (2757:2757:2757) (2907:2907:2907))
        (PORT d[3] (2563:2563:2563) (2667:2667:2667))
        (PORT d[4] (3156:3156:3156) (3352:3352:3352))
        (PORT d[5] (3957:3957:3957) (4064:4064:4064))
        (PORT d[6] (2819:2819:2819) (2920:2920:2920))
        (PORT d[7] (2670:2670:2670) (2806:2806:2806))
        (PORT d[8] (3553:3553:3553) (3662:3662:3662))
        (PORT d[9] (2506:2506:2506) (2685:2685:2685))
        (PORT d[10] (3378:3378:3378) (3532:3532:3532))
        (PORT d[11] (2631:2631:2631) (2778:2778:2778))
        (PORT d[12] (2677:2677:2677) (2830:2830:2830))
        (PORT clk (3345:3345:3345) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2504:2504:2504))
        (PORT clk (3345:3345:3345) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3349:3349:3349) (3369:3369:3369))
        (PORT d[0] (3180:3180:3180) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3370:3370:3370))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3370:3370:3370))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3370:3370:3370))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3370:3370:3370))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5420:5420:5420) (5381:5381:5381))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5411:5411:5411) (5376:5376:5376))
        (PORT d[1] (5411:5411:5411) (5376:5376:5376))
        (PORT d[2] (5411:5411:5411) (5376:5376:5376))
        (PORT d[3] (4968:4968:4968) (4920:4920:4920))
        (PORT d[4] (5411:5411:5411) (5376:5376:5376))
        (PORT d[5] (4714:4714:4714) (4682:4682:4682))
        (PORT d[6] (4714:4714:4714) (4682:4682:4682))
        (PORT d[7] (4714:4714:4714) (4682:4682:4682))
        (PORT d[8] (4714:4714:4714) (4682:4682:4682))
        (PORT d[9] (4714:4714:4714) (4682:4682:4682))
        (PORT d[10] (4714:4714:4714) (4682:4682:4682))
        (PORT d[11] (4714:4714:4714) (4682:4682:4682))
        (PORT d[12] (4714:4714:4714) (4682:4682:4682))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3237:3237:3237))
        (PORT clk (3385:3385:3385) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3504:3504:3504))
        (PORT d[1] (3047:3047:3047) (3233:3233:3233))
        (PORT d[2] (2418:2418:2418) (2576:2576:2576))
        (PORT d[3] (2950:2950:2950) (3069:3069:3069))
        (PORT d[4] (3509:3509:3509) (3699:3699:3699))
        (PORT d[5] (4303:4303:4303) (4403:4403:4403))
        (PORT d[6] (2875:2875:2875) (2980:2980:2980))
        (PORT d[7] (3005:3005:3005) (3139:3139:3139))
        (PORT d[8] (2783:2783:2783) (2850:2850:2850))
        (PORT d[9] (2859:2859:2859) (3077:3077:3077))
        (PORT d[10] (3727:3727:3727) (3884:3884:3884))
        (PORT d[11] (2266:2266:2266) (2412:2412:2412))
        (PORT d[12] (3037:3037:3037) (3189:3189:3189))
        (PORT clk (3381:3381:3381) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2502:2502:2502))
        (PORT clk (3381:3381:3381) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3433:3433:3433))
        (PORT d[0] (3089:3089:3089) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5779:5779:5779) (5737:5737:5737))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5770:5770:5770) (5732:5732:5732))
        (PORT d[1] (5770:5770:5770) (5732:5732:5732))
        (PORT d[2] (5770:5770:5770) (5732:5732:5732))
        (PORT d[3] (5331:5331:5331) (5281:5281:5281))
        (PORT d[4] (5770:5770:5770) (5732:5732:5732))
        (PORT d[5] (5460:5460:5460) (5427:5427:5427))
        (PORT d[6] (5460:5460:5460) (5427:5427:5427))
        (PORT d[7] (5460:5460:5460) (5427:5427:5427))
        (PORT d[8] (5460:5460:5460) (5427:5427:5427))
        (PORT d[9] (5460:5460:5460) (5427:5427:5427))
        (PORT d[10] (5460:5460:5460) (5427:5427:5427))
        (PORT d[11] (5460:5460:5460) (5427:5427:5427))
        (PORT d[12] (5460:5460:5460) (5427:5427:5427))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4596:4596:4596) (4623:4623:4623))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2214:2214:2214) (2340:2340:2340))
        (PORT datab (2330:2330:2330) (2424:2424:2424))
        (PORT datac (1060:1060:1060) (1047:1047:1047))
        (PORT datad (682:682:682) (670:670:670))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1768:1768:1768) (1770:1770:1770))
        (PORT datab (2017:2017:2017) (2022:2022:2022))
        (PORT datac (1822:1822:1822) (1844:1844:1844))
        (PORT datad (1313:1313:1313) (1304:1304:1304))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1773:1773:1773) (1761:1761:1761))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3364:3364:3364))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1881:1881:1881) (1929:1929:1929))
        (PORT sload (2382:2382:2382) (2429:2429:2429))
        (PORT ena (2290:2290:2290) (2343:2343:2343))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1088:1088:1088) (1114:1114:1114))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1079:1079:1079) (1107:1107:1107))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1651:1651:1651) (1698:1698:1698))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1700:1700:1700))
        (PORT datab (461:461:461) (525:525:525))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1701:1701:1701))
        (PORT datab (305:305:305) (388:388:388))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2085:2085:2085) (2039:2039:2039))
        (PORT datab (1100:1100:1100) (1100:1100:1100))
        (PORT datac (1056:1056:1056) (1057:1057:1057))
        (PORT datad (1181:1181:1181) (1145:1145:1145))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (838:838:838))
        (PORT datab (856:856:856) (910:910:910))
        (PORT datad (779:779:779) (845:845:845))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (506:506:506) (559:559:559))
        (PORT datad (776:776:776) (842:842:842))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (896:896:896))
        (PORT datab (703:703:703) (736:736:736))
        (PORT datac (736:736:736) (796:796:796))
        (PORT datad (767:767:767) (817:817:817))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (868:868:868))
        (PORT datab (1303:1303:1303) (1312:1312:1312))
        (PORT datac (739:739:739) (800:800:800))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datac (761:761:761) (806:806:806))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (676:676:676))
        (PORT datab (1412:1412:1412) (1453:1453:1453))
        (PORT datac (809:809:809) (881:881:881))
        (PORT datad (211:211:211) (240:240:240))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2640:2640:2640))
        (PORT asdata (1674:1674:1674) (1626:1626:1626))
        (PORT ena (2373:2373:2373) (2246:2246:2246))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2070:2070:2070))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1336:1336:1336) (1285:1285:1285))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2498:2498:2498))
        (PORT asdata (1455:1455:1455) (1434:1434:1434))
        (PORT ena (1615:1615:1615) (1535:1535:1535))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1090:1090:1090))
        (PORT datab (839:839:839) (901:901:901))
        (PORT datad (754:754:754) (807:807:807))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2633:2633:2633))
        (PORT asdata (1455:1455:1455) (1433:1433:1433))
        (PORT ena (2565:2565:2565) (2473:2473:2473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1519:1519:1519))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (790:790:790) (857:857:857))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (2813:2813:2813))
        (PORT asdata (1448:1448:1448) (1426:1426:1426))
        (PORT ena (2195:2195:2195) (2107:2107:2107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2661:2661:2661))
        (PORT asdata (1424:1424:1424) (1403:1403:1403))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2580:2580:2580))
        (PORT asdata (1450:1450:1450) (1428:1428:1428))
        (PORT ena (2085:2085:2085) (2023:2023:2023))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2266:2266:2266))
        (PORT asdata (1422:1422:1422) (1400:1400:1400))
        (PORT ena (1324:1324:1324) (1273:1273:1273))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (723:723:723))
        (PORT datab (1247:1247:1247) (1268:1268:1268))
        (PORT datad (745:745:745) (800:800:800))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (895:895:895))
        (PORT datab (498:498:498) (549:549:549))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (654:654:654))
        (PORT datab (1582:1582:1582) (1590:1590:1590))
        (PORT datad (641:641:641) (618:618:618))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (768:768:768))
        (PORT datab (757:757:757) (817:817:817))
        (PORT datac (1057:1057:1057) (1118:1118:1118))
        (PORT datad (1087:1087:1087) (1126:1126:1126))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1233:1233:1233))
        (PORT datab (1145:1145:1145) (1170:1170:1170))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (522:522:522))
        (PORT datab (790:790:790) (855:855:855))
        (PORT datad (558:558:558) (645:645:645))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (701:701:701))
        (PORT datab (708:708:708) (733:733:733))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (844:844:844))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (2247:2247:2247) (2211:2211:2211))
        (PORT datad (1181:1181:1181) (1131:1131:1131))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (579:579:579))
        (PORT datab (1203:1203:1203) (1247:1247:1247))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2856:2856:2856))
        (PORT asdata (1563:1563:1563) (1534:1534:1534))
        (PORT ena (2852:2852:2852) (2741:2741:2741))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2633:2633:2633))
        (PORT asdata (1580:1580:1580) (1546:1546:1546))
        (PORT ena (2565:2565:2565) (2473:2473:2473))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (945:945:945) (924:924:924))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2255:2255:2255))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1890:1890:1890) (1812:1812:1812))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2498:2498:2498))
        (PORT asdata (1580:1580:1580) (1546:1546:1546))
        (PORT ena (1615:1615:1615) (1535:1535:1535))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (528:528:528))
        (PORT datab (846:846:846) (899:899:899))
        (PORT datac (254:254:254) (333:333:333))
        (PORT datad (776:776:776) (809:809:809))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1352:1352:1352))
        (PORT datab (845:845:845) (898:898:898))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (2813:2813:2813))
        (PORT asdata (1376:1376:1376) (1357:1357:1357))
        (PORT ena (2195:2195:2195) (2107:2107:2107))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2661:2661:2661))
        (PORT asdata (1376:1376:1376) (1372:1372:1372))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2266:2266:2266))
        (PORT asdata (1375:1375:1375) (1371:1371:1371))
        (PORT ena (1324:1324:1324) (1273:1273:1273))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2580:2580:2580))
        (PORT asdata (1376:1376:1376) (1357:1357:1357))
        (PORT ena (2085:2085:2085) (2023:2023:2023))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (917:917:917))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (676:676:676) (717:717:717))
        (PORT datad (742:742:742) (794:794:794))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (917:917:917))
        (PORT datab (501:501:501) (551:551:551))
        (PORT datad (370:370:370) (374:374:374))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (846:846:846))
        (PORT datab (1203:1203:1203) (1246:1246:1246))
        (PORT datac (717:717:717) (723:723:723))
        (PORT datad (974:974:974) (940:940:940))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (578:578:578))
        (PORT datab (1204:1204:1204) (1248:1248:1248))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (529:529:529))
        (PORT datab (834:834:834) (895:895:895))
        (PORT datad (756:756:756) (809:809:809))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (770:770:770))
        (PORT datab (518:518:518) (583:583:583))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (897:897:897))
        (PORT datab (713:713:713) (748:748:748))
        (PORT datad (746:746:746) (801:801:801))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (423:423:423))
        (PORT datab (810:810:810) (872:872:872))
        (PORT datad (660:660:660) (690:690:690))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (407:407:407) (417:417:417))
        (PORT datad (368:368:368) (370:370:370))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (643:643:643))
        (PORT datab (780:780:780) (778:778:778))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (739:739:739))
        (PORT datab (658:658:658) (645:645:645))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (680:680:680))
        (PORT datab (973:973:973) (942:942:942))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (926:926:926))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1374:1374:1374) (1413:1413:1413))
        (PORT datad (583:583:583) (570:570:570))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1416:1416:1416))
        (PORT datab (244:244:244) (281:281:281))
        (PORT datac (395:395:395) (397:397:397))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1875:1875:1875))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2267:2267:2267) (2246:2246:2246))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2417:2417:2417))
        (PORT asdata (1687:1687:1687) (1702:1702:1702))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3175:3175:3175) (3248:3248:3248))
        (PORT clk (3118:3118:3118) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3515:3515:3515))
        (PORT d[1] (3025:3025:3025) (3193:3193:3193))
        (PORT d[2] (2277:2277:2277) (2419:2419:2419))
        (PORT d[3] (4063:4063:4063) (4239:4239:4239))
        (PORT d[4] (1919:1919:1919) (2033:2033:2033))
        (PORT d[5] (3259:3259:3259) (3336:3336:3336))
        (PORT d[6] (2505:2505:2505) (2581:2581:2581))
        (PORT d[7] (2533:2533:2533) (2573:2573:2573))
        (PORT d[8] (3355:3355:3355) (3508:3508:3508))
        (PORT d[9] (2403:2403:2403) (2529:2529:2529))
        (PORT d[10] (2496:2496:2496) (2559:2559:2559))
        (PORT d[11] (2543:2543:2543) (2623:2623:2623))
        (PORT d[12] (3555:3555:3555) (3626:3626:3626))
        (PORT clk (3114:3114:3114) (3126:3126:3126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (1977:1977:1977))
        (PORT clk (3114:3114:3114) (3126:3126:3126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3118:3118:3118) (3130:3130:3130))
        (PORT d[0] (2718:2718:2718) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3131:3131:3131))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3131:3131:3131))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3131:3131:3131))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3119:3119:3119) (3131:3131:3131))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7391:7391:7391) (7217:7217:7217))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7382:7382:7382) (7212:7212:7212))
        (PORT d[1] (7382:7382:7382) (7212:7212:7212))
        (PORT d[2] (7382:7382:7382) (7212:7212:7212))
        (PORT d[3] (7007:7007:7007) (6838:6838:6838))
        (PORT d[4] (7382:7382:7382) (7212:7212:7212))
        (PORT d[5] (7041:7041:7041) (6882:6882:6882))
        (PORT d[6] (7041:7041:7041) (6882:6882:6882))
        (PORT d[7] (7041:7041:7041) (6882:6882:6882))
        (PORT d[8] (7041:7041:7041) (6882:6882:6882))
        (PORT d[9] (7041:7041:7041) (6882:6882:6882))
        (PORT d[10] (7041:7041:7041) (6882:6882:6882))
        (PORT d[11] (7041:7041:7041) (6882:6882:6882))
        (PORT d[12] (7041:7041:7041) (6882:6882:6882))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2071:2071:2071))
        (PORT clk (2855:2855:2855) (2926:2926:2926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2158:2158:2158))
        (PORT d[1] (2659:2659:2659) (2823:2823:2823))
        (PORT d[2] (2271:2271:2271) (2383:2383:2383))
        (PORT d[3] (3285:3285:3285) (3424:3424:3424))
        (PORT d[4] (3048:3048:3048) (3257:3257:3257))
        (PORT d[5] (2191:2191:2191) (2225:2225:2225))
        (PORT d[6] (2517:2517:2517) (2594:2594:2594))
        (PORT d[7] (2191:2191:2191) (2236:2236:2236))
        (PORT d[8] (3682:3682:3682) (3828:3828:3828))
        (PORT d[9] (2047:2047:2047) (2179:2179:2179))
        (PORT d[10] (2503:2503:2503) (2570:2570:2570))
        (PORT d[11] (2128:2128:2128) (2229:2229:2229))
        (PORT d[12] (2215:2215:2215) (2316:2316:2316))
        (PORT clk (2851:2851:2851) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1612:1612:1612))
        (PORT clk (2851:2851:2851) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2855:2855:2855) (2926:2926:2926))
        (PORT d[0] (2989:2989:2989) (2897:2897:2897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2856:2856:2856) (2927:2927:2927))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7398:7398:7398) (7224:7224:7224))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7389:7389:7389) (7219:7219:7219))
        (PORT d[1] (7389:7389:7389) (7219:7219:7219))
        (PORT d[2] (7389:7389:7389) (7219:7219:7219))
        (PORT d[3] (7359:7359:7359) (7191:7191:7191))
        (PORT d[4] (7389:7389:7389) (7219:7219:7219))
        (PORT d[5] (7392:7392:7392) (7238:7238:7238))
        (PORT d[6] (7392:7392:7392) (7238:7238:7238))
        (PORT d[7] (7392:7392:7392) (7238:7238:7238))
        (PORT d[8] (7392:7392:7392) (7238:7238:7238))
        (PORT d[9] (7392:7392:7392) (7238:7238:7238))
        (PORT d[10] (7392:7392:7392) (7238:7238:7238))
        (PORT d[11] (7392:7392:7392) (7238:7238:7238))
        (PORT d[12] (7392:7392:7392) (7238:7238:7238))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1588:1588:1588))
        (PORT clk (2902:2902:2902) (2978:2978:2978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1824:1824:1824))
        (PORT d[1] (1773:1773:1773) (1815:1815:1815))
        (PORT d[2] (1920:1920:1920) (2031:2031:2031))
        (PORT d[3] (2935:2935:2935) (3079:3079:3079))
        (PORT d[4] (3035:3035:3035) (3241:3241:3241))
        (PORT d[5] (1838:1838:1838) (1874:1874:1874))
        (PORT d[6] (2474:2474:2474) (2550:2550:2550))
        (PORT d[7] (2187:2187:2187) (2232:2232:2232))
        (PORT d[8] (1639:1639:1639) (1657:1657:1657))
        (PORT d[9] (2745:2745:2745) (2870:2870:2870))
        (PORT d[10] (2948:2948:2948) (3026:3026:3026))
        (PORT d[11] (2250:2250:2250) (2358:2358:2358))
        (PORT d[12] (2231:2231:2231) (2299:2299:2299))
        (PORT clk (2898:2898:2898) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (1982:1982:1982))
        (PORT clk (2898:2898:2898) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2902:2902:2902) (2978:2978:2978))
        (PORT d[0] (2406:2406:2406) (2346:2346:2346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2903:2903:2903) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8039:8039:8039) (7867:7867:7867))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8030:8030:8030) (7862:7862:7862))
        (PORT d[1] (8030:8030:8030) (7862:7862:7862))
        (PORT d[2] (8030:8030:8030) (7862:7862:7862))
        (PORT d[3] (7974:7974:7974) (7798:7798:7798))
        (PORT d[4] (8030:8030:8030) (7862:7862:7862))
        (PORT d[5] (4522:4522:4522) (4407:4407:4407))
        (PORT d[6] (4522:4522:4522) (4407:4407:4407))
        (PORT d[7] (4522:4522:4522) (4407:4407:4407))
        (PORT d[8] (4522:4522:4522) (4407:4407:4407))
        (PORT d[9] (4522:4522:4522) (4407:4407:4407))
        (PORT d[10] (4522:4522:4522) (4407:4407:4407))
        (PORT d[11] (4522:4522:4522) (4407:4407:4407))
        (PORT d[12] (4522:4522:4522) (4407:4407:4407))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1537:1537:1537))
        (PORT datab (1460:1460:1460) (1511:1511:1511))
        (PORT datac (1046:1046:1046) (1032:1032:1032))
        (PORT datad (1051:1051:1051) (1026:1026:1026))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2225:2225:2225))
        (PORT clk (3552:3552:3552) (3527:3527:3527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3189:3189:3189))
        (PORT d[1] (2939:2939:2939) (3115:3115:3115))
        (PORT d[2] (2278:2278:2278) (2415:2415:2415))
        (PORT d[3] (3386:3386:3386) (3576:3576:3576))
        (PORT d[4] (2652:2652:2652) (2817:2817:2817))
        (PORT d[5] (3143:3143:3143) (3211:3211:3211))
        (PORT d[6] (2585:2585:2585) (2700:2700:2700))
        (PORT d[7] (3373:3373:3373) (3559:3559:3559))
        (PORT d[8] (2979:2979:2979) (3127:3127:3127))
        (PORT d[9] (2699:2699:2699) (2844:2844:2844))
        (PORT d[10] (2572:2572:2572) (2637:2637:2637))
        (PORT d[11] (2474:2474:2474) (2603:2603:2603))
        (PORT d[12] (2963:2963:2963) (3083:3083:3083))
        (PORT clk (3548:3548:3548) (3523:3523:3523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2504:2504:2504))
        (PORT clk (3548:3548:3548) (3523:3523:3523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3552:3552:3552) (3527:3527:3527))
        (PORT d[0] (3250:3250:3250) (3210:3210:3210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3553:3553:3553) (3528:3528:3528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3553:3553:3553) (3528:3528:3528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3553:3553:3553) (3528:3528:3528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3553:3553:3553) (3528:3528:3528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5677:5677:5677) (5529:5529:5529))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5668:5668:5668) (5524:5524:5524))
        (PORT d[1] (5668:5668:5668) (5524:5524:5524))
        (PORT d[2] (5668:5668:5668) (5524:5524:5524))
        (PORT d[3] (5912:5912:5912) (5748:5748:5748))
        (PORT d[4] (5668:5668:5668) (5524:5524:5524))
        (PORT d[5] (6081:6081:6081) (5939:5939:5939))
        (PORT d[6] (6081:6081:6081) (5939:5939:5939))
        (PORT d[7] (6081:6081:6081) (5939:5939:5939))
        (PORT d[8] (6081:6081:6081) (5939:5939:5939))
        (PORT d[9] (6081:6081:6081) (5939:5939:5939))
        (PORT d[10] (6081:6081:6081) (5939:5939:5939))
        (PORT d[11] (6081:6081:6081) (5939:5939:5939))
        (PORT d[12] (6081:6081:6081) (5939:5939:5939))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1730:1730:1730))
        (PORT datab (2123:2123:2123) (2129:2129:2129))
        (PORT datac (1074:1074:1074) (1072:1072:1072))
        (PORT datad (2046:2046:2046) (2067:2067:2067))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1586:1586:1586))
        (PORT clk (2591:2591:2591) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2280:2280:2280))
        (PORT d[1] (1436:1436:1436) (1484:1484:1484))
        (PORT d[2] (2245:2245:2245) (2347:2347:2347))
        (PORT d[3] (2998:2998:2998) (3143:3143:3143))
        (PORT d[4] (2263:2263:2263) (2353:2353:2353))
        (PORT d[5] (1458:1458:1458) (1504:1504:1504))
        (PORT d[6] (2474:2474:2474) (2552:2552:2552))
        (PORT d[7] (1507:1507:1507) (1555:1555:1555))
        (PORT d[8] (1601:1601:1601) (1621:1621:1621))
        (PORT d[9] (2826:2826:2826) (2971:2971:2971))
        (PORT d[10] (2930:2930:2930) (3003:3003:3003))
        (PORT d[11] (2644:2644:2644) (2756:2756:2756))
        (PORT d[12] (2199:2199:2199) (2261:2261:2261))
        (PORT clk (2587:2587:2587) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1359:1359:1359))
        (PORT clk (2587:2587:2587) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2669:2669:2669))
        (PORT d[0] (2039:2039:2039) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2592:2592:2592) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2592:2592:2592) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2592:2592:2592) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2592:2592:2592) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4422:4422:4422) (4288:4288:4288))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4413:4413:4413) (4283:4283:4283))
        (PORT d[1] (4413:4413:4413) (4283:4283:4283))
        (PORT d[2] (4413:4413:4413) (4283:4283:4283))
        (PORT d[3] (8038:8038:8038) (7865:7865:7865))
        (PORT d[4] (4413:4413:4413) (4283:4283:4283))
        (PORT d[5] (4481:4481:4481) (4353:4353:4353))
        (PORT d[6] (4481:4481:4481) (4353:4353:4353))
        (PORT d[7] (4481:4481:4481) (4353:4353:4353))
        (PORT d[8] (4481:4481:4481) (4353:4353:4353))
        (PORT d[9] (4481:4481:4481) (4353:4353:4353))
        (PORT d[10] (4481:4481:4481) (4353:4353:4353))
        (PORT d[11] (4481:4481:4481) (4353:4353:4353))
        (PORT d[12] (4481:4481:4481) (4353:4353:4353))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2579:2579:2579))
        (PORT clk (3298:3298:3298) (3340:3340:3340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3169:3169:3169))
        (PORT d[1] (2682:2682:2682) (2848:2848:2848))
        (PORT d[2] (2271:2271:2271) (2407:2407:2407))
        (PORT d[3] (3374:3374:3374) (3564:3564:3564))
        (PORT d[4] (2658:2658:2658) (2822:2822:2822))
        (PORT d[5] (2561:2561:2561) (2651:2651:2651))
        (PORT d[6] (2785:2785:2785) (2877:2877:2877))
        (PORT d[7] (3381:3381:3381) (3564:3564:3564))
        (PORT d[8] (2972:2972:2972) (3120:3120:3120))
        (PORT d[9] (2712:2712:2712) (2859:2859:2859))
        (PORT d[10] (2533:2533:2533) (2594:2594:2594))
        (PORT d[11] (2457:2457:2457) (2585:2585:2585))
        (PORT d[12] (2917:2917:2917) (3044:3044:3044))
        (PORT clk (3294:3294:3294) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2460:2460:2460))
        (PORT clk (3294:3294:3294) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3340:3340:3340))
        (PORT d[0] (3345:3345:3345) (3348:3348:3348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3299:3299:3299) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3299:3299:3299) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3299:3299:3299) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3299:3299:3299) (3341:3341:3341))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6318:6318:6318) (6152:6152:6152))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6309:6309:6309) (6147:6147:6147))
        (PORT d[1] (6309:6309:6309) (6147:6147:6147))
        (PORT d[2] (6309:6309:6309) (6147:6147:6147))
        (PORT d[3] (6562:6562:6562) (6387:6387:6387))
        (PORT d[4] (6309:6309:6309) (6147:6147:6147))
        (PORT d[5] (6650:6650:6650) (6484:6484:6484))
        (PORT d[6] (6650:6650:6650) (6484:6484:6484))
        (PORT d[7] (6650:6650:6650) (6484:6484:6484))
        (PORT d[8] (6650:6650:6650) (6484:6484:6484))
        (PORT d[9] (6650:6650:6650) (6484:6484:6484))
        (PORT d[10] (6650:6650:6650) (6484:6484:6484))
        (PORT d[11] (6650:6650:6650) (6484:6484:6484))
        (PORT d[12] (6650:6650:6650) (6484:6484:6484))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1264:1264:1264))
        (PORT clk (2588:2588:2588) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2251:2251:2251))
        (PORT d[1] (1810:1810:1810) (1856:1856:1856))
        (PORT d[2] (2305:2305:2305) (2410:2410:2410))
        (PORT d[3] (3035:3035:3035) (3182:3182:3182))
        (PORT d[4] (2245:2245:2245) (2333:2333:2333))
        (PORT d[5] (1416:1416:1416) (1452:1452:1452))
        (PORT d[6] (2474:2474:2474) (2552:2552:2552))
        (PORT d[7] (1489:1489:1489) (1534:1534:1534))
        (PORT d[8] (3561:3561:3561) (3633:3633:3633))
        (PORT d[9] (2822:2822:2822) (2960:2960:2960))
        (PORT d[10] (1373:1373:1373) (1403:1403:1403))
        (PORT d[11] (2652:2652:2652) (2766:2766:2766))
        (PORT d[12] (1813:1813:1813) (1881:1881:1881))
        (PORT clk (2584:2584:2584) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1482:1482:1482))
        (PORT clk (2584:2584:2584) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2588:2588:2588) (2662:2662:2662))
        (PORT d[0] (2673:2673:2673) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4815:4815:4815) (4678:4678:4678))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4806:4806:4806) (4673:4673:4673))
        (PORT d[1] (4806:4806:4806) (4673:4673:4673))
        (PORT d[2] (4806:4806:4806) (4673:4673:4673))
        (PORT d[3] (8065:8065:8065) (7893:7893:7893))
        (PORT d[4] (4806:4806:4806) (4673:4673:4673))
        (PORT d[5] (4463:4463:4463) (4336:4336:4336))
        (PORT d[6] (4463:4463:4463) (4336:4336:4336))
        (PORT d[7] (4463:4463:4463) (4336:4336:4336))
        (PORT d[8] (4463:4463:4463) (4336:4336:4336))
        (PORT d[9] (4463:4463:4463) (4336:4336:4336))
        (PORT d[10] (4463:4463:4463) (4336:4336:4336))
        (PORT d[11] (4463:4463:4463) (4336:4336:4336))
        (PORT d[12] (4463:4463:4463) (4336:4336:4336))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1449:1449:1449))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2923:2923:2923))
        (PORT clk (3266:3266:3266) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (3210:3210:3210))
        (PORT d[1] (2680:2680:2680) (2849:2849:2849))
        (PORT d[2] (2306:2306:2306) (2443:2443:2443))
        (PORT d[3] (3359:3359:3359) (3549:3549:3549))
        (PORT d[4] (3053:3053:3053) (3262:3262:3262))
        (PORT d[5] (2911:2911:2911) (2992:2992:2992))
        (PORT d[6] (2967:2967:2967) (3080:3080:3080))
        (PORT d[7] (3731:3731:3731) (3913:3913:3913))
        (PORT d[8] (3009:3009:3009) (3168:3168:3168))
        (PORT d[9] (2746:2746:2746) (2868:2868:2868))
        (PORT d[10] (2524:2524:2524) (2590:2590:2590))
        (PORT d[11] (2940:2940:2940) (3066:3066:3066))
        (PORT d[12] (3173:3173:3173) (3245:3245:3245))
        (PORT clk (3262:3262:3262) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2093:2093:2093))
        (PORT clk (3262:3262:3262) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3266:3266:3266) (3301:3301:3301))
        (PORT d[0] (2782:2782:2782) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3267:3267:3267) (3302:3302:3302))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3267:3267:3267) (3302:3302:3302))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3267:3267:3267) (3302:3302:3302))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3267:3267:3267) (3302:3302:3302))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6704:6704:6704) (6541:6541:6541))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6695:6695:6695) (6536:6536:6536))
        (PORT d[1] (6695:6695:6695) (6536:6536:6536))
        (PORT d[2] (6695:6695:6695) (6536:6536:6536))
        (PORT d[3] (6632:6632:6632) (6463:6463:6463))
        (PORT d[4] (6695:6695:6695) (6536:6536:6536))
        (PORT d[5] (6706:6706:6706) (6553:6553:6553))
        (PORT d[6] (6706:6706:6706) (6553:6553:6553))
        (PORT d[7] (6706:6706:6706) (6553:6553:6553))
        (PORT d[8] (6706:6706:6706) (6553:6553:6553))
        (PORT d[9] (6706:6706:6706) (6553:6553:6553))
        (PORT d[10] (6706:6706:6706) (6553:6553:6553))
        (PORT d[11] (6706:6706:6706) (6553:6553:6553))
        (PORT d[12] (6706:6706:6706) (6553:6553:6553))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1725:1725:1725))
        (PORT datab (1788:1788:1788) (1833:1833:1833))
        (PORT datac (1043:1043:1043) (1029:1029:1029))
        (PORT datad (1656:1656:1656) (1659:1659:1659))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1466:1466:1466))
        (PORT datab (1788:1788:1788) (1833:1833:1833))
        (PORT datac (2161:2161:2161) (2214:2214:2214))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (1481:1481:1481) (1504:1504:1504))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3238:3238:3238))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1039:1039:1039) (1038:1038:1038))
        (PORT sload (1758:1758:1758) (1775:1775:1775))
        (PORT ena (1623:1623:1623) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (PORT datab (1604:1604:1604) (1612:1612:1612))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1695:1695:1695))
        (PORT datab (1230:1230:1230) (1184:1184:1184))
        (PORT datac (676:676:676) (722:722:722))
        (PORT datad (1097:1097:1097) (1118:1118:1118))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (316:316:316))
        (PORT datab (1167:1167:1167) (1215:1215:1215))
        (PORT datac (372:372:372) (388:388:388))
        (PORT datad (1630:1630:1630) (1639:1639:1639))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (313:313:313))
        (PORT datab (1169:1169:1169) (1217:1217:1217))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1357:1357:1357))
        (PORT datab (1601:1601:1601) (1563:1563:1563))
        (PORT datac (1553:1553:1553) (1521:1521:1521))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (783:783:783))
        (PORT datab (1326:1326:1326) (1318:1318:1318))
        (PORT datac (1668:1668:1668) (1627:1627:1627))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|ir\|register\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (762:762:762) (786:786:786))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2052:2052:2052) (2034:2034:2034))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (PORT datab (1123:1123:1123) (1141:1141:1141))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3425:3425:3425))
        (PORT clk (3253:3253:3253) (3295:3295:3295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4063:4063:4063) (4244:4244:4244))
        (PORT d[1] (2633:2633:2633) (2790:2790:2790))
        (PORT d[2] (3514:3514:3514) (3779:3779:3779))
        (PORT d[3] (4197:4197:4197) (4424:4424:4424))
        (PORT d[4] (3838:3838:3838) (4124:4124:4124))
        (PORT d[5] (4046:4046:4046) (4256:4256:4256))
        (PORT d[6] (3742:3742:3742) (3976:3976:3976))
        (PORT d[7] (3371:3371:3371) (3553:3553:3553))
        (PORT d[8] (3191:3191:3191) (3293:3293:3293))
        (PORT d[9] (3952:3952:3952) (4227:4227:4227))
        (PORT d[10] (2753:2753:2753) (2831:2831:2831))
        (PORT d[11] (3270:3270:3270) (3448:3448:3448))
        (PORT d[12] (3418:3418:3418) (3588:3588:3588))
        (PORT clk (3249:3249:3249) (3291:3291:3291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2403:2403:2403))
        (PORT clk (3249:3249:3249) (3291:3291:3291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3295:3295:3295))
        (PORT d[0] (2849:2849:2849) (2834:2834:2834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3254:3254:3254) (3296:3296:3296))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3254:3254:3254) (3296:3296:3296))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3254:3254:3254) (3296:3296:3296))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3254:3254:3254) (3296:3296:3296))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3801:3801:3801) (3679:3679:3679))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3792:3792:3792) (3674:3674:3674))
        (PORT d[1] (3792:3792:3792) (3674:3674:3674))
        (PORT d[2] (3792:3792:3792) (3674:3674:3674))
        (PORT d[3] (4059:4059:4059) (3920:3920:3920))
        (PORT d[4] (3792:3792:3792) (3674:3674:3674))
        (PORT d[5] (4123:4123:4123) (4008:4008:4008))
        (PORT d[6] (4123:4123:4123) (4008:4008:4008))
        (PORT d[7] (4123:4123:4123) (4008:4008:4008))
        (PORT d[8] (4123:4123:4123) (4008:4008:4008))
        (PORT d[9] (4123:4123:4123) (4008:4008:4008))
        (PORT d[10] (4123:4123:4123) (4008:4008:4008))
        (PORT d[11] (4123:4123:4123) (4008:4008:4008))
        (PORT d[12] (4123:4123:4123) (4008:4008:4008))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3440:3440:3440))
        (PORT clk (2920:2920:2920) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3565:3565:3565))
        (PORT d[1] (3006:3006:3006) (3157:3157:3157))
        (PORT d[2] (3892:3892:3892) (4178:4178:4178))
        (PORT d[3] (2903:2903:2903) (3018:3018:3018))
        (PORT d[4] (3525:3525:3525) (3783:3783:3783))
        (PORT d[5] (3151:3151:3151) (3200:3200:3200))
        (PORT d[6] (2056:2056:2056) (2086:2086:2086))
        (PORT d[7] (3017:3017:3017) (3165:3165:3165))
        (PORT d[8] (2857:2857:2857) (2933:2933:2933))
        (PORT d[9] (3195:3195:3195) (3427:3427:3427))
        (PORT d[10] (2066:2066:2066) (2097:2097:2097))
        (PORT d[11] (3084:3084:3084) (3259:3259:3259))
        (PORT d[12] (3429:3429:3429) (3616:3616:3616))
        (PORT clk (2916:2916:2916) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1812:1812:1812))
        (PORT clk (2916:2916:2916) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2920:2920:2920) (3028:3028:3028))
        (PORT d[0] (2489:2489:2489) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2921:2921:2921) (3029:3029:3029))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5554:5554:5554) (5424:5424:5424))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5545:5545:5545) (5419:5419:5419))
        (PORT d[1] (5545:5545:5545) (5419:5419:5419))
        (PORT d[2] (5545:5545:5545) (5419:5419:5419))
        (PORT d[3] (5461:5461:5461) (5322:5322:5322))
        (PORT d[4] (5545:5545:5545) (5419:5419:5419))
        (PORT d[5] (5886:5886:5886) (5732:5732:5732))
        (PORT d[6] (5886:5886:5886) (5732:5732:5732))
        (PORT d[7] (5886:5886:5886) (5732:5732:5732))
        (PORT d[8] (5886:5886:5886) (5732:5732:5732))
        (PORT d[9] (5886:5886:5886) (5732:5732:5732))
        (PORT d[10] (5886:5886:5886) (5732:5732:5732))
        (PORT d[11] (5886:5886:5886) (5732:5732:5732))
        (PORT d[12] (5886:5886:5886) (5732:5732:5732))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2671:2671:2671))
        (PORT clk (3506:3506:3506) (3503:3503:3503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3747:3747:3747))
        (PORT d[1] (2717:2717:2717) (2893:2893:2893))
        (PORT d[2] (4269:4269:4269) (4500:4500:4500))
        (PORT d[3] (2937:2937:2937) (3052:3052:3052))
        (PORT d[4] (3161:3161:3161) (3367:3367:3367))
        (PORT d[5] (4097:4097:4097) (4304:4304:4304))
        (PORT d[6] (3429:3429:3429) (3641:3641:3641))
        (PORT d[7] (3076:3076:3076) (3236:3236:3236))
        (PORT d[8] (4332:4332:4332) (4486:4486:4486))
        (PORT d[9] (3870:3870:3870) (4047:4047:4047))
        (PORT d[10] (3105:3105:3105) (3219:3219:3219))
        (PORT d[11] (3049:3049:3049) (3231:3231:3231))
        (PORT d[12] (2667:2667:2667) (2787:2787:2787))
        (PORT clk (3502:3502:3502) (3499:3499:3499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2306:2306:2306))
        (PORT clk (3502:3502:3502) (3499:3499:3499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3503:3503:3503))
        (PORT d[0] (3381:3381:3381) (3382:3382:3382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3504:3504:3504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3504:3504:3504))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3504:3504:3504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3504:3504:3504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (4104:4104:4104))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4149:4149:4149) (4099:4099:4099))
        (PORT d[1] (4149:4149:4149) (4099:4099:4099))
        (PORT d[2] (4149:4149:4149) (4099:4099:4099))
        (PORT d[3] (4075:4075:4075) (4005:4005:4005))
        (PORT d[4] (4149:4149:4149) (4099:4099:4099))
        (PORT d[5] (3897:3897:3897) (3852:3852:3852))
        (PORT d[6] (3897:3897:3897) (3852:3852:3852))
        (PORT d[7] (3897:3897:3897) (3852:3852:3852))
        (PORT d[8] (3897:3897:3897) (3852:3852:3852))
        (PORT d[9] (3897:3897:3897) (3852:3852:3852))
        (PORT d[10] (3897:3897:3897) (3852:3852:3852))
        (PORT d[11] (3897:3897:3897) (3852:3852:3852))
        (PORT d[12] (3897:3897:3897) (3852:3852:3852))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5040:5040:5040) (5153:5153:5153))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2327:2327:2327))
        (PORT clk (3339:3339:3339) (3358:3358:3358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3286:3286:3286))
        (PORT d[1] (3084:3084:3084) (3258:3258:3258))
        (PORT d[2] (3126:3126:3126) (3280:3280:3280))
        (PORT d[3] (3712:3712:3712) (3894:3894:3894))
        (PORT d[4] (3506:3506:3506) (3693:3693:3693))
        (PORT d[5] (3295:3295:3295) (3404:3404:3404))
        (PORT d[6] (3356:3356:3356) (3564:3564:3564))
        (PORT d[7] (3018:3018:3018) (3150:3150:3150))
        (PORT d[8] (3801:3801:3801) (4004:4004:4004))
        (PORT d[9] (2858:2858:2858) (3072:3072:3072))
        (PORT d[10] (3127:3127:3127) (3205:3205:3205))
        (PORT d[11] (3062:3062:3062) (3246:3246:3246))
        (PORT d[12] (2658:2658:2658) (2801:2801:2801))
        (PORT clk (3335:3335:3335) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2062:2062:2062))
        (PORT clk (3335:3335:3335) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3358:3358:3358))
        (PORT d[0] (2696:2696:2696) (2675:2675:2675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3340:3340:3340) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3340:3340:3340) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3340:3340:3340) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3340:3340:3340) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3612:3612:3612))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3607:3607:3607))
        (PORT d[1] (3654:3654:3654) (3607:3607:3607))
        (PORT d[2] (3654:3654:3654) (3607:3607:3607))
        (PORT d[3] (2721:2721:2721) (2698:2698:2698))
        (PORT d[4] (3654:3654:3654) (3607:3607:3607))
        (PORT d[5] (3071:3071:3071) (3060:3060:3060))
        (PORT d[6] (3071:3071:3071) (3060:3060:3060))
        (PORT d[7] (3071:3071:3071) (3060:3060:3060))
        (PORT d[8] (3071:3071:3071) (3060:3060:3060))
        (PORT d[9] (3071:3071:3071) (3060:3060:3060))
        (PORT d[10] (3071:3071:3071) (3060:3060:3060))
        (PORT d[11] (3071:3071:3071) (3060:3060:3060))
        (PORT d[12] (3071:3071:3071) (3060:3060:3060))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1716:1716:1716))
        (PORT datab (1791:1791:1791) (1837:1837:1837))
        (PORT datac (1851:1851:1851) (1908:1908:1908))
        (PORT datad (1712:1712:1712) (1719:1719:1719))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1856:1856:1856))
        (PORT datab (1791:1791:1791) (1836:1836:1836))
        (PORT datac (1757:1757:1757) (1775:1775:1775))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2246:2246:2246))
        (PORT clk (3007:3007:3007) (3053:3053:3053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3632:3632:3632))
        (PORT d[1] (2540:2540:2540) (2668:2668:2668))
        (PORT d[2] (3089:3089:3089) (3235:3235:3235))
        (PORT d[3] (2435:2435:2435) (2497:2497:2497))
        (PORT d[4] (3175:3175:3175) (3368:3368:3368))
        (PORT d[5] (2907:2907:2907) (3026:3026:3026))
        (PORT d[6] (3357:3357:3357) (3566:3566:3566))
        (PORT d[7] (3382:3382:3382) (3509:3509:3509))
        (PORT d[8] (3845:3845:3845) (4055:4055:4055))
        (PORT d[9] (2850:2850:2850) (3063:3063:3063))
        (PORT d[10] (2742:2742:2742) (2823:2823:2823))
        (PORT d[11] (2702:2702:2702) (2891:2891:2891))
        (PORT d[12] (2667:2667:2667) (2815:2815:2815))
        (PORT clk (3003:3003:3003) (3049:3049:3049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1730:1730:1730))
        (PORT clk (3003:3003:3003) (3049:3049:3049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3007:3007:3007) (3053:3053:3053))
        (PORT d[0] (3226:3226:3226) (3265:3265:3265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3054:3054:3054))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3054:3054:3054))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3054:3054:3054))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3054:3054:3054))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3081:3081:3081))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3076:3076:3076))
        (PORT d[1] (3101:3101:3101) (3076:3076:3076))
        (PORT d[2] (3101:3101:3101) (3076:3076:3076))
        (PORT d[3] (3022:3022:3022) (2989:2989:2989))
        (PORT d[4] (3101:3101:3101) (3076:3076:3076))
        (PORT d[5] (3412:3412:3412) (3386:3386:3386))
        (PORT d[6] (3412:3412:3412) (3386:3386:3386))
        (PORT d[7] (3412:3412:3412) (3386:3386:3386))
        (PORT d[8] (3412:3412:3412) (3386:3386:3386))
        (PORT d[9] (3412:3412:3412) (3386:3386:3386))
        (PORT d[10] (3412:3412:3412) (3386:3386:3386))
        (PORT d[11] (3412:3412:3412) (3386:3386:3386))
        (PORT d[12] (3412:3412:3412) (3386:3386:3386))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2399:2399:2399))
        (PORT clk (3409:3409:3409) (3427:3427:3427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (4514:4514:4514))
        (PORT d[1] (2702:2702:2702) (2877:2877:2877))
        (PORT d[2] (2770:2770:2770) (2957:2957:2957))
        (PORT d[3] (3783:3783:3783) (3974:3974:3974))
        (PORT d[4] (3435:3435:3435) (3651:3651:3651))
        (PORT d[5] (3262:3262:3262) (3368:3368:3368))
        (PORT d[6] (3726:3726:3726) (3963:3963:3963))
        (PORT d[7] (2585:2585:2585) (2711:2711:2711))
        (PORT d[8] (3449:3449:3449) (3656:3656:3656))
        (PORT d[9] (3242:3242:3242) (3495:3495:3495))
        (PORT d[10] (4055:4055:4055) (4148:4148:4148))
        (PORT d[11] (3038:3038:3038) (3225:3225:3225))
        (PORT d[12] (2712:2712:2712) (2865:2865:2865))
        (PORT clk (3405:3405:3405) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2296:2296:2296))
        (PORT clk (3405:3405:3405) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3427:3427:3427))
        (PORT d[0] (3023:3023:3023) (3021:3021:3021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3428:3428:3428))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3428:3428:3428))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3428:3428:3428))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3428:3428:3428))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3758:3758:3758))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3776:3776:3776) (3753:3753:3753))
        (PORT d[1] (3776:3776:3776) (3753:3753:3753))
        (PORT d[2] (3776:3776:3776) (3753:3753:3753))
        (PORT d[3] (2373:2373:2373) (2356:2356:2356))
        (PORT d[4] (3776:3776:3776) (3753:3753:3753))
        (PORT d[5] (3420:3420:3420) (3407:3407:3407))
        (PORT d[6] (3420:3420:3420) (3407:3407:3407))
        (PORT d[7] (3420:3420:3420) (3407:3407:3407))
        (PORT d[8] (3420:3420:3420) (3407:3407:3407))
        (PORT d[9] (3420:3420:3420) (3407:3407:3407))
        (PORT d[10] (3420:3420:3420) (3407:3407:3407))
        (PORT d[11] (3420:3420:3420) (3407:3407:3407))
        (PORT d[12] (3420:3420:3420) (3407:3407:3407))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2033:2033:2033))
        (PORT clk (2987:2987:2987) (3047:3047:3047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3523:3523:3523))
        (PORT d[1] (3047:3047:3047) (3221:3221:3221))
        (PORT d[2] (3106:3106:3106) (3259:3259:3259))
        (PORT d[3] (3757:3757:3757) (3940:3940:3940))
        (PORT d[4] (3512:3512:3512) (3699:3699:3699))
        (PORT d[5] (3232:3232:3232) (3336:3336:3336))
        (PORT d[6] (3149:3149:3149) (3296:3296:3296))
        (PORT d[7] (3422:3422:3422) (3546:3546:3546))
        (PORT d[8] (3818:3818:3818) (4027:4027:4027))
        (PORT d[9] (2898:2898:2898) (3121:3121:3121))
        (PORT d[10] (2758:2758:2758) (2841:2841:2841))
        (PORT d[11] (3379:3379:3379) (3559:3559:3559))
        (PORT d[12] (2692:2692:2692) (2844:2844:2844))
        (PORT clk (2983:2983:2983) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2221:2221:2221))
        (PORT clk (2983:2983:2983) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2987:2987:2987) (3047:3047:3047))
        (PORT d[0] (3119:3119:3119) (3126:3126:3126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2988:2988:2988) (3048:3048:3048))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2700:2700:2700))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2695:2695:2695))
        (PORT d[1] (2709:2709:2709) (2695:2695:2695))
        (PORT d[2] (2709:2709:2709) (2695:2695:2695))
        (PORT d[3] (2656:2656:2656) (2636:2636:2636))
        (PORT d[4] (2709:2709:2709) (2695:2695:2695))
        (PORT d[5] (3429:3429:3429) (3397:3397:3397))
        (PORT d[6] (3429:3429:3429) (3397:3397:3397))
        (PORT d[7] (3429:3429:3429) (3397:3397:3397))
        (PORT d[8] (3429:3429:3429) (3397:3397:3397))
        (PORT d[9] (3429:3429:3429) (3397:3397:3397))
        (PORT d[10] (3429:3429:3429) (3397:3397:3397))
        (PORT d[11] (3429:3429:3429) (3397:3397:3397))
        (PORT d[12] (3429:3429:3429) (3397:3397:3397))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2479:2479:2479))
        (PORT clk (3391:3391:3391) (3408:3408:3408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (4125:4125:4125))
        (PORT d[1] (3069:3069:3069) (3242:3242:3242))
        (PORT d[2] (3897:3897:3897) (4164:4164:4164))
        (PORT d[3] (2909:2909:2909) (3043:3043:3043))
        (PORT d[4] (3205:3205:3205) (3439:3439:3439))
        (PORT d[5] (4019:4019:4019) (4145:4145:4145))
        (PORT d[6] (3685:3685:3685) (3890:3890:3890))
        (PORT d[7] (3135:3135:3135) (3305:3305:3305))
        (PORT d[8] (3977:3977:3977) (4133:4133:4133))
        (PORT d[9] (3609:3609:3609) (3848:3848:3848))
        (PORT d[10] (3743:3743:3743) (3960:3960:3960))
        (PORT d[11] (3478:3478:3478) (3733:3733:3733))
        (PORT d[12] (3628:3628:3628) (3760:3760:3760))
        (PORT clk (3387:3387:3387) (3404:3404:3404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2706:2706:2706))
        (PORT clk (3387:3387:3387) (3404:3404:3404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3408:3408:3408))
        (PORT d[0] (3499:3499:3499) (3530:3530:3530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3409:3409:3409))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3409:3409:3409))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3409:3409:3409))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3409:3409:3409))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4189:4189:4189) (4122:4122:4122))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4180:4180:4180) (4117:4117:4117))
        (PORT d[1] (4180:4180:4180) (4117:4117:4117))
        (PORT d[2] (4180:4180:4180) (4117:4117:4117))
        (PORT d[3] (4100:4100:4100) (4030:4030:4030))
        (PORT d[4] (4180:4180:4180) (4117:4117:4117))
        (PORT d[5] (4552:4552:4552) (4499:4499:4499))
        (PORT d[6] (4552:4552:4552) (4499:4499:4499))
        (PORT d[7] (4552:4552:4552) (4499:4499:4499))
        (PORT d[8] (4552:4552:4552) (4499:4499:4499))
        (PORT d[9] (4552:4552:4552) (4499:4499:4499))
        (PORT d[10] (4552:4552:4552) (4499:4499:4499))
        (PORT d[11] (4552:4552:4552) (4499:4499:4499))
        (PORT d[12] (4552:4552:4552) (4499:4499:4499))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (726:726:726))
        (PORT datab (1809:1809:1809) (1881:1881:1881))
        (PORT datac (2178:2178:2178) (2220:2220:2220))
        (PORT datad (1748:1748:1748) (1756:1756:1756))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1031:1031:1031))
        (PORT datab (1812:1812:1812) (1884:1884:1884))
        (PORT datac (1333:1333:1333) (1306:1306:1306))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1444:1444:1444))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (1560:1560:1560) (1557:1557:1557))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3238:3238:3238))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1345:1345:1345) (1336:1336:1336))
        (PORT sload (1758:1758:1758) (1775:1775:1775))
        (PORT ena (1623:1623:1623) (1651:1651:1651))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1765:1765:1765) (1782:1782:1782))
        (PORT datab (1448:1448:1448) (1470:1470:1470))
        (PORT datac (675:675:675) (676:676:676))
        (PORT datad (1121:1121:1121) (1083:1083:1083))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1784:1784:1784))
        (PORT datab (452:452:452) (459:459:459))
        (PORT datac (679:679:679) (681:681:681))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1056:1056:1056))
        (PORT datab (1598:1598:1598) (1582:1582:1582))
        (PORT datac (1334:1334:1334) (1325:1325:1325))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1297:1297:1297))
        (PORT datab (1600:1600:1600) (1585:1585:1585))
        (PORT datac (1469:1469:1469) (1456:1456:1456))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|ir\|register\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (678:678:678) (668:668:668))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2470:2470:2470))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2512:2512:2512) (2444:2444:2444))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (754:754:754))
        (PORT datab (798:798:798) (856:856:856))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2779:2779:2779))
        (PORT clk (3380:3380:3380) (3400:3400:3400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (4157:4157:4157))
        (PORT d[1] (2720:2720:2720) (2885:2885:2885))
        (PORT d[2] (3570:3570:3570) (3842:3842:3842))
        (PORT d[3] (3195:3195:3195) (3319:3319:3319))
        (PORT d[4] (3949:3949:3949) (4224:4224:4224))
        (PORT d[5] (3456:3456:3456) (3624:3624:3624))
        (PORT d[6] (3800:3800:3800) (4018:4018:4018))
        (PORT d[7] (3137:3137:3137) (3300:3300:3300))
        (PORT d[8] (3636:3636:3636) (3795:3795:3795))
        (PORT d[9] (3241:3241:3241) (3484:3484:3484))
        (PORT d[10] (3735:3735:3735) (3951:3951:3951))
        (PORT d[11] (3498:3498:3498) (3753:3753:3753))
        (PORT d[12] (3257:3257:3257) (3394:3394:3394))
        (PORT clk (3376:3376:3376) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2807:2807:2807))
        (PORT clk (3376:3376:3376) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3400:3400:3400))
        (PORT d[0] (3457:3457:3457) (3504:3504:3504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3381:3381:3381) (3401:3401:3401))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3381:3381:3381) (3401:3401:3401))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3381:3381:3381) (3401:3401:3401))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3381:3381:3381) (3401:3401:3401))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4495:4495:4495))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (4490:4490:4490))
        (PORT d[1] (4552:4552:4552) (4490:4490:4490))
        (PORT d[2] (4552:4552:4552) (4490:4490:4490))
        (PORT d[3] (5091:5091:5091) (5015:5015:5015))
        (PORT d[4] (4552:4552:4552) (4490:4490:4490))
        (PORT d[5] (4949:4949:4949) (4895:4895:4895))
        (PORT d[6] (4949:4949:4949) (4895:4895:4895))
        (PORT d[7] (4949:4949:4949) (4895:4895:4895))
        (PORT d[8] (4949:4949:4949) (4895:4895:4895))
        (PORT d[9] (4949:4949:4949) (4895:4895:4895))
        (PORT d[10] (4949:4949:4949) (4895:4895:4895))
        (PORT d[11] (4949:4949:4949) (4895:4895:4895))
        (PORT d[12] (4949:4949:4949) (4895:4895:4895))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1759:1759:1759))
        (PORT clk (3418:3418:3418) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4357:4357:4357) (4494:4494:4494))
        (PORT d[1] (2679:2679:2679) (2854:2854:2854))
        (PORT d[2] (2789:2789:2789) (2974:2974:2974))
        (PORT d[3] (3260:3260:3260) (3438:3438:3438))
        (PORT d[4] (3481:3481:3481) (3701:3701:3701))
        (PORT d[5] (3160:3160:3160) (3236:3236:3236))
        (PORT d[6] (3776:3776:3776) (4016:4016:4016))
        (PORT d[7] (2682:2682:2682) (2816:2816:2816))
        (PORT d[8] (3473:3473:3473) (3686:3686:3686))
        (PORT d[9] (2861:2861:2861) (3077:3077:3077))
        (PORT d[10] (4095:4095:4095) (4192:4192:4192))
        (PORT d[11] (3031:3031:3031) (3217:3217:3217))
        (PORT d[12] (2687:2687:2687) (2838:2838:2838))
        (PORT clk (3414:3414:3414) (3426:3426:3426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2610:2610:2610))
        (PORT clk (3414:3414:3414) (3426:3426:3426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3418:3418:3418) (3430:3430:3430))
        (PORT d[0] (3381:3381:3381) (3386:3386:3386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3419:3419:3419) (3431:3431:3431))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3419:3419:3419) (3431:3431:3431))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3419:3419:3419) (3431:3431:3431))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3419:3419:3419) (3431:3431:3431))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (3782:3782:3782))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (3777:3777:3777))
        (PORT d[1] (3797:3797:3797) (3777:3777:3777))
        (PORT d[2] (3797:3797:3797) (3777:3777:3777))
        (PORT d[3] (3699:3699:3699) (3674:3674:3674))
        (PORT d[4] (3797:3797:3797) (3777:3777:3777))
        (PORT d[5] (3413:3413:3413) (3397:3397:3397))
        (PORT d[6] (3413:3413:3413) (3397:3397:3397))
        (PORT d[7] (3413:3413:3413) (3397:3397:3397))
        (PORT d[8] (3413:3413:3413) (3397:3397:3397))
        (PORT d[9] (3413:3413:3413) (3397:3397:3397))
        (PORT d[10] (3413:3413:3413) (3397:3397:3397))
        (PORT d[11] (3413:3413:3413) (3397:3397:3397))
        (PORT d[12] (3413:3413:3413) (3397:3397:3397))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2739:2739:2739))
        (PORT clk (3336:3336:3336) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3771:3771:3771))
        (PORT d[1] (3429:3429:3429) (3598:3598:3598))
        (PORT d[2] (3545:3545:3545) (3807:3807:3807))
        (PORT d[3] (3675:3675:3675) (3825:3825:3825))
        (PORT d[4] (3572:3572:3572) (3804:3804:3804))
        (PORT d[5] (3767:3767:3767) (3922:3922:3922))
        (PORT d[6] (3404:3404:3404) (3618:3618:3618))
        (PORT d[7] (3468:3468:3468) (3634:3634:3634))
        (PORT d[8] (4057:4057:4057) (4222:4222:4222))
        (PORT d[9] (3907:3907:3907) (4139:4139:4139))
        (PORT d[10] (3490:3490:3490) (3600:3600:3600))
        (PORT d[11] (3015:3015:3015) (3198:3198:3198))
        (PORT d[12] (2619:2619:2619) (2763:2763:2763))
        (PORT clk (3332:3332:3332) (3346:3346:3346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2789:2789:2789))
        (PORT clk (3332:3332:3332) (3346:3346:3346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3336:3336:3336) (3350:3350:3350))
        (PORT d[0] (3457:3457:3457) (3507:3507:3507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3351:3351:3351))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3351:3351:3351))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3351:3351:3351))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3351:3351:3351))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4490:4490:4490) (4415:4415:4415))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4481:4481:4481) (4410:4410:4410))
        (PORT d[1] (4481:4481:4481) (4410:4410:4410))
        (PORT d[2] (4481:4481:4481) (4410:4410:4410))
        (PORT d[3] (4426:4426:4426) (4348:4348:4348))
        (PORT d[4] (4481:4481:4481) (4410:4410:4410))
        (PORT d[5] (4492:4492:4492) (4428:4428:4428))
        (PORT d[6] (4492:4492:4492) (4428:4428:4428))
        (PORT d[7] (4492:4492:4492) (4428:4428:4428))
        (PORT d[8] (4492:4492:4492) (4428:4428:4428))
        (PORT d[9] (4492:4492:4492) (4428:4428:4428))
        (PORT d[10] (4492:4492:4492) (4428:4428:4428))
        (PORT d[11] (4492:4492:4492) (4428:4428:4428))
        (PORT d[12] (4492:4492:4492) (4428:4428:4428))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2204:2204:2204) (2261:2261:2261))
        (PORT datab (2037:2037:2037) (2098:2098:2098))
        (PORT datac (1653:1653:1653) (1593:1593:1593))
        (PORT datad (1700:1700:1700) (1696:1696:1696))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3312:3312:3312))
        (PORT clk (3487:3487:3487) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3722:3722:3722))
        (PORT d[1] (2792:2792:2792) (2984:2984:2984))
        (PORT d[2] (3139:3139:3139) (3366:3366:3366))
        (PORT d[3] (4190:4190:4190) (4419:4419:4419))
        (PORT d[4] (2743:2743:2743) (2899:2899:2899))
        (PORT d[5] (3937:3937:3937) (4083:4083:4083))
        (PORT d[6] (4263:4263:4263) (4447:4447:4447))
        (PORT d[7] (2744:2744:2744) (2918:2918:2918))
        (PORT d[8] (3707:3707:3707) (3872:3872:3872))
        (PORT d[9] (2433:2433:2433) (2605:2605:2605))
        (PORT d[10] (4085:4085:4085) (4231:4231:4231))
        (PORT d[11] (3039:3039:3039) (3193:3193:3193))
        (PORT d[12] (2592:2592:2592) (2744:2744:2744))
        (PORT clk (3483:3483:3483) (3464:3464:3464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2651:2651:2651))
        (PORT clk (3483:3483:3483) (3464:3464:3464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3487:3487:3487) (3468:3468:3468))
        (PORT d[0] (3264:3264:3264) (3312:3312:3312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3469:3469:3469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3469:3469:3469))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3469:3469:3469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3488:3488:3488) (3469:3469:3469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5978:5978:5978) (5923:5923:5923))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5969:5969:5969) (5918:5918:5918))
        (PORT d[1] (5969:5969:5969) (5918:5918:5918))
        (PORT d[2] (5969:5969:5969) (5918:5918:5918))
        (PORT d[3] (6072:6072:6072) (5989:5989:5989))
        (PORT d[4] (5969:5969:5969) (5918:5918:5918))
        (PORT d[5] (6160:6160:6160) (6084:6084:6084))
        (PORT d[6] (6160:6160:6160) (6084:6084:6084))
        (PORT d[7] (6160:6160:6160) (6084:6084:6084))
        (PORT d[8] (6160:6160:6160) (6084:6084:6084))
        (PORT d[9] (6160:6160:6160) (6084:6084:6084))
        (PORT d[10] (6160:6160:6160) (6084:6084:6084))
        (PORT d[11] (6160:6160:6160) (6084:6084:6084))
        (PORT d[12] (6160:6160:6160) (6084:6084:6084))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1959:1959:1959) (2019:2019:2019))
        (PORT datab (2035:2035:2035) (2095:2095:2095))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (1798:1798:1798) (1855:1855:1855))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2051:2051:2051))
        (PORT clk (3421:3421:3421) (3437:3437:3437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3273:3273:3273))
        (PORT d[1] (2613:2613:2613) (2767:2767:2767))
        (PORT d[2] (2686:2686:2686) (2856:2856:2856))
        (PORT d[3] (3686:3686:3686) (3862:3862:3862))
        (PORT d[4] (3486:3486:3486) (3692:3692:3692))
        (PORT d[5] (3282:3282:3282) (3388:3388:3388))
        (PORT d[6] (3738:3738:3738) (3975:3975:3975))
        (PORT d[7] (2686:2686:2686) (2824:2824:2824))
        (PORT d[8] (3396:3396:3396) (3594:3594:3594))
        (PORT d[9] (3247:3247:3247) (3501:3501:3501))
        (PORT d[10] (4062:4062:4062) (4156:4156:4156))
        (PORT d[11] (3038:3038:3038) (3224:3224:3224))
        (PORT d[12] (2687:2687:2687) (2837:2837:2837))
        (PORT clk (3417:3417:3417) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2453:2453:2453))
        (PORT clk (3417:3417:3417) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3437:3437:3437))
        (PORT d[0] (2877:2877:2877) (2897:2897:2897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3760:3760:3760))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3776:3776:3776) (3755:3755:3755))
        (PORT d[1] (3776:3776:3776) (3755:3755:3755))
        (PORT d[2] (3776:3776:3776) (3755:3755:3755))
        (PORT d[3] (3672:3672:3672) (3646:3646:3646))
        (PORT d[4] (3776:3776:3776) (3755:3755:3755))
        (PORT d[5] (3419:3419:3419) (3406:3406:3406))
        (PORT d[6] (3419:3419:3419) (3406:3406:3406))
        (PORT d[7] (3419:3419:3419) (3406:3406:3406))
        (PORT d[8] (3419:3419:3419) (3406:3406:3406))
        (PORT d[9] (3419:3419:3419) (3406:3406:3406))
        (PORT d[10] (3419:3419:3419) (3406:3406:3406))
        (PORT d[11] (3419:3419:3419) (3406:3406:3406))
        (PORT d[12] (3419:3419:3419) (3406:3406:3406))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2801:2801:2801))
        (PORT clk (3434:3434:3434) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3918:3918:3918) (4164:4164:4164))
        (PORT d[1] (2729:2729:2729) (2905:2905:2905))
        (PORT d[2] (3851:3851:3851) (4114:4114:4114))
        (PORT d[3] (3371:3371:3371) (3528:3528:3528))
        (PORT d[4] (3175:3175:3175) (3407:3407:3407))
        (PORT d[5] (3439:3439:3439) (3607:3607:3607))
        (PORT d[6] (3997:3997:3997) (4182:4182:4182))
        (PORT d[7] (3169:3169:3169) (3336:3336:3336))
        (PORT d[8] (3702:3702:3702) (3866:3866:3866))
        (PORT d[9] (3504:3504:3504) (3735:3735:3735))
        (PORT d[10] (4370:4370:4370) (4570:4570:4570))
        (PORT d[11] (3524:3524:3524) (3781:3781:3781))
        (PORT d[12] (3646:3646:3646) (3779:3779:3779))
        (PORT clk (3430:3430:3430) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2941:2941:2941))
        (PORT clk (3430:3430:3430) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3434:3434:3434) (3423:3423:3423))
        (PORT d[0] (3631:3631:3631) (3689:3689:3689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3424:3424:3424))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3424:3424:3424))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3424:3424:3424))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3424:3424:3424))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4524:4524:4524) (4454:4454:4454))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4515:4515:4515) (4449:4449:4449))
        (PORT d[1] (4515:4515:4515) (4449:4449:4449))
        (PORT d[2] (4515:4515:4515) (4449:4449:4449))
        (PORT d[3] (4487:4487:4487) (4416:4416:4416))
        (PORT d[4] (4515:4515:4515) (4449:4449:4449))
        (PORT d[5] (4834:4834:4834) (4764:4764:4764))
        (PORT d[6] (4834:4834:4834) (4764:4764:4764))
        (PORT d[7] (4834:4834:4834) (4764:4764:4764))
        (PORT d[8] (4834:4834:4834) (4764:4764:4764))
        (PORT d[9] (4834:4834:4834) (4764:4764:4764))
        (PORT d[10] (4834:4834:4834) (4764:4764:4764))
        (PORT d[11] (4834:4834:4834) (4764:4764:4764))
        (PORT d[12] (4834:4834:4834) (4764:4764:4764))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (1903:1903:1903))
        (PORT clk (3342:3342:3342) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3115:3115:3115) (3180:3180:3180))
        (PORT d[1] (2976:2976:2976) (3137:3137:3137))
        (PORT d[2] (2699:2699:2699) (2848:2848:2848))
        (PORT d[3] (2930:2930:2930) (3048:3048:3048))
        (PORT d[4] (3431:3431:3431) (3618:3618:3618))
        (PORT d[5] (4290:4290:4290) (4388:4388:4388))
        (PORT d[6] (2604:2604:2604) (2730:2730:2730))
        (PORT d[7] (3019:3019:3019) (3152:3152:3152))
        (PORT d[8] (3930:3930:3930) (4029:4029:4029))
        (PORT d[9] (2463:2463:2463) (2631:2631:2631))
        (PORT d[10] (3719:3719:3719) (3875:3875:3875))
        (PORT d[11] (2605:2605:2605) (2750:2750:2750))
        (PORT d[12] (3034:3034:3034) (3188:3188:3188))
        (PORT clk (3338:3338:3338) (3357:3357:3357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2488:2488:2488))
        (PORT clk (3338:3338:3338) (3357:3357:3357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3361:3361:3361))
        (PORT d[0] (3101:3101:3101) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5447:5447:5447) (5412:5412:5412))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5438:5438:5438) (5407:5407:5407))
        (PORT d[1] (5438:5438:5438) (5407:5407:5407))
        (PORT d[2] (5438:5438:5438) (5407:5407:5407))
        (PORT d[3] (5383:5383:5383) (5345:5345:5345))
        (PORT d[4] (5438:5438:5438) (5407:5407:5407))
        (PORT d[5] (5059:5059:5059) (5025:5025:5025))
        (PORT d[6] (5059:5059:5059) (5025:5025:5025))
        (PORT d[7] (5059:5059:5059) (5025:5025:5025))
        (PORT d[8] (5059:5059:5059) (5025:5025:5025))
        (PORT d[9] (5059:5059:5059) (5025:5025:5025))
        (PORT d[10] (5059:5059:5059) (5025:5025:5025))
        (PORT d[11] (5059:5059:5059) (5025:5025:5025))
        (PORT d[12] (5059:5059:5059) (5025:5025:5025))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2214:2214:2214))
        (PORT clk (3066:3066:3066) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (3542:3542:3542))
        (PORT d[1] (3037:3037:3037) (3224:3224:3224))
        (PORT d[2] (2357:2357:2357) (2510:2510:2510))
        (PORT d[3] (2909:2909:2909) (3025:3025:3025))
        (PORT d[4] (3075:3075:3075) (3253:3253:3253))
        (PORT d[5] (2859:2859:2859) (2934:2934:2934))
        (PORT d[6] (2858:2858:2858) (2961:2961:2961))
        (PORT d[7] (3038:3038:3038) (3173:3173:3173))
        (PORT d[8] (2465:2465:2465) (2530:2530:2530))
        (PORT d[9] (2826:2826:2826) (3042:3042:3042))
        (PORT d[10] (3711:3711:3711) (3862:3862:3862))
        (PORT d[11] (2873:2873:2873) (3011:3011:3011))
        (PORT d[12] (3341:3341:3341) (3485:3485:3485))
        (PORT clk (3062:3062:3062) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2490:2490:2490))
        (PORT clk (3062:3062:3062) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3106:3106:3106))
        (PORT d[0] (3082:3082:3082) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3067:3067:3067) (3107:3107:3107))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3888:3888:3888) (3870:3870:3870))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3879:3879:3879) (3865:3865:3865))
        (PORT d[1] (3879:3879:3879) (3865:3865:3865))
        (PORT d[2] (3879:3879:3879) (3865:3865:3865))
        (PORT d[3] (3796:3796:3796) (3773:3773:3773))
        (PORT d[4] (3879:3879:3879) (3865:3865:3865))
        (PORT d[5] (5440:5440:5440) (5404:5404:5404))
        (PORT d[6] (5440:5440:5440) (5404:5404:5404))
        (PORT d[7] (5440:5440:5440) (5404:5404:5404))
        (PORT d[8] (5440:5440:5440) (5404:5404:5404))
        (PORT d[9] (5440:5440:5440) (5404:5404:5404))
        (PORT d[10] (5440:5440:5440) (5404:5404:5404))
        (PORT d[11] (5440:5440:5440) (5404:5404:5404))
        (PORT d[12] (5440:5440:5440) (5404:5404:5404))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4627:4627:4627))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2316:2316:2316) (2417:2417:2417))
        (PORT datab (2248:2248:2248) (2365:2365:2365))
        (PORT datac (1036:1036:1036) (1013:1013:1013))
        (PORT datad (1051:1051:1051) (1017:1017:1017))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2204:2204:2204) (2262:2262:2262))
        (PORT datab (1685:1685:1685) (1694:1694:1694))
        (PORT datac (2257:2257:2257) (2255:2255:2255))
        (PORT datad (1302:1302:1302) (1314:1314:1314))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2389:2389:2389) (2363:2363:2363))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3323:3323:3323) (3355:3355:3355))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2016:2016:2016) (2022:2022:2022))
        (PORT sload (2938:2938:2938) (3005:3005:3005))
        (PORT ena (2520:2520:2520) (2565:2565:2565))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (925:925:925))
        (PORT datab (1410:1410:1410) (1452:1452:1452))
        (PORT datac (898:898:898) (853:853:853))
        (PORT datad (876:876:876) (834:834:834))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1407:1407:1407) (1448:1448:1448))
        (PORT datac (809:809:809) (881:881:881))
        (PORT datad (610:610:610) (594:594:594))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1416:1416:1416))
        (PORT datab (1359:1359:1359) (1331:1331:1331))
        (PORT datac (1468:1468:1468) (1464:1464:1464))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1342:1342:1342))
        (PORT datab (2238:2238:2238) (2141:2141:2141))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1388:1388:1388) (1367:1367:1367))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|ir\|register\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1067:1067:1067) (1023:1023:1023))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2065:2065:2065))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1976:1976:1976) (1951:1951:1951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2670:2670:2670))
        (PORT clk (3283:3283:3283) (3306:3306:3306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4025:4025:4025) (4168:4168:4168))
        (PORT d[1] (3045:3045:3045) (3213:3213:3213))
        (PORT d[2] (3120:3120:3120) (3302:3302:3302))
        (PORT d[3] (3769:3769:3769) (3956:3956:3956))
        (PORT d[4] (3149:3149:3149) (3372:3372:3372))
        (PORT d[5] (3895:3895:3895) (4011:4011:4011))
        (PORT d[6] (3760:3760:3760) (4002:4002:4002))
        (PORT d[7] (3626:3626:3626) (3735:3735:3735))
        (PORT d[8] (4416:4416:4416) (4623:4623:4623))
        (PORT d[9] (3264:3264:3264) (3520:3520:3520))
        (PORT d[10] (3689:3689:3689) (3786:3786:3786))
        (PORT d[11] (3142:3142:3142) (3366:3366:3366))
        (PORT d[12] (2685:2685:2685) (2839:2839:2839))
        (PORT clk (3279:3279:3279) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2305:2305:2305))
        (PORT clk (3279:3279:3279) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3306:3306:3306))
        (PORT d[0] (3041:3041:3041) (3035:3035:3035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3307:3307:3307))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3307:3307:3307))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3307:3307:3307))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3307:3307:3307))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2482:2482:2482))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2477:2477:2477))
        (PORT d[1] (2485:2485:2485) (2477:2477:2477))
        (PORT d[2] (2485:2485:2485) (2477:2477:2477))
        (PORT d[3] (1712:1712:1712) (1698:1698:1698))
        (PORT d[4] (2485:2485:2485) (2477:2477:2477))
        (PORT d[5] (1800:1800:1800) (1806:1806:1806))
        (PORT d[6] (1800:1800:1800) (1806:1806:1806))
        (PORT d[7] (1800:1800:1800) (1806:1806:1806))
        (PORT d[8] (1800:1800:1800) (1806:1806:1806))
        (PORT d[9] (1800:1800:1800) (1806:1806:1806))
        (PORT d[10] (1800:1800:1800) (1806:1806:1806))
        (PORT d[11] (1800:1800:1800) (1806:1806:1806))
        (PORT d[12] (1800:1800:1800) (1806:1806:1806))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2671:2671:2671))
        (PORT clk (3403:3403:3403) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3796:3796:3796))
        (PORT d[1] (3300:3300:3300) (3461:3461:3461))
        (PORT d[2] (3117:3117:3117) (3287:3287:3287))
        (PORT d[3] (3772:3772:3772) (3958:3958:3958))
        (PORT d[4] (3866:3866:3866) (4078:4078:4078))
        (PORT d[5] (3930:3930:3930) (4064:4064:4064))
        (PORT d[6] (3761:3761:3761) (4003:4003:4003))
        (PORT d[7] (3301:3301:3301) (3414:3414:3414))
        (PORT d[8] (4443:4443:4443) (4651:4651:4651))
        (PORT d[9] (3246:3246:3246) (3501:3501:3501))
        (PORT d[10] (3379:3379:3379) (3482:3482:3482))
        (PORT d[11] (3472:3472:3472) (3692:3692:3692))
        (PORT d[12] (2693:2693:2693) (2847:2847:2847))
        (PORT clk (3399:3399:3399) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2482:2482:2482))
        (PORT clk (3399:3399:3399) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3403:3403:3403) (3419:3419:3419))
        (PORT d[0] (3373:3373:3373) (3367:3367:3367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2513:2513:2513))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2508:2508:2508))
        (PORT d[1] (2514:2514:2514) (2508:2508:2508))
        (PORT d[2] (2514:2514:2514) (2508:2508:2508))
        (PORT d[3] (2404:2404:2404) (2387:2387:2387))
        (PORT d[4] (2514:2514:2514) (2508:2508:2508))
        (PORT d[5] (1794:1794:1794) (1799:1799:1799))
        (PORT d[6] (1794:1794:1794) (1799:1799:1799))
        (PORT d[7] (1794:1794:1794) (1799:1799:1799))
        (PORT d[8] (1794:1794:1794) (1799:1799:1799))
        (PORT d[9] (1794:1794:1794) (1799:1799:1799))
        (PORT d[10] (1794:1794:1794) (1799:1799:1799))
        (PORT d[11] (1794:1794:1794) (1799:1799:1799))
        (PORT d[12] (1794:1794:1794) (1799:1799:1799))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (851:851:851) (887:887:887))
        (PORT clk (2227:2227:2227) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2595:2595:2595))
        (PORT d[1] (2162:2162:2162) (2207:2207:2207))
        (PORT d[2] (2272:2272:2272) (2390:2390:2390))
        (PORT d[3] (1452:1452:1452) (1477:1477:1477))
        (PORT d[4] (2949:2949:2949) (3029:3029:3029))
        (PORT d[5] (1727:1727:1727) (1750:1750:1750))
        (PORT d[6] (1733:1733:1733) (1764:1764:1764))
        (PORT d[7] (1711:1711:1711) (1723:1723:1723))
        (PORT d[8] (3236:3236:3236) (3314:3314:3314))
        (PORT d[9] (3186:3186:3186) (3325:3325:3325))
        (PORT d[10] (1705:1705:1705) (1731:1731:1731))
        (PORT d[11] (3010:3010:3010) (3117:3117:3117))
        (PORT d[12] (2575:2575:2575) (2669:2669:2669))
        (PORT clk (2223:2223:2223) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1362:1362:1362))
        (PORT clk (2223:2223:2223) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2315:2315:2315))
        (PORT d[0] (2007:2007:2007) (1941:1941:1941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4579:4579:4579))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (4574:4574:4574))
        (PORT d[1] (4725:4725:4725) (4574:4574:4574))
        (PORT d[2] (4725:4725:4725) (4574:4574:4574))
        (PORT d[3] (4364:4364:4364) (4226:4226:4226))
        (PORT d[4] (4725:4725:4725) (4574:4574:4574))
        (PORT d[5] (4792:4792:4792) (4652:4652:4652))
        (PORT d[6] (4792:4792:4792) (4652:4652:4652))
        (PORT d[7] (4792:4792:4792) (4652:4652:4652))
        (PORT d[8] (4792:4792:4792) (4652:4652:4652))
        (PORT d[9] (4792:4792:4792) (4652:4652:4652))
        (PORT d[10] (4792:4792:4792) (4652:4652:4652))
        (PORT d[11] (4792:4792:4792) (4652:4652:4652))
        (PORT d[12] (4792:4792:4792) (4652:4652:4652))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2630:2630:2630))
        (PORT clk (3419:3419:3419) (3426:3426:3426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3766:3766:3766))
        (PORT d[1] (3299:3299:3299) (3460:3460:3460))
        (PORT d[2] (4287:4287:4287) (4615:4615:4615))
        (PORT d[3] (3287:3287:3287) (3468:3468:3468))
        (PORT d[4] (3136:3136:3136) (3362:3362:3362))
        (PORT d[5] (3607:3607:3607) (3748:3748:3748))
        (PORT d[6] (3899:3899:3899) (4079:4079:4079))
        (PORT d[7] (3300:3300:3300) (3413:3413:3413))
        (PORT d[8] (4425:4425:4425) (4632:4632:4632))
        (PORT d[9] (3278:3278:3278) (3536:3536:3536))
        (PORT d[10] (3064:3064:3064) (3178:3178:3178))
        (PORT d[11] (3473:3473:3473) (3689:3689:3689))
        (PORT d[12] (2725:2725:2725) (2883:2883:2883))
        (PORT clk (3415:3415:3415) (3422:3422:3422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2839:2839:2839))
        (PORT clk (3415:3415:3415) (3422:3422:3422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3419:3419:3419) (3426:3426:3426))
        (PORT d[0] (3434:3434:3434) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3427:3427:3427))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3427:3427:3427))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3427:3427:3427))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3427:3427:3427))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2784:2784:2784))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2779:2779:2779))
        (PORT d[1] (2799:2799:2799) (2779:2779:2779))
        (PORT d[2] (2799:2799:2799) (2779:2779:2779))
        (PORT d[3] (1710:1710:1710) (1700:1700:1700))
        (PORT d[4] (2799:2799:2799) (2779:2779:2779))
        (PORT d[5] (2109:2109:2109) (2091:2091:2091))
        (PORT d[6] (2109:2109:2109) (2091:2091:2091))
        (PORT d[7] (2109:2109:2109) (2091:2091:2091))
        (PORT d[8] (2109:2109:2109) (2091:2091:2091))
        (PORT d[9] (2109:2109:2109) (2091:2091:2091))
        (PORT d[10] (2109:2109:2109) (2091:2091:2091))
        (PORT d[11] (2109:2109:2109) (2091:2091:2091))
        (PORT d[12] (2109:2109:2109) (2091:2091:2091))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1194:1194:1194))
        (PORT datab (1213:1213:1213) (1279:1279:1279))
        (PORT datac (622:622:622) (605:605:605))
        (PORT datad (1661:1661:1661) (1705:1705:1705))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1196:1196:1196))
        (PORT datab (1751:1751:1751) (1792:1792:1792))
        (PORT datac (2053:2053:2053) (2089:2089:2089))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2087:2087:2087))
        (PORT clk (2780:2780:2780) (2870:2870:2870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3090:3090:3090) (3248:3248:3248))
        (PORT d[1] (2623:2623:2623) (2733:2733:2733))
        (PORT d[2] (2601:2601:2601) (2732:2732:2732))
        (PORT d[3] (2856:2856:2856) (2982:2982:2982))
        (PORT d[4] (3517:3517:3517) (3774:3774:3774))
        (PORT d[5] (3119:3119:3119) (3168:3168:3168))
        (PORT d[6] (2055:2055:2055) (2085:2085:2085))
        (PORT d[7] (2708:2708:2708) (2872:2872:2872))
        (PORT d[8] (2808:2808:2808) (2880:2880:2880))
        (PORT d[9] (3379:3379:3379) (3579:3579:3579))
        (PORT d[10] (2058:2058:2058) (2088:2088:2088))
        (PORT d[11] (2675:2675:2675) (2851:2851:2851))
        (PORT d[12] (3430:3430:3430) (3617:3617:3617))
        (PORT clk (2776:2776:2776) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2101:2101:2101))
        (PORT clk (2776:2776:2776) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2870:2870:2870))
        (PORT d[0] (2775:2775:2775) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2871:2871:2871))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2871:2871:2871))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2871:2871:2871))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2871:2871:2871))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5516:5516:5516) (5374:5374:5374))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5507:5507:5507) (5369:5369:5369))
        (PORT d[1] (5507:5507:5507) (5369:5369:5369))
        (PORT d[2] (5507:5507:5507) (5369:5369:5369))
        (PORT d[3] (5488:5488:5488) (5350:5350:5350))
        (PORT d[4] (5507:5507:5507) (5369:5369:5369))
        (PORT d[5] (5888:5888:5888) (5723:5723:5723))
        (PORT d[6] (5888:5888:5888) (5723:5723:5723))
        (PORT d[7] (5888:5888:5888) (5723:5723:5723))
        (PORT d[8] (5888:5888:5888) (5723:5723:5723))
        (PORT d[9] (5888:5888:5888) (5723:5723:5723))
        (PORT d[10] (5888:5888:5888) (5723:5723:5723))
        (PORT d[11] (5888:5888:5888) (5723:5723:5723))
        (PORT d[12] (5888:5888:5888) (5723:5723:5723))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3525:3525:3525))
        (PORT clk (3471:3471:3471) (3469:3469:3469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (3718:3718:3718))
        (PORT d[1] (2692:2692:2692) (2838:2838:2838))
        (PORT d[2] (4227:4227:4227) (4456:4456:4456))
        (PORT d[3] (2514:2514:2514) (2627:2627:2627))
        (PORT d[4] (3134:3134:3134) (3339:3339:3339))
        (PORT d[5] (4116:4116:4116) (4322:4322:4322))
        (PORT d[6] (4040:4040:4040) (4199:4199:4199))
        (PORT d[7] (3120:3120:3120) (3282:3282:3282))
        (PORT d[8] (4396:4396:4396) (4553:4553:4553))
        (PORT d[9] (3830:3830:3830) (4004:4004:4004))
        (PORT d[10] (3112:3112:3112) (3226:3226:3226))
        (PORT d[11] (3056:3056:3056) (3238:3238:3238))
        (PORT d[12] (2332:2332:2332) (2459:2459:2459))
        (PORT clk (3467:3467:3467) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2727:2727:2727))
        (PORT clk (3467:3467:3467) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3469:3469:3469))
        (PORT d[0] (3408:3408:3408) (3410:3410:3410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3472:3472:3472) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7172:7172:7172) (7087:7087:7087))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7163:7163:7163) (7082:7082:7082))
        (PORT d[1] (7163:7163:7163) (7082:7082:7082))
        (PORT d[2] (7163:7163:7163) (7082:7082:7082))
        (PORT d[3] (7163:7163:7163) (7079:7079:7079))
        (PORT d[4] (7163:7163:7163) (7082:7082:7082))
        (PORT d[5] (7166:7166:7166) (7079:7079:7079))
        (PORT d[6] (7166:7166:7166) (7079:7079:7079))
        (PORT d[7] (7166:7166:7166) (7079:7079:7079))
        (PORT d[8] (7166:7166:7166) (7079:7079:7079))
        (PORT d[9] (7166:7166:7166) (7079:7079:7079))
        (PORT d[10] (7166:7166:7166) (7079:7079:7079))
        (PORT d[11] (7166:7166:7166) (7079:7079:7079))
        (PORT d[12] (7166:7166:7166) (7079:7079:7079))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5409:5409:5409) (5510:5510:5510))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1223:1223:1223))
        (PORT clk (2582:2582:2582) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3755:3755:3755) (3889:3889:3889))
        (PORT d[1] (2605:2605:2605) (2723:2723:2723))
        (PORT d[2] (2582:2582:2582) (2711:2711:2711))
        (PORT d[3] (1798:1798:1798) (1829:1829:1829))
        (PORT d[4] (2942:2942:2942) (3020:3020:3020))
        (PORT d[5] (2082:2082:2082) (2097:2097:2097))
        (PORT d[6] (1422:1422:1422) (1469:1469:1469))
        (PORT d[7] (1759:1759:1759) (1772:1772:1772))
        (PORT d[8] (3214:3214:3214) (3290:3290:3290))
        (PORT d[9] (3518:3518:3518) (3647:3647:3647))
        (PORT d[10] (2055:2055:2055) (2074:2074:2074))
        (PORT d[11] (2661:2661:2661) (2832:2832:2832))
        (PORT d[12] (2517:2517:2517) (2606:2606:2606))
        (PORT clk (2578:2578:2578) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1323:1323:1323))
        (PORT clk (2578:2578:2578) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2673:2673:2673))
        (PORT d[0] (2353:2353:2353) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2674:2674:2674))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2674:2674:2674))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2674:2674:2674))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2674:2674:2674))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4825:4825:4825) (4694:4694:4694))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4816:4816:4816) (4689:4689:4689))
        (PORT d[1] (4816:4816:4816) (4689:4689:4689))
        (PORT d[2] (4816:4816:4816) (4689:4689:4689))
        (PORT d[3] (4707:4707:4707) (4566:4566:4566))
        (PORT d[4] (4816:4816:4816) (4689:4689:4689))
        (PORT d[5] (5175:5175:5175) (5021:5021:5021))
        (PORT d[6] (5175:5175:5175) (5021:5021:5021))
        (PORT d[7] (5175:5175:5175) (5021:5021:5021))
        (PORT d[8] (5175:5175:5175) (5021:5021:5021))
        (PORT d[9] (5175:5175:5175) (5021:5021:5021))
        (PORT d[10] (5175:5175:5175) (5021:5021:5021))
        (PORT d[11] (5175:5175:5175) (5021:5021:5021))
        (PORT d[12] (5175:5175:5175) (5021:5021:5021))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1200:1200:1200))
        (PORT datab (1207:1207:1207) (1272:1272:1272))
        (PORT datac (1845:1845:1845) (1802:1802:1802))
        (PORT datad (989:989:989) (960:960:960))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2337:2337:2337))
        (PORT clk (3466:3466:3466) (3473:3473:3473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3749:3749:3749))
        (PORT d[1] (3305:3305:3305) (3465:3465:3465))
        (PORT d[2] (4197:4197:4197) (4513:4513:4513))
        (PORT d[3] (3711:3711:3711) (3897:3897:3897))
        (PORT d[4] (3490:3490:3490) (3707:3707:3707))
        (PORT d[5] (3587:3587:3587) (3728:3728:3728))
        (PORT d[6] (3565:3565:3565) (3753:3753:3753))
        (PORT d[7] (3277:3277:3277) (3387:3387:3387))
        (PORT d[8] (3864:3864:3864) (4105:4105:4105))
        (PORT d[9] (3310:3310:3310) (3573:3573:3573))
        (PORT d[10] (3429:3429:3429) (3532:3532:3532))
        (PORT d[11] (3841:3841:3841) (4123:4123:4123))
        (PORT d[12] (3026:3026:3026) (3175:3175:3175))
        (PORT clk (3462:3462:3462) (3469:3469:3469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2471:2471:2471))
        (PORT clk (3462:3462:3462) (3469:3469:3469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3473:3473:3473))
        (PORT d[0] (3211:3211:3211) (3216:3216:3216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3474:3474:3474))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3474:3474:3474))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3474:3474:3474))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3467:3467:3467) (3474:3474:3474))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1391:1391:1391) (1384:1384:1384))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1379:1379:1379))
        (PORT d[1] (1382:1382:1382) (1379:1379:1379))
        (PORT d[2] (1382:1382:1382) (1379:1379:1379))
        (PORT d[3] (1328:1328:1328) (1320:1320:1320))
        (PORT d[4] (1382:1382:1382) (1379:1379:1379))
        (PORT d[5] (1705:1705:1705) (1679:1679:1679))
        (PORT d[6] (1705:1705:1705) (1679:1679:1679))
        (PORT d[7] (1705:1705:1705) (1679:1679:1679))
        (PORT d[8] (1705:1705:1705) (1679:1679:1679))
        (PORT d[9] (1705:1705:1705) (1679:1679:1679))
        (PORT d[10] (1705:1705:1705) (1679:1679:1679))
        (PORT d[11] (1705:1705:1705) (1679:1679:1679))
        (PORT d[12] (1705:1705:1705) (1679:1679:1679))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1608:1608:1608))
        (PORT datab (1211:1211:1211) (1277:1277:1277))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1964:1964:1964) (1998:1998:1998))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (896:896:896))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3349:3349:3349))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1749:1749:1749) (1727:1727:1727))
        (PORT sload (1872:1872:1872) (1867:1867:1867))
        (PORT ena (2223:2223:2223) (2246:2246:2246))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1791:1791:1791))
        (PORT datab (713:713:713) (730:730:730))
        (PORT datac (503:503:503) (567:567:567))
        (PORT datad (1475:1475:1475) (1432:1432:1432))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (614:614:614))
        (PORT datab (2077:2077:2077) (2084:2084:2084))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (701:701:701) (702:702:702))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1007:1007:1007))
        (PORT datab (1629:1629:1629) (1626:1626:1626))
        (PORT datac (1052:1052:1052) (1047:1047:1047))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (775:775:775))
        (PORT datab (683:683:683) (673:673:673))
        (PORT datac (1054:1054:1054) (1050:1050:1050))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2442:2442:2442))
        (PORT asdata (637:637:637) (664:664:664))
        (PORT ena (2611:2611:2611) (2562:2562:2562))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (691:691:691))
        (PORT datab (1054:1054:1054) (1046:1046:1046))
        (PORT datac (1020:1020:1020) (1024:1024:1024))
        (PORT datad (479:479:479) (529:529:529))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2912:2912:2912))
        (PORT clk (3475:3475:3475) (3460:3460:3460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3703:3703:3703))
        (PORT d[1] (2749:2749:2749) (2936:2936:2936))
        (PORT d[2] (3675:3675:3675) (3843:3843:3843))
        (PORT d[3] (4124:4124:4124) (4352:4352:4352))
        (PORT d[4] (2740:2740:2740) (2895:2895:2895))
        (PORT d[5] (3728:3728:3728) (3895:3895:3895))
        (PORT d[6] (3953:3953:3953) (4144:4144:4144))
        (PORT d[7] (2742:2742:2742) (2917:2917:2917))
        (PORT d[8] (3321:3321:3321) (3480:3480:3480))
        (PORT d[9] (3404:3404:3404) (3588:3588:3588))
        (PORT d[10] (3384:3384:3384) (3533:3533:3533))
        (PORT d[11] (2674:2674:2674) (2831:2831:2831))
        (PORT d[12] (3021:3021:3021) (3164:3164:3164))
        (PORT clk (3471:3471:3471) (3456:3456:3456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2605:2605:2605))
        (PORT clk (3471:3471:3471) (3456:3456:3456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3475:3475:3475) (3460:3460:3460))
        (PORT d[0] (3220:3220:3220) (3264:3264:3264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3476:3476:3476) (3461:3461:3461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3476:3476:3476) (3461:3461:3461))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3476:3476:3476) (3461:3461:3461))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3476:3476:3476) (3461:3461:3461))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5585:5585:5585) (5531:5531:5531))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5576:5576:5576) (5526:5526:5526))
        (PORT d[1] (5576:5576:5576) (5526:5526:5526))
        (PORT d[2] (5576:5576:5576) (5526:5526:5526))
        (PORT d[3] (5659:5659:5659) (5577:5577:5577))
        (PORT d[4] (5576:5576:5576) (5526:5526:5526))
        (PORT d[5] (5499:5499:5499) (5427:5427:5427))
        (PORT d[6] (5499:5499:5499) (5427:5427:5427))
        (PORT d[7] (5499:5499:5499) (5427:5427:5427))
        (PORT d[8] (5499:5499:5499) (5427:5427:5427))
        (PORT d[9] (5499:5499:5499) (5427:5427:5427))
        (PORT d[10] (5499:5499:5499) (5427:5427:5427))
        (PORT d[11] (5499:5499:5499) (5427:5427:5427))
        (PORT d[12] (5499:5499:5499) (5427:5427:5427))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3286:3286:3286))
        (PORT clk (3332:3332:3332) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (4069:4069:4069))
        (PORT d[1] (2703:2703:2703) (2894:2894:2894))
        (PORT d[2] (3392:3392:3392) (3564:3564:3564))
        (PORT d[3] (2570:2570:2570) (2689:2689:2689))
        (PORT d[4] (2322:2322:2322) (2486:2486:2486))
        (PORT d[5] (3943:3943:3943) (4047:4047:4047))
        (PORT d[6] (3005:3005:3005) (3173:3173:3173))
        (PORT d[7] (2678:2678:2678) (2815:2815:2815))
        (PORT d[8] (3545:3545:3545) (3654:3654:3654))
        (PORT d[9] (2482:2482:2482) (2658:2658:2658))
        (PORT d[10] (3355:3355:3355) (3505:3505:3505))
        (PORT d[11] (2872:2872:2872) (2995:2995:2995))
        (PORT d[12] (2674:2674:2674) (2829:2829:2829))
        (PORT clk (3328:3328:3328) (3355:3355:3355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2302:2302:2302))
        (PORT clk (3328:3328:3328) (3355:3355:3355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3359:3359:3359))
        (PORT d[0] (3122:3122:3122) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5390:5390:5390) (5340:5340:5340))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5381:5381:5381) (5335:5335:5335))
        (PORT d[1] (5381:5381:5381) (5335:5335:5335))
        (PORT d[2] (5381:5381:5381) (5335:5335:5335))
        (PORT d[3] (5270:5270:5270) (5214:5214:5214))
        (PORT d[4] (5381:5381:5381) (5335:5335:5335))
        (PORT d[5] (5776:5776:5776) (5738:5738:5738))
        (PORT d[6] (5776:5776:5776) (5738:5738:5738))
        (PORT d[7] (5776:5776:5776) (5738:5738:5738))
        (PORT d[8] (5776:5776:5776) (5738:5738:5738))
        (PORT d[9] (5776:5776:5776) (5738:5738:5738))
        (PORT d[10] (5776:5776:5776) (5738:5738:5738))
        (PORT d[11] (5776:5776:5776) (5738:5738:5738))
        (PORT d[12] (5776:5776:5776) (5738:5738:5738))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2945:2945:2945))
        (PORT clk (3368:3368:3368) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3743:3743:3743))
        (PORT d[1] (2413:2413:2413) (2570:2570:2570))
        (PORT d[2] (3562:3562:3562) (3796:3796:3796))
        (PORT d[3] (4199:4199:4199) (4436:4436:4436))
        (PORT d[4] (3416:3416:3416) (3566:3566:3566))
        (PORT d[5] (4084:4084:4084) (4290:4290:4290))
        (PORT d[6] (3567:3567:3567) (3715:3715:3715))
        (PORT d[7] (3157:3157:3157) (3336:3336:3336))
        (PORT d[8] (4024:4024:4024) (4183:4183:4183))
        (PORT d[9] (3128:3128:3128) (3301:3301:3301))
        (PORT d[10] (4123:4123:4123) (4272:4272:4272))
        (PORT d[11] (2366:2366:2366) (2525:2525:2525))
        (PORT d[12] (2360:2360:2360) (2486:2486:2486))
        (PORT clk (3364:3364:3364) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2869:2869:2869))
        (PORT clk (3364:3364:3364) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3368:3368:3368) (3391:3391:3391))
        (PORT d[0] (3458:3458:3458) (3465:3465:3465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6467:6467:6467) (6386:6386:6386))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6458:6458:6458) (6381:6381:6381))
        (PORT d[1] (6458:6458:6458) (6381:6381:6381))
        (PORT d[2] (6458:6458:6458) (6381:6381:6381))
        (PORT d[3] (6690:6690:6690) (6579:6579:6579))
        (PORT d[4] (6458:6458:6458) (6381:6381:6381))
        (PORT d[5] (6800:6800:6800) (6723:6723:6723))
        (PORT d[6] (6800:6800:6800) (6723:6723:6723))
        (PORT d[7] (6800:6800:6800) (6723:6723:6723))
        (PORT d[8] (6800:6800:6800) (6723:6723:6723))
        (PORT d[9] (6800:6800:6800) (6723:6723:6723))
        (PORT d[10] (6800:6800:6800) (6723:6723:6723))
        (PORT d[11] (6800:6800:6800) (6723:6723:6723))
        (PORT d[12] (6800:6800:6800) (6723:6723:6723))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2946:2946:2946))
        (PORT clk (3453:3453:3453) (3459:3459:3459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3737:3737:3737))
        (PORT d[1] (2379:2379:2379) (2534:2534:2534))
        (PORT d[2] (3507:3507:3507) (3735:3735:3735))
        (PORT d[3] (3803:3803:3803) (4041:4041:4041))
        (PORT d[4] (2777:2777:2777) (2979:2979:2979))
        (PORT d[5] (4091:4091:4091) (4298:4298:4298))
        (PORT d[6] (3270:3270:3270) (3428:3428:3428))
        (PORT d[7] (2793:2793:2793) (2973:2973:2973))
        (PORT d[8] (4088:4088:4088) (4247:4247:4247))
        (PORT d[9] (2791:2791:2791) (2968:2968:2968))
        (PORT d[10] (4116:4116:4116) (4264:4264:4264))
        (PORT d[11] (2688:2688:2688) (2852:2852:2852))
        (PORT d[12] (2341:2341:2341) (2466:2466:2466))
        (PORT clk (3449:3449:3449) (3455:3455:3455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2847:2847:2847))
        (PORT clk (3449:3449:3449) (3455:3455:3455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3459:3459:3459))
        (PORT d[0] (3485:3485:3485) (3490:3490:3490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3460:3460:3460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3460:3460:3460))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3460:3460:3460))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3460:3460:3460))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6343:6343:6343) (6287:6287:6287))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6334:6334:6334) (6282:6282:6282))
        (PORT d[1] (6334:6334:6334) (6282:6282:6282))
        (PORT d[2] (6334:6334:6334) (6282:6282:6282))
        (PORT d[3] (6421:6421:6421) (6337:6337:6337))
        (PORT d[4] (6334:6334:6334) (6282:6282:6282))
        (PORT d[5] (6486:6486:6486) (6403:6403:6403))
        (PORT d[6] (6486:6486:6486) (6403:6403:6403))
        (PORT d[7] (6486:6486:6486) (6403:6403:6403))
        (PORT d[8] (6486:6486:6486) (6403:6403:6403))
        (PORT d[9] (6486:6486:6486) (6403:6403:6403))
        (PORT d[10] (6486:6486:6486) (6403:6403:6403))
        (PORT d[11] (6486:6486:6486) (6403:6403:6403))
        (PORT d[12] (6486:6486:6486) (6403:6403:6403))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2509:2509:2509) (2570:2570:2570))
        (PORT datab (725:725:725) (712:712:712))
        (PORT datac (2247:2247:2247) (2409:2409:2409))
        (PORT datad (1072:1072:1072) (1054:1054:1054))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2156:2156:2156) (2188:2188:2188))
        (PORT datab (1721:1721:1721) (1814:1814:1814))
        (PORT datac (1695:1695:1695) (1744:1744:1744))
        (PORT datad (1347:1347:1347) (1375:1375:1375))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2625:2625:2625))
        (PORT clk (3350:3350:3350) (3375:3375:3375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3649:3649:3649))
        (PORT d[1] (2357:2357:2357) (2522:2522:2522))
        (PORT d[2] (3539:3539:3539) (3771:3771:3771))
        (PORT d[3] (4210:4210:4210) (4448:4448:4448))
        (PORT d[4] (2786:2786:2786) (2988:2988:2988))
        (PORT d[5] (4094:4094:4094) (4302:4302:4302))
        (PORT d[6] (3577:3577:3577) (3726:3726:3726))
        (PORT d[7] (3169:3169:3169) (3349:3349:3349))
        (PORT d[8] (4404:4404:4404) (4559:4559:4559))
        (PORT d[9] (3171:3171:3171) (3353:3353:3353))
        (PORT d[10] (4473:4473:4473) (4620:4620:4620))
        (PORT d[11] (2701:2701:2701) (2851:2851:2851))
        (PORT d[12] (2283:2283:2283) (2401:2401:2401))
        (PORT clk (3346:3346:3346) (3371:3371:3371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2763:2763:2763))
        (PORT clk (3346:3346:3346) (3371:3371:3371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3375:3375:3375))
        (PORT d[0] (3307:3307:3307) (3342:3342:3342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3351:3351:3351) (3376:3376:3376))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3351:3351:3351) (3376:3376:3376))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3351:3351:3351) (3376:3376:3376))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3351:3351:3351) (3376:3376:3376))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6832:6832:6832) (6751:6751:6751))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6823:6823:6823) (6746:6746:6746))
        (PORT d[1] (6823:6823:6823) (6746:6746:6746))
        (PORT d[2] (6823:6823:6823) (6746:6746:6746))
        (PORT d[3] (6769:6769:6769) (6687:6687:6687))
        (PORT d[4] (6823:6823:6823) (6746:6746:6746))
        (PORT d[5] (6860:6860:6860) (6784:6784:6784))
        (PORT d[6] (6860:6860:6860) (6784:6784:6784))
        (PORT d[7] (6860:6860:6860) (6784:6784:6784))
        (PORT d[8] (6860:6860:6860) (6784:6784:6784))
        (PORT d[9] (6860:6860:6860) (6784:6784:6784))
        (PORT d[10] (6860:6860:6860) (6784:6784:6784))
        (PORT d[11] (6860:6860:6860) (6784:6784:6784))
        (PORT d[12] (6860:6860:6860) (6784:6784:6784))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2932:2932:2932))
        (PORT clk (3379:3379:3379) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3729:3729:3729))
        (PORT d[1] (3080:3080:3080) (3268:3268:3268))
        (PORT d[2] (2981:2981:2981) (3154:3154:3154))
        (PORT d[3] (3317:3317:3317) (3468:3468:3468))
        (PORT d[4] (3081:3081:3081) (3257:3257:3257))
        (PORT d[5] (3578:3578:3578) (3675:3675:3675))
        (PORT d[6] (2963:2963:2963) (3124:3124:3124))
        (PORT d[7] (2356:2356:2356) (2496:2496:2496))
        (PORT d[8] (3133:3133:3133) (3238:3238:3238))
        (PORT d[9] (3185:3185:3185) (3386:3386:3386))
        (PORT d[10] (2990:2990:2990) (3139:3139:3139))
        (PORT d[11] (2588:2588:2588) (2733:2733:2733))
        (PORT d[12] (2644:2644:2644) (2795:2795:2795))
        (PORT clk (3375:3375:3375) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2475:2475:2475))
        (PORT clk (3375:3375:3375) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3418:3418:3418))
        (PORT d[0] (3217:3217:3217) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3419:3419:3419))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3419:3419:3419))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3419:3419:3419))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3419:3419:3419))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5679:5679:5679) (5630:5630:5630))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5670:5670:5670) (5625:5625:5625))
        (PORT d[1] (5670:5670:5670) (5625:5625:5625))
        (PORT d[2] (5670:5670:5670) (5625:5625:5625))
        (PORT d[3] (5371:5371:5371) (5314:5314:5314))
        (PORT d[4] (5670:5670:5670) (5625:5625:5625))
        (PORT d[5] (5411:5411:5411) (5376:5376:5376))
        (PORT d[6] (5411:5411:5411) (5376:5376:5376))
        (PORT d[7] (5411:5411:5411) (5376:5376:5376))
        (PORT d[8] (5411:5411:5411) (5376:5376:5376))
        (PORT d[9] (5411:5411:5411) (5376:5376:5376))
        (PORT d[10] (5411:5411:5411) (5376:5376:5376))
        (PORT d[11] (5411:5411:5411) (5376:5376:5376))
        (PORT d[12] (5411:5411:5411) (5376:5376:5376))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2440:2440:2440))
        (PORT clk (3246:3246:3246) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (3935:3935:3935))
        (PORT d[1] (2613:2613:2613) (2736:2736:2736))
        (PORT d[2] (2370:2370:2370) (2522:2522:2522))
        (PORT d[3] (2582:2582:2582) (2703:2703:2703))
        (PORT d[4] (3401:3401:3401) (3578:3578:3578))
        (PORT d[5] (3239:3239:3239) (3308:3308:3308))
        (PORT d[6] (3247:3247:3247) (3359:3359:3359))
        (PORT d[7] (3377:3377:3377) (3510:3510:3510))
        (PORT d[8] (3224:3224:3224) (3303:3303:3303))
        (PORT d[9] (2803:2803:2803) (2973:2973:2973))
        (PORT d[10] (4059:4059:4059) (4211:4211:4211))
        (PORT d[11] (3247:3247:3247) (3384:3384:3384))
        (PORT d[12] (3388:3388:3388) (3535:3535:3535))
        (PORT clk (3242:3242:3242) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2160:2160:2160))
        (PORT clk (3242:3242:3242) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3297:3297:3297))
        (PORT d[0] (2995:2995:2995) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3247:3247:3247) (3298:3298:3298))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3247:3247:3247) (3298:3298:3298))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3247:3247:3247) (3298:3298:3298))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3247:3247:3247) (3298:3298:3298))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3511:3511:3511))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3506:3506:3506))
        (PORT d[1] (3518:3518:3518) (3506:3506:3506))
        (PORT d[2] (3518:3518:3518) (3506:3506:3506))
        (PORT d[3] (5689:5689:5689) (5638:5638:5638))
        (PORT d[4] (3518:3518:3518) (3506:3506:3506))
        (PORT d[5] (5434:5434:5434) (5400:5400:5400))
        (PORT d[6] (5434:5434:5434) (5400:5400:5400))
        (PORT d[7] (5434:5434:5434) (5400:5400:5400))
        (PORT d[8] (5434:5434:5434) (5400:5400:5400))
        (PORT d[9] (5434:5434:5434) (5400:5400:5400))
        (PORT d[10] (5434:5434:5434) (5400:5400:5400))
        (PORT d[11] (5434:5434:5434) (5400:5400:5400))
        (PORT d[12] (5434:5434:5434) (5400:5400:5400))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4941:4941:4941) (4972:4972:4972))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2537:2537:2537) (2653:2653:2653))
        (PORT datab (2657:2657:2657) (2741:2741:2741))
        (PORT datac (1675:1675:1675) (1678:1678:1678))
        (PORT datad (681:681:681) (668:668:668))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2598:2598:2598))
        (PORT clk (3407:3407:3407) (3395:3395:3395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3370:3370:3370))
        (PORT d[1] (2985:2985:2985) (3166:3166:3166))
        (PORT d[2] (2653:2653:2653) (2819:2819:2819))
        (PORT d[3] (3270:3270:3270) (3405:3405:3405))
        (PORT d[4] (2750:2750:2750) (2930:2930:2930))
        (PORT d[5] (3570:3570:3570) (3665:3665:3665))
        (PORT d[6] (2951:2951:2951) (3111:3111:3111))
        (PORT d[7] (2696:2696:2696) (2827:2827:2827))
        (PORT d[8] (2496:2496:2496) (2609:2609:2609))
        (PORT d[9] (2871:2871:2871) (3080:3080:3080))
        (PORT d[10] (2993:2993:2993) (3139:3139:3139))
        (PORT d[11] (2979:2979:2979) (3120:3120:3120))
        (PORT d[12] (2991:2991:2991) (3138:3138:3138))
        (PORT clk (3403:3403:3403) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (2935:2935:2935))
        (PORT clk (3403:3403:3403) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3395:3395:3395))
        (PORT d[0] (3614:3614:3614) (3601:3601:3601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3396:3396:3396))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3396:3396:3396))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3396:3396:3396))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3396:3396:3396))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5389:5389:5389) (5321:5321:5321))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5380:5380:5380) (5316:5316:5316))
        (PORT d[1] (5380:5380:5380) (5316:5316:5316))
        (PORT d[2] (5380:5380:5380) (5316:5316:5316))
        (PORT d[3] (5321:5321:5321) (5260:5260:5260))
        (PORT d[4] (5380:5380:5380) (5316:5316:5316))
        (PORT d[5] (5004:5004:5004) (4957:4957:4957))
        (PORT d[6] (5004:5004:5004) (4957:4957:4957))
        (PORT d[7] (5004:5004:5004) (4957:4957:4957))
        (PORT d[8] (5004:5004:5004) (4957:4957:4957))
        (PORT d[9] (5004:5004:5004) (4957:4957:4957))
        (PORT d[10] (5004:5004:5004) (4957:4957:4957))
        (PORT d[11] (5004:5004:5004) (4957:4957:4957))
        (PORT d[12] (5004:5004:5004) (4957:4957:4957))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1800:1800:1800) (1813:1813:1813))
        (PORT datab (2251:2251:2251) (2263:2263:2263))
        (PORT datac (1161:1161:1161) (1122:1122:1122))
        (PORT datad (1838:1838:1838) (1905:1905:1905))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2276:2276:2276) (2252:2252:2252))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3303:3303:3303) (3343:3343:3343))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1679:1679:1679) (1686:1686:1686))
        (PORT sload (2434:2434:2434) (2484:2484:2484))
        (PORT ena (2301:2301:2301) (2366:2366:2366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1758:1758:1758) (1790:1790:1790))
        (PORT datab (1013:1013:1013) (995:995:995))
        (PORT datac (504:504:504) (569:569:569))
        (PORT datad (996:996:996) (970:970:970))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (614:614:614))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1723:1723:1723) (1748:1748:1748))
        (PORT datad (942:942:942) (911:911:911))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (649:649:649))
        (PORT datab (1092:1092:1092) (1081:1081:1081))
        (PORT datac (1984:1984:1984) (1909:1909:1909))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2442:2442:2442))
        (PORT asdata (1266:1266:1266) (1223:1223:1223))
        (PORT ena (2611:2611:2611) (2562:2562:2562))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (832:832:832))
        (PORT datab (552:552:552) (610:610:610))
        (PORT datac (692:692:692) (708:708:708))
        (PORT datad (512:512:512) (570:570:570))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1012:1012:1012))
        (PORT datab (670:670:670) (652:652:652))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (622:622:622))
        (PORT datab (838:838:838) (896:896:896))
        (PORT datac (852:852:852) (931:931:931))
        (PORT datad (873:873:873) (935:935:935))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (732:732:732))
        (PORT datab (605:605:605) (677:677:677))
        (PORT datac (510:510:510) (578:578:578))
        (PORT datad (568:568:568) (652:652:652))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (625:625:625))
        (PORT datab (782:782:782) (842:842:842))
        (PORT datac (588:588:588) (566:566:566))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (619:619:619))
        (PORT datab (834:834:834) (890:890:890))
        (PORT datac (849:849:849) (927:927:927))
        (PORT datad (872:872:872) (935:935:935))
        (IOPATH dataa combout (400:400:400) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (926:926:926))
        (PORT datab (334:334:334) (431:431:431))
        (PORT datac (895:895:895) (960:960:960))
        (PORT datad (816:816:816) (862:862:862))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (879:879:879))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (850:850:850) (928:928:928))
        (PORT datad (392:392:392) (391:391:391))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (840:840:840))
        (PORT datab (622:622:622) (703:703:703))
        (PORT datac (507:507:507) (575:575:575))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (630:630:630))
        (PORT datab (622:622:622) (703:703:703))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (443:443:443) (455:455:455))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1960:1960:1960))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (419:419:419) (465:465:465))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1821:1821:1821))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3074:3074:3074))
        (PORT asdata (1401:1401:1401) (1388:1388:1388))
        (PORT ena (1743:1743:1743) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (841:841:841))
        (PORT datab (588:588:588) (651:651:651))
        (PORT datad (559:559:559) (637:637:637))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (731:731:731))
        (PORT datab (607:607:607) (679:679:679))
        (PORT datac (416:416:416) (427:427:427))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1960:1960:1960))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (496:496:496))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1821:1821:1821))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (432:432:432))
        (PORT datad (816:816:816) (862:862:862))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (1007:1007:1007))
        (PORT datad (807:807:807) (872:872:872))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (887:887:887))
        (PORT datab (895:895:895) (960:960:960))
        (PORT datac (235:235:235) (270:270:270))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (884:884:884))
        (PORT datab (837:837:837) (894:894:894))
        (PORT datac (372:372:372) (373:373:373))
        (PORT datad (244:244:244) (274:274:274))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (886:886:886))
        (PORT datab (545:545:545) (613:613:613))
        (PORT datac (547:547:547) (616:616:616))
        (PORT datad (555:555:555) (633:633:633))
        (IOPATH dataa combout (400:400:400) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (884:884:884))
        (PORT datab (543:543:543) (610:610:610))
        (PORT datac (546:546:546) (614:614:614))
        (PORT datad (573:573:573) (659:659:659))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (604:604:604) (676:676:676))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (749:749:749) (800:800:800))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[5\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (624:624:624) (706:706:706))
        (PORT datac (210:210:210) (246:246:246))
        (PORT datad (444:444:444) (456:456:456))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1888:1888:1888))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1094:1094:1094) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (507:507:507))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1849:1849:1849))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1030:1030:1030))
        (PORT datab (1208:1208:1208) (1271:1271:1271))
        (PORT datac (1064:1064:1064) (1123:1123:1123))
        (PORT datad (1138:1138:1138) (1199:1199:1199))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1188:1188:1188) (1244:1244:1244))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldMAR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1952:1952:1952))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1931:1931:1931) (1965:1965:1965))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1875:1875:1875))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2267:2267:2267) (2246:2246:2246))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2417:2417:2417))
        (PORT asdata (1800:1800:1800) (1870:1870:1870))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2389:2389:2389))
        (PORT clk (3639:3639:3639) (3599:3599:3599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3241:3241:3241))
        (PORT d[1] (2724:2724:2724) (2905:2905:2905))
        (PORT d[2] (3325:3325:3325) (3494:3494:3494))
        (PORT d[3] (3774:3774:3774) (4005:4005:4005))
        (PORT d[4] (3164:3164:3164) (3392:3392:3392))
        (PORT d[5] (3659:3659:3659) (3824:3824:3824))
        (PORT d[6] (3655:3655:3655) (3854:3854:3854))
        (PORT d[7] (2741:2741:2741) (2925:2925:2925))
        (PORT d[8] (3257:3257:3257) (3415:3415:3415))
        (PORT d[9] (2741:2741:2741) (2942:2942:2942))
        (PORT d[10] (3035:3035:3035) (3187:3187:3187))
        (PORT d[11] (2325:2325:2325) (2485:2485:2485))
        (PORT d[12] (2948:2948:2948) (3090:3090:3090))
        (PORT clk (3635:3635:3635) (3595:3595:3595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2701:2701:2701))
        (PORT clk (3635:3635:3635) (3595:3595:3595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3639:3639:3639) (3599:3599:3599))
        (PORT d[0] (3493:3493:3493) (3544:3544:3544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3640:3640:3640) (3600:3600:3600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3640:3640:3640) (3600:3600:3600))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3640:3640:3640) (3600:3600:3600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3640:3640:3640) (3600:3600:3600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5206:5206:5206) (5154:5154:5154))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5197:5197:5197) (5149:5149:5149))
        (PORT d[1] (5197:5197:5197) (5149:5149:5149))
        (PORT d[2] (5197:5197:5197) (5149:5149:5149))
        (PORT d[3] (5117:5117:5117) (5063:5063:5063))
        (PORT d[4] (5197:5197:5197) (5149:5149:5149))
        (PORT d[5] (5129:5129:5129) (5063:5063:5063))
        (PORT d[6] (5129:5129:5129) (5063:5063:5063))
        (PORT d[7] (5129:5129:5129) (5063:5063:5063))
        (PORT d[8] (5129:5129:5129) (5063:5063:5063))
        (PORT d[9] (5129:5129:5129) (5063:5063:5063))
        (PORT d[10] (5129:5129:5129) (5063:5063:5063))
        (PORT d[11] (5129:5129:5129) (5063:5063:5063))
        (PORT d[12] (5129:5129:5129) (5063:5063:5063))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2402:2402:2402))
        (PORT clk (3484:3484:3484) (3469:3469:3469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3282:3282:3282))
        (PORT d[1] (2743:2743:2743) (2931:2931:2931))
        (PORT d[2] (3335:3335:3335) (3510:3510:3510))
        (PORT d[3] (4114:4114:4114) (4330:4330:4330))
        (PORT d[4] (2649:2649:2649) (2797:2797:2797))
        (PORT d[5] (3654:3654:3654) (3819:3819:3819))
        (PORT d[6] (3695:3695:3695) (3898:3898:3898))
        (PORT d[7] (2808:2808:2808) (2986:2986:2986))
        (PORT d[8] (3251:3251:3251) (3403:3403:3403))
        (PORT d[9] (3332:3332:3332) (3519:3519:3519))
        (PORT d[10] (3067:3067:3067) (3223:3223:3223))
        (PORT d[11] (2945:2945:2945) (3095:3095:3095))
        (PORT d[12] (2644:2644:2644) (2791:2791:2791))
        (PORT clk (3480:3480:3480) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2617:2617:2617))
        (PORT clk (3480:3480:3480) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3469:3469:3469))
        (PORT d[0] (3259:3259:3259) (3301:3301:3301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3485:3485:3485) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3485:3485:3485) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3485:3485:3485) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3485:3485:3485) (3470:3470:3470))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5533:5533:5533) (5477:5477:5477))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5524:5524:5524) (5472:5472:5472))
        (PORT d[1] (5524:5524:5524) (5472:5472:5472))
        (PORT d[2] (5524:5524:5524) (5472:5472:5472))
        (PORT d[3] (5469:5469:5469) (5408:5408:5408))
        (PORT d[4] (5524:5524:5524) (5472:5472:5472))
        (PORT d[5] (5522:5522:5522) (5466:5466:5466))
        (PORT d[6] (5522:5522:5522) (5466:5466:5466))
        (PORT d[7] (5522:5522:5522) (5466:5466:5466))
        (PORT d[8] (5522:5522:5522) (5466:5466:5466))
        (PORT d[9] (5522:5522:5522) (5466:5466:5466))
        (PORT d[10] (5522:5522:5522) (5466:5466:5466))
        (PORT d[11] (5522:5522:5522) (5466:5466:5466))
        (PORT d[12] (5522:5522:5522) (5466:5466:5466))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2761:2761:2761))
        (PORT clk (3514:3514:3514) (3485:3485:3485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3732:3732:3732))
        (PORT d[1] (2793:2793:2793) (2985:2985:2985))
        (PORT d[2] (3676:3676:3676) (3844:3844:3844))
        (PORT d[3] (3792:3792:3792) (4021:4021:4021))
        (PORT d[4] (2672:2672:2672) (2834:2834:2834))
        (PORT d[5] (4065:4065:4065) (4269:4269:4269))
        (PORT d[6] (4008:4008:4008) (4193:4193:4193))
        (PORT d[7] (2749:2749:2749) (2924:2924:2924))
        (PORT d[8] (3019:3019:3019) (3179:3179:3179))
        (PORT d[9] (3690:3690:3690) (3869:3869:3869))
        (PORT d[10] (3719:3719:3719) (3864:3864:3864))
        (PORT d[11] (2315:2315:2315) (2464:2464:2464))
        (PORT d[12] (2948:2948:2948) (3089:3089:3089))
        (PORT clk (3510:3510:3510) (3481:3481:3481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2844:2844:2844))
        (PORT clk (3510:3510:3510) (3481:3481:3481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3514:3514:3514) (3485:3485:3485))
        (PORT d[0] (3462:3462:3462) (3505:3505:3505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3486:3486:3486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5997:5997:5997) (5944:5944:5944))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5988:5988:5988) (5939:5939:5939))
        (PORT d[1] (5988:5988:5988) (5939:5939:5939))
        (PORT d[2] (5988:5988:5988) (5939:5939:5939))
        (PORT d[3] (5916:5916:5916) (5844:5844:5844))
        (PORT d[4] (5988:5988:5988) (5939:5939:5939))
        (PORT d[5] (6151:6151:6151) (6074:6074:6074))
        (PORT d[6] (6151:6151:6151) (6074:6074:6074))
        (PORT d[7] (6151:6151:6151) (6074:6074:6074))
        (PORT d[8] (6151:6151:6151) (6074:6074:6074))
        (PORT d[9] (6151:6151:6151) (6074:6074:6074))
        (PORT d[10] (6151:6151:6151) (6074:6074:6074))
        (PORT d[11] (6151:6151:6151) (6074:6074:6074))
        (PORT d[12] (6151:6151:6151) (6074:6074:6074))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (3085:3085:3085))
        (PORT clk (3457:3457:3457) (3463:3463:3463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (3706:3706:3706))
        (PORT d[1] (2792:2792:2792) (2983:2983:2983))
        (PORT d[2] (3132:3132:3132) (3360:3360:3360))
        (PORT d[3] (4040:4040:4040) (4256:4256:4256))
        (PORT d[4] (3048:3048:3048) (3205:3205:3205))
        (PORT d[5] (3787:3787:3787) (3998:3998:3998))
        (PORT d[6] (3334:3334:3334) (3497:3497:3497))
        (PORT d[7] (2792:2792:2792) (2972:2972:2972))
        (PORT d[8] (4082:4082:4082) (4240:4240:4240))
        (PORT d[9] (2790:2790:2790) (2967:2967:2967))
        (PORT d[10] (4071:4071:4071) (4214:4214:4214))
        (PORT d[11] (2312:2312:2312) (2464:2464:2464))
        (PORT d[12] (3336:3336:3336) (3474:3474:3474))
        (PORT clk (3453:3453:3453) (3459:3459:3459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2612:2612:2612))
        (PORT clk (3453:3453:3453) (3459:3459:3459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3457:3457:3457) (3463:3463:3463))
        (PORT d[0] (3526:3526:3526) (3530:3530:3530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3458:3458:3458) (3464:3464:3464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3458:3458:3458) (3464:3464:3464))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3458:3458:3458) (3464:3464:3464))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3458:3458:3458) (3464:3464:3464))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6364:6364:6364) (6309:6309:6309))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6355:6355:6355) (6304:6304:6304))
        (PORT d[1] (6355:6355:6355) (6304:6304:6304))
        (PORT d[2] (6355:6355:6355) (6304:6304:6304))
        (PORT d[3] (6283:6283:6283) (6210:6210:6210))
        (PORT d[4] (6355:6355:6355) (6304:6304:6304))
        (PORT d[5] (6496:6496:6496) (6419:6419:6419))
        (PORT d[6] (6496:6496:6496) (6419:6419:6419))
        (PORT d[7] (6496:6496:6496) (6419:6419:6419))
        (PORT d[8] (6496:6496:6496) (6419:6419:6419))
        (PORT d[9] (6496:6496:6496) (6419:6419:6419))
        (PORT d[10] (6496:6496:6496) (6419:6419:6419))
        (PORT d[11] (6496:6496:6496) (6419:6419:6419))
        (PORT d[12] (6496:6496:6496) (6419:6419:6419))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2188:2188:2188) (2333:2333:2333))
        (PORT datab (2526:2526:2526) (2583:2583:2583))
        (PORT datac (1016:1016:1016) (994:994:994))
        (PORT datad (716:716:716) (702:702:702))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1826:1826:1826) (1868:1868:1868))
        (PORT datab (1726:1726:1726) (1820:1820:1820))
        (PORT datac (2370:2370:2370) (2392:2392:2392))
        (PORT datad (1676:1676:1676) (1677:1677:1677))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2356:2356:2356))
        (PORT clk (3473:3473:3473) (3444:3444:3444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3264:3264:3264))
        (PORT d[1] (2770:2770:2770) (2959:2959:2959))
        (PORT d[2] (3110:3110:3110) (3322:3322:3322))
        (PORT d[3] (4151:4151:4151) (4380:4380:4380))
        (PORT d[4] (2674:2674:2674) (2827:2827:2827))
        (PORT d[5] (3703:3703:3703) (3876:3876:3876))
        (PORT d[6] (3952:3952:3952) (4143:4143:4143))
        (PORT d[7] (2747:2747:2747) (2923:2923:2923))
        (PORT d[8] (3352:3352:3352) (3515:3515:3515))
        (PORT d[9] (3429:3429:3429) (3614:3614:3614))
        (PORT d[10] (3409:3409:3409) (3561:3561:3561))
        (PORT d[11] (2673:2673:2673) (2830:2830:2830))
        (PORT d[12] (2935:2935:2935) (3076:3076:3076))
        (PORT clk (3469:3469:3469) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (2933:2933:2933))
        (PORT clk (3469:3469:3469) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3444:3444:3444))
        (PORT d[0] (3279:3279:3279) (3269:3269:3269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5584:5584:5584) (5530:5530:5530))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5575:5575:5575) (5525:5525:5525))
        (PORT d[1] (5575:5575:5575) (5525:5525:5525))
        (PORT d[2] (5575:5575:5575) (5525:5525:5525))
        (PORT d[3] (5770:5770:5770) (5685:5685:5685))
        (PORT d[4] (5575:5575:5575) (5525:5525:5525))
        (PORT d[5] (5505:5505:5505) (5433:5433:5433))
        (PORT d[6] (5505:5505:5505) (5433:5433:5433))
        (PORT d[7] (5505:5505:5505) (5433:5433:5433))
        (PORT d[8] (5505:5505:5505) (5433:5433:5433))
        (PORT d[9] (5505:5505:5505) (5433:5433:5433))
        (PORT d[10] (5505:5505:5505) (5433:5433:5433))
        (PORT d[11] (5505:5505:5505) (5433:5433:5433))
        (PORT d[12] (5505:5505:5505) (5433:5433:5433))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2359:2359:2359))
        (PORT clk (3312:3312:3312) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3690:3690:3690) (3811:3811:3811))
        (PORT d[1] (3074:3074:3074) (3263:3263:3263))
        (PORT d[2] (3392:3392:3392) (3567:3567:3567))
        (PORT d[3] (3661:3661:3661) (3800:3800:3800))
        (PORT d[4] (2796:2796:2796) (2989:2989:2989))
        (PORT d[5] (3657:3657:3657) (3760:3760:3760))
        (PORT d[6] (2915:2915:2915) (3074:3074:3074))
        (PORT d[7] (2301:2301:2301) (2439:2439:2439))
        (PORT d[8] (3200:3200:3200) (3313:3313:3313))
        (PORT d[9] (2820:2820:2820) (3015:3015:3015))
        (PORT d[10] (3012:3012:3012) (3164:3164:3164))
        (PORT d[11] (2306:2306:2306) (2458:2458:2458))
        (PORT d[12] (2630:2630:2630) (2786:2786:2786))
        (PORT clk (3308:3308:3308) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2442:2442:2442))
        (PORT clk (3308:3308:3308) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3324:3324:3324))
        (PORT d[0] (3194:3194:3194) (3221:3221:3221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3325:3325:3325))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3325:3325:3325))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3325:3325:3325))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3325:3325:3325))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4369:4369:4369) (4330:4330:4330))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4360:4360:4360) (4325:4325:4325))
        (PORT d[1] (4360:4360:4360) (4325:4325:4325))
        (PORT d[2] (4360:4360:4360) (4325:4325:4325))
        (PORT d[3] (4306:4306:4306) (4266:4266:4266))
        (PORT d[4] (4360:4360:4360) (4325:4325:4325))
        (PORT d[5] (5753:5753:5753) (5709:5709:5709))
        (PORT d[6] (5753:5753:5753) (5709:5709:5709))
        (PORT d[7] (5753:5753:5753) (5709:5709:5709))
        (PORT d[8] (5753:5753:5753) (5709:5709:5709))
        (PORT d[9] (5753:5753:5753) (5709:5709:5709))
        (PORT d[10] (5753:5753:5753) (5709:5709:5709))
        (PORT d[11] (5753:5753:5753) (5709:5709:5709))
        (PORT d[12] (5753:5753:5753) (5709:5709:5709))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2376:2376:2376))
        (PORT clk (3425:3425:3425) (3413:3413:3413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3689:3689:3689))
        (PORT d[1] (2738:2738:2738) (2926:2926:2926))
        (PORT d[2] (4057:4057:4057) (4222:4222:4222))
        (PORT d[3] (4148:4148:4148) (4371:4371:4371))
        (PORT d[4] (2804:2804:2804) (3003:3003:3003))
        (PORT d[5] (4021:4021:4021) (4222:4222:4222))
        (PORT d[6] (3294:3294:3294) (3455:3455:3455))
        (PORT d[7] (2785:2785:2785) (2964:2964:2964))
        (PORT d[8] (3687:3687:3687) (3848:3848:3848))
        (PORT d[9] (2751:2751:2751) (2923:2923:2923))
        (PORT d[10] (3773:3773:3773) (3926:3926:3926))
        (PORT d[11] (2334:2334:2334) (2504:2504:2504))
        (PORT d[12] (3367:3367:3367) (3508:3508:3508))
        (PORT clk (3421:3421:3421) (3409:3409:3409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2731:2731:2731))
        (PORT clk (3421:3421:3421) (3409:3409:3409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3425:3425:3425) (3413:3413:3413))
        (PORT d[0] (3508:3508:3508) (3532:3532:3532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6117:6117:6117) (6037:6037:6037))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6108:6108:6108) (6032:6032:6032))
        (PORT d[1] (6108:6108:6108) (6032:6032:6032))
        (PORT d[2] (6108:6108:6108) (6032:6032:6032))
        (PORT d[3] (6230:6230:6230) (6167:6167:6167))
        (PORT d[4] (6108:6108:6108) (6032:6032:6032))
        (PORT d[5] (6511:6511:6511) (6428:6428:6428))
        (PORT d[6] (6511:6511:6511) (6428:6428:6428))
        (PORT d[7] (6511:6511:6511) (6428:6428:6428))
        (PORT d[8] (6511:6511:6511) (6428:6428:6428))
        (PORT d[9] (6511:6511:6511) (6428:6428:6428))
        (PORT d[10] (6511:6511:6511) (6428:6428:6428))
        (PORT d[11] (6511:6511:6511) (6428:6428:6428))
        (PORT d[12] (6511:6511:6511) (6428:6428:6428))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (5233:5233:5233))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2213:2213:2213) (2340:2340:2340))
        (PORT datab (2330:2330:2330) (2425:2425:2425))
        (PORT datac (1348:1348:1348) (1325:1325:1325))
        (PORT datad (1515:1515:1515) (1444:1444:1444))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2298:2298:2298))
        (PORT clk (3400:3400:3400) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (3765:3765:3765))
        (PORT d[1] (2716:2716:2716) (2873:2873:2873))
        (PORT d[2] (3896:3896:3896) (4132:4132:4132))
        (PORT d[3] (2898:2898:2898) (3009:3009:3009))
        (PORT d[4] (2766:2766:2766) (2970:2970:2970))
        (PORT d[5] (4052:4052:4052) (4255:4255:4255))
        (PORT d[6] (3990:3990:3990) (4145:4145:4145))
        (PORT d[7] (3539:3539:3539) (3714:3714:3714))
        (PORT d[8] (3255:3255:3255) (3373:3373:3373))
        (PORT d[9] (3535:3535:3535) (3718:3718:3718))
        (PORT d[10] (3682:3682:3682) (3852:3852:3852))
        (PORT d[11] (2706:2706:2706) (2860:2860:2860))
        (PORT d[12] (2324:2324:2324) (2449:2449:2449))
        (PORT clk (3396:3396:3396) (3407:3407:3407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2713:2713:2713))
        (PORT clk (3396:3396:3396) (3407:3407:3407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3411:3411:3411))
        (PORT d[0] (2935:2935:2935) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3401:3401:3401) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3401:3401:3401) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3401:3401:3401) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3401:3401:3401) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6857:6857:6857) (6784:6784:6784))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6848:6848:6848) (6779:6779:6779))
        (PORT d[1] (6848:6848:6848) (6779:6779:6779))
        (PORT d[2] (6848:6848:6848) (6779:6779:6779))
        (PORT d[3] (7079:7079:7079) (6976:6976:6976))
        (PORT d[4] (6848:6848:6848) (6779:6779:6779))
        (PORT d[5] (7189:7189:7189) (7121:7121:7121))
        (PORT d[6] (7189:7189:7189) (7121:7121:7121))
        (PORT d[7] (7189:7189:7189) (7121:7121:7121))
        (PORT d[8] (7189:7189:7189) (7121:7121:7121))
        (PORT d[9] (7189:7189:7189) (7121:7121:7121))
        (PORT d[10] (7189:7189:7189) (7121:7121:7121))
        (PORT d[11] (7189:7189:7189) (7121:7121:7121))
        (PORT d[12] (7189:7189:7189) (7121:7121:7121))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (1817:1817:1817))
        (PORT datab (1847:1847:1847) (1895:1895:1895))
        (PORT datac (1242:1242:1242) (1246:1246:1246))
        (PORT datad (1848:1848:1848) (1875:1875:1875))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (2252:2252:2252))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3303:3303:3303) (3343:3343:3343))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2063:2063:2063) (2079:2079:2079))
        (PORT sload (2434:2434:2434) (2484:2484:2484))
        (PORT ena (2301:2301:2301) (2366:2366:2366))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3273:3273:3273) (3298:3298:3298))
        (PORT asdata (1702:1702:1702) (1665:1665:1665))
        (PORT ena (1139:1139:1139) (1108:1108:1108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (702:702:702) (712:712:712))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2735:2735:2735))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1431:1431:1431) (1405:1405:1405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2070:2070:2070))
        (PORT asdata (801:801:801) (808:808:808))
        (PORT ena (1336:1336:1336) (1285:1285:1285))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (528:528:528))
        (PORT datab (1645:1645:1645) (1653:1653:1653))
        (PORT datad (1065:1065:1065) (1111:1111:1111))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (702:702:702) (711:711:711))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3079:3079:3079) (3016:3016:3016))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1920:1920:1920) (1828:1828:1828))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1037:1037:1037))
        (PORT datab (402:402:402) (419:419:419))
        (PORT datac (1070:1070:1070) (1121:1121:1121))
        (PORT datad (425:425:425) (482:482:482))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3213:3213:3213) (3230:3230:3230))
        (PORT asdata (1700:1700:1700) (1653:1653:1653))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2266:2266:2266))
        (PORT asdata (1394:1394:1394) (1371:1371:1371))
        (PORT ena (1324:1324:1324) (1273:1273:1273))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2580:2580:2580))
        (PORT asdata (1373:1373:1373) (1352:1352:1352))
        (PORT ena (2085:2085:2085) (2023:2023:2023))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (373:373:373))
        (PORT datab (506:506:506) (560:560:560))
        (PORT datac (752:752:752) (807:807:807))
        (PORT datad (742:742:742) (794:794:794))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2661:2661:2661))
        (PORT asdata (1389:1389:1389) (1366:1366:1366))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (521:521:521))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (806:806:806) (862:862:862))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[15\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1120:1120:1120))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (960:960:960) (933:933:933))
        (PORT datad (747:747:747) (789:789:789))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1720:1720:1720))
        (PORT datab (1348:1348:1348) (1380:1380:1380))
        (PORT datac (1057:1057:1057) (1058:1058:1058))
        (PORT datad (403:403:403) (400:400:400))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2212:2212:2212))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2544:2544:2544) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (2977:2977:2977))
        (PORT asdata (1073:1073:1073) (1096:1096:1096))
        (PORT ena (2297:2297:2297) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (396:396:396))
        (PORT datad (1621:1621:1621) (1650:1650:1650))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1075:1075:1075))
        (PORT datab (1044:1044:1044) (1015:1015:1015))
        (PORT datac (2105:2105:2105) (2034:2034:2034))
        (PORT datad (1316:1316:1316) (1301:1301:1301))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (899:899:899))
        (PORT datab (506:506:506) (560:560:560))
        (PORT datad (744:744:744) (799:799:799))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (894:894:894))
        (PORT datab (463:463:463) (527:527:527))
        (PORT datad (631:631:631) (627:627:627))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (839:839:839))
        (PORT datab (798:798:798) (845:845:845))
        (PORT datac (955:955:955) (976:976:976))
        (PORT datad (1234:1234:1234) (1241:1241:1241))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (830:830:830))
        (PORT datab (780:780:780) (829:829:829))
        (PORT datad (402:402:402) (406:406:406))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (855:855:855))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (390:390:390) (391:391:391))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (809:809:809))
        (PORT datab (1411:1411:1411) (1453:1453:1453))
        (PORT datac (809:809:809) (881:881:881))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (649:649:649) (644:644:644))
        (PORT datad (1011:1011:1011) (977:977:977))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (926:926:926))
        (PORT datab (1408:1408:1408) (1449:1449:1449))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (652:652:652) (633:633:633))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1318:1318:1318))
        (PORT datab (447:447:447) (450:450:450))
        (PORT datac (605:605:605) (592:592:592))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3074:3074:3074))
        (PORT asdata (1422:1422:1422) (1405:1405:1405))
        (PORT ena (1743:1743:1743) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (486:486:486) (494:494:494))
        (PORT datad (567:567:567) (651:651:651))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (488:488:488))
        (PORT datab (362:362:362) (458:458:458))
        (PORT datac (321:321:321) (412:412:412))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (456:456:456))
        (PORT datab (544:544:544) (610:610:610))
        (PORT datac (692:692:692) (708:708:708))
        (PORT datad (748:748:748) (785:785:785))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (305:305:305))
        (PORT datab (336:336:336) (434:434:434))
        (PORT datac (407:407:407) (416:416:416))
        (PORT datad (401:401:401) (407:407:407))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (533:533:533))
        (PORT datab (416:416:416) (427:427:427))
        (PORT datac (707:707:707) (699:699:699))
        (PORT datad (409:409:409) (416:416:416))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1960:1960:1960))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (446:446:446) (491:491:491))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1821:1821:1821))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (887:887:887))
        (PORT datab (896:896:896) (960:960:960))
        (PORT datac (235:235:235) (271:271:271))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (890:890:890))
        (PORT datab (840:840:840) (897:897:897))
        (PORT datac (362:362:362) (371:371:371))
        (PORT datad (246:246:246) (277:277:277))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1888:1888:1888))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1094:1094:1094) (1064:1064:1064))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (648:648:648) (679:679:679))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1821:1821:1821))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (882:882:882))
        (PORT datab (859:859:859) (902:902:902))
        (PORT datac (893:893:893) (958:958:958))
        (PORT datad (813:813:813) (879:879:879))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (450:450:450))
        (PORT datab (785:785:785) (848:848:848))
        (PORT datac (852:852:852) (930:930:930))
        (PORT datad (397:397:397) (391:391:391))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3074:3074:3074))
        (PORT asdata (1524:1524:1524) (1517:1517:1517))
        (PORT ena (1743:1743:1743) (1719:1719:1719))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (418:418:418))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (709:709:709) (701:701:701))
        (PORT datad (379:379:379) (387:387:387))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1960:1960:1960))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (428:428:428) (469:469:469))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1821:1821:1821))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (625:625:625))
        (PORT datab (550:550:550) (607:607:607))
        (PORT datac (1417:1417:1417) (1442:1442:1442))
        (PORT datad (721:721:721) (763:763:763))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaMARM\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (782:782:782) (743:743:743))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|enaMARM)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2204:2204:2204))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1725:1725:1725) (1771:1771:1771))
        (PORT ena (1387:1387:1387) (1355:1355:1355))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (1203:1203:1203) (1214:1214:1214))
        (PORT datad (264:264:264) (338:338:338))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1961:1961:1961))
        (PORT clk (3395:3395:3395) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4338:4338:4338) (4473:4473:4473))
        (PORT d[1] (2690:2690:2690) (2865:2865:2865))
        (PORT d[2] (2770:2770:2770) (2945:2945:2945))
        (PORT d[3] (3388:3388:3388) (3581:3581:3581))
        (PORT d[4] (3155:3155:3155) (3382:3382:3382))
        (PORT d[5] (3350:3350:3350) (3503:3503:3503))
        (PORT d[6] (3584:3584:3584) (3762:3762:3762))
        (PORT d[7] (2657:2657:2657) (2788:2788:2788))
        (PORT d[8] (3685:3685:3685) (3861:3861:3861))
        (PORT d[9] (3229:3229:3229) (3483:3483:3483))
        (PORT d[10] (3688:3688:3688) (3786:3786:3786))
        (PORT d[11] (3460:3460:3460) (3645:3645:3645))
        (PORT d[12] (2667:2667:2667) (2816:2816:2816))
        (PORT clk (3391:3391:3391) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2511:2511:2511))
        (PORT clk (3391:3391:3391) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3395:3395:3395) (3414:3414:3414))
        (PORT d[0] (2859:2859:2859) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2082:2082:2082))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2077:2077:2077))
        (PORT d[1] (2086:2086:2086) (2077:2077:2077))
        (PORT d[2] (2086:2086:2086) (2077:2077:2077))
        (PORT d[3] (2058:2058:2058) (2045:2045:2045))
        (PORT d[4] (2086:2086:2086) (2077:2077:2077))
        (PORT d[5] (2125:2125:2125) (2122:2122:2122))
        (PORT d[6] (2125:2125:2125) (2122:2122:2122))
        (PORT d[7] (2125:2125:2125) (2122:2122:2122))
        (PORT d[8] (2125:2125:2125) (2122:2122:2122))
        (PORT d[9] (2125:2125:2125) (2122:2122:2122))
        (PORT d[10] (2125:2125:2125) (2122:2122:2122))
        (PORT d[11] (2125:2125:2125) (2122:2122:2122))
        (PORT d[12] (2125:2125:2125) (2122:2122:2122))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2403:2403:2403))
        (PORT clk (3319:3319:3319) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4181:4181:4181))
        (PORT d[1] (2971:2971:2971) (3120:3120:3120))
        (PORT d[2] (2668:2668:2668) (2839:2839:2839))
        (PORT d[3] (3821:3821:3821) (4055:4055:4055))
        (PORT d[4] (3832:3832:3832) (4111:4111:4111))
        (PORT d[5] (4019:4019:4019) (4190:4190:4190))
        (PORT d[6] (3722:3722:3722) (3952:3952:3952))
        (PORT d[7] (3809:3809:3809) (3993:3993:3993))
        (PORT d[8] (3259:3259:3259) (3367:3367:3367))
        (PORT d[9] (3635:3635:3635) (3915:3915:3915))
        (PORT d[10] (3124:3124:3124) (3187:3187:3187))
        (PORT d[11] (3318:3318:3318) (3503:3503:3503))
        (PORT d[12] (3063:3063:3063) (3246:3246:3246))
        (PORT clk (3315:3315:3315) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2364:2364:2364))
        (PORT clk (3315:3315:3315) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3363:3363:3363))
        (PORT d[0] (2888:2888:2888) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3320:3320:3320) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3320:3320:3320) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3320:3320:3320) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3320:3320:3320) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3323:3323:3323))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (3318:3318:3318))
        (PORT d[1] (3433:3433:3433) (3318:3318:3318))
        (PORT d[2] (3433:3433:3433) (3318:3318:3318))
        (PORT d[3] (3702:3702:3702) (3572:3572:3572))
        (PORT d[4] (3433:3433:3433) (3318:3318:3318))
        (PORT d[5] (4056:4056:4056) (3936:3936:3936))
        (PORT d[6] (4056:4056:4056) (3936:3936:3936))
        (PORT d[7] (4056:4056:4056) (3936:3936:3936))
        (PORT d[8] (4056:4056:4056) (3936:3936:3936))
        (PORT d[9] (4056:4056:4056) (3936:3936:3936))
        (PORT d[10] (4056:4056:4056) (3936:3936:3936))
        (PORT d[11] (4056:4056:4056) (3936:3936:3936))
        (PORT d[12] (4056:4056:4056) (3936:3936:3936))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1611:1611:1611))
        (PORT clk (2904:2904:2904) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (3901:3901:3901))
        (PORT d[1] (2874:2874:2874) (2996:2996:2996))
        (PORT d[2] (2749:2749:2749) (2891:2891:2891))
        (PORT d[3] (2420:2420:2420) (2468:2468:2468))
        (PORT d[4] (3798:3798:3798) (3974:3974:3974))
        (PORT d[5] (3279:3279:3279) (3392:3392:3392))
        (PORT d[6] (3614:3614:3614) (3720:3720:3720))
        (PORT d[7] (2490:2490:2490) (2565:2565:2565))
        (PORT d[8] (3583:3583:3583) (3651:3651:3651))
        (PORT d[9] (2866:2866:2866) (3080:3080:3080))
        (PORT d[10] (2751:2751:2751) (2832:2832:2832))
        (PORT d[11] (3050:3050:3050) (3227:3227:3227))
        (PORT d[12] (2251:2251:2251) (2366:2366:2366))
        (PORT clk (2900:2900:2900) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2101:2101:2101))
        (PORT clk (2900:2900:2900) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2904:2904:2904) (2962:2962:2962))
        (PORT d[0] (2979:2979:2979) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2905:2905:2905) (2963:2963:2963))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2905:2905:2905) (2963:2963:2963))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2905:2905:2905) (2963:2963:2963))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2905:2905:2905) (2963:2963:2963))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3097:3097:3097))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3092:3092:3092))
        (PORT d[1] (3119:3119:3119) (3092:3092:3092))
        (PORT d[2] (3119:3119:3119) (3092:3092:3092))
        (PORT d[3] (3064:3064:3064) (3033:3033:3033))
        (PORT d[4] (3119:3119:3119) (3092:3092:3092))
        (PORT d[5] (3474:3474:3474) (3440:3440:3440))
        (PORT d[6] (3474:3474:3474) (3440:3440:3440))
        (PORT d[7] (3474:3474:3474) (3440:3440:3440))
        (PORT d[8] (3474:3474:3474) (3440:3440:3440))
        (PORT d[9] (3474:3474:3474) (3440:3440:3440))
        (PORT d[10] (3474:3474:3474) (3440:3440:3440))
        (PORT d[11] (3474:3474:3474) (3440:3440:3440))
        (PORT d[12] (3474:3474:3474) (3440:3440:3440))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5053:5053:5053) (5157:5157:5157))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1596:1596:1596))
        (PORT clk (3042:3042:3042) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3580:3580:3580))
        (PORT d[1] (3067:3067:3067) (3241:3241:3241))
        (PORT d[2] (3104:3104:3104) (3244:3244:3244))
        (PORT d[3] (2451:2451:2451) (2512:2512:2512))
        (PORT d[4] (3514:3514:3514) (3698:3698:3698))
        (PORT d[5] (3612:3612:3612) (3713:3713:3713))
        (PORT d[6] (3158:3158:3158) (3306:3306:3306))
        (PORT d[7] (3370:3370:3370) (3495:3495:3495))
        (PORT d[8] (3810:3810:3810) (4019:4019:4019))
        (PORT d[9] (2847:2847:2847) (3059:3059:3059))
        (PORT d[10] (3127:3127:3127) (3205:3205:3205))
        (PORT d[11] (2747:2747:2747) (2939:2939:2939))
        (PORT d[12] (2647:2647:2647) (2794:2794:2794))
        (PORT clk (3038:3038:3038) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2083:2083:2083))
        (PORT clk (3038:3038:3038) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3090:3090:3090))
        (PORT d[0] (2683:2683:2683) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3091:3091:3091))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3425:3425:3425))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3420:3420:3420))
        (PORT d[1] (3454:3454:3454) (3420:3420:3420))
        (PORT d[2] (3454:3454:3454) (3420:3420:3420))
        (PORT d[3] (3264:3264:3264) (3238:3238:3238))
        (PORT d[4] (3454:3454:3454) (3420:3420:3420))
        (PORT d[5] (2784:2784:2784) (2767:2767:2767))
        (PORT d[6] (2784:2784:2784) (2767:2767:2767))
        (PORT d[7] (2784:2784:2784) (2767:2767:2767))
        (PORT d[8] (2784:2784:2784) (2767:2767:2767))
        (PORT d[9] (2784:2784:2784) (2767:2767:2767))
        (PORT d[10] (2784:2784:2784) (2767:2767:2767))
        (PORT d[11] (2784:2784:2784) (2767:2767:2767))
        (PORT d[12] (2784:2784:2784) (2767:2767:2767))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2104:2104:2104) (2182:2182:2182))
        (PORT datab (2306:2306:2306) (2363:2363:2363))
        (PORT datac (1020:1020:1020) (1001:1001:1001))
        (PORT datad (723:723:723) (709:709:709))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1881:1881:1881))
        (PORT datab (1210:1210:1210) (1276:1276:1276))
        (PORT datac (1754:1754:1754) (1782:1782:1782))
        (PORT datad (1319:1319:1319) (1340:1340:1340))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2465:2465:2465))
        (PORT clk (3389:3389:3389) (3409:3409:3409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3879:3879:3879) (4122:4122:4122))
        (PORT d[1] (3470:3470:3470) (3675:3675:3675))
        (PORT d[2] (4243:4243:4243) (4531:4531:4531))
        (PORT d[3] (2871:2871:2871) (3006:3006:3006))
        (PORT d[4] (3520:3520:3520) (3787:3787:3787))
        (PORT d[5] (3372:3372:3372) (3526:3526:3526))
        (PORT d[6] (3710:3710:3710) (3951:3951:3951))
        (PORT d[7] (3112:3112:3112) (3276:3276:3276))
        (PORT d[8] (3687:3687:3687) (3844:3844:3844))
        (PORT d[9] (3589:3589:3589) (3827:3827:3827))
        (PORT d[10] (4100:4100:4100) (4307:4307:4307))
        (PORT d[11] (3486:3486:3486) (3740:3740:3740))
        (PORT d[12] (2883:2883:2883) (3021:3021:3021))
        (PORT clk (3385:3385:3385) (3405:3405:3405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2729:2729:2729))
        (PORT clk (3385:3385:3385) (3405:3405:3405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3389:3389:3389) (3409:3409:3409))
        (PORT d[0] (3523:3523:3523) (3563:3563:3563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3410:3410:3410))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3410:3410:3410))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3410:3410:3410))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3410:3410:3410))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4909:4909:4909) (4839:4839:4839))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4900:4900:4900) (4834:4834:4834))
        (PORT d[1] (4900:4900:4900) (4834:4834:4834))
        (PORT d[2] (4900:4900:4900) (4834:4834:4834))
        (PORT d[3] (5131:5131:5131) (5043:5043:5043))
        (PORT d[4] (4900:4900:4900) (4834:4834:4834))
        (PORT d[5] (4901:4901:4901) (4829:4829:4829))
        (PORT d[6] (4901:4901:4901) (4829:4829:4829))
        (PORT d[7] (4901:4901:4901) (4829:4829:4829))
        (PORT d[8] (4901:4901:4901) (4829:4829:4829))
        (PORT d[9] (4901:4901:4901) (4829:4829:4829))
        (PORT d[10] (4901:4901:4901) (4829:4829:4829))
        (PORT d[11] (4901:4901:4901) (4829:4829:4829))
        (PORT d[12] (4901:4901:4901) (4829:4829:4829))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1491:1491:1491))
        (PORT clk (2953:2953:2953) (3050:3050:3050))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3532:3532:3532))
        (PORT d[1] (2976:2976:2976) (3067:3067:3067))
        (PORT d[2] (2349:2349:2349) (2486:2486:2486))
        (PORT d[3] (2158:2158:2158) (2186:2186:2186))
        (PORT d[4] (3751:3751:3751) (3982:3982:3982))
        (PORT d[5] (3155:3155:3155) (3203:3203:3203))
        (PORT d[6] (1707:1707:1707) (1740:1740:1740))
        (PORT d[7] (3070:3070:3070) (3232:3232:3232))
        (PORT d[8] (2889:2889:2889) (2967:2967:2967))
        (PORT d[9] (3454:3454:3454) (3664:3664:3664))
        (PORT d[10] (1709:1709:1709) (1742:1742:1742))
        (PORT d[11] (2936:2936:2936) (3104:3104:3104))
        (PORT d[12] (2216:2216:2216) (2314:2314:2314))
        (PORT clk (2949:2949:2949) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (1988:1988:1988))
        (PORT clk (2949:2949:2949) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3050:3050:3050))
        (PORT d[0] (2377:2377:2377) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3051:3051:3051))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3051:3051:3051))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3051:3051:3051))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (3051:3051:3051))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5190:5190:5190) (5062:5062:5062))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5181:5181:5181) (5057:5057:5057))
        (PORT d[1] (5181:5181:5181) (5057:5057:5057))
        (PORT d[2] (5181:5181:5181) (5057:5057:5057))
        (PORT d[3] (5090:5090:5090) (4955:4955:4955))
        (PORT d[4] (5181:5181:5181) (5057:5057:5057))
        (PORT d[5] (5547:5547:5547) (5397:5397:5397))
        (PORT d[6] (5547:5547:5547) (5397:5397:5397))
        (PORT d[7] (5547:5547:5547) (5397:5397:5397))
        (PORT d[8] (5547:5547:5547) (5397:5397:5397))
        (PORT d[9] (5547:5547:5547) (5397:5397:5397))
        (PORT d[10] (5547:5547:5547) (5397:5397:5397))
        (PORT d[11] (5547:5547:5547) (5397:5397:5397))
        (PORT d[12] (5547:5547:5547) (5397:5397:5397))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2337:2337:2337))
        (PORT clk (3463:3463:3463) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3482:3482:3482))
        (PORT d[1] (2934:2934:2934) (3098:3098:3098))
        (PORT d[2] (4170:4170:4170) (4485:4485:4485))
        (PORT d[3] (3395:3395:3395) (3587:3587:3587))
        (PORT d[4] (3531:3531:3531) (3754:3754:3754))
        (PORT d[5] (3504:3504:3504) (3612:3612:3612))
        (PORT d[6] (4084:4084:4084) (4319:4319:4319))
        (PORT d[7] (2978:2978:2978) (3097:3097:3097))
        (PORT d[8] (3856:3856:3856) (4096:4096:4096))
        (PORT d[9] (3248:3248:3248) (3503:3503:3503))
        (PORT d[10] (3408:3408:3408) (3510:3510:3510))
        (PORT d[11] (3137:3137:3137) (3362:3362:3362))
        (PORT d[12] (3031:3031:3031) (3180:3180:3180))
        (PORT clk (3459:3459:3459) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2857:2857:2857))
        (PORT clk (3459:3459:3459) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3480:3480:3480))
        (PORT d[0] (3482:3482:3482) (3513:3513:3513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1412:1412:1412))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1407:1407:1407))
        (PORT d[1] (1404:1404:1404) (1407:1407:1407))
        (PORT d[2] (1404:1404:1404) (1407:1407:1407))
        (PORT d[3] (1376:1376:1376) (1369:1369:1369))
        (PORT d[4] (1404:1404:1404) (1407:1407:1407))
        (PORT d[5] (1765:1765:1765) (1758:1758:1758))
        (PORT d[6] (1765:1765:1765) (1758:1758:1758))
        (PORT d[7] (1765:1765:1765) (1758:1758:1758))
        (PORT d[8] (1765:1765:1765) (1758:1758:1758))
        (PORT d[9] (1765:1765:1765) (1758:1758:1758))
        (PORT d[10] (1765:1765:1765) (1758:1758:1758))
        (PORT d[11] (1765:1765:1765) (1758:1758:1758))
        (PORT d[12] (1765:1765:1765) (1758:1758:1758))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1194:1194:1194))
        (PORT datab (1212:1212:1212) (1278:1278:1278))
        (PORT datac (1291:1291:1291) (1254:1254:1254))
        (PORT datad (2073:2073:2073) (2110:2110:2110))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2820:2820:2820))
        (PORT clk (3493:3493:3493) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (4182:4182:4182))
        (PORT d[1] (3484:3484:3484) (3692:3692:3692))
        (PORT d[2] (3905:3905:3905) (4202:4202:4202))
        (PORT d[3] (2885:2885:2885) (3017:3017:3017))
        (PORT d[4] (3582:3582:3582) (3849:3849:3849))
        (PORT d[5] (3423:3423:3423) (3581:3581:3581))
        (PORT d[6] (4130:4130:4130) (4336:4336:4336))
        (PORT d[7] (3430:3430:3430) (3593:3593:3593))
        (PORT d[8] (3407:3407:3407) (3573:3573:3573))
        (PORT d[9] (3545:3545:3545) (3781:3781:3781))
        (PORT d[10] (4043:4043:4043) (4251:4251:4251))
        (PORT d[11] (3839:3839:3839) (4075:4075:4075))
        (PORT d[12] (2884:2884:2884) (3024:3024:3024))
        (PORT clk (3489:3489:3489) (3464:3464:3464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2874:2874:2874))
        (PORT clk (3489:3489:3489) (3464:3464:3464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3468:3468:3468))
        (PORT d[0] (3367:3367:3367) (3406:3406:3406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3494:3494:3494) (3469:3469:3469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3494:3494:3494) (3469:3469:3469))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3494:3494:3494) (3469:3469:3469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3494:3494:3494) (3469:3469:3469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4955:4955:4955) (4887:4887:4887))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4946:4946:4946) (4882:4882:4882))
        (PORT d[1] (4946:4946:4946) (4882:4882:4882))
        (PORT d[2] (4946:4946:4946) (4882:4882:4882))
        (PORT d[3] (5203:5203:5203) (5119:5119:5119))
        (PORT d[4] (4946:4946:4946) (4882:4882:4882))
        (PORT d[5] (4868:4868:4868) (4797:4797:4797))
        (PORT d[6] (4868:4868:4868) (4797:4797:4797))
        (PORT d[7] (4868:4868:4868) (4797:4797:4797))
        (PORT d[8] (4868:4868:4868) (4797:4797:4797))
        (PORT d[9] (4868:4868:4868) (4797:4797:4797))
        (PORT d[10] (4868:4868:4868) (4797:4797:4797))
        (PORT d[11] (4868:4868:4868) (4797:4797:4797))
        (PORT d[12] (4868:4868:4868) (4797:4797:4797))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1197:1197:1197))
        (PORT datab (2591:2591:2591) (2681:2681:2681))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (2088:2088:2088) (2159:2159:2159))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (895:895:895))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3349:3349:3349))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1378:1378:1378) (1374:1374:1374))
        (PORT sload (1872:1872:1872) (1867:1867:1867))
        (PORT ena (2223:2223:2223) (2246:2246:2246))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1317:1317:1317))
        (PORT datab (1321:1321:1321) (1295:1295:1295))
        (PORT datac (1587:1587:1587) (1564:1564:1564))
        (PORT datad (1391:1391:1391) (1370:1370:1370))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (630:630:630))
        (PORT datab (1167:1167:1167) (1215:1215:1215))
        (PORT datac (670:670:670) (679:679:679))
        (PORT datad (1631:1631:1631) (1641:1641:1641))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1693:1693:1693))
        (PORT datab (1169:1169:1169) (1217:1217:1217))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (405:405:405) (411:411:411))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (1647:1647:1647) (1629:1629:1629))
        (PORT datac (1580:1580:1580) (1583:1583:1583))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1875:1875:1875))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2267:2267:2267) (2246:2246:2246))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2417:2417:2417))
        (PORT asdata (1857:1857:1857) (1925:1925:1925))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3123:3123:3123))
        (PORT clk (3324:3324:3324) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3717:3717:3717))
        (PORT d[1] (2365:2365:2365) (2518:2518:2518))
        (PORT d[2] (3895:3895:3895) (4128:4128:4128))
        (PORT d[3] (4209:4209:4209) (4446:4446:4446))
        (PORT d[4] (3080:3080:3080) (3269:3269:3269))
        (PORT d[5] (3836:3836:3836) (4042:4042:4042))
        (PORT d[6] (3578:3578:3578) (3726:3726:3726))
        (PORT d[7] (3170:3170:3170) (3350:3350:3350))
        (PORT d[8] (2914:2914:2914) (3043:3043:3043))
        (PORT d[9] (3172:3172:3172) (3354:3354:3354))
        (PORT d[10] (4448:4448:4448) (4592:4592:4592))
        (PORT d[11] (2707:2707:2707) (2858:2858:2858))
        (PORT d[12] (2250:2250:2250) (2368:2368:2368))
        (PORT clk (3320:3320:3320) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2705:2705:2705))
        (PORT clk (3320:3320:3320) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3324:3324:3324) (3348:3348:3348))
        (PORT d[0] (3547:3547:3547) (3575:3575:3575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3325:3325:3325) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3325:3325:3325) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3325:3325:3325) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3325:3325:3325) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6818:6818:6818) (6741:6741:6741))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6809:6809:6809) (6736:6736:6736))
        (PORT d[1] (6809:6809:6809) (6736:6736:6736))
        (PORT d[2] (6809:6809:6809) (6736:6736:6736))
        (PORT d[3] (6839:6839:6839) (6747:6747:6747))
        (PORT d[4] (6809:6809:6809) (6736:6736:6736))
        (PORT d[5] (6861:6861:6861) (6785:6785:6785))
        (PORT d[6] (6861:6861:6861) (6785:6785:6785))
        (PORT d[7] (6861:6861:6861) (6785:6785:6785))
        (PORT d[8] (6861:6861:6861) (6785:6785:6785))
        (PORT d[9] (6861:6861:6861) (6785:6785:6785))
        (PORT d[10] (6861:6861:6861) (6785:6785:6785))
        (PORT d[11] (6861:6861:6861) (6785:6785:6785))
        (PORT d[12] (6861:6861:6861) (6785:6785:6785))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5582:5582:5582) (5594:5594:5594))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1782:1782:1782))
        (PORT clk (3043:3043:3043) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3836:3836:3836) (3897:3897:3897))
        (PORT d[1] (2638:2638:2638) (2776:2776:2776))
        (PORT d[2] (2279:2279:2279) (2412:2412:2412))
        (PORT d[3] (2863:2863:2863) (2963:2963:2963))
        (PORT d[4] (3394:3394:3394) (3570:3570:3570))
        (PORT d[5] (3263:3263:3263) (3337:3337:3337))
        (PORT d[6] (2898:2898:2898) (3006:3006:3006))
        (PORT d[7] (3345:3345:3345) (3475:3475:3475))
        (PORT d[8] (2807:2807:2807) (2877:2877:2877))
        (PORT d[9] (2788:2788:2788) (2958:2958:2958))
        (PORT d[10] (4058:4058:4058) (4210:4210:4210))
        (PORT d[11] (2616:2616:2616) (2752:2752:2752))
        (PORT d[12] (3418:3418:3418) (3569:3569:3569))
        (PORT clk (3039:3039:3039) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2070:2070:2070))
        (PORT clk (3039:3039:3039) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3043:3043:3043) (3085:3085:3085))
        (PORT d[0] (2704:2704:2704) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3044:3044:3044) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3044:3044:3044) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3044:3044:3044) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3044:3044:3044) (3086:3086:3086))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5828:5828:5828) (5790:5790:5790))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5819:5819:5819) (5785:5785:5785))
        (PORT d[1] (5819:5819:5819) (5785:5785:5785))
        (PORT d[2] (5819:5819:5819) (5785:5785:5785))
        (PORT d[3] (3462:3462:3462) (3446:3446:3446))
        (PORT d[4] (5819:5819:5819) (5785:5785:5785))
        (PORT d[5] (5433:5433:5433) (5399:5399:5399))
        (PORT d[6] (5433:5433:5433) (5399:5399:5399))
        (PORT d[7] (5433:5433:5433) (5399:5399:5399))
        (PORT d[8] (5433:5433:5433) (5399:5399:5399))
        (PORT d[9] (5433:5433:5433) (5399:5399:5399))
        (PORT d[10] (5433:5433:5433) (5399:5399:5399))
        (PORT d[11] (5433:5433:5433) (5399:5399:5399))
        (PORT d[12] (5433:5433:5433) (5399:5399:5399))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2204:2204:2204) (2262:2262:2262))
        (PORT datab (2037:2037:2037) (2098:2098:2098))
        (PORT datac (1931:1931:1931) (1914:1914:1914))
        (PORT datad (1358:1358:1358) (1341:1341:1341))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2749:2749:2749))
        (PORT clk (3450:3450:3450) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (4163:4163:4163))
        (PORT d[1] (3089:3089:3089) (3262:3262:3262))
        (PORT d[2] (3865:3865:3865) (4129:4129:4129))
        (PORT d[3] (3346:3346:3346) (3502:3502:3502))
        (PORT d[4] (3468:3468:3468) (3694:3694:3694))
        (PORT d[5] (3409:3409:3409) (3569:3569:3569))
        (PORT d[6] (3457:3457:3457) (3678:3678:3678))
        (PORT d[7] (3134:3134:3134) (3304:3304:3304))
        (PORT d[8] (3671:3671:3671) (3832:3832:3832))
        (PORT d[9] (3203:3203:3203) (3444:3444:3444))
        (PORT d[10] (3064:3064:3064) (3177:3177:3177))
        (PORT d[11] (3516:3516:3516) (3772:3772:3772))
        (PORT d[12] (3627:3627:3627) (3760:3760:3760))
        (PORT clk (3446:3446:3446) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2667:2667:2667))
        (PORT clk (3446:3446:3446) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3450:3450:3450) (3440:3440:3440))
        (PORT d[0] (3260:3260:3260) (3290:3290:3290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4407:4407:4407))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4473:4473:4473) (4402:4402:4402))
        (PORT d[1] (4473:4473:4473) (4402:4402:4402))
        (PORT d[2] (4473:4473:4473) (4402:4402:4402))
        (PORT d[3] (4446:4446:4446) (4370:4370:4370))
        (PORT d[4] (4473:4473:4473) (4402:4402:4402))
        (PORT d[5] (4551:4551:4551) (4498:4498:4498))
        (PORT d[6] (4551:4551:4551) (4498:4498:4498))
        (PORT d[7] (4551:4551:4551) (4498:4498:4498))
        (PORT d[8] (4551:4551:4551) (4498:4498:4498))
        (PORT d[9] (4551:4551:4551) (4498:4498:4498))
        (PORT d[10] (4551:4551:4551) (4498:4498:4498))
        (PORT d[11] (4551:4551:4551) (4498:4498:4498))
        (PORT d[12] (4551:4551:4551) (4498:4498:4498))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2730:2730:2730))
        (PORT clk (3397:3397:3397) (3416:3416:3416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3864:3864:3864) (4090:4090:4090))
        (PORT d[1] (3439:3439:3439) (3645:3645:3645))
        (PORT d[2] (4238:4238:4238) (4529:4529:4529))
        (PORT d[3] (2996:2996:2996) (3156:3156:3156))
        (PORT d[4] (3173:3173:3173) (3404:3404:3404))
        (PORT d[5] (3309:3309:3309) (3455:3455:3455))
        (PORT d[6] (3809:3809:3809) (4027:4027:4027))
        (PORT d[7] (3117:3117:3117) (3278:3278:3278))
        (PORT d[8] (3342:3342:3342) (3510:3510:3510))
        (PORT d[9] (3539:3539:3539) (3774:3774:3774))
        (PORT d[10] (4353:4353:4353) (4551:4551:4551))
        (PORT d[11] (3476:3476:3476) (3730:3730:3730))
        (PORT d[12] (3278:3278:3278) (3420:3420:3420))
        (PORT clk (3393:3393:3393) (3412:3412:3412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2693:2693:2693))
        (PORT clk (3393:3393:3393) (3412:3412:3412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3416:3416:3416))
        (PORT d[0] (3249:3249:3249) (3315:3315:3315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3417:3417:3417))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3417:3417:3417))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3417:3417:3417))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3417:3417:3417))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4974:4974:4974) (4907:4907:4907))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4965:4965:4965) (4902:4902:4902))
        (PORT d[1] (4965:4965:4965) (4902:4902:4902))
        (PORT d[2] (4965:4965:4965) (4902:4902:4902))
        (PORT d[3] (4893:4893:4893) (4808:4808:4808))
        (PORT d[4] (4965:4965:4965) (4902:4902:4902))
        (PORT d[5] (4896:4896:4896) (4842:4842:4842))
        (PORT d[6] (4896:4896:4896) (4842:4842:4842))
        (PORT d[7] (4896:4896:4896) (4842:4842:4842))
        (PORT d[8] (4896:4896:4896) (4842:4842:4842))
        (PORT d[9] (4896:4896:4896) (4842:4842:4842))
        (PORT d[10] (4896:4896:4896) (4842:4842:4842))
        (PORT d[11] (4896:4896:4896) (4842:4842:4842))
        (PORT d[12] (4896:4896:4896) (4842:4842:4842))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2206:2206:2206) (2264:2264:2264))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1992:1992:1992) (1980:1980:1980))
        (PORT datad (1834:1834:1834) (1894:1894:1894))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2716:2716:2716))
        (PORT clk (3502:3502:3502) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (4167:4167:4167))
        (PORT d[1] (3770:3770:3770) (3969:3969:3969))
        (PORT d[2] (3859:3859:3859) (4123:4123:4123))
        (PORT d[3] (3351:3351:3351) (3504:3504:3504))
        (PORT d[4] (3942:3942:3942) (4213:4213:4213))
        (PORT d[5] (3383:3383:3383) (3539:3539:3539))
        (PORT d[6] (3776:3776:3776) (3991:3991:3991))
        (PORT d[7] (3188:3188:3188) (3355:3355:3355))
        (PORT d[8] (3622:3622:3622) (3778:3778:3778))
        (PORT d[9] (3896:3896:3896) (4128:4128:4128))
        (PORT d[10] (4418:4418:4418) (4618:4618:4618))
        (PORT d[11] (3490:3490:3490) (3745:3745:3745))
        (PORT d[12] (3256:3256:3256) (3393:3393:3393))
        (PORT clk (3498:3498:3498) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2733:2733:2733))
        (PORT clk (3498:3498:3498) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3480:3480:3480))
        (PORT d[0] (3487:3487:3487) (3494:3494:3494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3481:3481:3481))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4494:4494:4494))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4552:4552:4552) (4489:4489:4489))
        (PORT d[1] (4552:4552:4552) (4489:4489:4489))
        (PORT d[2] (4552:4552:4552) (4489:4489:4489))
        (PORT d[3] (4783:4783:4783) (4699:4699:4699))
        (PORT d[4] (4552:4552:4552) (4489:4489:4489))
        (PORT d[5] (4918:4918:4918) (4864:4864:4864))
        (PORT d[6] (4918:4918:4918) (4864:4864:4864))
        (PORT d[7] (4918:4918:4918) (4864:4864:4864))
        (PORT d[8] (4918:4918:4918) (4864:4864:4864))
        (PORT d[9] (4918:4918:4918) (4864:4864:4864))
        (PORT d[10] (4918:4918:4918) (4864:4864:4864))
        (PORT d[11] (4918:4918:4918) (4864:4864:4864))
        (PORT d[12] (4918:4918:4918) (4864:4864:4864))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2738:2738:2738))
        (PORT clk (3406:3406:3406) (3397:3397:3397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3894:3894:3894) (4135:4135:4135))
        (PORT d[1] (3438:3438:3438) (3644:3644:3644))
        (PORT d[2] (4254:4254:4254) (4545:4545:4545))
        (PORT d[3] (3188:3188:3188) (3318:3318:3318))
        (PORT d[4] (3611:3611:3611) (3893:3893:3893))
        (PORT d[5] (4219:4219:4219) (4455:4455:4455))
        (PORT d[6] (3969:3969:3969) (4198:4198:4198))
        (PORT d[7] (2760:2760:2760) (2930:2930:2930))
        (PORT d[8] (3358:3358:3358) (3522:3522:3522))
        (PORT d[9] (3222:3222:3222) (3466:3466:3466))
        (PORT d[10] (4074:4074:4074) (4277:4277:4277))
        (PORT d[11] (3457:3457:3457) (3724:3724:3724))
        (PORT d[12] (3231:3231:3231) (3365:3365:3365))
        (PORT clk (3402:3402:3402) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2873:2873:2873))
        (PORT clk (3402:3402:3402) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3397:3397:3397))
        (PORT d[0] (3466:3466:3466) (3513:3513:3513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3398:3398:3398))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4954:4954:4954) (4886:4886:4886))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4945:4945:4945) (4881:4881:4881))
        (PORT d[1] (4945:4945:4945) (4881:4881:4881))
        (PORT d[2] (4945:4945:4945) (4881:4881:4881))
        (PORT d[3] (4837:4837:4837) (4763:4763:4763))
        (PORT d[4] (4945:4945:4945) (4881:4881:4881))
        (PORT d[5] (5193:5193:5193) (5119:5119:5119))
        (PORT d[6] (5193:5193:5193) (5119:5119:5119))
        (PORT d[7] (5193:5193:5193) (5119:5119:5119))
        (PORT d[8] (5193:5193:5193) (5119:5119:5119))
        (PORT d[9] (5193:5193:5193) (5119:5119:5119))
        (PORT d[10] (5193:5193:5193) (5119:5119:5119))
        (PORT d[11] (5193:5193:5193) (5119:5119:5119))
        (PORT d[12] (5193:5193:5193) (5119:5119:5119))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (3063:3063:3063))
        (PORT clk (3416:3416:3416) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3773:3773:3773))
        (PORT d[1] (2711:2711:2711) (2889:2889:2889))
        (PORT d[2] (4274:4274:4274) (4506:4506:4506))
        (PORT d[3] (2903:2903:2903) (3004:3004:3004))
        (PORT d[4] (3466:3466:3466) (3666:3666:3666))
        (PORT d[5] (4072:4072:4072) (4277:4277:4277))
        (PORT d[6] (3397:3397:3397) (3612:3612:3612))
        (PORT d[7] (3469:3469:3469) (3634:3634:3634))
        (PORT d[8] (4027:4027:4027) (4187:4187:4187))
        (PORT d[9] (3877:3877:3877) (4054:4054:4054))
        (PORT d[10] (3465:3465:3465) (3573:3573:3573))
        (PORT d[11] (2728:2728:2728) (2923:2923:2923))
        (PORT d[12] (2674:2674:2674) (2794:2794:2794))
        (PORT clk (3412:3412:3412) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2782:2782:2782))
        (PORT clk (3412:3412:3412) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3416:3416:3416) (3425:3425:3425))
        (PORT d[0] (3367:3367:3367) (3376:3376:3376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3417:3417:3417) (3426:3426:3426))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3417:3417:3417) (3426:3426:3426))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3417:3417:3417) (3426:3426:3426))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3417:3417:3417) (3426:3426:3426))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4118:4118:4118) (4049:4049:4049))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4109:4109:4109) (4044:4044:4044))
        (PORT d[1] (4109:4109:4109) (4044:4044:4044))
        (PORT d[2] (4109:4109:4109) (4044:4044:4044))
        (PORT d[3] (4055:4055:4055) (3985:3985:3985))
        (PORT d[4] (4109:4109:4109) (4044:4044:4044))
        (PORT d[5] (4147:4147:4147) (4090:4090:4090))
        (PORT d[6] (4147:4147:4147) (4090:4090:4090))
        (PORT d[7] (4147:4147:4147) (4090:4090:4090))
        (PORT d[8] (4147:4147:4147) (4090:4090:4090))
        (PORT d[9] (4147:4147:4147) (4090:4090:4090))
        (PORT d[10] (4147:4147:4147) (4090:4090:4090))
        (PORT d[11] (4147:4147:4147) (4090:4090:4090))
        (PORT d[12] (4147:4147:4147) (4090:4090:4090))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2606:2606:2606))
        (PORT clk (3388:3388:3388) (3413:3413:3413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3759:3759:3759))
        (PORT d[1] (3266:3266:3266) (3425:3425:3425))
        (PORT d[2] (3098:3098:3098) (3316:3316:3316))
        (PORT d[3] (3685:3685:3685) (3873:3873:3873))
        (PORT d[4] (3476:3476:3476) (3693:3693:3693))
        (PORT d[5] (3297:3297:3297) (3446:3446:3446))
        (PORT d[6] (3887:3887:3887) (4066:4066:4066))
        (PORT d[7] (3292:3292:3292) (3404:3404:3404))
        (PORT d[8] (3865:3865:3865) (4106:4106:4106))
        (PORT d[9] (3239:3239:3239) (3505:3505:3505))
        (PORT d[10] (3116:3116:3116) (3227:3227:3227))
        (PORT d[11] (4133:4133:4133) (4397:4397:4397))
        (PORT d[12] (3014:3014:3014) (3161:3161:3161))
        (PORT clk (3384:3384:3384) (3409:3409:3409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2543:2543:2543))
        (PORT clk (3384:3384:3384) (3409:3409:3409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3413:3413:3413))
        (PORT d[0] (3412:3412:3412) (3408:3408:3408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3389:3389:3389) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3389:3389:3389) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3389:3389:3389) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3389:3389:3389) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1485:1485:1485))
        (PORT clk (936:936:936) (925:925:925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1480:1480:1480))
        (PORT d[1] (1479:1479:1479) (1480:1480:1480))
        (PORT d[2] (1479:1479:1479) (1480:1480:1480))
        (PORT d[3] (1367:1367:1367) (1361:1361:1361))
        (PORT d[4] (1479:1479:1479) (1480:1480:1480))
        (PORT d[5] (1488:1488:1488) (1504:1504:1504))
        (PORT d[6] (1488:1488:1488) (1504:1504:1504))
        (PORT d[7] (1488:1488:1488) (1504:1504:1504))
        (PORT d[8] (1488:1488:1488) (1504:1504:1504))
        (PORT d[9] (1488:1488:1488) (1504:1504:1504))
        (PORT d[10] (1488:1488:1488) (1504:1504:1504))
        (PORT d[11] (1488:1488:1488) (1504:1504:1504))
        (PORT d[12] (1488:1488:1488) (1504:1504:1504))
        (PORT clk (931:931:931) (921:921:921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2104:2104:2104) (2182:2182:2182))
        (PORT datab (2306:2306:2306) (2362:2362:2362))
        (PORT datac (1470:1470:1470) (1400:1400:1400))
        (PORT datad (1444:1444:1444) (1462:1462:1462))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2085:2085:2085) (2135:2135:2135))
        (PORT datab (2038:2038:2038) (2100:2100:2100))
        (PORT datac (1868:1868:1868) (1919:1919:1919))
        (PORT datad (916:916:916) (883:883:883))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2389:2389:2389) (2363:2363:2363))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3323:3323:3323) (3355:3355:3355))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2204:2204:2204) (2242:2242:2242))
        (PORT sload (2938:2938:2938) (3005:3005:3005))
        (PORT ena (2520:2520:2520) (2565:2565:2565))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (834:834:834))
        (PORT datab (257:257:257) (291:291:291))
        (PORT datac (735:735:735) (772:772:772))
        (PORT datad (630:630:630) (616:616:616))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (814:814:814))
        (PORT datab (2131:2131:2131) (2103:2103:2103))
        (PORT datac (691:691:691) (688:688:688))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (556:556:556))
        (PORT datab (1055:1055:1055) (1048:1048:1048))
        (PORT datac (1020:1020:1020) (1024:1024:1024))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2654:2654:2654) (2730:2730:2730))
        (PORT datab (1122:1122:1122) (1068:1068:1068))
        (PORT datac (1020:1020:1020) (1024:1024:1024))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (807:807:807) (821:821:821))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2227:2227:2227) (2148:2148:2148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4509:4509:4509) (4807:4807:4807))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (4459:4459:4459) (4775:4775:4775))
        (PORT datad (774:774:774) (820:820:820))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (719:719:719))
        (PORT datab (4106:4106:4106) (4402:4402:4402))
        (PORT datac (1072:1072:1072) (1097:1097:1097))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4704:4704:4704) (5010:5010:5010))
        (PORT datab (4634:4634:4634) (4920:4920:4920))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (476:476:476) (525:525:525))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (778:778:778))
        (PORT datab (4500:4500:4500) (4811:4811:4811))
        (PORT datac (995:995:995) (1018:1018:1018))
        (PORT datad (608:608:608) (594:594:594))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4104:4104:4104) (4402:4402:4402))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2263:2263:2263))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4510:4510:4510) (4808:4808:4808))
        (PORT datab (4502:4502:4502) (4813:4813:4813))
        (PORT datac (276:276:276) (357:357:357))
        (PORT datad (803:803:803) (843:843:843))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4512:4512:4512) (4810:4810:4810))
        (PORT datab (477:477:477) (536:536:536))
        (PORT datac (1011:1011:1011) (1041:1041:1041))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4702:4702:4702) (5008:5008:5008))
        (PORT datab (4638:4638:4638) (4926:4926:4926))
        (PORT datad (481:481:481) (532:532:532))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (877:877:877))
        (PORT datab (4503:4503:4503) (4813:4813:4813))
        (PORT datac (985:985:985) (1011:1011:1011))
        (PORT datad (662:662:662) (641:641:641))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4100:4100:4100) (4398:4398:4398))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2263:2263:2263))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4509:4509:4509) (4807:4807:4807))
        (PORT datab (4501:4501:4501) (4812:4812:4812))
        (PORT datac (477:477:477) (540:540:540))
        (PORT datad (302:302:302) (373:373:373))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (752:752:752))
        (PORT datab (4109:4109:4109) (4406:4406:4406))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (989:989:989) (1018:1018:1018))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4703:4703:4703) (5009:5009:5009))
        (PORT datab (4635:4635:4635) (4922:4922:4922))
        (PORT datad (475:475:475) (525:525:525))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4703:4703:4703) (5009:5009:5009))
        (PORT datab (702:702:702) (746:746:746))
        (PORT datac (285:285:285) (371:371:371))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4100:4100:4100) (4398:4398:4398))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (585:585:585) (567:567:567))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2263:2263:2263))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE disp1\|HEX0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2312:2312:2312) (2345:2345:2345))
        (PORT datac (2718:2718:2718) (2727:2727:2727))
        (PORT datad (1757:1757:1757) (1821:1821:1821))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE disp1\|HEX0\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2311:2311:2311) (2344:2344:2344))
        (PORT datac (2718:2718:2718) (2726:2726:2726))
        (PORT datad (1757:1757:1757) (1821:1821:1821))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE disp1\|SYNTHESIZED_WIRE_25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2318:2318:2318) (2353:2353:2353))
        (PORT datac (2725:2725:2725) (2735:2735:2735))
        (PORT datad (1760:1760:1760) (1824:1824:1824))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE disp1\|HEX0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1957:1957:1957))
        (PORT datac (1898:1898:1898) (1899:1899:1899))
        (PORT datad (1648:1648:1648) (1679:1679:1679))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE disp1\|HEX0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (1963:1963:1963))
        (PORT datac (1902:1902:1902) (1903:1903:1903))
        (PORT datad (1651:1651:1651) (1683:1683:1683))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE disp1\|HEX0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2317:2317:2317) (2352:2352:2352))
        (PORT datac (2725:2725:2725) (2734:2734:2734))
        (PORT datad (1759:1759:1759) (1823:1823:1823))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE disp1\|SYNTHESIZED_WIRE_48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2315:2315:2315) (2349:2349:2349))
        (PORT datac (2722:2722:2722) (2731:2731:2731))
        (PORT datad (1759:1759:1759) (1823:1823:1823))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1574:1574:1574))
        (PORT datab (1500:1500:1500) (1566:1566:1566))
        (PORT datac (1447:1447:1447) (1499:1499:1499))
        (PORT datad (1475:1475:1475) (1516:1516:1516))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1575:1575:1575))
        (PORT datab (1501:1501:1501) (1567:1567:1567))
        (PORT datac (1440:1440:1440) (1490:1490:1490))
        (PORT datad (1473:1473:1473) (1514:1514:1514))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1574:1574:1574))
        (PORT datab (1500:1500:1500) (1566:1566:1566))
        (PORT datac (1444:1444:1444) (1495:1495:1495))
        (PORT datad (1474:1474:1474) (1515:1515:1515))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1575:1575:1575))
        (PORT datab (1501:1501:1501) (1567:1567:1567))
        (PORT datac (1443:1443:1443) (1494:1494:1494))
        (PORT datad (1474:1474:1474) (1515:1515:1515))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1576:1576:1576))
        (PORT datab (1502:1502:1502) (1568:1568:1568))
        (PORT datac (1438:1438:1438) (1488:1488:1488))
        (PORT datad (1472:1472:1472) (1513:1513:1513))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1575:1575:1575))
        (PORT datab (1502:1502:1502) (1567:1567:1567))
        (PORT datac (1438:1438:1438) (1488:1488:1488))
        (PORT datad (1472:1472:1472) (1513:1513:1513))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1575:1575:1575))
        (PORT datab (1501:1501:1501) (1567:1567:1567))
        (PORT datac (1443:1443:1443) (1494:1494:1494))
        (PORT datad (1474:1474:1474) (1515:1515:1515))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp2\|SYNTHESIZED_WIRE_25)
    (DELAY
      (ABSOLUTE
        (PORT datac (5747:5747:5747) (5714:5714:5714))
        (PORT datad (4884:4884:4884) (5070:5070:5070))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp2\|SYNTHESIZED_WIRE_3)
    (DELAY
      (ABSOLUTE
        (PORT datac (4906:4906:4906) (5094:5094:5094))
        (PORT datad (5783:5783:5783) (5752:5752:5752))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
