// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
// Copyright (c) 2026 Kaden Schutt
// hipfire — see LICENSE and NOTICE in the project root.
// Instruction encodings derived from Xilinx/llvm-aie AIE2P TableGen; see NOTICE.
//! AIE2P core instruction encoder.
//!
//! Spec: llvm-aie `llvm/lib/Target/AIE/aie2p/` (Xilinx/llvm-aie), read as a specification:
//! - slot widths: `AIE2PSlots.td` (ldb 17, alu 20, lng 42, lda 20, mv 22, st 20, vec 26 bits);
//! - stand-alone bundle formats: `AIE2PCompositeFormats.td` / `AIE2PCompositeFormatsInclude.td`;
//! - per-instruction slot bit layouts: `AIE2PGenInstrInfo.td` (`let <slot> = {...}`);
//! - composite register-operand encodings: `MCTargetDesc/aie2p/AIE2PMCCodeEmitterGen.inc`.
//! TableGen `{a, b, c}` concatenates MSB-first; `x{h-l}` is h-l+1 bits; `dontcare` bits are 0 here.
//! Bundles are little-endian byte streams. The convenience instructions below emit
//! stand-alone bundles; [`bundle`] packs all multi-slot formats using [`gen`] metadata.

pub mod gen;
pub mod bundle;

pub mod decode;

pub mod sched;
pub mod rules;

/// Scalar/pointer/modifier registers we encode.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Reg {
    R(u8),
    P(u8),
    M(u8),
    Dn(u8),
    Dj(u8),
    Dc(u8),
    Sp,
    Lr,
}
pub use Reg::*;

fn e_r(r: Reg) -> u64 {
    match r {
        R(n) if n < 32 => n as u64,
        _ => panic!("expected r0..r31, got {r:?}"),
    }
}
fn e_p(r: Reg) -> u64 {
    match r {
        P(n) if n < 8 => n as u64,
        _ => panic!("expected p0..p7, got {r:?}"),
    }
}
/// `getmMvSclDstOpValue` (movxm / mov destination).
fn mv_scl_dst(r: Reg) -> u64 {
    match r {
        R(n) => ((n as u64) << 2) | 0b01,
        Dn(n) => ((n as u64) << 4) | 0b0100,
        Dj(n) => ((n as u64) << 4) | 0b1000,
        Dc(n) => ((n as u64) << 4) | 0b1100,
        M(n) => (n as u64) << 4,
        P(n) => ((n as u64) << 4) | 0b0110,
        Lr => 0b1110111,
        Sp => 0b1001111,
    }
}
/// `getmLdaCgOpValue` (mova destination).
fn lda_cg(r: Reg) -> u64 {
    match r {
        R(n) => (n as u64) << 2,
        Dn(n) => ((n as u64) << 4) | 0b0110,
        Dj(n) => ((n as u64) << 4) | 0b1010,
        Dc(n) => ((n as u64) << 4) | 0b1110,
        M(n) => ((n as u64) << 4) | 0b0010,
        P(n) => ((n as u64) << 4) | 0b1101,
        _ => panic!("{r:?} not in mLdaCg"),
    }
}
/// `getmSclStOpValue` (scalar store source) — identical table to `getmLdaSclOpValue`.
fn scl_st(r: Reg) -> u64 {
    match r {
        R(n) => ((n as u64) << 2) | 0b10,
        Dn(n) => ((n as u64) << 4) | 0b0100,
        Dj(n) => ((n as u64) << 4) | 0b1000,
        Dc(n) => ((n as u64) << 4) | 0b1100,
        M(n) => (n as u64) << 4,
        P(n) => ((n as u64) << 4) | 0b0011,
        Lr => 0b0000111,
        Sp => panic!("sp not in mSclSt"),
    }
}

fn simm(v: i64, bits: u32) -> u64 {
    let lo = -(1i64 << (bits - 1));
    let hi = (1i64 << (bits - 1)) - 1;
    assert!((lo..=hi).contains(&v), "immediate {v} does not fit s{bits}");
    (v as u64) & ((1u64 << bits) - 1)
}
fn uimm(v: u64, bits: u32) -> u64 {
    assert!(v < (1u64 << bits), "immediate {v:#x} does not fit u{bits}");
    v
}

/// One instruction = one slot payload, tagged by slot.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Inst {
    Nop16,
    Alu(u64),
    Lda(u64),
    Ldb(u64),
    St(u64),
    Mv(u64),
    Vec(u64),
    Lng(u64),
}

impl Inst {
    /// Stand-alone bundle bytes (little-endian).
    pub fn encode(self) -> Vec<u8> {
        // 32-bit: Inst = {instr32(28), 0b1000}
        let f32 = |inner28: u64| -> Vec<u8> { (((inner28 << 4) | 0b1000) as u32).to_le_bytes().to_vec() };
        match self {
            // instr16 = {nop(1), dontcare(11), 0b0000}
            Inst::Nop16 => vec![0, 0],
            Inst::Lda(s) => f32((s << 3) | 0b001),                    // {00000, lda, 001}
            Inst::Ldb(s) => f32((0b00111 << 23) | (s << 6) | 0b000001), // {00111, ldb, 000001}
            Inst::Alu(s) => f32((0b00010 << 23) | (s << 3) | 0b001),  // {00010, alu, 001}
            Inst::Mv(s) => f32((0b00011 << 23) | (s << 1) | 0b1),     // {00011, mv, 1}
            Inst::St(s) => f32((0b00001 << 23) | (s << 3) | 0b001),   // {00001, st, 001}
            Inst::Vec(s) => f32(s << 2),                              // {vec, 00}
            // 48-bit: Inst = {instr48(45), 0b100}; instr48 = {lng(42), 0, 00}
            Inst::Lng(s) => (((s << 3) << 3) | 0b100).to_le_bytes()[..6].to_vec(),
        }
    }
}

// ---- alu slot (20 bits) ----
/// `done`: {dc(5), 001, dc(5), 000, 0000}
pub fn done() -> Inst {
    Inst::Alu(0b001 << 12)
}
/// `nopx`: {dc(5), 000, dc(4), 0, 000, 0000}
pub fn nopx() -> Inst {
    Inst::Alu(0)
}
/// `acq #id, s1` (ACQ_mLockId_imm): {id(6), 0, dc(1), 01, s1(5), 1, 0000}
pub fn acq(id: u64, s1: Reg) -> Inst {
    Inst::Alu((uimm(id, 6) << 14) | (0b01 << 10) | (e_r(s1) << 5) | (1 << 4))
}
/// `rel #id, s1` (REL_mLockId_imm): {id(6), 0, dc(1), 00, s1(5), 1, 0000}
pub fn rel(id: u64, s1: Reg) -> Inst {
    Inst::Alu((uimm(id, 6) << 14) | (e_r(s1) << 5) | (1 << 4))
}
/// `add d0, s0, #imm` (ADD_add_r_ri): {s0(5), d0(5), imm(7), 110}
pub fn add_ri(d0: Reg, s0: Reg, imm: i64) -> Inst {
    Inst::Alu((e_r(s0) << 15) | (e_r(d0) << 10) | (simm(imm, 7) << 3) | 0b110)
}

// ---- lda slot (20 bits) ----
/// `mova dst, #i` (MOVA): {i(11), dst(7), 00}
pub fn mova(dst: Reg, i: i64) -> Inst {
    Inst::Lda((simm(i, 11) << 9) | (lda_cg(dst) << 2))
}
/// `lda dst, [ptr, #imm]` (LDA_dms_lda_idx_imm): {ptr(3), imm/4(4), 01, dst(7), 1101}
pub fn lda_idx_imm(dst: Reg, ptr: Reg, imm: i64) -> Inst {
    assert!(imm % 4 == 0);
    Inst::Lda((e_p(ptr) << 17) | (simm(imm / 4, 4) << 13) | (0b01 << 11) | (scl_st(dst) << 4) | 0b1101)
}
/// `nopa`: {dc(10), 1011001111}
pub fn nopa() -> Inst {
    Inst::Lda(0b1011001111)
}

// ---- st slot (20 bits) ----
/// `st src, [ptr, #imm]` (ST_dms_sts_idx_imm): {ptr(3), imm/4(4), 01, src(7), 0011}
pub fn st_idx_imm(src: Reg, ptr: Reg, imm: i64) -> Inst {
    assert!(imm % 4 == 0);
    Inst::St((e_p(ptr) << 17) | (simm(imm / 4, 4) << 13) | (0b01 << 11) | (scl_st(src) << 4) | 0b0011)
}
/// `st src, [ptr], #imm` post-modify (ST_dms_sts_pstm_nrm_imm): {ptr(3), imm/4(4), 11, src(7), 0011}
pub fn st_post_imm(src: Reg, ptr: Reg, imm: i64) -> Inst {
    assert!(imm % 4 == 0);
    Inst::St((e_p(ptr) << 17) | (simm(imm / 4, 4) << 13) | (0b11 << 11) | (scl_st(src) << 4) | 0b0011)
}
/// `nops`: {dc(10), 1010110110}
pub fn nops() -> Inst {
    Inst::St(0b1010110110)
}

// ---- lng slot (42 bits) ----
/// `movxm dst, #i` (MOVXM): {i[31:12](20), dst(7), i[11:0](12), 001}
pub fn movxm(dst: Reg, i: u32) -> Inst {
    let i = i as u64;
    Inst::Lng(((i >> 12) << 22) | (mv_scl_dst(dst) << 15) | ((i & 0xfff) << 3) | 0b001)
}
/// `jl #i` (JL_lng): {dc(5), i(20), dc(1), dc(4), dc(4), dc(5), 100}
pub fn jl(i: u64) -> Inst {
    Inst::Lng((uimm(i, 20) << 17) | 0b100)
}
/// `j #i` (J_lng): {dc(5), i(20), dc(1), dc(4), dc(4), dc(5), 010} — has delay slots.
pub fn j(i: u64) -> Inst {
    Inst::Lng((uimm(i, 20) << 17) | 0b010)
}
/// `jnz s0, #i` (JNZ): {s0(5), i(20), 1, dc(4), dc(4), dc(5), 110} — has delay slots.
pub fn jnz(s0: Reg, i: u64) -> Inst {
    Inst::Lng((e_r(s0) << 37) | (uimm(i, 20) << 17) | (1 << 16) | 0b110)
}

/// A straight-line program image for one core's program memory.
#[derive(Default, Clone)]
pub struct Program {
    pub bytes: Vec<u8>,
}

impl Program {
    pub fn new() -> Program {
        Program::default()
    }
    pub fn pc(&self) -> usize {
        self.bytes.len()
    }
    pub fn push(&mut self, i: Inst) -> &mut Self {
        self.bytes.extend(i.encode());
        self
    }
    pub fn nops(&mut self, n: usize) -> &mut Self {
        for _ in 0..n {
            self.push(Inst::Nop16);
        }
        self
    }
    /// Pad with 16-bit nops to a 16-byte multiple (program-memory DMA granule) and enforce the silicon-proven
    /// AIE2P control rules ([`rules::check`]).
    pub fn try_finish(mut self) -> Result<Vec<u8>, rules::Violation> {
        while self.bytes.len() % 16 != 0 {
            self.push(Inst::Nop16);
        }
        rules::check(&self.bytes)?;
        Ok(self.bytes)
    }
    /// [`Program::try_finish`]; a rule violation is a generator bug and panics with the rule and pc.
    pub fn finish(self) -> Vec<u8> { self.try_finish().unwrap_or_else(|v| panic!("{v}")) }
}

#[cfg(test)]
mod tests {
    use super::*;
    fn hex(i: Inst) -> String {
        i.encode().iter().map(|b| format!("{b:02x}")).collect::<Vec<_>>().join(" ")
    }
    /// Oracle bytes: stand-alone bundles found in a vendor-built AIE2P core ELF (add_one, mlir-aie
    /// npu2), as listed by llvm-objdump --triple=aie2p. Used only to check our TableGen transcription.
    #[test]
    fn matches_vendor_standalone_bundles() {
        assert_eq!(hex(acq(0x31, R(1))), "18 18 22 16");
        assert_eq!(hex(acq(0x32, R(1))), "18 18 42 16");
        assert_eq!(hex(rel(0x30, R(2))), "18 28 00 16");
        assert_eq!(hex(rel(0x33, R(2))), "18 28 60 16");
        assert_eq!(hex(st_idx_imm(R(18), P(1), 4)), "98 51 16 09");
        assert_eq!(hex(st_idx_imm(R(18), P(0), 0)), "98 51 06 08");
        assert_eq!(hex(add_ri(R(19), R(18), 1)), "18 07 a6 14");
        assert_eq!(hex(add_ri(R(18), R(18), -1)), "18 ff a5 14");
        assert_eq!(hex(add_ri(R(17), R(17), 1)), "18 07 62 14");
        assert_eq!(hex(lda_idx_imm(R(18), P(0), 0)), "98 56 06 00");
        assert_eq!(hex(lda_idx_imm(R(18), P(0), 4)), "98 56 16 00");
        assert_eq!(hex(movxm(Sp, 0x70000)), "44 00 e0 09 07 00");
        assert_eq!(hex(movxm(P(2), 0x7c000)), "44 00 c0 c4 07 00");
        assert_eq!(hex(movxm(R(3), 0x7fff_ffff)), "44 fe bf f1 ff 7f");
        assert_eq!(hex(jl(0x2b0)), "04 01 00 58 01 00");
        assert_eq!(hex(jnz(R(19), 0x80)), "84 01 40 40 00 98");
        assert_eq!(hex(jnz(R(17), 0x70)), "84 01 40 38 00 88");
        assert_eq!(hex(Inst::Nop16), "00 00");
        assert_eq!(hex(nopx()), "18 00 00 10");
    }
    #[test]
    #[should_panic]
    fn rejects_out_of_range_imm() {
        add_ri(R(0), R(0), 64);
    }
}
