<?xml version="1.0" encoding="utf-8" ?> 

<Synthesis_deps>

  <Version XPSPNVER="1.0" EDKVER="14.7" />
  <FPGA family="spartan6" device="xc6slx150" package="fgg484" speedgrade="-2" />
  <File Type="MHS" URL="../../cpu1.mhs" />
  <File Type="UCF" URL="../../data/cpu1.ucf" />
  <File Type="PlatgenOpt" URL="../platgen.opt" />


</Synthesis_deps>
