<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="vgencomp" />
<meta name="abstract" content="Takes a compiled Verilog module from a library and writes its equivalent VHDL component declaration to standard output." />
<meta name="description" content="Takes a compiled Verilog module from a library and writes its equivalent VHDL component declaration to standard output." />
<meta name="prodname" content="Questa SIM Command Reference Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-07-02" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_ref" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.4" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Command Reference Manual" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.030,doc.type.documentation.ref,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id65218d26-5d10-4947-90f3-49cea6d77391" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>vgencomp</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="vgencomp" />
<meta name="attributes" content="product.version.2020.4,sort.order.030,doc.type.documentation.ref,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="syn-arg" id="id65218d26-5d10-4947-90f3-49cea6d77391">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">vgencomp</h1>
<div class="body refbody CommandRefBody-Var1"><div class="abstract CommandRefAbstract"><span class="shortdesc">Takes a compiled Verilog module from a library
and writes its equivalent VHDL component declaration to standard
output. </span>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Syntax</h2><div class="section UsageSet"><p class="lines UsageLine">vgencomp [<a class="xref fm:HeadingOnly" href="#id65218d26-5d10-4947-90f3-49cea6d77391__id41d078fa-0972-43a9-b14c-fec861db652c">-lib &lt;library_name&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id65218d26-5d10-4947-90f3-49cea6d77391__idd53ab185-72ef-41fe-beed-964353790ce5">-b</a>] [<a class="xref fm:HeadingOnly" href="#id65218d26-5d10-4947-90f3-49cea6d77391__id0d02b4c7-c68a-49f6-94cc-3c239d616ae7">-bool</a>] [<a class="xref fm:HeadingOnly" href="#id65218d26-5d10-4947-90f3-49cea6d77391__idfc93353a-7145-4972-85f8-e570ec4a3d66">-modelsimini &lt;path/modelsim.ini&gt;</a>] [<a class="xref fm:HeadingOnly" href="#id65218d26-5d10-4947-90f3-49cea6d77391__idbaee0617-0bd4-4330-8ed5-0427d6e64baa">-s</a>] [<a class="xref fm:HeadingOnly" href="#id65218d26-5d10-4947-90f3-49cea6d77391__idbe852d5f-55a7-48fd-9355-0a778cddbb5a">-v</a>] [<a class="xref fm:HeadingOnly" href="#id65218d26-5d10-4947-90f3-49cea6d77391__idac52001c-f847-4e51-a387-ba191612b230">-work &lt;name&gt;</a>] <a class="xref fm:HeadingOnly" href="#id65218d26-5d10-4947-90f3-49cea6d77391__idd9bb8539-573f-460f-af1e-8f3e3091bfa5">&lt;module_name&gt;</a> </p>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">Optional switches allow you to generate bit or
vl_logic port types. Default is to generate std_logic port types.</p>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet" id="id65218d26-5d10-4947-90f3-49cea6d77391__id74bff0de-7646-40e7-8918-a3540f10a722"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id65218d26-5d10-4947-90f3-49cea6d77391__id41d078fa-0972-43a9-b14c-fec861db652c">-lib &lt;library_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies the working library.
Default is to use the work library.</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id65218d26-5d10-4947-90f3-49cea6d77391__id02066679-749a-45ff-810e-f4f41bf8b3de"><p class="p Opt">&lt;library_name&gt;
— Specifies the path and name of the working library.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id65218d26-5d10-4947-90f3-49cea6d77391__idd53ab185-72ef-41fe-beed-964353790ce5">-b</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Causes vgencomp to generate bit port types. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id65218d26-5d10-4947-90f3-49cea6d77391__id0d02b4c7-c68a-49f6-94cc-3c239d616ae7">-bool</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Causes vgencomp to generate boolean
port types.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id65218d26-5d10-4947-90f3-49cea6d77391__idfc93353a-7145-4972-85f8-e570ec4a3d66">-modelsimini &lt;path/modelsim.ini&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Loads an alternate initialization
file to replace the current initialization file. Overrides the file
path specified in the MODELSIM environment variable. </p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id65218d26-5d10-4947-90f3-49cea6d77391__id48d8280e-1d9f-4607-a692-920da49341f1"><p class="p Opt">&lt;path/modelsim.ini&gt; — Specifies either
an absolute or relative path to the initialization file, including
the file name. On Windows systems the path separator is a forward
slash (/). </p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id65218d26-5d10-4947-90f3-49cea6d77391__idbaee0617-0bd4-4330-8ed5-0427d6e64baa">-s</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Used for the explicit declaration of default std_logic port types. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id65218d26-5d10-4947-90f3-49cea6d77391__idbe852d5f-55a7-48fd-9355-0a778cddbb5a">-v</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional)
Causes vgencomp to generate vl_logic port types. </p>
</dd>
<dt class="dt ArgumentName dlterm" id="id65218d26-5d10-4947-90f3-49cea6d77391__idac52001c-f847-4e51-a387-ba191612b230">-work &lt;name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(optional) Specifies
the name of the work library. Default is the library containing
the module.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id65218d26-5d10-4947-90f3-49cea6d77391__idd9bb8539-573f-460f-af1e-8f3e3091bfa5">&lt;module_name&gt;</dt>
<dd class="dd ArgumentDescription"><p class="p">(required) Specifies the name of the Verilog
module to access.</p>
</dd>
</dl>
</div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><ul class="ul"><li class="li" id="id65218d26-5d10-4947-90f3-49cea6d77391__id8a4a8c48-0e77-4539-903e-8e14cfa3536c"><p class="p">This example
uses a Verilog module that is compiled into the work library. The
module begins as Verilog source code:</p>
<pre class="pre codeblock leveled"><code>module top(i1, o1, o2, io1);
	parameter width = 8;
	parameter delay = 4.5;
	parameter filename = "file.in";

	input i1;
	output [7:0] o1;
	output [4:7] o2;
	inout [width-1:0] io1;
endmodule</code></pre><p class="p">After compiling,
vgencomp is invoked on the compiled module:</p>
<p class="lines ApplCommand">vgencomp top</p>
<p class="p">and writes the
following to stdout:</p>
<pre class="pre codeblock leveled"><code>component top 
	generic(
		width           : integer := 8;
		delay           : real    := 4.500000;
		filename        : string  := "file.in"
	);
	port(
		i1              : in    std_logic;
		o1              : out   std_logic_vector(7 downto 0);
		o2              : out   std_logic_vector(4 to 7);
		io1             : inout std_logic_vector
	);
end component;
</code></pre></li>
</ul>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_CommandsNZ_id3dbfc077e.html" title="This chapter describes Questa SIM commands, listed alphabetically from N through Z, that you can enter either on the command line of the Main window or in a DO file.">Commands (N - Z)</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_ref"
                DocTitle = "Questa® SIM Command Reference Manual"
                PageTitle = "vgencomp"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_Vgencomp_id65218d26.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Command Reference Manual, v2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>