
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008bb0  0800024c  0800024c  0000124c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08008dfc  08008dfc  00009dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008eac  08008eac  0000a068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008eac  08008eac  00009eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008eb4  08008eb4  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008eb4  08008eb4  00009eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008eb8  08008eb8  00009eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08008ebc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  20000068  08008f24  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08008f24  0000a26c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ecd6  00000000  00000000  0000a09e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e2d  00000000  00000000  00018d74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af8  00000000  00000000  0001aba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000085f  00000000  00000000  0001b6a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003115c  00000000  00000000  0001beff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f09e  00000000  00000000  0004d05b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013346c  00000000  00000000  0005c0f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018f565  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032f8  00000000  00000000  0018f5a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  001928a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	@ (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	20000068 	.word	0x20000068
 8000268:	00000000 	.word	0x00000000
 800026c:	08008de4 	.word	0x08008de4

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	@ (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	@ (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	@ (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	2000006c 	.word	0x2000006c
 8000288:	08008de4 	.word	0x08008de4

0800028c <__aeabi_uldivmod>:
 800028c:	b953      	cbnz	r3, 80002a4 <__aeabi_uldivmod+0x18>
 800028e:	b94a      	cbnz	r2, 80002a4 <__aeabi_uldivmod+0x18>
 8000290:	2900      	cmp	r1, #0
 8000292:	bf08      	it	eq
 8000294:	2800      	cmpeq	r0, #0
 8000296:	bf1c      	itt	ne
 8000298:	f04f 31ff 	movne.w	r1, #4294967295
 800029c:	f04f 30ff 	movne.w	r0, #4294967295
 80002a0:	f000 b9b0 	b.w	8000604 <__aeabi_idiv0>
 80002a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ac:	f000 f806 	bl	80002bc <__udivmoddi4>
 80002b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b8:	b004      	add	sp, #16
 80002ba:	4770      	bx	lr

080002bc <__udivmoddi4>:
 80002bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002c0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002c2:	4688      	mov	r8, r1
 80002c4:	4604      	mov	r4, r0
 80002c6:	468e      	mov	lr, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14a      	bne.n	8000362 <__udivmoddi4+0xa6>
 80002cc:	428a      	cmp	r2, r1
 80002ce:	4617      	mov	r7, r2
 80002d0:	d95f      	bls.n	8000392 <__udivmoddi4+0xd6>
 80002d2:	fab2 f682 	clz	r6, r2
 80002d6:	b14e      	cbz	r6, 80002ec <__udivmoddi4+0x30>
 80002d8:	f1c6 0320 	rsb	r3, r6, #32
 80002dc:	fa01 fe06 	lsl.w	lr, r1, r6
 80002e0:	40b7      	lsls	r7, r6
 80002e2:	40b4      	lsls	r4, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	ea43 0e0e 	orr.w	lr, r3, lr
 80002ec:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f0:	fa1f fc87 	uxth.w	ip, r7
 80002f4:	0c23      	lsrs	r3, r4, #16
 80002f6:	fbbe f1f8 	udiv	r1, lr, r8
 80002fa:	fb08 ee11 	mls	lr, r8, r1, lr
 80002fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000302:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000306:	429a      	cmp	r2, r3
 8000308:	d907      	bls.n	800031a <__udivmoddi4+0x5e>
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x5c>
 8000312:	429a      	cmp	r2, r3
 8000314:	f200 8154 	bhi.w	80005c0 <__udivmoddi4+0x304>
 8000318:	4601      	mov	r1, r0
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	b2a2      	uxth	r2, r4
 800031e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000322:	fb08 3310 	mls	r3, r8, r0, r3
 8000326:	fb00 fc0c 	mul.w	ip, r0, ip
 800032a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800032e:	4594      	cmp	ip, r2
 8000330:	d90b      	bls.n	800034a <__udivmoddi4+0x8e>
 8000332:	18ba      	adds	r2, r7, r2
 8000334:	f100 33ff 	add.w	r3, r0, #4294967295
 8000338:	bf2c      	ite	cs
 800033a:	2401      	movcs	r4, #1
 800033c:	2400      	movcc	r4, #0
 800033e:	4594      	cmp	ip, r2
 8000340:	d902      	bls.n	8000348 <__udivmoddi4+0x8c>
 8000342:	2c00      	cmp	r4, #0
 8000344:	f000 813f 	beq.w	80005c6 <__udivmoddi4+0x30a>
 8000348:	4618      	mov	r0, r3
 800034a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800034e:	eba2 020c 	sub.w	r2, r2, ip
 8000352:	2100      	movs	r1, #0
 8000354:	b11d      	cbz	r5, 800035e <__udivmoddi4+0xa2>
 8000356:	40f2      	lsrs	r2, r6
 8000358:	2300      	movs	r3, #0
 800035a:	e9c5 2300 	strd	r2, r3, [r5]
 800035e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000362:	428b      	cmp	r3, r1
 8000364:	d905      	bls.n	8000372 <__udivmoddi4+0xb6>
 8000366:	b10d      	cbz	r5, 800036c <__udivmoddi4+0xb0>
 8000368:	e9c5 0100 	strd	r0, r1, [r5]
 800036c:	2100      	movs	r1, #0
 800036e:	4608      	mov	r0, r1
 8000370:	e7f5      	b.n	800035e <__udivmoddi4+0xa2>
 8000372:	fab3 f183 	clz	r1, r3
 8000376:	2900      	cmp	r1, #0
 8000378:	d14e      	bne.n	8000418 <__udivmoddi4+0x15c>
 800037a:	4543      	cmp	r3, r8
 800037c:	f0c0 8112 	bcc.w	80005a4 <__udivmoddi4+0x2e8>
 8000380:	4282      	cmp	r2, r0
 8000382:	f240 810f 	bls.w	80005a4 <__udivmoddi4+0x2e8>
 8000386:	4608      	mov	r0, r1
 8000388:	2d00      	cmp	r5, #0
 800038a:	d0e8      	beq.n	800035e <__udivmoddi4+0xa2>
 800038c:	e9c5 4e00 	strd	r4, lr, [r5]
 8000390:	e7e5      	b.n	800035e <__udivmoddi4+0xa2>
 8000392:	2a00      	cmp	r2, #0
 8000394:	f000 80ac 	beq.w	80004f0 <__udivmoddi4+0x234>
 8000398:	fab2 f682 	clz	r6, r2
 800039c:	2e00      	cmp	r6, #0
 800039e:	f040 80bb 	bne.w	8000518 <__udivmoddi4+0x25c>
 80003a2:	1a8b      	subs	r3, r1, r2
 80003a4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003a8:	b2bc      	uxth	r4, r7
 80003aa:	2101      	movs	r1, #1
 80003ac:	0c02      	lsrs	r2, r0, #16
 80003ae:	b280      	uxth	r0, r0
 80003b0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003bc:	fb04 f20c 	mul.w	r2, r4, ip
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d90e      	bls.n	80003e2 <__udivmoddi4+0x126>
 80003c4:	18fb      	adds	r3, r7, r3
 80003c6:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003ca:	bf2c      	ite	cs
 80003cc:	f04f 0901 	movcs.w	r9, #1
 80003d0:	f04f 0900 	movcc.w	r9, #0
 80003d4:	429a      	cmp	r2, r3
 80003d6:	d903      	bls.n	80003e0 <__udivmoddi4+0x124>
 80003d8:	f1b9 0f00 	cmp.w	r9, #0
 80003dc:	f000 80ec 	beq.w	80005b8 <__udivmoddi4+0x2fc>
 80003e0:	46c4      	mov	ip, r8
 80003e2:	1a9b      	subs	r3, r3, r2
 80003e4:	fbb3 f8fe 	udiv	r8, r3, lr
 80003e8:	fb0e 3318 	mls	r3, lr, r8, r3
 80003ec:	fb04 f408 	mul.w	r4, r4, r8
 80003f0:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003f4:	4294      	cmp	r4, r2
 80003f6:	d90b      	bls.n	8000410 <__udivmoddi4+0x154>
 80003f8:	18ba      	adds	r2, r7, r2
 80003fa:	f108 33ff 	add.w	r3, r8, #4294967295
 80003fe:	bf2c      	ite	cs
 8000400:	2001      	movcs	r0, #1
 8000402:	2000      	movcc	r0, #0
 8000404:	4294      	cmp	r4, r2
 8000406:	d902      	bls.n	800040e <__udivmoddi4+0x152>
 8000408:	2800      	cmp	r0, #0
 800040a:	f000 80d1 	beq.w	80005b0 <__udivmoddi4+0x2f4>
 800040e:	4698      	mov	r8, r3
 8000410:	1b12      	subs	r2, r2, r4
 8000412:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000416:	e79d      	b.n	8000354 <__udivmoddi4+0x98>
 8000418:	f1c1 0620 	rsb	r6, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa08 f401 	lsl.w	r4, r8, r1
 8000422:	fa00 f901 	lsl.w	r9, r0, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	fa28 f806 	lsr.w	r8, r8, r6
 800042e:	408a      	lsls	r2, r1
 8000430:	431f      	orrs	r7, r3
 8000432:	fa20 f306 	lsr.w	r3, r0, r6
 8000436:	0c38      	lsrs	r0, r7, #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa1f fc87 	uxth.w	ip, r7
 800043e:	0c1c      	lsrs	r4, r3, #16
 8000440:	fbb8 fef0 	udiv	lr, r8, r0
 8000444:	fb00 881e 	mls	r8, r0, lr, r8
 8000448:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800044c:	fb0e f80c 	mul.w	r8, lr, ip
 8000450:	45a0      	cmp	r8, r4
 8000452:	d90e      	bls.n	8000472 <__udivmoddi4+0x1b6>
 8000454:	193c      	adds	r4, r7, r4
 8000456:	f10e 3aff 	add.w	sl, lr, #4294967295
 800045a:	bf2c      	ite	cs
 800045c:	f04f 0b01 	movcs.w	fp, #1
 8000460:	f04f 0b00 	movcc.w	fp, #0
 8000464:	45a0      	cmp	r8, r4
 8000466:	d903      	bls.n	8000470 <__udivmoddi4+0x1b4>
 8000468:	f1bb 0f00 	cmp.w	fp, #0
 800046c:	f000 80b8 	beq.w	80005e0 <__udivmoddi4+0x324>
 8000470:	46d6      	mov	lr, sl
 8000472:	eba4 0408 	sub.w	r4, r4, r8
 8000476:	fa1f f883 	uxth.w	r8, r3
 800047a:	fbb4 f3f0 	udiv	r3, r4, r0
 800047e:	fb00 4413 	mls	r4, r0, r3, r4
 8000482:	fb03 fc0c 	mul.w	ip, r3, ip
 8000486:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800048a:	45a4      	cmp	ip, r4
 800048c:	d90e      	bls.n	80004ac <__udivmoddi4+0x1f0>
 800048e:	193c      	adds	r4, r7, r4
 8000490:	f103 30ff 	add.w	r0, r3, #4294967295
 8000494:	bf2c      	ite	cs
 8000496:	f04f 0801 	movcs.w	r8, #1
 800049a:	f04f 0800 	movcc.w	r8, #0
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d903      	bls.n	80004aa <__udivmoddi4+0x1ee>
 80004a2:	f1b8 0f00 	cmp.w	r8, #0
 80004a6:	f000 809f 	beq.w	80005e8 <__udivmoddi4+0x32c>
 80004aa:	4603      	mov	r3, r0
 80004ac:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b0:	eba4 040c 	sub.w	r4, r4, ip
 80004b4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004b8:	4564      	cmp	r4, ip
 80004ba:	4673      	mov	r3, lr
 80004bc:	46e0      	mov	r8, ip
 80004be:	d302      	bcc.n	80004c6 <__udivmoddi4+0x20a>
 80004c0:	d107      	bne.n	80004d2 <__udivmoddi4+0x216>
 80004c2:	45f1      	cmp	r9, lr
 80004c4:	d205      	bcs.n	80004d2 <__udivmoddi4+0x216>
 80004c6:	ebbe 0302 	subs.w	r3, lr, r2
 80004ca:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ce:	3801      	subs	r0, #1
 80004d0:	46e0      	mov	r8, ip
 80004d2:	b15d      	cbz	r5, 80004ec <__udivmoddi4+0x230>
 80004d4:	ebb9 0203 	subs.w	r2, r9, r3
 80004d8:	eb64 0408 	sbc.w	r4, r4, r8
 80004dc:	fa04 f606 	lsl.w	r6, r4, r6
 80004e0:	fa22 f301 	lsr.w	r3, r2, r1
 80004e4:	40cc      	lsrs	r4, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	e9c5 6400 	strd	r6, r4, [r5]
 80004ec:	2100      	movs	r1, #0
 80004ee:	e736      	b.n	800035e <__udivmoddi4+0xa2>
 80004f0:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f4:	0c01      	lsrs	r1, r0, #16
 80004f6:	4614      	mov	r4, r2
 80004f8:	b280      	uxth	r0, r0
 80004fa:	4696      	mov	lr, r2
 80004fc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000500:	2620      	movs	r6, #32
 8000502:	4690      	mov	r8, r2
 8000504:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000508:	4610      	mov	r0, r2
 800050a:	fbb1 f1f2 	udiv	r1, r1, r2
 800050e:	eba3 0308 	sub.w	r3, r3, r8
 8000512:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000516:	e74b      	b.n	80003b0 <__udivmoddi4+0xf4>
 8000518:	40b7      	lsls	r7, r6
 800051a:	f1c6 0320 	rsb	r3, r6, #32
 800051e:	fa01 f206 	lsl.w	r2, r1, r6
 8000522:	fa21 f803 	lsr.w	r8, r1, r3
 8000526:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800052a:	fa20 f303 	lsr.w	r3, r0, r3
 800052e:	b2bc      	uxth	r4, r7
 8000530:	40b0      	lsls	r0, r6
 8000532:	4313      	orrs	r3, r2
 8000534:	0c02      	lsrs	r2, r0, #16
 8000536:	0c19      	lsrs	r1, r3, #16
 8000538:	b280      	uxth	r0, r0
 800053a:	fbb8 f9fe 	udiv	r9, r8, lr
 800053e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000542:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000546:	fb09 f804 	mul.w	r8, r9, r4
 800054a:	4588      	cmp	r8, r1
 800054c:	d951      	bls.n	80005f2 <__udivmoddi4+0x336>
 800054e:	1879      	adds	r1, r7, r1
 8000550:	f109 3cff 	add.w	ip, r9, #4294967295
 8000554:	bf2c      	ite	cs
 8000556:	f04f 0a01 	movcs.w	sl, #1
 800055a:	f04f 0a00 	movcc.w	sl, #0
 800055e:	4588      	cmp	r8, r1
 8000560:	d902      	bls.n	8000568 <__udivmoddi4+0x2ac>
 8000562:	f1ba 0f00 	cmp.w	sl, #0
 8000566:	d031      	beq.n	80005cc <__udivmoddi4+0x310>
 8000568:	eba1 0108 	sub.w	r1, r1, r8
 800056c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000570:	fb09 f804 	mul.w	r8, r9, r4
 8000574:	fb0e 1119 	mls	r1, lr, r9, r1
 8000578:	b29b      	uxth	r3, r3
 800057a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800057e:	4543      	cmp	r3, r8
 8000580:	d235      	bcs.n	80005ee <__udivmoddi4+0x332>
 8000582:	18fb      	adds	r3, r7, r3
 8000584:	f109 31ff 	add.w	r1, r9, #4294967295
 8000588:	bf2c      	ite	cs
 800058a:	f04f 0a01 	movcs.w	sl, #1
 800058e:	f04f 0a00 	movcc.w	sl, #0
 8000592:	4543      	cmp	r3, r8
 8000594:	d2bb      	bcs.n	800050e <__udivmoddi4+0x252>
 8000596:	f1ba 0f00 	cmp.w	sl, #0
 800059a:	d1b8      	bne.n	800050e <__udivmoddi4+0x252>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e7b4      	b.n	800050e <__udivmoddi4+0x252>
 80005a4:	1a84      	subs	r4, r0, r2
 80005a6:	eb68 0203 	sbc.w	r2, r8, r3
 80005aa:	2001      	movs	r0, #1
 80005ac:	4696      	mov	lr, r2
 80005ae:	e6eb      	b.n	8000388 <__udivmoddi4+0xcc>
 80005b0:	443a      	add	r2, r7
 80005b2:	f1a8 0802 	sub.w	r8, r8, #2
 80005b6:	e72b      	b.n	8000410 <__udivmoddi4+0x154>
 80005b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005bc:	443b      	add	r3, r7
 80005be:	e710      	b.n	80003e2 <__udivmoddi4+0x126>
 80005c0:	3902      	subs	r1, #2
 80005c2:	443b      	add	r3, r7
 80005c4:	e6a9      	b.n	800031a <__udivmoddi4+0x5e>
 80005c6:	443a      	add	r2, r7
 80005c8:	3802      	subs	r0, #2
 80005ca:	e6be      	b.n	800034a <__udivmoddi4+0x8e>
 80005cc:	eba7 0808 	sub.w	r8, r7, r8
 80005d0:	f1a9 0c02 	sub.w	ip, r9, #2
 80005d4:	4441      	add	r1, r8
 80005d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005da:	fb09 f804 	mul.w	r8, r9, r4
 80005de:	e7c9      	b.n	8000574 <__udivmoddi4+0x2b8>
 80005e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80005e4:	443c      	add	r4, r7
 80005e6:	e744      	b.n	8000472 <__udivmoddi4+0x1b6>
 80005e8:	3b02      	subs	r3, #2
 80005ea:	443c      	add	r4, r7
 80005ec:	e75e      	b.n	80004ac <__udivmoddi4+0x1f0>
 80005ee:	4649      	mov	r1, r9
 80005f0:	e78d      	b.n	800050e <__udivmoddi4+0x252>
 80005f2:	eba1 0108 	sub.w	r1, r1, r8
 80005f6:	46cc      	mov	ip, r9
 80005f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fc:	fb09 f804 	mul.w	r8, r9, r4
 8000600:	e7b8      	b.n	8000574 <__udivmoddi4+0x2b8>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <_write>:

/* Function pointer definition for the jump */
typedef void (*pFunction)(void);
// Add this function near your JumpToApp function or before main()
int _write(int file, char *ptr, int len)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	60f8      	str	r0, [r7, #12]
 8000610:	60b9      	str	r1, [r7, #8]
 8000612:	607a      	str	r2, [r7, #4]
    // Sends the data to the UART (USB)
    HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	b29a      	uxth	r2, r3
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	68b9      	ldr	r1, [r7, #8]
 800061e:	4804      	ldr	r0, [pc, #16]	@ (8000630 <_write+0x28>)
 8000620:	f007 f986 	bl	8007930 <HAL_UART_Transmit>
    return len;
 8000624:	687b      	ldr	r3, [r7, #4]
}
 8000626:	4618      	mov	r0, r3
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	20000084 	.word	0x20000084

08000634 <JumpToApp>:
void JumpToApp(uint32_t address)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b086      	sub	sp, #24
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
    pFunction Jump_To_Application;

    // 1. Check if the address at the top of the stack is valid (optional but recommended)
    // The first word of the app is the MSP (Main Stack Pointer) value.
    // It should point to RAM. (0x20000000 range)
    if (((*(__IO uint32_t*)address) & 0x2FE00000) == 0x20000000)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	4b13      	ldr	r3, [pc, #76]	@ (8000690 <JumpToApp+0x5c>)
 8000642:	4013      	ands	r3, r2
 8000644:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000648:	d11d      	bne.n	8000686 <JumpToApp+0x52>
    {
        // 2. Prepare to Jump: Disable interrupts and peripherals
        HAL_RCC_DeInit();
 800064a:	f001 f833 	bl	80016b4 <HAL_RCC_DeInit>
        HAL_DeInit();
 800064e:	f000 fbb3 	bl	8000db8 <HAL_DeInit>
        SysTick->CTRL = 0;
 8000652:	4b10      	ldr	r3, [pc, #64]	@ (8000694 <JumpToApp+0x60>)
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
        SysTick->LOAD = 0;
 8000658:	4b0e      	ldr	r3, [pc, #56]	@ (8000694 <JumpToApp+0x60>)
 800065a:	2200      	movs	r2, #0
 800065c:	605a      	str	r2, [r3, #4]
        SysTick->VAL = 0;
 800065e:	4b0d      	ldr	r3, [pc, #52]	@ (8000694 <JumpToApp+0x60>)
 8000660:	2200      	movs	r2, #0
 8000662:	609a      	str	r2, [r3, #8]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000664:	b672      	cpsid	i
}
 8000666:	bf00      	nop

        // Disable all interrupts
        __disable_irq();

        // 3. Get the Jump Address (The 2nd word at the app location is the Reset Handler)
        JumpAddress = *(__IO uint32_t*) (address + 4);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	3304      	adds	r3, #4
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	617b      	str	r3, [r7, #20]
        Jump_To_Application = (pFunction) JumpAddress;
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	613b      	str	r3, [r7, #16]

        // 4. Set the Main Stack Pointer (MSP)
        __set_MSP(*(__IO uint32_t*) address);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	f383 8808 	msr	MSP, r3
}
 8000680:	bf00      	nop

        // 5. Jump!
        Jump_To_Application();
 8000682:	693b      	ldr	r3, [r7, #16]
 8000684:	4798      	blx	r3
    }
}
 8000686:	bf00      	nop
 8000688:	3718      	adds	r7, #24
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	2fe00000 	.word	0x2fe00000
 8000694:	e000e010 	.word	0xe000e010

08000698 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800069c:	f000 fb64 	bl	8000d68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a0:	f000 f834 	bl	800070c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a4:	f000 f8f2 	bl	800088c <MX_GPIO_Init>
  MX_ICACHE_Init();
 80006a8:	f000 f890 	bl	80007cc <MX_ICACHE_Init>
  MX_USART3_UART_Init();
 80006ac:	f000 f8a2 	bl	80007f4 <MX_USART3_UART_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//  }
  /* USER CODE BEGIN 2 */
    printf("Bootloader Started.\r\n");
 80006b0:	4811      	ldr	r0, [pc, #68]	@ (80006f8 <main+0x60>)
 80006b2:	f008 f803 	bl	80086bc <puts>

    // Check if User Button (PC13) is pressed (assuming Active HIGH for Nucleo H5, check schematic!)
    // Note: On many Nucleos, Button is HIGH when pressed.
    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_SET)
 80006b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006ba:	4810      	ldr	r0, [pc, #64]	@ (80006fc <main+0x64>)
 80006bc:	f000 ff20 	bl	8001500 <HAL_GPIO_ReadPin>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b01      	cmp	r3, #1
 80006c4:	d10a      	bne.n	80006dc <main+0x44>
    {
        printf("Button Pressed! Jumping to Application 2...\r\n");
 80006c6:	480e      	ldr	r0, [pc, #56]	@ (8000700 <main+0x68>)
 80006c8:	f007 fff8 	bl	80086bc <puts>
        // Add this before Jump_To_Application();
        HAL_ICACHE_Disable();
 80006cc:	f000 ff78 	bl	80015c0 <HAL_ICACHE_Disable>
        HAL_ICACHE_Invalidate();
 80006d0:	f000 ffa6 	bl	8001620 <HAL_ICACHE_Invalidate>
        // The App will re-enable it in its own SystemClock_Config usually
        JumpToApp(0x08020000); // Address of App 2
 80006d4:	480b      	ldr	r0, [pc, #44]	@ (8000704 <main+0x6c>)
 80006d6:	f7ff ffad 	bl	8000634 <JumpToApp>
 80006da:	e00a      	b.n	80006f2 <main+0x5a>
    }
    else
    {
        printf("No Button. Jumping to Application 1...\r\n");
 80006dc:	480a      	ldr	r0, [pc, #40]	@ (8000708 <main+0x70>)
 80006de:	f007 ffed 	bl	80086bc <puts>
        // Add this before Jump_To_Application();
        HAL_ICACHE_Disable();
 80006e2:	f000 ff6d 	bl	80015c0 <HAL_ICACHE_Disable>
        HAL_ICACHE_Invalidate();
 80006e6:	f000 ff9b 	bl	8001620 <HAL_ICACHE_Invalidate>
        // The App will re-enable it in its own SystemClock_Config usually
        JumpToApp(0x08100000); // Address of App 1
 80006ea:	f04f 6001 	mov.w	r0, #135266304	@ 0x8100000
 80006ee:	f7ff ffa1 	bl	8000634 <JumpToApp>
 80006f2:	2300      	movs	r3, #0
    }
    /* USER CODE END 2 */
  /* USER CODE END 3 */
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	08008dfc 	.word	0x08008dfc
 80006fc:	42020800 	.word	0x42020800
 8000700:	08008e14 	.word	0x08008e14
 8000704:	08020000 	.word	0x08020000
 8000708:	08008e44 	.word	0x08008e44

0800070c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b09c      	sub	sp, #112	@ 0x70
 8000710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000712:	f107 0320 	add.w	r3, r7, #32
 8000716:	2250      	movs	r2, #80	@ 0x50
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f008 f8ae 	bl	800887c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000720:	f107 0308 	add.w	r3, r7, #8
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
 800072e:	611a      	str	r2, [r3, #16]
 8000730:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000732:	4b24      	ldr	r3, [pc, #144]	@ (80007c4 <SystemClock_Config+0xb8>)
 8000734:	691b      	ldr	r3, [r3, #16]
 8000736:	4a23      	ldr	r2, [pc, #140]	@ (80007c4 <SystemClock_Config+0xb8>)
 8000738:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800073c:	6113      	str	r3, [r2, #16]
 800073e:	4b21      	ldr	r3, [pc, #132]	@ (80007c4 <SystemClock_Config+0xb8>)
 8000740:	691b      	ldr	r3, [r3, #16]
 8000742:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000746:	607b      	str	r3, [r7, #4]
 8000748:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800074a:	bf00      	nop
 800074c:	4b1d      	ldr	r3, [pc, #116]	@ (80007c4 <SystemClock_Config+0xb8>)
 800074e:	695b      	ldr	r3, [r3, #20]
 8000750:	f003 0308 	and.w	r3, r3, #8
 8000754:	2b08      	cmp	r3, #8
 8000756:	d1f9      	bne.n	800074c <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000758:	2302      	movs	r3, #2
 800075a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800075c:	2301      	movs	r3, #1
 800075e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8000760:	2308      	movs	r3, #8
 8000762:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000764:	2340      	movs	r3, #64	@ 0x40
 8000766:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000768:	2300      	movs	r3, #0
 800076a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800076c:	f107 0320 	add.w	r3, r7, #32
 8000770:	4618      	mov	r0, r3
 8000772:	f001 f8bb 	bl	80018ec <HAL_RCC_OscConfig>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800077c:	f000 f8fc 	bl	8000978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000780:	231f      	movs	r3, #31
 8000782:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000784:	2300      	movs	r3, #0
 8000786:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000788:	2300      	movs	r3, #0
 800078a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000798:	f107 0308 	add.w	r3, r7, #8
 800079c:	2101      	movs	r1, #1
 800079e:	4618      	mov	r0, r3
 80007a0:	f001 fcdc 	bl	800215c <HAL_RCC_ClockConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80007aa:	f000 f8e5 	bl	8000978 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 80007ae:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <SystemClock_Config+0xbc>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4a05      	ldr	r2, [pc, #20]	@ (80007c8 <SystemClock_Config+0xbc>)
 80007b4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80007b8:	6013      	str	r3, [r2, #0]
}
 80007ba:	bf00      	nop
 80007bc:	3770      	adds	r7, #112	@ 0x70
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	44020800 	.word	0x44020800
 80007c8:	40022000 	.word	0x40022000

080007cc <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80007d0:	2000      	movs	r0, #0
 80007d2:	f000 fec5 	bl	8001560 <HAL_ICACHE_ConfigAssociativityMode>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80007dc:	f000 f8cc 	bl	8000978 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80007e0:	f000 fede 	bl	80015a0 <HAL_ICACHE_Enable>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80007ea:	f000 f8c5 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}
	...

080007f4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007f8:	4b22      	ldr	r3, [pc, #136]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 80007fa:	4a23      	ldr	r2, [pc, #140]	@ (8000888 <MX_USART3_UART_Init+0x94>)
 80007fc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007fe:	4b21      	ldr	r3, [pc, #132]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 8000800:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000804:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000806:	4b1f      	ldr	r3, [pc, #124]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800080c:	4b1d      	ldr	r3, [pc, #116]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 800080e:	2200      	movs	r2, #0
 8000810:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000812:	4b1c      	ldr	r3, [pc, #112]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 8000814:	2200      	movs	r2, #0
 8000816:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000818:	4b1a      	ldr	r3, [pc, #104]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 800081a:	220c      	movs	r2, #12
 800081c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800081e:	4b19      	ldr	r3, [pc, #100]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 8000820:	2200      	movs	r2, #0
 8000822:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000824:	4b17      	ldr	r3, [pc, #92]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 8000826:	2200      	movs	r2, #0
 8000828:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800082a:	4b16      	ldr	r3, [pc, #88]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 800082c:	2200      	movs	r2, #0
 800082e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000830:	4b14      	ldr	r3, [pc, #80]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 8000832:	2200      	movs	r2, #0
 8000834:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000836:	4b13      	ldr	r3, [pc, #76]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 8000838:	2200      	movs	r2, #0
 800083a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800083c:	4811      	ldr	r0, [pc, #68]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 800083e:	f007 f827 	bl	8007890 <HAL_UART_Init>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000848:	f000 f896 	bl	8000978 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800084c:	2100      	movs	r1, #0
 800084e:	480d      	ldr	r0, [pc, #52]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 8000850:	f007 fd52 	bl	80082f8 <HAL_UARTEx_SetTxFifoThreshold>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800085a:	f000 f88d 	bl	8000978 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800085e:	2100      	movs	r1, #0
 8000860:	4808      	ldr	r0, [pc, #32]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 8000862:	f007 fd87 	bl	8008374 <HAL_UARTEx_SetRxFifoThreshold>
 8000866:	4603      	mov	r3, r0
 8000868:	2b00      	cmp	r3, #0
 800086a:	d001      	beq.n	8000870 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800086c:	f000 f884 	bl	8000978 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000870:	4804      	ldr	r0, [pc, #16]	@ (8000884 <MX_USART3_UART_Init+0x90>)
 8000872:	f007 fd08 	bl	8008286 <HAL_UARTEx_DisableFifoMode>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800087c:	f000 f87c 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000880:	bf00      	nop
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20000084 	.word	0x20000084
 8000888:	40004800 	.word	0x40004800

0800088c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b088      	sub	sp, #32
 8000890:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000892:	f107 030c 	add.w	r3, r7, #12
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	605a      	str	r2, [r3, #4]
 800089c:	609a      	str	r2, [r3, #8]
 800089e:	60da      	str	r2, [r3, #12]
 80008a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008a2:	4b31      	ldr	r3, [pc, #196]	@ (8000968 <MX_GPIO_Init+0xdc>)
 80008a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008a8:	4a2f      	ldr	r2, [pc, #188]	@ (8000968 <MX_GPIO_Init+0xdc>)
 80008aa:	f043 0304 	orr.w	r3, r3, #4
 80008ae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000968 <MX_GPIO_Init+0xdc>)
 80008b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008b8:	f003 0304 	and.w	r3, r3, #4
 80008bc:	60bb      	str	r3, [r7, #8]
 80008be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c0:	4b29      	ldr	r3, [pc, #164]	@ (8000968 <MX_GPIO_Init+0xdc>)
 80008c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008c6:	4a28      	ldr	r2, [pc, #160]	@ (8000968 <MX_GPIO_Init+0xdc>)
 80008c8:	f043 0302 	orr.w	r3, r3, #2
 80008cc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008d0:	4b25      	ldr	r3, [pc, #148]	@ (8000968 <MX_GPIO_Init+0xdc>)
 80008d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008d6:	f003 0302 	and.w	r3, r3, #2
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008de:	4b22      	ldr	r3, [pc, #136]	@ (8000968 <MX_GPIO_Init+0xdc>)
 80008e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008e4:	4a20      	ldr	r2, [pc, #128]	@ (8000968 <MX_GPIO_Init+0xdc>)
 80008e6:	f043 0308 	orr.w	r3, r3, #8
 80008ea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008ee:	4b1e      	ldr	r3, [pc, #120]	@ (8000968 <MX_GPIO_Init+0xdc>)
 80008f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008f4:	f003 0308 	and.w	r3, r3, #8
 80008f8:	603b      	str	r3, [r7, #0]
 80008fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80008fc:	2200      	movs	r2, #0
 80008fe:	2101      	movs	r1, #1
 8000900:	481a      	ldr	r0, [pc, #104]	@ (800096c <MX_GPIO_Init+0xe0>)
 8000902:	f000 fe15 	bl	8001530 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000906:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800090a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800090c:	2300      	movs	r3, #0
 800090e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000914:	f107 030c 	add.w	r3, r7, #12
 8000918:	4619      	mov	r1, r3
 800091a:	4815      	ldr	r0, [pc, #84]	@ (8000970 <MX_GPIO_Init+0xe4>)
 800091c:	f000 fc92 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000920:	2301      	movs	r3, #1
 8000922:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000924:	2301      	movs	r3, #1
 8000926:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	2300      	movs	r3, #0
 800092e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000930:	f107 030c 	add.w	r3, r7, #12
 8000934:	4619      	mov	r1, r3
 8000936:	480d      	ldr	r0, [pc, #52]	@ (800096c <MX_GPIO_Init+0xe0>)
 8000938:	f000 fc84 	bl	8001244 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800093c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000940:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	2302      	movs	r3, #2
 8000944:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094a:	2300      	movs	r3, #0
 800094c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800094e:	2307      	movs	r3, #7
 8000950:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000952:	f107 030c 	add.w	r3, r7, #12
 8000956:	4619      	mov	r1, r3
 8000958:	4806      	ldr	r0, [pc, #24]	@ (8000974 <MX_GPIO_Init+0xe8>)
 800095a:	f000 fc73 	bl	8001244 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800095e:	bf00      	nop
 8000960:	3720      	adds	r7, #32
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	44020c00 	.word	0x44020c00
 800096c:	42020400 	.word	0x42020400
 8000970:	42020800 	.word	0x42020800
 8000974:	42020c00 	.word	0x42020c00

08000978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800097c:	b672      	cpsid	i
}
 800097e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000980:	bf00      	nop
 8000982:	e7fd      	b.n	8000980 <Error_Handler+0x8>

08000984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000988:	bf00      	nop
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
	...

08000994 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b0cc      	sub	sp, #304	@ 0x130
 8000998:	af00      	add	r7, sp, #0
 800099a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800099e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80009a2:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a4:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]
 80009b0:	60da      	str	r2, [r3, #12]
 80009b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009b4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80009b8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80009bc:	4618      	mov	r0, r3
 80009be:	f44f 7384 	mov.w	r3, #264	@ 0x108
 80009c2:	461a      	mov	r2, r3
 80009c4:	2100      	movs	r1, #0
 80009c6:	f007 ff59 	bl	800887c <memset>
  if(huart->Instance==USART3)
 80009ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80009ce:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4a33      	ldr	r2, [pc, #204]	@ (8000aa4 <HAL_UART_MspInit+0x110>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d15d      	bne.n	8000a98 <HAL_UART_MspInit+0x104>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80009dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80009e0:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80009e4:	f04f 0204 	mov.w	r2, #4
 80009e8:	f04f 0300 	mov.w	r3, #0
 80009ec:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80009f0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80009f4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80009f8:	2200      	movs	r2, #0
 80009fa:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009fc:	f107 0310 	add.w	r3, r7, #16
 8000a00:	4618      	mov	r0, r3
 8000a02:	f001 feed 	bl	80027e0 <HAL_RCCEx_PeriphCLKConfig>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8000a0c:	f7ff ffb4 	bl	8000978 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a10:	4b25      	ldr	r3, [pc, #148]	@ (8000aa8 <HAL_UART_MspInit+0x114>)
 8000a12:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000a16:	4a24      	ldr	r2, [pc, #144]	@ (8000aa8 <HAL_UART_MspInit+0x114>)
 8000a18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a1c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000a20:	4b21      	ldr	r3, [pc, #132]	@ (8000aa8 <HAL_UART_MspInit+0x114>)
 8000a22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000a26:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8000a2a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a2e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a38:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000a3c:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa8 <HAL_UART_MspInit+0x114>)
 8000a40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a44:	4a18      	ldr	r2, [pc, #96]	@ (8000aa8 <HAL_UART_MspInit+0x114>)
 8000a46:	f043 0308 	orr.w	r3, r3, #8
 8000a4a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000a4e:	4b16      	ldr	r3, [pc, #88]	@ (8000aa8 <HAL_UART_MspInit+0x114>)
 8000a50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a54:	f003 0208 	and.w	r2, r3, #8
 8000a58:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a5c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000a60:	601a      	str	r2, [r3, #0]
 8000a62:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a66:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000a6a:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a6c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000a70:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a74:	2302      	movs	r3, #2
 8000a76:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a80:	2300      	movs	r3, #0
 8000a82:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000a86:	2307      	movs	r3, #7
 8000a88:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a8c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000a90:	4619      	mov	r1, r3
 8000a92:	4806      	ldr	r0, [pc, #24]	@ (8000aac <HAL_UART_MspInit+0x118>)
 8000a94:	f000 fbd6 	bl	8001244 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000a98:	bf00      	nop
 8000a9a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40004800 	.word	0x40004800
 8000aa8:	44020c00 	.word	0x44020c00
 8000aac:	42020c00 	.word	0x42020c00

08000ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <NMI_Handler+0x4>

08000ab8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <HardFault_Handler+0x4>

08000ac0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac4:	bf00      	nop
 8000ac6:	e7fd      	b.n	8000ac4 <MemManage_Handler+0x4>

08000ac8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000acc:	bf00      	nop
 8000ace:	e7fd      	b.n	8000acc <BusFault_Handler+0x4>

08000ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad4:	bf00      	nop
 8000ad6:	e7fd      	b.n	8000ad4 <UsageFault_Handler+0x4>

08000ad8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr

08000ae6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aea:	bf00      	nop
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr

08000b02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b06:	f000 fa19 	bl	8000f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b0e:	b580      	push	{r7, lr}
 8000b10:	b086      	sub	sp, #24
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	60f8      	str	r0, [r7, #12]
 8000b16:	60b9      	str	r1, [r7, #8]
 8000b18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	617b      	str	r3, [r7, #20]
 8000b1e:	e00a      	b.n	8000b36 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b20:	f3af 8000 	nop.w
 8000b24:	4601      	mov	r1, r0
 8000b26:	68bb      	ldr	r3, [r7, #8]
 8000b28:	1c5a      	adds	r2, r3, #1
 8000b2a:	60ba      	str	r2, [r7, #8]
 8000b2c:	b2ca      	uxtb	r2, r1
 8000b2e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	3301      	adds	r3, #1
 8000b34:	617b      	str	r3, [r7, #20]
 8000b36:	697a      	ldr	r2, [r7, #20]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	dbf0      	blt.n	8000b20 <_read+0x12>
  }

  return len;
 8000b3e:	687b      	ldr	r3, [r7, #4]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3718      	adds	r7, #24
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b70:	605a      	str	r2, [r3, #4]
  return 0;
 8000b72:	2300      	movs	r3, #0
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <_isatty>:

int _isatty(int file)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b88:	2301      	movs	r3, #1
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr

08000b96 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b96:	b480      	push	{r7}
 8000b98:	b085      	sub	sp, #20
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	60f8      	str	r0, [r7, #12]
 8000b9e:	60b9      	str	r1, [r7, #8]
 8000ba0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ba2:	2300      	movs	r3, #0
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3714      	adds	r7, #20
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bb8:	4a14      	ldr	r2, [pc, #80]	@ (8000c0c <_sbrk+0x5c>)
 8000bba:	4b15      	ldr	r3, [pc, #84]	@ (8000c10 <_sbrk+0x60>)
 8000bbc:	1ad3      	subs	r3, r2, r3
 8000bbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bc4:	4b13      	ldr	r3, [pc, #76]	@ (8000c14 <_sbrk+0x64>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d102      	bne.n	8000bd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bcc:	4b11      	ldr	r3, [pc, #68]	@ (8000c14 <_sbrk+0x64>)
 8000bce:	4a12      	ldr	r2, [pc, #72]	@ (8000c18 <_sbrk+0x68>)
 8000bd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bd2:	4b10      	ldr	r3, [pc, #64]	@ (8000c14 <_sbrk+0x64>)
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4413      	add	r3, r2
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	429a      	cmp	r2, r3
 8000bde:	d207      	bcs.n	8000bf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000be0:	f007 fe9a 	bl	8008918 <__errno>
 8000be4:	4603      	mov	r3, r0
 8000be6:	220c      	movs	r2, #12
 8000be8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bea:	f04f 33ff 	mov.w	r3, #4294967295
 8000bee:	e009      	b.n	8000c04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bf0:	4b08      	ldr	r3, [pc, #32]	@ (8000c14 <_sbrk+0x64>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bf6:	4b07      	ldr	r3, [pc, #28]	@ (8000c14 <_sbrk+0x64>)
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	4a05      	ldr	r2, [pc, #20]	@ (8000c14 <_sbrk+0x64>)
 8000c00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c02:	68fb      	ldr	r3, [r7, #12]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3718      	adds	r7, #24
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	200a0000 	.word	0x200a0000
 8000c10:	00000400 	.word	0x00000400
 8000c14:	20000118 	.word	0x20000118
 8000c18:	20000270 	.word	0x20000270

08000c1c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c22:	4b35      	ldr	r3, [pc, #212]	@ (8000cf8 <SystemInit+0xdc>)
 8000c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c28:	4a33      	ldr	r2, [pc, #204]	@ (8000cf8 <SystemInit+0xdc>)
 8000c2a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c2e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000c32:	4b32      	ldr	r3, [pc, #200]	@ (8000cfc <SystemInit+0xe0>)
 8000c34:	2201      	movs	r2, #1
 8000c36:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000c38:	4b30      	ldr	r3, [pc, #192]	@ (8000cfc <SystemInit+0xe0>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000c3e:	4b2f      	ldr	r3, [pc, #188]	@ (8000cfc <SystemInit+0xe0>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000c44:	4b2d      	ldr	r3, [pc, #180]	@ (8000cfc <SystemInit+0xe0>)
 8000c46:	681a      	ldr	r2, [r3, #0]
 8000c48:	492c      	ldr	r1, [pc, #176]	@ (8000cfc <SystemInit+0xe0>)
 8000c4a:	4b2d      	ldr	r3, [pc, #180]	@ (8000d00 <SystemInit+0xe4>)
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000c50:	4b2a      	ldr	r3, [pc, #168]	@ (8000cfc <SystemInit+0xe0>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000c56:	4b29      	ldr	r3, [pc, #164]	@ (8000cfc <SystemInit+0xe0>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000c5c:	4b27      	ldr	r3, [pc, #156]	@ (8000cfc <SystemInit+0xe0>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000c62:	4b26      	ldr	r3, [pc, #152]	@ (8000cfc <SystemInit+0xe0>)
 8000c64:	4a27      	ldr	r2, [pc, #156]	@ (8000d04 <SystemInit+0xe8>)
 8000c66:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000c68:	4b24      	ldr	r3, [pc, #144]	@ (8000cfc <SystemInit+0xe0>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000c6e:	4b23      	ldr	r3, [pc, #140]	@ (8000cfc <SystemInit+0xe0>)
 8000c70:	4a24      	ldr	r2, [pc, #144]	@ (8000d04 <SystemInit+0xe8>)
 8000c72:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000c74:	4b21      	ldr	r3, [pc, #132]	@ (8000cfc <SystemInit+0xe0>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8000c7a:	4b20      	ldr	r3, [pc, #128]	@ (8000cfc <SystemInit+0xe0>)
 8000c7c:	4a21      	ldr	r2, [pc, #132]	@ (8000d04 <SystemInit+0xe8>)
 8000c7e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8000c80:	4b1e      	ldr	r3, [pc, #120]	@ (8000cfc <SystemInit+0xe0>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000c86:	4b1d      	ldr	r3, [pc, #116]	@ (8000cfc <SystemInit+0xe0>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000cfc <SystemInit+0xe0>)
 8000c8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c90:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000c92:	4b1a      	ldr	r3, [pc, #104]	@ (8000cfc <SystemInit+0xe0>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c98:	4b17      	ldr	r3, [pc, #92]	@ (8000cf8 <SystemInit+0xdc>)
 8000c9a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000c9e:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000ca0:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <SystemInit+0xec>)
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000ca8:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000cb0:	d003      	beq.n	8000cba <SystemInit+0x9e>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000cb8:	d117      	bne.n	8000cea <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000cba:	4b13      	ldr	r3, [pc, #76]	@ (8000d08 <SystemInit+0xec>)
 8000cbc:	69db      	ldr	r3, [r3, #28]
 8000cbe:	f003 0301 	and.w	r3, r3, #1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d005      	beq.n	8000cd2 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000cc6:	4b10      	ldr	r3, [pc, #64]	@ (8000d08 <SystemInit+0xec>)
 8000cc8:	4a10      	ldr	r2, [pc, #64]	@ (8000d0c <SystemInit+0xf0>)
 8000cca:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8000d08 <SystemInit+0xec>)
 8000cce:	4a10      	ldr	r2, [pc, #64]	@ (8000d10 <SystemInit+0xf4>)
 8000cd0:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000d08 <SystemInit+0xec>)
 8000cd4:	69db      	ldr	r3, [r3, #28]
 8000cd6:	4a0c      	ldr	r2, [pc, #48]	@ (8000d08 <SystemInit+0xec>)
 8000cd8:	f043 0302 	orr.w	r3, r3, #2
 8000cdc:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000cde:	4b0a      	ldr	r3, [pc, #40]	@ (8000d08 <SystemInit+0xec>)
 8000ce0:	69db      	ldr	r3, [r3, #28]
 8000ce2:	4a09      	ldr	r2, [pc, #36]	@ (8000d08 <SystemInit+0xec>)
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	61d3      	str	r3, [r2, #28]
  }
}
 8000cea:	bf00      	nop
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	e000ed00 	.word	0xe000ed00
 8000cfc:	44020c00 	.word	0x44020c00
 8000d00:	eae2eae3 	.word	0xeae2eae3
 8000d04:	01010280 	.word	0x01010280
 8000d08:	40022000 	.word	0x40022000
 8000d0c:	08192a3b 	.word	0x08192a3b
 8000d10:	4c5d6e7f 	.word	0x4c5d6e7f

08000d14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d14:	480d      	ldr	r0, [pc, #52]	@ (8000d4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d16:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d18:	f7ff ff80 	bl	8000c1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d1c:	480c      	ldr	r0, [pc, #48]	@ (8000d50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d1e:	490d      	ldr	r1, [pc, #52]	@ (8000d54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d20:	4a0d      	ldr	r2, [pc, #52]	@ (8000d58 <LoopForever+0xe>)
  movs r3, #0
 8000d22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d24:	e002      	b.n	8000d2c <LoopCopyDataInit>

08000d26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d2a:	3304      	adds	r3, #4

08000d2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d30:	d3f9      	bcc.n	8000d26 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d32:	4a0a      	ldr	r2, [pc, #40]	@ (8000d5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d34:	4c0a      	ldr	r4, [pc, #40]	@ (8000d60 <LoopForever+0x16>)
  movs r3, #0
 8000d36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d38:	e001      	b.n	8000d3e <LoopFillZerobss>

08000d3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d3c:	3204      	adds	r2, #4

08000d3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d40:	d3fb      	bcc.n	8000d3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d42:	f007 fdef 	bl	8008924 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d46:	f7ff fca7 	bl	8000698 <main>

08000d4a <LoopForever>:

LoopForever:
    b LoopForever
 8000d4a:	e7fe      	b.n	8000d4a <LoopForever>
  ldr   r0, =_estack
 8000d4c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000d50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d54:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d58:	08008ebc 	.word	0x08008ebc
  ldr r2, =_sbss
 8000d5c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d60:	2000026c 	.word	0x2000026c

08000d64 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d64:	e7fe      	b.n	8000d64 <ADC1_IRQHandler>
	...

08000d68 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d6c:	2003      	movs	r0, #3
 8000d6e:	f000 f994 	bl	800109a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000d72:	f001 fbab 	bl	80024cc <HAL_RCC_GetSysClockFreq>
 8000d76:	4602      	mov	r2, r0
 8000d78:	4b0c      	ldr	r3, [pc, #48]	@ (8000dac <HAL_Init+0x44>)
 8000d7a:	6a1b      	ldr	r3, [r3, #32]
 8000d7c:	f003 030f 	and.w	r3, r3, #15
 8000d80:	490b      	ldr	r1, [pc, #44]	@ (8000db0 <HAL_Init+0x48>)
 8000d82:	5ccb      	ldrb	r3, [r1, r3]
 8000d84:	fa22 f303 	lsr.w	r3, r2, r3
 8000d88:	4a0a      	ldr	r2, [pc, #40]	@ (8000db4 <HAL_Init+0x4c>)
 8000d8a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000d8c:	2004      	movs	r0, #4
 8000d8e:	f000 f9cb 	bl	8001128 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d92:	200f      	movs	r0, #15
 8000d94:	f000 f85c 	bl	8000e50 <HAL_InitTick>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e002      	b.n	8000da8 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000da2:	f7ff fdef 	bl	8000984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000da6:	2300      	movs	r3, #0
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	44020c00 	.word	0x44020c00
 8000db0:	08008e6c 	.word	0x08008e6c
 8000db4:	20000000 	.word	0x20000000

08000db8 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000dbc:	4b18      	ldr	r3, [pc, #96]	@ (8000e20 <HAL_DeInit+0x68>)
 8000dbe:	4a19      	ldr	r2, [pc, #100]	@ (8000e24 <HAL_DeInit+0x6c>)
 8000dc0:	675a      	str	r2, [r3, #116]	@ 0x74
 8000dc2:	4b17      	ldr	r3, [pc, #92]	@ (8000e20 <HAL_DeInit+0x68>)
 8000dc4:	4a18      	ldr	r2, [pc, #96]	@ (8000e28 <HAL_DeInit+0x70>)
 8000dc6:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 8000dc8:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <HAL_DeInit+0x68>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	675a      	str	r2, [r3, #116]	@ 0x74
 8000dce:	4b14      	ldr	r3, [pc, #80]	@ (8000e20 <HAL_DeInit+0x68>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 8000dd4:	4b12      	ldr	r3, [pc, #72]	@ (8000e20 <HAL_DeInit+0x68>)
 8000dd6:	4a15      	ldr	r2, [pc, #84]	@ (8000e2c <HAL_DeInit+0x74>)
 8000dd8:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 8000dda:	4b11      	ldr	r3, [pc, #68]	@ (8000e20 <HAL_DeInit+0x68>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_APB3_FORCE_RESET();
 8000de0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e20 <HAL_DeInit+0x68>)
 8000de2:	4a13      	ldr	r2, [pc, #76]	@ (8000e30 <HAL_DeInit+0x78>)
 8000de4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_RCC_APB3_RELEASE_RESET();
 8000de8:	4b0d      	ldr	r3, [pc, #52]	@ (8000e20 <HAL_DeInit+0x68>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  __HAL_RCC_AHB1_FORCE_RESET();
 8000df0:	4b0b      	ldr	r3, [pc, #44]	@ (8000e20 <HAL_DeInit+0x68>)
 8000df2:	4a10      	ldr	r2, [pc, #64]	@ (8000e34 <HAL_DeInit+0x7c>)
 8000df4:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000df6:	4b0a      	ldr	r3, [pc, #40]	@ (8000e20 <HAL_DeInit+0x68>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 8000dfc:	4b08      	ldr	r3, [pc, #32]	@ (8000e20 <HAL_DeInit+0x68>)
 8000dfe:	4a0e      	ldr	r2, [pc, #56]	@ (8000e38 <HAL_DeInit+0x80>)
 8000e00:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000e02:	4b07      	ldr	r3, [pc, #28]	@ (8000e20 <HAL_DeInit+0x68>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	665a      	str	r2, [r3, #100]	@ 0x64

#if defined(AHB4PERIPH_BASE)
  __HAL_RCC_AHB4_FORCE_RESET();
 8000e08:	4b05      	ldr	r3, [pc, #20]	@ (8000e20 <HAL_DeInit+0x68>)
 8000e0a:	4a0c      	ldr	r2, [pc, #48]	@ (8000e3c <HAL_DeInit+0x84>)
 8000e0c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB4_RELEASE_RESET();
 8000e0e:	4b04      	ldr	r3, [pc, #16]	@ (8000e20 <HAL_DeInit+0x68>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	66da      	str	r2, [r3, #108]	@ 0x6c
#endif /* AHB4PERIPH_BASE */

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000e14:	f000 f814 	bl	8000e40 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000e18:	2300      	movs	r3, #0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	44020c00 	.word	0x44020c00
 8000e24:	dffec1ff 	.word	0xdffec1ff
 8000e28:	4080062b 	.word	0x4080062b
 8000e2c:	017f7800 	.word	0x017f7800
 8000e30:	001008e0 	.word	0x001008e0
 8000e34:	010ad003 	.word	0x010ad003
 8000e38:	001f1dff 	.word	0x001f1dff
 8000e3c:	00111880 	.word	0x00111880

08000e40 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8000e44:	bf00      	nop
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
	...

08000e50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000e5c:	4b33      	ldr	r3, [pc, #204]	@ (8000f2c <HAL_InitTick+0xdc>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d101      	bne.n	8000e68 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000e64:	2301      	movs	r3, #1
 8000e66:	e05c      	b.n	8000f22 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000e68:	4b31      	ldr	r3, [pc, #196]	@ (8000f30 <HAL_InitTick+0xe0>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f003 0304 	and.w	r3, r3, #4
 8000e70:	2b04      	cmp	r3, #4
 8000e72:	d10c      	bne.n	8000e8e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000e74:	4b2f      	ldr	r3, [pc, #188]	@ (8000f34 <HAL_InitTick+0xe4>)
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	4b2c      	ldr	r3, [pc, #176]	@ (8000f2c <HAL_InitTick+0xdc>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	e037      	b.n	8000efe <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000e8e:	f000 f9a3 	bl	80011d8 <HAL_SYSTICK_GetCLKSourceConfig>
 8000e92:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	d023      	beq.n	8000ee2 <HAL_InitTick+0x92>
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d82d      	bhi.n	8000efc <HAL_InitTick+0xac>
 8000ea0:	68bb      	ldr	r3, [r7, #8]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d003      	beq.n	8000eae <HAL_InitTick+0x5e>
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d00d      	beq.n	8000ec8 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000eac:	e026      	b.n	8000efc <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000eae:	4b21      	ldr	r3, [pc, #132]	@ (8000f34 <HAL_InitTick+0xe4>)
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f2c <HAL_InitTick+0xdc>)
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000ebc:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ec4:	60fb      	str	r3, [r7, #12]
        break;
 8000ec6:	e01a      	b.n	8000efe <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000ec8:	4b18      	ldr	r3, [pc, #96]	@ (8000f2c <HAL_InitTick+0xdc>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	461a      	mov	r2, r3
 8000ece:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ed2:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ed6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ede:	60fb      	str	r3, [r7, #12]
        break;
 8000ee0:	e00d      	b.n	8000efe <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000ee2:	4b12      	ldr	r3, [pc, #72]	@ (8000f2c <HAL_InitTick+0xdc>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eec:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ef0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ef8:	60fb      	str	r3, [r7, #12]
        break;
 8000efa:	e000      	b.n	8000efe <HAL_InitTick+0xae>
        break;
 8000efc:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000efe:	68f8      	ldr	r0, [r7, #12]
 8000f00:	f000 f8f0 	bl	80010e4 <HAL_SYSTICK_Config>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e009      	b.n	8000f22 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	6879      	ldr	r1, [r7, #4]
 8000f12:	f04f 30ff 	mov.w	r0, #4294967295
 8000f16:	f000 f8cb 	bl	80010b0 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000f1a:	4a07      	ldr	r2, [pc, #28]	@ (8000f38 <HAL_InitTick+0xe8>)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3710      	adds	r7, #16
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20000008 	.word	0x20000008
 8000f30:	e000e010 	.word	0xe000e010
 8000f34:	20000000 	.word	0x20000000
 8000f38:	20000004 	.word	0x20000004

08000f3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <HAL_IncTick+0x20>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	461a      	mov	r2, r3
 8000f46:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_IncTick+0x24>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	4a04      	ldr	r2, [pc, #16]	@ (8000f60 <HAL_IncTick+0x24>)
 8000f4e:	6013      	str	r3, [r2, #0]
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	20000008 	.word	0x20000008
 8000f60:	2000011c 	.word	0x2000011c

08000f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  return uwTick;
 8000f68:	4b03      	ldr	r3, [pc, #12]	@ (8000f78 <HAL_GetTick+0x14>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	2000011c 	.word	0x2000011c

08000f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f98:	4013      	ands	r3, r2
 8000f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fae:	4a04      	ldr	r2, [pc, #16]	@ (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	60d3      	str	r3, [r2, #12]
}
 8000fb4:	bf00      	nop
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc8:	4b04      	ldr	r3, [pc, #16]	@ (8000fdc <__NVIC_GetPriorityGrouping+0x18>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	0a1b      	lsrs	r3, r3, #8
 8000fce:	f003 0307 	and.w	r3, r3, #7
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	6039      	str	r1, [r7, #0]
 8000fea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000fec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	db0a      	blt.n	800100a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	490c      	ldr	r1, [pc, #48]	@ (800102c <__NVIC_SetPriority+0x4c>)
 8000ffa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ffe:	0112      	lsls	r2, r2, #4
 8001000:	b2d2      	uxtb	r2, r2
 8001002:	440b      	add	r3, r1
 8001004:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001008:	e00a      	b.n	8001020 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	b2da      	uxtb	r2, r3
 800100e:	4908      	ldr	r1, [pc, #32]	@ (8001030 <__NVIC_SetPriority+0x50>)
 8001010:	88fb      	ldrh	r3, [r7, #6]
 8001012:	f003 030f 	and.w	r3, r3, #15
 8001016:	3b04      	subs	r3, #4
 8001018:	0112      	lsls	r2, r2, #4
 800101a:	b2d2      	uxtb	r2, r2
 800101c:	440b      	add	r3, r1
 800101e:	761a      	strb	r2, [r3, #24]
}
 8001020:	bf00      	nop
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	e000e100 	.word	0xe000e100
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001034:	b480      	push	{r7}
 8001036:	b089      	sub	sp, #36	@ 0x24
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	f003 0307 	and.w	r3, r3, #7
 8001046:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	f1c3 0307 	rsb	r3, r3, #7
 800104e:	2b04      	cmp	r3, #4
 8001050:	bf28      	it	cs
 8001052:	2304      	movcs	r3, #4
 8001054:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	3304      	adds	r3, #4
 800105a:	2b06      	cmp	r3, #6
 800105c:	d902      	bls.n	8001064 <NVIC_EncodePriority+0x30>
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	3b03      	subs	r3, #3
 8001062:	e000      	b.n	8001066 <NVIC_EncodePriority+0x32>
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001068:	f04f 32ff 	mov.w	r2, #4294967295
 800106c:	69bb      	ldr	r3, [r7, #24]
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	43da      	mvns	r2, r3
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	401a      	ands	r2, r3
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800107c:	f04f 31ff 	mov.w	r1, #4294967295
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	fa01 f303 	lsl.w	r3, r1, r3
 8001086:	43d9      	mvns	r1, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800108c:	4313      	orrs	r3, r2
         );
}
 800108e:	4618      	mov	r0, r3
 8001090:	3724      	adds	r7, #36	@ 0x24
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr

0800109a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b082      	sub	sp, #8
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f7ff ff6a 	bl	8000f7c <__NVIC_SetPriorityGrouping>
}
 80010a8:	bf00      	nop
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	60b9      	str	r1, [r7, #8]
 80010ba:	607a      	str	r2, [r7, #4]
 80010bc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010be:	f7ff ff81 	bl	8000fc4 <__NVIC_GetPriorityGrouping>
 80010c2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010c4:	687a      	ldr	r2, [r7, #4]
 80010c6:	68b9      	ldr	r1, [r7, #8]
 80010c8:	6978      	ldr	r0, [r7, #20]
 80010ca:	f7ff ffb3 	bl	8001034 <NVIC_EncodePriority>
 80010ce:	4602      	mov	r2, r0
 80010d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010d4:	4611      	mov	r1, r2
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff ff82 	bl	8000fe0 <__NVIC_SetPriority>
}
 80010dc:	bf00      	nop
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010f4:	d301      	bcc.n	80010fa <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80010f6:	2301      	movs	r3, #1
 80010f8:	e00d      	b.n	8001116 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80010fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001124 <HAL_SYSTICK_Config+0x40>)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3b01      	subs	r3, #1
 8001100:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001102:	4b08      	ldr	r3, [pc, #32]	@ (8001124 <HAL_SYSTICK_Config+0x40>)
 8001104:	2200      	movs	r2, #0
 8001106:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001108:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <HAL_SYSTICK_Config+0x40>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a05      	ldr	r2, [pc, #20]	@ (8001124 <HAL_SYSTICK_Config+0x40>)
 800110e:	f043 0303 	orr.w	r3, r3, #3
 8001112:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001114:	2300      	movs	r3, #0
}
 8001116:	4618      	mov	r0, r3
 8001118:	370c      	adds	r7, #12
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	e000e010 	.word	0xe000e010

08001128 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b04      	cmp	r3, #4
 8001134:	d844      	bhi.n	80011c0 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001136:	a201      	add	r2, pc, #4	@ (adr r2, 800113c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800113c:	0800115f 	.word	0x0800115f
 8001140:	0800117d 	.word	0x0800117d
 8001144:	0800119f 	.word	0x0800119f
 8001148:	080011c1 	.word	0x080011c1
 800114c:	08001151 	.word	0x08001151
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001150:	4b1f      	ldr	r3, [pc, #124]	@ (80011d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a1e      	ldr	r2, [pc, #120]	@ (80011d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001156:	f043 0304 	orr.w	r3, r3, #4
 800115a:	6013      	str	r3, [r2, #0]
      break;
 800115c:	e031      	b.n	80011c2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800115e:	4b1c      	ldr	r3, [pc, #112]	@ (80011d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a1b      	ldr	r2, [pc, #108]	@ (80011d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001164:	f023 0304 	bic.w	r3, r3, #4
 8001168:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800116a:	4b1a      	ldr	r3, [pc, #104]	@ (80011d4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800116c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001170:	4a18      	ldr	r2, [pc, #96]	@ (80011d4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001172:	f023 030c 	bic.w	r3, r3, #12
 8001176:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800117a:	e022      	b.n	80011c2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800117c:	4b14      	ldr	r3, [pc, #80]	@ (80011d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a13      	ldr	r2, [pc, #76]	@ (80011d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001182:	f023 0304 	bic.w	r3, r3, #4
 8001186:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001188:	4b12      	ldr	r3, [pc, #72]	@ (80011d4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800118a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800118e:	f023 030c 	bic.w	r3, r3, #12
 8001192:	4a10      	ldr	r2, [pc, #64]	@ (80011d4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001194:	f043 0304 	orr.w	r3, r3, #4
 8001198:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800119c:	e011      	b.n	80011c2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800119e:	4b0c      	ldr	r3, [pc, #48]	@ (80011d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a0b      	ldr	r2, [pc, #44]	@ (80011d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80011a4:	f023 0304 	bic.w	r3, r3, #4
 80011a8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 80011aa:	4b0a      	ldr	r3, [pc, #40]	@ (80011d4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80011ac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80011b0:	f023 030c 	bic.w	r3, r3, #12
 80011b4:	4a07      	ldr	r2, [pc, #28]	@ (80011d4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80011b6:	f043 0308 	orr.w	r3, r3, #8
 80011ba:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 80011be:	e000      	b.n	80011c2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80011c0:	bf00      	nop
  }
}
 80011c2:	bf00      	nop
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	e000e010 	.word	0xe000e010
 80011d4:	44020c00 	.word	0x44020c00

080011d8 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80011de:	4b17      	ldr	r3, [pc, #92]	@ (800123c <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d002      	beq.n	80011f0 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80011ea:	2304      	movs	r3, #4
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	e01e      	b.n	800122e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80011f0:	4b13      	ldr	r3, [pc, #76]	@ (8001240 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80011f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80011f6:	f003 030c 	and.w	r3, r3, #12
 80011fa:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	2b08      	cmp	r3, #8
 8001200:	d00f      	beq.n	8001222 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	2b08      	cmp	r3, #8
 8001206:	d80f      	bhi.n	8001228 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	2b04      	cmp	r3, #4
 8001212:	d003      	beq.n	800121c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001214:	e008      	b.n	8001228 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001216:	2300      	movs	r3, #0
 8001218:	607b      	str	r3, [r7, #4]
        break;
 800121a:	e008      	b.n	800122e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800121c:	2301      	movs	r3, #1
 800121e:	607b      	str	r3, [r7, #4]
        break;
 8001220:	e005      	b.n	800122e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001222:	2302      	movs	r3, #2
 8001224:	607b      	str	r3, [r7, #4]
        break;
 8001226:	e002      	b.n	800122e <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001228:	2300      	movs	r3, #0
 800122a:	607b      	str	r3, [r7, #4]
        break;
 800122c:	bf00      	nop
    }
  }
  return systick_source;
 800122e:	687b      	ldr	r3, [r7, #4]
}
 8001230:	4618      	mov	r0, r3
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr
 800123c:	e000e010 	.word	0xe000e010
 8001240:	44020c00 	.word	0x44020c00

08001244 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001244:	b480      	push	{r7}
 8001246:	b087      	sub	sp, #28
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800124e:	2300      	movs	r3, #0
 8001250:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001252:	e142      	b.n	80014da <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	2101      	movs	r1, #1
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	fa01 f303 	lsl.w	r3, r1, r3
 8001260:	4013      	ands	r3, r2
 8001262:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	2b00      	cmp	r3, #0
 8001268:	f000 8134 	beq.w	80014d4 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	2b02      	cmp	r3, #2
 8001272:	d003      	beq.n	800127c <HAL_GPIO_Init+0x38>
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	2b12      	cmp	r3, #18
 800127a:	d125      	bne.n	80012c8 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	08da      	lsrs	r2, r3, #3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	3208      	adds	r2, #8
 8001284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001288:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	f003 0307 	and.w	r3, r3, #7
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	220f      	movs	r2, #15
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	43db      	mvns	r3, r3
 800129a:	697a      	ldr	r2, [r7, #20]
 800129c:	4013      	ands	r3, r2
 800129e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	691b      	ldr	r3, [r3, #16]
 80012a4:	f003 020f 	and.w	r2, r3, #15
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	f003 0307 	and.w	r3, r3, #7
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	697a      	ldr	r2, [r7, #20]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	08da      	lsrs	r2, r3, #3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	3208      	adds	r2, #8
 80012c2:	6979      	ldr	r1, [r7, #20]
 80012c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	2203      	movs	r2, #3
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	697a      	ldr	r2, [r7, #20]
 80012dc:	4013      	ands	r3, r2
 80012de:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f003 0203 	and.w	r2, r3, #3
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	697a      	ldr	r2, [r7, #20]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	697a      	ldr	r2, [r7, #20]
 80012fa:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d00b      	beq.n	800131c <HAL_GPIO_Init+0xd8>
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2b02      	cmp	r3, #2
 800130a:	d007      	beq.n	800131c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001310:	2b11      	cmp	r3, #17
 8001312:	d003      	beq.n	800131c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	2b12      	cmp	r3, #18
 800131a:	d130      	bne.n	800137e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	2203      	movs	r2, #3
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	43db      	mvns	r3, r3
 800132e:	697a      	ldr	r2, [r7, #20]
 8001330:	4013      	ands	r3, r2
 8001332:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	68da      	ldr	r2, [r3, #12]
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	697a      	ldr	r2, [r7, #20]
 8001342:	4313      	orrs	r3, r2
 8001344:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	697a      	ldr	r2, [r7, #20]
 800134a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001352:	2201      	movs	r2, #1
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	43db      	mvns	r3, r3
 800135c:	697a      	ldr	r2, [r7, #20]
 800135e:	4013      	ands	r3, r2
 8001360:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	091b      	lsrs	r3, r3, #4
 8001368:	f003 0201 	and.w	r2, r3, #1
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	fa02 f303 	lsl.w	r3, r2, r3
 8001372:	697a      	ldr	r2, [r7, #20]
 8001374:	4313      	orrs	r3, r2
 8001376:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	697a      	ldr	r2, [r7, #20]
 800137c:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f003 0303 	and.w	r3, r3, #3
 8001386:	2b03      	cmp	r3, #3
 8001388:	d109      	bne.n	800139e <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8001392:	2b03      	cmp	r3, #3
 8001394:	d11b      	bne.n	80013ce <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d017      	beq.n	80013ce <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	2203      	movs	r2, #3
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	43db      	mvns	r3, r3
 80013b0:	697a      	ldr	r2, [r7, #20]
 80013b2:	4013      	ands	r3, r2
 80013b4:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	689a      	ldr	r2, [r3, #8]
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	fa02 f303 	lsl.w	r3, r2, r3
 80013c2:	697a      	ldr	r2, [r7, #20]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	697a      	ldr	r2, [r7, #20]
 80013cc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d07c      	beq.n	80014d4 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80013da:	4a47      	ldr	r2, [pc, #284]	@ (80014f8 <HAL_GPIO_Init+0x2b4>)
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	089b      	lsrs	r3, r3, #2
 80013e0:	3318      	adds	r3, #24
 80013e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e6:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	f003 0303 	and.w	r3, r3, #3
 80013ee:	00db      	lsls	r3, r3, #3
 80013f0:	220f      	movs	r2, #15
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	43db      	mvns	r3, r3
 80013f8:	697a      	ldr	r2, [r7, #20]
 80013fa:	4013      	ands	r3, r2
 80013fc:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	0a9a      	lsrs	r2, r3, #10
 8001402:	4b3e      	ldr	r3, [pc, #248]	@ (80014fc <HAL_GPIO_Init+0x2b8>)
 8001404:	4013      	ands	r3, r2
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	f002 0203 	and.w	r2, r2, #3
 800140c:	00d2      	lsls	r2, r2, #3
 800140e:	4093      	lsls	r3, r2
 8001410:	697a      	ldr	r2, [r7, #20]
 8001412:	4313      	orrs	r3, r2
 8001414:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001416:	4938      	ldr	r1, [pc, #224]	@ (80014f8 <HAL_GPIO_Init+0x2b4>)
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	089b      	lsrs	r3, r3, #2
 800141c:	3318      	adds	r3, #24
 800141e:	697a      	ldr	r2, [r7, #20]
 8001420:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001424:	4b34      	ldr	r3, [pc, #208]	@ (80014f8 <HAL_GPIO_Init+0x2b4>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	43db      	mvns	r3, r3
 800142e:	697a      	ldr	r2, [r7, #20]
 8001430:	4013      	ands	r3, r2
 8001432:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800143c:	2b00      	cmp	r3, #0
 800143e:	d003      	beq.n	8001448 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8001440:	697a      	ldr	r2, [r7, #20]
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	4313      	orrs	r3, r2
 8001446:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001448:	4a2b      	ldr	r2, [pc, #172]	@ (80014f8 <HAL_GPIO_Init+0x2b4>)
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800144e:	4b2a      	ldr	r3, [pc, #168]	@ (80014f8 <HAL_GPIO_Init+0x2b4>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	43db      	mvns	r3, r3
 8001458:	697a      	ldr	r2, [r7, #20]
 800145a:	4013      	ands	r3, r2
 800145c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d003      	beq.n	8001472 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4313      	orrs	r3, r2
 8001470:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001472:	4a21      	ldr	r2, [pc, #132]	@ (80014f8 <HAL_GPIO_Init+0x2b4>)
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001478:	4b1f      	ldr	r3, [pc, #124]	@ (80014f8 <HAL_GPIO_Init+0x2b4>)
 800147a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800147e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	43db      	mvns	r3, r3
 8001484:	697a      	ldr	r2, [r7, #20]
 8001486:	4013      	ands	r3, r2
 8001488:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8001496:	697a      	ldr	r2, [r7, #20]
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	4313      	orrs	r3, r2
 800149c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800149e:	4a16      	ldr	r2, [pc, #88]	@ (80014f8 <HAL_GPIO_Init+0x2b4>)
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80014a6:	4b14      	ldr	r3, [pc, #80]	@ (80014f8 <HAL_GPIO_Init+0x2b4>)
 80014a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014ac:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	43db      	mvns	r3, r3
 80014b2:	697a      	ldr	r2, [r7, #20]
 80014b4:	4013      	ands	r3, r2
 80014b6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d003      	beq.n	80014cc <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 80014c4:	697a      	ldr	r2, [r7, #20]
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80014cc:	4a0a      	ldr	r2, [pc, #40]	@ (80014f8 <HAL_GPIO_Init+0x2b4>)
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	3301      	adds	r3, #1
 80014d8:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	fa22 f303 	lsr.w	r3, r2, r3
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	f47f aeb5 	bne.w	8001254 <HAL_GPIO_Init+0x10>
  }
}
 80014ea:	bf00      	nop
 80014ec:	bf00      	nop
 80014ee:	371c      	adds	r7, #28
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	44022000 	.word	0x44022000
 80014fc:	002f7f7f 	.word	0x002f7f7f

08001500 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001500:	b480      	push	{r7}
 8001502:	b085      	sub	sp, #20
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	460b      	mov	r3, r1
 800150a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	691a      	ldr	r2, [r3, #16]
 8001510:	887b      	ldrh	r3, [r7, #2]
 8001512:	4013      	ands	r3, r2
 8001514:	2b00      	cmp	r3, #0
 8001516:	d002      	beq.n	800151e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001518:	2301      	movs	r3, #1
 800151a:	73fb      	strb	r3, [r7, #15]
 800151c:	e001      	b.n	8001522 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800151e:	2300      	movs	r3, #0
 8001520:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001522:	7bfb      	ldrb	r3, [r7, #15]
}
 8001524:	4618      	mov	r0, r3
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	460b      	mov	r3, r1
 800153a:	807b      	strh	r3, [r7, #2]
 800153c:	4613      	mov	r3, r2
 800153e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001540:	787b      	ldrb	r3, [r7, #1]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d003      	beq.n	800154e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001546:	887a      	ldrh	r2, [r7, #2]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800154c:	e002      	b.n	8001554 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800154e:	887a      	ldrh	r2, [r7, #2]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001554:	bf00      	nop
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001568:	2300      	movs	r3, #0
 800156a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 800156c:	4b0b      	ldr	r3, [pc, #44]	@ (800159c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f003 0301 	and.w	r3, r3, #1
 8001574:	2b00      	cmp	r3, #0
 8001576:	d002      	beq.n	800157e <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	73fb      	strb	r3, [r7, #15]
 800157c:	e007      	b.n	800158e <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 800157e:	4b07      	ldr	r3, [pc, #28]	@ (800159c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f023 0204 	bic.w	r2, r3, #4
 8001586:	4905      	ldr	r1, [pc, #20]	@ (800159c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4313      	orrs	r3, r2
 800158c:	600b      	str	r3, [r1, #0]
  }

  return status;
 800158e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	40030400 	.word	0x40030400

080015a0 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80015a4:	4b05      	ldr	r3, [pc, #20]	@ (80015bc <HAL_ICACHE_Enable+0x1c>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a04      	ldr	r2, [pc, #16]	@ (80015bc <HAL_ICACHE_Enable+0x1c>)
 80015aa:	f043 0301 	orr.w	r3, r3, #1
 80015ae:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr
 80015bc:	40030400 	.word	0x40030400

080015c0 <HAL_ICACHE_Disable>:
  * @note   This function waits for the cache being disabled but
  *         not for the end of the automatic cache invalidation procedure.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Disable(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80015c6:	2300      	movs	r3, #0
 80015c8:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Make sure BSYENDF is reset before to disable the instruction cache */
  /* as it automatically starts a cache invalidation procedure */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 80015ca:	4b14      	ldr	r3, [pc, #80]	@ (800161c <HAL_ICACHE_Disable+0x5c>)
 80015cc:	2202      	movs	r2, #2
 80015ce:	60da      	str	r2, [r3, #12]

  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
 80015d0:	4b12      	ldr	r3, [pc, #72]	@ (800161c <HAL_ICACHE_Disable+0x5c>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a11      	ldr	r2, [pc, #68]	@ (800161c <HAL_ICACHE_Disable+0x5c>)
 80015d6:	f023 0301 	bic.w	r3, r3, #1
 80015da:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80015dc:	f7ff fcc2 	bl	8000f64 <HAL_GetTick>
 80015e0:	6038      	str	r0, [r7, #0]

  /* Wait for instruction cache being disabled */
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80015e2:	e00f      	b.n	8001604 <HAL_ICACHE_Disable+0x44>
  {
    if ((HAL_GetTick() - tickstart) > ICACHE_DISABLE_TIMEOUT_VALUE)
 80015e4:	f7ff fcbe 	bl	8000f64 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d908      	bls.n	8001604 <HAL_ICACHE_Disable+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80015f2:	4b0a      	ldr	r3, [pc, #40]	@ (800161c <HAL_ICACHE_Disable+0x5c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d002      	beq.n	8001604 <HAL_ICACHE_Disable+0x44>
      {
        status = HAL_TIMEOUT;
 80015fe:	2303      	movs	r3, #3
 8001600:	71fb      	strb	r3, [r7, #7]
        break;
 8001602:	e005      	b.n	8001610 <HAL_ICACHE_Disable+0x50>
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8001604:	4b05      	ldr	r3, [pc, #20]	@ (800161c <HAL_ICACHE_Disable+0x5c>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1e9      	bne.n	80015e4 <HAL_ICACHE_Disable+0x24>
      }
    }
  }

  return status;
 8001610:	79fb      	ldrb	r3, [r7, #7]
}
 8001612:	4618      	mov	r0, r3
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40030400 	.word	0x40030400

08001620 <HAL_ICACHE_Invalidate>:
  * @note   This function waits for the end of cache invalidation procedure
  *         and clears the associated BSYENDF flag.
  * @retval HAL status (HAL_OK/HAL_ERROR/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Invalidate(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;

  /* Check if no ongoing operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) == 0U)
 8001626:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <HAL_ICACHE_Invalidate+0x30>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	2b00      	cmp	r3, #0
 8001630:	d105      	bne.n	800163e <HAL_ICACHE_Invalidate+0x1e>
  {
    /* Launch cache invalidation */
    SET_BIT(ICACHE->CR, ICACHE_CR_CACHEINV);
 8001632:	4b07      	ldr	r3, [pc, #28]	@ (8001650 <HAL_ICACHE_Invalidate+0x30>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a06      	ldr	r2, [pc, #24]	@ (8001650 <HAL_ICACHE_Invalidate+0x30>)
 8001638:	f043 0302 	orr.w	r3, r3, #2
 800163c:	6013      	str	r3, [r2, #0]
  }

  status = HAL_ICACHE_WaitForInvalidateComplete();
 800163e:	f000 f809 	bl	8001654 <HAL_ICACHE_WaitForInvalidateComplete>
 8001642:	4603      	mov	r3, r0
 8001644:	71fb      	strb	r3, [r7, #7]

  return status;
 8001646:	79fb      	ldrb	r3, [r7, #7]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40030400 	.word	0x40030400

08001654 <HAL_ICACHE_WaitForInvalidateComplete>:
  * @brief Wait for the end of the Instruction Cache invalidate procedure.
  * @note This function checks and clears the BSYENDF flag when set.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_WaitForInvalidateComplete(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800165a:	2300      	movs	r3, #0
 800165c:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Check if ongoing invalidation operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) != 0U)
 800165e:	4b14      	ldr	r3, [pc, #80]	@ (80016b0 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	2b00      	cmp	r3, #0
 8001668:	d019      	beq.n	800169e <HAL_ICACHE_WaitForInvalidateComplete+0x4a>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800166a:	f7ff fc7b 	bl	8000f64 <HAL_GetTick>
 800166e:	6038      	str	r0, [r7, #0]

    /* Wait for end of cache invalidation */
    while (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
 8001670:	e00f      	b.n	8001692 <HAL_ICACHE_WaitForInvalidateComplete+0x3e>
    {
      if ((HAL_GetTick() - tickstart) > ICACHE_INVALIDATE_TIMEOUT_VALUE)
 8001672:	f7ff fc77 	bl	8000f64 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	2b01      	cmp	r3, #1
 800167e:	d908      	bls.n	8001692 <HAL_ICACHE_WaitForInvalidateComplete+0x3e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
 8001680:	4b0b      	ldr	r3, [pc, #44]	@ (80016b0 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f003 0302 	and.w	r3, r3, #2
 8001688:	2b00      	cmp	r3, #0
 800168a:	d102      	bne.n	8001692 <HAL_ICACHE_WaitForInvalidateComplete+0x3e>
        {
          status = HAL_TIMEOUT;
 800168c:	2303      	movs	r3, #3
 800168e:	71fb      	strb	r3, [r7, #7]
          break;
 8001690:	e005      	b.n	800169e <HAL_ICACHE_WaitForInvalidateComplete+0x4a>
    while (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
 8001692:	4b07      	ldr	r3, [pc, #28]	@ (80016b0 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	2b00      	cmp	r3, #0
 800169c:	d0e9      	beq.n	8001672 <HAL_ICACHE_WaitForInvalidateComplete+0x1e>
      }
    }
  }

  /* Clear BSYENDF */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 800169e:	4b04      	ldr	r3, [pc, #16]	@ (80016b0 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
 80016a0:	2202      	movs	r2, #2
 80016a2:	60da      	str	r2, [r3, #12]

  return status;
 80016a4:	79fb      	ldrb	r3, [r7, #7]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40030400 	.word	0x40030400

080016b4 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval HAL Status.
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Increasing the CPU frequency */
  if (FLASH_LATENCY_DEFAULT  > __HAL_FLASH_GET_LATENCY())
 80016ba:	4b85      	ldr	r3, [pc, #532]	@ (80018d0 <HAL_RCC_DeInit+0x21c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 030f 	and.w	r3, r3, #15
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d80f      	bhi.n	80016e6 <HAL_RCC_DeInit+0x32>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 80016c6:	4b82      	ldr	r3, [pc, #520]	@ (80018d0 <HAL_RCC_DeInit+0x21c>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f023 030f 	bic.w	r3, r3, #15
 80016ce:	4a80      	ldr	r2, [pc, #512]	@ (80018d0 <HAL_RCC_DeInit+0x21c>)
 80016d0:	f043 0303 	orr.w	r3, r3, #3
 80016d4:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 80016d6:	4b7e      	ldr	r3, [pc, #504]	@ (80018d0 <HAL_RCC_DeInit+0x21c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 030f 	and.w	r3, r3, #15
 80016de:	2b03      	cmp	r3, #3
 80016e0:	d001      	beq.n	80016e6 <HAL_RCC_DeInit+0x32>
    {
      return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e0f0      	b.n	80018c8 <HAL_RCC_DeInit+0x214>
    }

  }

  /* Get start tick*/
  tickstart = HAL_GetTick();
 80016e6:	f7ff fc3d 	bl	8000f64 <HAL_GetTick>
 80016ea:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80016ec:	4b79      	ldr	r3, [pc, #484]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a78      	ldr	r2, [pc, #480]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016f8:	e008      	b.n	800170c <HAL_RCC_DeInit+0x58>
  {
    if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80016fa:	f7ff fc33 	bl	8000f64 <HAL_GetTick>
 80016fe:	4602      	mov	r2, r0
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d901      	bls.n	800170c <HAL_RCC_DeInit+0x58>
    {
      return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e0dd      	b.n	80018c8 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800170c:	4b71      	ldr	r3, [pc, #452]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0302 	and.w	r3, r3, #2
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0f0      	beq.n	80016fa <HAL_RCC_DeInit+0x46>
    }
  }

  /* Set HSIDIV Default value */
  CLEAR_BIT(RCC->CR, RCC_CR_HSIDIV);
 8001718:	4b6e      	ldr	r3, [pc, #440]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a6d      	ldr	r2, [pc, #436]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800171e:	f023 0318 	bic.w	r3, r3, #24
 8001722:	6013      	str	r3, [r2, #0]

  /* Set HSITRIM default value */
  WRITE_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM_6);
 8001724:	4b6b      	ldr	r3, [pc, #428]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001726:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800172a:	611a      	str	r2, [r3, #16]


  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800172c:	4b6a      	ldr	r3, [pc, #424]	@ (80018d8 <HAL_RCC_DeInit+0x224>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff fb8d 	bl	8000e50 <HAL_InitTick>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <HAL_RCC_DeInit+0x8c>
  {
    return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e0c3      	b.n	80018c8 <HAL_RCC_DeInit+0x214>
  }

  /* Get start tick*/
  tickstart = HAL_GetTick();
 8001740:	f7ff fc10 	bl	8000f64 <HAL_GetTick>
 8001744:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (HSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR1);
 8001746:	4b63      	ldr	r3, [pc, #396]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001748:	2200      	movs	r2, #0
 800174a:	61da      	str	r2, [r3, #28]
  CLEAR_REG(RCC->CFGR2);
 800174c:	4b61      	ldr	r3, [pc, #388]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800174e:	2200      	movs	r2, #0
 8001750:	621a      	str	r2, [r3, #32]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 8001752:	e00a      	b.n	800176a <HAL_RCC_DeInit+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001754:	f7ff fc06 	bl	8000f64 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001762:	4293      	cmp	r3, r2
 8001764:	d901      	bls.n	800176a <HAL_RCC_DeInit+0xb6>
    {
      return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e0ae      	b.n	80018c8 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
 800176a:	4b5a      	ldr	r3, [pc, #360]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800176c:	69db      	ldr	r3, [r3, #28]
 800176e:	f003 0318 	and.w	r3, r3, #24
 8001772:	2b00      	cmp	r3, #0
 8001774:	d1ee      	bne.n	8001754 <HAL_RCC_DeInit+0xa0>
    }
  }

  /* Reset HSECSSON, HSEON, HSIKERON, CSION, CSIKERON and HSI48ON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_CSION | RCC_CR_CSIKERON | RCC_CR_HSECSSON | RCC_CR_HSIKERON | RCC_CR_HSI48ON | \
 8001776:	4b57      	ldr	r3, [pc, #348]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	4956      	ldr	r1, [pc, #344]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800177c:	4b57      	ldr	r3, [pc, #348]	@ (80018dc <HAL_RCC_DeInit+0x228>)
 800177e:	4013      	ands	r3, r2
 8001780:	600b      	str	r3, [r1, #0]
            RCC_CR_HSEON);

  /* Reset HSEEXT bit*/
  CLEAR_BIT(RCC->CR, RCC_CR_HSEEXT);
 8001782:	4b54      	ldr	r3, [pc, #336]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a53      	ldr	r2, [pc, #332]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001788:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800178c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800178e:	f7ff fbe9 	bl	8000f64 <HAL_GetTick>
 8001792:	6078      	str	r0, [r7, #4]

  /* Clear PLL1ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
 8001794:	4b4f      	ldr	r3, [pc, #316]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a4e      	ldr	r2, [pc, #312]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800179a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800179e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL1 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80017a0:	e008      	b.n	80017b4 <HAL_RCC_DeInit+0x100>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80017a2:	f7ff fbdf 	bl	8000f64 <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d901      	bls.n	80017b4 <HAL_RCC_DeInit+0x100>
    {
      return HAL_TIMEOUT;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e089      	b.n	80018c8 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80017b4:	4b47      	ldr	r3, [pc, #284]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d1f0      	bne.n	80017a2 <HAL_RCC_DeInit+0xee>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80017c0:	f7ff fbd0 	bl	8000f64 <HAL_GetTick>
 80017c4:	6078      	str	r0, [r7, #4]

  /* Reset PLL2N bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
 80017c6:	4b43      	ldr	r3, [pc, #268]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a42      	ldr	r2, [pc, #264]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 80017cc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80017d0:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 80017d2:	e008      	b.n	80017e6 <HAL_RCC_DeInit+0x132>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80017d4:	f7ff fbc6 	bl	8000f64 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_DeInit+0x132>
    {
      return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e070      	b.n	80018c8 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 80017e6:	4b3b      	ldr	r3, [pc, #236]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d1f0      	bne.n	80017d4 <HAL_RCC_DeInit+0x120>
  }

#if defined(RCC_CR_PLL3ON)

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80017f2:	f7ff fbb7 	bl	8000f64 <HAL_GetTick>
 80017f6:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 80017f8:	4b36      	ldr	r3, [pc, #216]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a35      	ldr	r2, [pc, #212]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 80017fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001802:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8001804:	e008      	b.n	8001818 <HAL_RCC_DeInit+0x164>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001806:	f7ff fbad 	bl	8000f64 <HAL_GetTick>
 800180a:	4602      	mov	r2, r0
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b02      	cmp	r3, #2
 8001812:	d901      	bls.n	8001818 <HAL_RCC_DeInit+0x164>
    {
      return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e057      	b.n	80018c8 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8001818:	4b2e      	ldr	r3, [pc, #184]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d1f0      	bne.n	8001806 <HAL_RCC_DeInit+0x152>
    }
  }
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1CFGR register */
  CLEAR_REG(RCC->PLL1CFGR);
 8001824:	4b2b      	ldr	r3, [pc, #172]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001826:	2200      	movs	r2, #0
 8001828:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLL1DIVR register */
  WRITE_REG(RCC->PLL1DIVR, 0x01010280U);
 800182a:	4b2a      	ldr	r3, [pc, #168]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800182c:	4a2c      	ldr	r2, [pc, #176]	@ (80018e0 <HAL_RCC_DeInit+0x22c>)
 800182e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
 8001830:	4b28      	ldr	r3, [pc, #160]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001832:	2200      	movs	r2, #0
 8001834:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2CFGR register */
  CLEAR_REG(RCC->PLL2CFGR);
 8001836:	4b27      	ldr	r3, [pc, #156]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001838:	2200      	movs	r2, #0
 800183a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset PLL2DIVR register */
  WRITE_REG(RCC->PLL2DIVR, 0x01010280U);
 800183c:	4b25      	ldr	r3, [pc, #148]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800183e:	4a28      	ldr	r2, [pc, #160]	@ (80018e0 <HAL_RCC_DeInit+0x22c>)
 8001840:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
 8001842:	4b24      	ldr	r3, [pc, #144]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001844:	2200      	movs	r2, #0
 8001846:	641a      	str	r2, [r3, #64]	@ 0x40

#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3CFGR register */
  CLEAR_REG(RCC->PLL3CFGR);
 8001848:	4b22      	ldr	r3, [pc, #136]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800184a:	2200      	movs	r2, #0
 800184c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset PLL3DIVR register */
  WRITE_REG(RCC->PLL3DIVR, 0x01010280U);
 800184e:	4b21      	ldr	r3, [pc, #132]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001850:	4a23      	ldr	r2, [pc, #140]	@ (80018e0 <HAL_RCC_DeInit+0x22c>)
 8001852:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
 8001854:	4b1f      	ldr	r3, [pc, #124]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001856:	2200      	movs	r2, #0
 8001858:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 800185a:	4b1e      	ldr	r3, [pc, #120]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a1d      	ldr	r2, [pc, #116]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001860:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001864:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8001866:	4b1b      	ldr	r3, [pc, #108]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001868:	2200      	movs	r2, #0
 800186a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 800186c:	4b19      	ldr	r3, [pc, #100]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800186e:	f04f 32ff 	mov.w	r2, #4294967295
 8001872:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Reset all RSR flags */
  SET_BIT(RCC->RSR, RCC_RSR_RMVF);
 8001874:	4b17      	ldr	r3, [pc, #92]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 8001876:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800187a:	4a16      	ldr	r2, [pc, #88]	@ (80018d4 <HAL_RCC_DeInit+0x220>)
 800187c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001880:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8001884:	4b17      	ldr	r3, [pc, #92]	@ (80018e4 <HAL_RCC_DeInit+0x230>)
 8001886:	4a18      	ldr	r2, [pc, #96]	@ (80018e8 <HAL_RCC_DeInit+0x234>)
 8001888:	601a      	str	r2, [r3, #0]

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLASH_LATENCY_DEFAULT  < __HAL_FLASH_GET_LATENCY())
 800188a:	4b11      	ldr	r3, [pc, #68]	@ (80018d0 <HAL_RCC_DeInit+0x21c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 030c 	and.w	r3, r3, #12
 8001892:	2b00      	cmp	r3, #0
 8001894:	d00f      	beq.n	80018b6 <HAL_RCC_DeInit+0x202>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 8001896:	4b0e      	ldr	r3, [pc, #56]	@ (80018d0 <HAL_RCC_DeInit+0x21c>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f023 030f 	bic.w	r3, r3, #15
 800189e:	4a0c      	ldr	r2, [pc, #48]	@ (80018d0 <HAL_RCC_DeInit+0x21c>)
 80018a0:	f043 0303 	orr.w	r3, r3, #3
 80018a4:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 80018a6:	4b0a      	ldr	r3, [pc, #40]	@ (80018d0 <HAL_RCC_DeInit+0x21c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 030f 	and.w	r3, r3, #15
 80018ae:	2b03      	cmp	r3, #3
 80018b0:	d001      	beq.n	80018b6 <HAL_RCC_DeInit+0x202>
    {
      return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e008      	b.n	80018c8 <HAL_RCC_DeInit+0x214>
    }
  }

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018b6:	200f      	movs	r0, #15
 80018b8:	f7ff faca 	bl	8000e50 <HAL_InitTick>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <HAL_RCC_DeInit+0x212>
  {
    return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e000      	b.n	80018c8 <HAL_RCC_DeInit+0x214>
  }
  else
  {
    return HAL_OK;
 80018c6:	2300      	movs	r3, #0
  }
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40022000 	.word	0x40022000
 80018d4:	44020c00 	.word	0x44020c00
 80018d8:	20000004 	.word	0x20000004
 80018dc:	fff6eafb 	.word	0xfff6eafb
 80018e0:	01010280 	.word	0x01010280
 80018e4:	20000000 	.word	0x20000000
 80018e8:	03d09000 	.word	0x03d09000

080018ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b088      	sub	sp, #32
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d102      	bne.n	8001900 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	f000 bc28 	b.w	8002150 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001900:	4b94      	ldr	r3, [pc, #592]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001902:	69db      	ldr	r3, [r3, #28]
 8001904:	f003 0318 	and.w	r3, r3, #24
 8001908:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800190a:	4b92      	ldr	r3, [pc, #584]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 800190c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190e:	f003 0303 	and.w	r3, r3, #3
 8001912:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0310 	and.w	r3, r3, #16
 800191c:	2b00      	cmp	r3, #0
 800191e:	d05b      	beq.n	80019d8 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	2b08      	cmp	r3, #8
 8001924:	d005      	beq.n	8001932 <HAL_RCC_OscConfig+0x46>
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	2b18      	cmp	r3, #24
 800192a:	d114      	bne.n	8001956 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	2b02      	cmp	r3, #2
 8001930:	d111      	bne.n	8001956 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	69db      	ldr	r3, [r3, #28]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d102      	bne.n	8001940 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	f000 bc08 	b.w	8002150 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001940:	4b84      	ldr	r3, [pc, #528]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001942:	699b      	ldr	r3, [r3, #24]
 8001944:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6a1b      	ldr	r3, [r3, #32]
 800194c:	041b      	lsls	r3, r3, #16
 800194e:	4981      	ldr	r1, [pc, #516]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001950:	4313      	orrs	r3, r2
 8001952:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001954:	e040      	b.n	80019d8 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d023      	beq.n	80019a6 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800195e:	4b7d      	ldr	r3, [pc, #500]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a7c      	ldr	r2, [pc, #496]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001968:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800196a:	f7ff fafb 	bl	8000f64 <HAL_GetTick>
 800196e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001972:	f7ff faf7 	bl	8000f64 <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e3e5      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001984:	4b73      	ldr	r3, [pc, #460]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800198c:	2b00      	cmp	r3, #0
 800198e:	d0f0      	beq.n	8001972 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001990:	4b70      	ldr	r3, [pc, #448]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a1b      	ldr	r3, [r3, #32]
 800199c:	041b      	lsls	r3, r3, #16
 800199e:	496d      	ldr	r1, [pc, #436]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 80019a0:	4313      	orrs	r3, r2
 80019a2:	618b      	str	r3, [r1, #24]
 80019a4:	e018      	b.n	80019d8 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80019a6:	4b6b      	ldr	r3, [pc, #428]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a6a      	ldr	r2, [pc, #424]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 80019ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b2:	f7ff fad7 	bl	8000f64 <HAL_GetTick>
 80019b6:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80019b8:	e008      	b.n	80019cc <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80019ba:	f7ff fad3 	bl	8000f64 <HAL_GetTick>
 80019be:	4602      	mov	r2, r0
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d901      	bls.n	80019cc <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80019c8:	2303      	movs	r3, #3
 80019ca:	e3c1      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80019cc:	4b61      	ldr	r3, [pc, #388]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d1f0      	bne.n	80019ba <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0301 	and.w	r3, r3, #1
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	f000 80a0 	beq.w	8001b26 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	2b10      	cmp	r3, #16
 80019ea:	d005      	beq.n	80019f8 <HAL_RCC_OscConfig+0x10c>
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	2b18      	cmp	r3, #24
 80019f0:	d109      	bne.n	8001a06 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	2b03      	cmp	r3, #3
 80019f6:	d106      	bne.n	8001a06 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	f040 8092 	bne.w	8001b26 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e3a4      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a0e:	d106      	bne.n	8001a1e <HAL_RCC_OscConfig+0x132>
 8001a10:	4b50      	ldr	r3, [pc, #320]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a4f      	ldr	r2, [pc, #316]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a1a:	6013      	str	r3, [r2, #0]
 8001a1c:	e058      	b.n	8001ad0 <HAL_RCC_OscConfig+0x1e4>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d112      	bne.n	8001a4c <HAL_RCC_OscConfig+0x160>
 8001a26:	4b4b      	ldr	r3, [pc, #300]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a4a      	ldr	r2, [pc, #296]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a30:	6013      	str	r3, [r2, #0]
 8001a32:	4b48      	ldr	r3, [pc, #288]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a47      	ldr	r2, [pc, #284]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a38:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001a3c:	6013      	str	r3, [r2, #0]
 8001a3e:	4b45      	ldr	r3, [pc, #276]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a44      	ldr	r2, [pc, #272]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a44:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a48:	6013      	str	r3, [r2, #0]
 8001a4a:	e041      	b.n	8001ad0 <HAL_RCC_OscConfig+0x1e4>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a54:	d112      	bne.n	8001a7c <HAL_RCC_OscConfig+0x190>
 8001a56:	4b3f      	ldr	r3, [pc, #252]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a3e      	ldr	r2, [pc, #248]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a60:	6013      	str	r3, [r2, #0]
 8001a62:	4b3c      	ldr	r3, [pc, #240]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a3b      	ldr	r2, [pc, #236]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a68:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	4b39      	ldr	r3, [pc, #228]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a38      	ldr	r2, [pc, #224]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a78:	6013      	str	r3, [r2, #0]
 8001a7a:	e029      	b.n	8001ad0 <HAL_RCC_OscConfig+0x1e4>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001a84:	d112      	bne.n	8001aac <HAL_RCC_OscConfig+0x1c0>
 8001a86:	4b33      	ldr	r3, [pc, #204]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a32      	ldr	r2, [pc, #200]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a90:	6013      	str	r3, [r2, #0]
 8001a92:	4b30      	ldr	r3, [pc, #192]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a2f      	ldr	r2, [pc, #188]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001a98:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a9c:	6013      	str	r3, [r2, #0]
 8001a9e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a2c      	ldr	r2, [pc, #176]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	e011      	b.n	8001ad0 <HAL_RCC_OscConfig+0x1e4>
 8001aac:	4b29      	ldr	r3, [pc, #164]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a28      	ldr	r2, [pc, #160]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001ab2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ab6:	6013      	str	r3, [r2, #0]
 8001ab8:	4b26      	ldr	r3, [pc, #152]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a25      	ldr	r2, [pc, #148]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001abe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ac2:	6013      	str	r3, [r2, #0]
 8001ac4:	4b23      	ldr	r3, [pc, #140]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a22      	ldr	r2, [pc, #136]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001aca:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001ace:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d013      	beq.n	8001b00 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad8:	f7ff fa44 	bl	8000f64 <HAL_GetTick>
 8001adc:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ade:	e008      	b.n	8001af2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001ae0:	f7ff fa40 	bl	8000f64 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b64      	cmp	r3, #100	@ 0x64
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e32e      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001af2:	4b18      	ldr	r3, [pc, #96]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d0f0      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x1f4>
 8001afe:	e012      	b.n	8001b26 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b00:	f7ff fa30 	bl	8000f64 <HAL_GetTick>
 8001b04:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001b08:	f7ff fa2c 	bl	8000f64 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b64      	cmp	r3, #100	@ 0x64
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e31a      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b54 <HAL_RCC_OscConfig+0x268>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1f0      	bne.n	8001b08 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f000 809a 	beq.w	8001c68 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d005      	beq.n	8001b46 <HAL_RCC_OscConfig+0x25a>
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	2b18      	cmp	r3, #24
 8001b3e:	d149      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d146      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d104      	bne.n	8001b58 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e2fe      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
 8001b52:	bf00      	nop
 8001b54:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d11c      	bne.n	8001b98 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8001b5e:	4b9a      	ldr	r3, [pc, #616]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0218 	and.w	r2, r3, #24
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d014      	beq.n	8001b98 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001b6e:	4b96      	ldr	r3, [pc, #600]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f023 0218 	bic.w	r2, r3, #24
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	4993      	ldr	r1, [pc, #588]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8001b80:	f000 fdd0 	bl	8002724 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001b84:	4b91      	ldr	r3, [pc, #580]	@ (8001dcc <HAL_RCC_OscConfig+0x4e0>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff f961 	bl	8000e50 <HAL_InitTick>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e2db      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b98:	f7ff f9e4 	bl	8000f64 <HAL_GetTick>
 8001b9c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001ba0:	f7ff f9e0 	bl	8000f64 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e2ce      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bb2:	4b85      	ldr	r3, [pc, #532]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0302 	and.w	r3, r3, #2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d0f0      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001bbe:	4b82      	ldr	r3, [pc, #520]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001bc0:	691b      	ldr	r3, [r3, #16]
 8001bc2:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	695b      	ldr	r3, [r3, #20]
 8001bca:	041b      	lsls	r3, r3, #16
 8001bcc:	497e      	ldr	r1, [pc, #504]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001bd2:	e049      	b.n	8001c68 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d02c      	beq.n	8001c36 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001bdc:	4b7a      	ldr	r3, [pc, #488]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f023 0218 	bic.w	r2, r3, #24
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	691b      	ldr	r3, [r3, #16]
 8001be8:	4977      	ldr	r1, [pc, #476]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001bee:	4b76      	ldr	r3, [pc, #472]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a75      	ldr	r2, [pc, #468]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfa:	f7ff f9b3 	bl	8000f64 <HAL_GetTick>
 8001bfe:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001c02:	f7ff f9af 	bl	8000f64 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e29d      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c14:	4b6c      	ldr	r3, [pc, #432]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0f0      	beq.n	8001c02 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001c20:	4b69      	ldr	r3, [pc, #420]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	695b      	ldr	r3, [r3, #20]
 8001c2c:	041b      	lsls	r3, r3, #16
 8001c2e:	4966      	ldr	r1, [pc, #408]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001c30:	4313      	orrs	r3, r2
 8001c32:	610b      	str	r3, [r1, #16]
 8001c34:	e018      	b.n	8001c68 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c36:	4b64      	ldr	r3, [pc, #400]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a63      	ldr	r2, [pc, #396]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001c3c:	f023 0301 	bic.w	r3, r3, #1
 8001c40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c42:	f7ff f98f 	bl	8000f64 <HAL_GetTick>
 8001c46:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c48:	e008      	b.n	8001c5c <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001c4a:	f7ff f98b 	bl	8000f64 <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e279      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c5c:	4b5a      	ldr	r3, [pc, #360]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0302 	and.w	r3, r3, #2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1f0      	bne.n	8001c4a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0308 	and.w	r3, r3, #8
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d03c      	beq.n	8001cee <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d01c      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c7c:	4b52      	ldr	r3, [pc, #328]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001c7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c82:	4a51      	ldr	r2, [pc, #324]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001c84:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001c88:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c8c:	f7ff f96a 	bl	8000f64 <HAL_GetTick>
 8001c90:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001c92:	e008      	b.n	8001ca6 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001c94:	f7ff f966 	bl	8000f64 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e254      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001ca6:	4b48      	ldr	r3, [pc, #288]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001ca8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d0ef      	beq.n	8001c94 <HAL_RCC_OscConfig+0x3a8>
 8001cb4:	e01b      	b.n	8001cee <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cb6:	4b44      	ldr	r3, [pc, #272]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001cb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cbc:	4a42      	ldr	r2, [pc, #264]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001cbe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001cc2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cc6:	f7ff f94d 	bl	8000f64 <HAL_GetTick>
 8001cca:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001ccc:	e008      	b.n	8001ce0 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001cce:	f7ff f949 	bl	8000f64 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	1ad3      	subs	r3, r2, r3
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e237      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001ce0:	4b39      	ldr	r3, [pc, #228]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001ce2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ce6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1ef      	bne.n	8001cce <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0304 	and.w	r3, r3, #4
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f000 80d2 	beq.w	8001ea0 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001cfc:	4b34      	ldr	r3, [pc, #208]	@ (8001dd0 <HAL_RCC_OscConfig+0x4e4>)
 8001cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d118      	bne.n	8001d3a <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001d08:	4b31      	ldr	r3, [pc, #196]	@ (8001dd0 <HAL_RCC_OscConfig+0x4e4>)
 8001d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d0c:	4a30      	ldr	r2, [pc, #192]	@ (8001dd0 <HAL_RCC_OscConfig+0x4e4>)
 8001d0e:	f043 0301 	orr.w	r3, r3, #1
 8001d12:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d14:	f7ff f926 	bl	8000f64 <HAL_GetTick>
 8001d18:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d1c:	f7ff f922 	bl	8000f64 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e210      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001d2e:	4b28      	ldr	r3, [pc, #160]	@ (8001dd0 <HAL_RCC_OscConfig+0x4e4>)
 8001d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f0      	beq.n	8001d1c <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d108      	bne.n	8001d54 <HAL_RCC_OscConfig+0x468>
 8001d42:	4b21      	ldr	r3, [pc, #132]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001d44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d48:	4a1f      	ldr	r2, [pc, #124]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001d4a:	f043 0301 	orr.w	r3, r3, #1
 8001d4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d52:	e074      	b.n	8001e3e <HAL_RCC_OscConfig+0x552>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d118      	bne.n	8001d8e <HAL_RCC_OscConfig+0x4a2>
 8001d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001d5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d62:	4a19      	ldr	r2, [pc, #100]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001d64:	f023 0301 	bic.w	r3, r3, #1
 8001d68:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d6c:	4b16      	ldr	r3, [pc, #88]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001d6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d72:	4a15      	ldr	r2, [pc, #84]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001d74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d78:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d7c:	4b12      	ldr	r3, [pc, #72]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001d7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d82:	4a11      	ldr	r2, [pc, #68]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001d84:	f023 0304 	bic.w	r3, r3, #4
 8001d88:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d8c:	e057      	b.n	8001e3e <HAL_RCC_OscConfig+0x552>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	2b05      	cmp	r3, #5
 8001d94:	d11e      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x4e8>
 8001d96:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001d98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d9c:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001d9e:	f043 0304 	orr.w	r3, r3, #4
 8001da2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001da6:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001da8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dac:	4a06      	ldr	r2, [pc, #24]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001dae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001db2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001db6:	4b04      	ldr	r3, [pc, #16]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001db8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dbc:	4a02      	ldr	r2, [pc, #8]	@ (8001dc8 <HAL_RCC_OscConfig+0x4dc>)
 8001dbe:	f043 0301 	orr.w	r3, r3, #1
 8001dc2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001dc6:	e03a      	b.n	8001e3e <HAL_RCC_OscConfig+0x552>
 8001dc8:	44020c00 	.word	0x44020c00
 8001dcc:	20000004 	.word	0x20000004
 8001dd0:	44020800 	.word	0x44020800
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	2b85      	cmp	r3, #133	@ 0x85
 8001dda:	d118      	bne.n	8001e0e <HAL_RCC_OscConfig+0x522>
 8001ddc:	4ba2      	ldr	r3, [pc, #648]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001dde:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001de2:	4aa1      	ldr	r2, [pc, #644]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001de4:	f043 0304 	orr.w	r3, r3, #4
 8001de8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001dec:	4b9e      	ldr	r3, [pc, #632]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001dee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001df2:	4a9d      	ldr	r2, [pc, #628]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001df4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001df8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001dfc:	4b9a      	ldr	r3, [pc, #616]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001dfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e02:	4a99      	ldr	r2, [pc, #612]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001e04:	f043 0301 	orr.w	r3, r3, #1
 8001e08:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e0c:	e017      	b.n	8001e3e <HAL_RCC_OscConfig+0x552>
 8001e0e:	4b96      	ldr	r3, [pc, #600]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001e10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e14:	4a94      	ldr	r2, [pc, #592]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001e16:	f023 0301 	bic.w	r3, r3, #1
 8001e1a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e1e:	4b92      	ldr	r3, [pc, #584]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001e20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e24:	4a90      	ldr	r2, [pc, #576]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001e26:	f023 0304 	bic.w	r3, r3, #4
 8001e2a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001e2e:	4b8e      	ldr	r3, [pc, #568]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001e30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e34:	4a8c      	ldr	r2, [pc, #560]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001e36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d016      	beq.n	8001e74 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e46:	f7ff f88d 	bl	8000f64 <HAL_GetTick>
 8001e4a:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e4c:	e00a      	b.n	8001e64 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e4e:	f7ff f889 	bl	8000f64 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d901      	bls.n	8001e64 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	e175      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e64:	4b80      	ldr	r3, [pc, #512]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001e66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d0ed      	beq.n	8001e4e <HAL_RCC_OscConfig+0x562>
 8001e72:	e015      	b.n	8001ea0 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e74:	f7ff f876 	bl	8000f64 <HAL_GetTick>
 8001e78:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e7a:	e00a      	b.n	8001e92 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e7c:	f7ff f872 	bl	8000f64 <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e15e      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e92:	4b75      	ldr	r3, [pc, #468]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001e94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001e98:	f003 0302 	and.w	r3, r3, #2
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d1ed      	bne.n	8001e7c <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f003 0320 	and.w	r3, r3, #32
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d036      	beq.n	8001f1a <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d019      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001eb4:	4b6c      	ldr	r3, [pc, #432]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a6b      	ldr	r2, [pc, #428]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001eba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ebe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ec0:	f7ff f850 	bl	8000f64 <HAL_GetTick>
 8001ec4:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001ec6:	e008      	b.n	8001eda <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001ec8:	f7ff f84c 	bl	8000f64 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e13a      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001eda:	4b63      	ldr	r3, [pc, #396]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d0f0      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x5dc>
 8001ee6:	e018      	b.n	8001f1a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ee8:	4b5f      	ldr	r3, [pc, #380]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a5e      	ldr	r2, [pc, #376]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001eee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ef2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ef4:	f7ff f836 	bl	8000f64 <HAL_GetTick>
 8001ef8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001efc:	f7ff f832 	bl	8000f64 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e120      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001f0e:	4b56      	ldr	r3, [pc, #344]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d1f0      	bne.n	8001efc <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 8115 	beq.w	800214e <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	2b18      	cmp	r3, #24
 8001f28:	f000 80af 	beq.w	800208a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	f040 8086 	bne.w	8002042 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001f36:	4b4c      	ldr	r3, [pc, #304]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a4b      	ldr	r2, [pc, #300]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001f3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f42:	f7ff f80f 	bl	8000f64 <HAL_GetTick>
 8001f46:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001f48:	e008      	b.n	8001f5c <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001f4a:	f7ff f80b 	bl	8000f64 <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d901      	bls.n	8001f5c <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e0f9      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001f5c:	4b42      	ldr	r3, [pc, #264]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d1f0      	bne.n	8001f4a <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8001f68:	4b3f      	ldr	r3, [pc, #252]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f6c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001f70:	f023 0303 	bic.w	r3, r3, #3
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001f7c:	0212      	lsls	r2, r2, #8
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	4939      	ldr	r1, [pc, #228]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001f82:	4313      	orrs	r3, r2
 8001f84:	628b      	str	r3, [r1, #40]	@ 0x28
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f94:	3b01      	subs	r3, #1
 8001f96:	025b      	lsls	r3, r3, #9
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	431a      	orrs	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fa0:	3b01      	subs	r3, #1
 8001fa2:	041b      	lsls	r3, r3, #16
 8001fa4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	3b01      	subs	r3, #1
 8001fb0:	061b      	lsls	r3, r3, #24
 8001fb2:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001fb6:	492c      	ldr	r1, [pc, #176]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001fbc:	4b2a      	ldr	r3, [pc, #168]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc0:	4a29      	ldr	r2, [pc, #164]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001fc2:	f023 0310 	bic.w	r3, r3, #16
 8001fc6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fcc:	4a26      	ldr	r2, [pc, #152]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001fce:	00db      	lsls	r3, r3, #3
 8001fd0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001fd2:	4b25      	ldr	r3, [pc, #148]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fd6:	4a24      	ldr	r2, [pc, #144]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001fd8:	f043 0310 	orr.w	r3, r3, #16
 8001fdc:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8001fde:	4b22      	ldr	r3, [pc, #136]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe2:	f023 020c 	bic.w	r2, r3, #12
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fea:	491f      	ldr	r1, [pc, #124]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001fec:	4313      	orrs	r3, r2
 8001fee:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8001ff0:	4b1d      	ldr	r3, [pc, #116]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff4:	f023 0220 	bic.w	r2, r3, #32
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ffc:	491a      	ldr	r1, [pc, #104]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8001ffe:	4313      	orrs	r3, r2
 8002000:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002002:	4b19      	ldr	r3, [pc, #100]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8002004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002006:	4a18      	ldr	r2, [pc, #96]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8002008:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800200c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800200e:	4b16      	ldr	r3, [pc, #88]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a15      	ldr	r2, [pc, #84]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8002014:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002018:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800201a:	f7fe ffa3 	bl	8000f64 <HAL_GetTick>
 800201e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002020:	e008      	b.n	8002034 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002022:	f7fe ff9f 	bl	8000f64 <HAL_GetTick>
 8002026:	4602      	mov	r2, r0
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b02      	cmp	r3, #2
 800202e:	d901      	bls.n	8002034 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	e08d      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002034:	4b0c      	ldr	r3, [pc, #48]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d0f0      	beq.n	8002022 <HAL_RCC_OscConfig+0x736>
 8002040:	e085      	b.n	800214e <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8002042:	4b09      	ldr	r3, [pc, #36]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a08      	ldr	r2, [pc, #32]	@ (8002068 <HAL_RCC_OscConfig+0x77c>)
 8002048:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800204c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800204e:	f7fe ff89 	bl	8000f64 <HAL_GetTick>
 8002052:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8002054:	e00a      	b.n	800206c <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002056:	f7fe ff85 	bl	8000f64 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d903      	bls.n	800206c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e073      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
 8002068:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800206c:	4b3a      	ldr	r3, [pc, #232]	@ (8002158 <HAL_RCC_OscConfig+0x86c>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1ee      	bne.n	8002056 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002078:	4b37      	ldr	r3, [pc, #220]	@ (8002158 <HAL_RCC_OscConfig+0x86c>)
 800207a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800207c:	4a36      	ldr	r2, [pc, #216]	@ (8002158 <HAL_RCC_OscConfig+0x86c>)
 800207e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002082:	f023 0303 	bic.w	r3, r3, #3
 8002086:	6293      	str	r3, [r2, #40]	@ 0x28
 8002088:	e061      	b.n	800214e <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800208a:	4b33      	ldr	r3, [pc, #204]	@ (8002158 <HAL_RCC_OscConfig+0x86c>)
 800208c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800208e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002090:	4b31      	ldr	r3, [pc, #196]	@ (8002158 <HAL_RCC_OscConfig+0x86c>)
 8002092:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002094:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800209a:	2b01      	cmp	r3, #1
 800209c:	d031      	beq.n	8002102 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	f003 0203 	and.w	r2, r3, #3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d12a      	bne.n	8002102 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	0a1b      	lsrs	r3, r3, #8
 80020b0:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d122      	bne.n	8002102 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020c6:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d11a      	bne.n	8002102 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	0a5b      	lsrs	r3, r3, #9
 80020d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020d8:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 80020da:	429a      	cmp	r2, r3
 80020dc:	d111      	bne.n	8002102 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	0c1b      	lsrs	r3, r3, #16
 80020e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020ea:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d108      	bne.n	8002102 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	0e1b      	lsrs	r3, r3, #24
 80020f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80020fe:	429a      	cmp	r2, r3
 8002100:	d001      	beq.n	8002106 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e024      	b.n	8002150 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002106:	4b14      	ldr	r3, [pc, #80]	@ (8002158 <HAL_RCC_OscConfig+0x86c>)
 8002108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800210a:	08db      	lsrs	r3, r3, #3
 800210c:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002114:	429a      	cmp	r2, r3
 8002116:	d01a      	beq.n	800214e <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8002118:	4b0f      	ldr	r3, [pc, #60]	@ (8002158 <HAL_RCC_OscConfig+0x86c>)
 800211a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800211c:	4a0e      	ldr	r2, [pc, #56]	@ (8002158 <HAL_RCC_OscConfig+0x86c>)
 800211e:	f023 0310 	bic.w	r3, r3, #16
 8002122:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002124:	f7fe ff1e 	bl	8000f64 <HAL_GetTick>
 8002128:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 800212a:	bf00      	nop
 800212c:	f7fe ff1a 	bl	8000f64 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	4293      	cmp	r3, r2
 8002136:	d0f9      	beq.n	800212c <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800213c:	4a06      	ldr	r2, [pc, #24]	@ (8002158 <HAL_RCC_OscConfig+0x86c>)
 800213e:	00db      	lsls	r3, r3, #3
 8002140:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002142:	4b05      	ldr	r3, [pc, #20]	@ (8002158 <HAL_RCC_OscConfig+0x86c>)
 8002144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002146:	4a04      	ldr	r2, [pc, #16]	@ (8002158 <HAL_RCC_OscConfig+0x86c>)
 8002148:	f043 0310 	orr.w	r3, r3, #16
 800214c:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 800214e:	2300      	movs	r3, #0
}
 8002150:	4618      	mov	r0, r3
 8002152:	3720      	adds	r7, #32
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	44020c00 	.word	0x44020c00

0800215c <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d101      	bne.n	8002170 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e19e      	b.n	80024ae <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002170:	4b83      	ldr	r3, [pc, #524]	@ (8002380 <HAL_RCC_ClockConfig+0x224>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 030f 	and.w	r3, r3, #15
 8002178:	683a      	ldr	r2, [r7, #0]
 800217a:	429a      	cmp	r2, r3
 800217c:	d910      	bls.n	80021a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800217e:	4b80      	ldr	r3, [pc, #512]	@ (8002380 <HAL_RCC_ClockConfig+0x224>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f023 020f 	bic.w	r2, r3, #15
 8002186:	497e      	ldr	r1, [pc, #504]	@ (8002380 <HAL_RCC_ClockConfig+0x224>)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	4313      	orrs	r3, r2
 800218c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800218e:	4b7c      	ldr	r3, [pc, #496]	@ (8002380 <HAL_RCC_ClockConfig+0x224>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 030f 	and.w	r3, r3, #15
 8002196:	683a      	ldr	r2, [r7, #0]
 8002198:	429a      	cmp	r2, r3
 800219a:	d001      	beq.n	80021a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e186      	b.n	80024ae <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0310 	and.w	r3, r3, #16
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d012      	beq.n	80021d2 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	695a      	ldr	r2, [r3, #20]
 80021b0:	4b74      	ldr	r3, [pc, #464]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	0a1b      	lsrs	r3, r3, #8
 80021b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d909      	bls.n	80021d2 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80021be:	4b71      	ldr	r3, [pc, #452]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	695b      	ldr	r3, [r3, #20]
 80021ca:	021b      	lsls	r3, r3, #8
 80021cc:	496d      	ldr	r1, [pc, #436]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0308 	and.w	r3, r3, #8
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d012      	beq.n	8002204 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	691a      	ldr	r2, [r3, #16]
 80021e2:	4b68      	ldr	r3, [pc, #416]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 80021e4:	6a1b      	ldr	r3, [r3, #32]
 80021e6:	091b      	lsrs	r3, r3, #4
 80021e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d909      	bls.n	8002204 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80021f0:	4b64      	ldr	r3, [pc, #400]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 80021f2:	6a1b      	ldr	r3, [r3, #32]
 80021f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	691b      	ldr	r3, [r3, #16]
 80021fc:	011b      	lsls	r3, r3, #4
 80021fe:	4961      	ldr	r1, [pc, #388]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 8002200:	4313      	orrs	r3, r2
 8002202:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0304 	and.w	r3, r3, #4
 800220c:	2b00      	cmp	r3, #0
 800220e:	d010      	beq.n	8002232 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	68da      	ldr	r2, [r3, #12]
 8002214:	4b5b      	ldr	r3, [pc, #364]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 8002216:	6a1b      	ldr	r3, [r3, #32]
 8002218:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800221c:	429a      	cmp	r2, r3
 800221e:	d908      	bls.n	8002232 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002220:	4b58      	ldr	r3, [pc, #352]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	68db      	ldr	r3, [r3, #12]
 800222c:	4955      	ldr	r1, [pc, #340]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 800222e:	4313      	orrs	r3, r2
 8002230:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d010      	beq.n	8002260 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	689a      	ldr	r2, [r3, #8]
 8002242:	4b50      	ldr	r3, [pc, #320]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	f003 030f 	and.w	r3, r3, #15
 800224a:	429a      	cmp	r2, r3
 800224c:	d908      	bls.n	8002260 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800224e:	4b4d      	ldr	r3, [pc, #308]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 8002250:	6a1b      	ldr	r3, [r3, #32]
 8002252:	f023 020f 	bic.w	r2, r3, #15
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	494a      	ldr	r1, [pc, #296]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 800225c:	4313      	orrs	r3, r2
 800225e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	2b00      	cmp	r3, #0
 800226a:	f000 8093 	beq.w	8002394 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	2b03      	cmp	r3, #3
 8002274:	d107      	bne.n	8002286 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002276:	4b43      	ldr	r3, [pc, #268]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d121      	bne.n	80022c6 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e113      	b.n	80024ae <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	2b02      	cmp	r3, #2
 800228c:	d107      	bne.n	800229e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800228e:	4b3d      	ldr	r3, [pc, #244]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d115      	bne.n	80022c6 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e107      	b.n	80024ae <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d107      	bne.n	80022b6 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80022a6:	4b37      	ldr	r3, [pc, #220]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d109      	bne.n	80022c6 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e0fb      	b.n	80024ae <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022b6:	4b33      	ldr	r3, [pc, #204]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d101      	bne.n	80022c6 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e0f3      	b.n	80024ae <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 80022c6:	4b2f      	ldr	r3, [pc, #188]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	f023 0203 	bic.w	r2, r3, #3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	492c      	ldr	r1, [pc, #176]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 80022d4:	4313      	orrs	r3, r2
 80022d6:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022d8:	f7fe fe44 	bl	8000f64 <HAL_GetTick>
 80022dc:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2b03      	cmp	r3, #3
 80022e4:	d112      	bne.n	800230c <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022e6:	e00a      	b.n	80022fe <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80022e8:	f7fe fe3c 	bl	8000f64 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e0d7      	b.n	80024ae <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022fe:	4b21      	ldr	r3, [pc, #132]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	f003 0318 	and.w	r3, r3, #24
 8002306:	2b18      	cmp	r3, #24
 8002308:	d1ee      	bne.n	80022e8 <HAL_RCC_ClockConfig+0x18c>
 800230a:	e043      	b.n	8002394 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	2b02      	cmp	r3, #2
 8002312:	d112      	bne.n	800233a <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002314:	e00a      	b.n	800232c <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002316:	f7fe fe25 	bl	8000f64 <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002324:	4293      	cmp	r3, r2
 8002326:	d901      	bls.n	800232c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e0c0      	b.n	80024ae <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800232c:	4b15      	ldr	r3, [pc, #84]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	f003 0318 	and.w	r3, r3, #24
 8002334:	2b10      	cmp	r3, #16
 8002336:	d1ee      	bne.n	8002316 <HAL_RCC_ClockConfig+0x1ba>
 8002338:	e02c      	b.n	8002394 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d122      	bne.n	8002388 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8002342:	e00a      	b.n	800235a <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002344:	f7fe fe0e 	bl	8000f64 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002352:	4293      	cmp	r3, r2
 8002354:	d901      	bls.n	800235a <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e0a9      	b.n	80024ae <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800235a:	4b0a      	ldr	r3, [pc, #40]	@ (8002384 <HAL_RCC_ClockConfig+0x228>)
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	f003 0318 	and.w	r3, r3, #24
 8002362:	2b08      	cmp	r3, #8
 8002364:	d1ee      	bne.n	8002344 <HAL_RCC_ClockConfig+0x1e8>
 8002366:	e015      	b.n	8002394 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002368:	f7fe fdfc 	bl	8000f64 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002376:	4293      	cmp	r3, r2
 8002378:	d906      	bls.n	8002388 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e097      	b.n	80024ae <HAL_RCC_ClockConfig+0x352>
 800237e:	bf00      	nop
 8002380:	40022000 	.word	0x40022000
 8002384:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002388:	4b4b      	ldr	r3, [pc, #300]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 800238a:	69db      	ldr	r3, [r3, #28]
 800238c:	f003 0318 	and.w	r3, r3, #24
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1e9      	bne.n	8002368 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d010      	beq.n	80023c2 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	4b44      	ldr	r3, [pc, #272]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 80023a6:	6a1b      	ldr	r3, [r3, #32]
 80023a8:	f003 030f 	and.w	r3, r3, #15
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d208      	bcs.n	80023c2 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80023b0:	4b41      	ldr	r3, [pc, #260]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	f023 020f 	bic.w	r2, r3, #15
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	493e      	ldr	r1, [pc, #248]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023c2:	4b3e      	ldr	r3, [pc, #248]	@ (80024bc <HAL_RCC_ClockConfig+0x360>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 030f 	and.w	r3, r3, #15
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d210      	bcs.n	80023f2 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d0:	4b3a      	ldr	r3, [pc, #232]	@ (80024bc <HAL_RCC_ClockConfig+0x360>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f023 020f 	bic.w	r2, r3, #15
 80023d8:	4938      	ldr	r1, [pc, #224]	@ (80024bc <HAL_RCC_ClockConfig+0x360>)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	4313      	orrs	r3, r2
 80023de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e0:	4b36      	ldr	r3, [pc, #216]	@ (80024bc <HAL_RCC_ClockConfig+0x360>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 030f 	and.w	r3, r3, #15
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d001      	beq.n	80023f2 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e05d      	b.n	80024ae <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0304 	and.w	r3, r3, #4
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d010      	beq.n	8002420 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	68da      	ldr	r2, [r3, #12]
 8002402:	4b2d      	ldr	r3, [pc, #180]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 8002404:	6a1b      	ldr	r3, [r3, #32]
 8002406:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800240a:	429a      	cmp	r2, r3
 800240c:	d208      	bcs.n	8002420 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800240e:	4b2a      	ldr	r3, [pc, #168]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 8002410:	6a1b      	ldr	r3, [r3, #32]
 8002412:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	4927      	ldr	r1, [pc, #156]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 800241c:	4313      	orrs	r3, r2
 800241e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0308 	and.w	r3, r3, #8
 8002428:	2b00      	cmp	r3, #0
 800242a:	d012      	beq.n	8002452 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	691a      	ldr	r2, [r3, #16]
 8002430:	4b21      	ldr	r3, [pc, #132]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 8002432:	6a1b      	ldr	r3, [r3, #32]
 8002434:	091b      	lsrs	r3, r3, #4
 8002436:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800243a:	429a      	cmp	r2, r3
 800243c:	d209      	bcs.n	8002452 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800243e:	4b1e      	ldr	r3, [pc, #120]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	691b      	ldr	r3, [r3, #16]
 800244a:	011b      	lsls	r3, r3, #4
 800244c:	491a      	ldr	r1, [pc, #104]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 800244e:	4313      	orrs	r3, r2
 8002450:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0310 	and.w	r3, r3, #16
 800245a:	2b00      	cmp	r3, #0
 800245c:	d012      	beq.n	8002484 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	695a      	ldr	r2, [r3, #20]
 8002462:	4b15      	ldr	r3, [pc, #84]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 8002464:	6a1b      	ldr	r3, [r3, #32]
 8002466:	0a1b      	lsrs	r3, r3, #8
 8002468:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800246c:	429a      	cmp	r2, r3
 800246e:	d209      	bcs.n	8002484 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002470:	4b11      	ldr	r3, [pc, #68]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	695b      	ldr	r3, [r3, #20]
 800247c:	021b      	lsls	r3, r3, #8
 800247e:	490e      	ldr	r1, [pc, #56]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 8002480:	4313      	orrs	r3, r2
 8002482:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002484:	f000 f822 	bl	80024cc <HAL_RCC_GetSysClockFreq>
 8002488:	4602      	mov	r2, r0
 800248a:	4b0b      	ldr	r3, [pc, #44]	@ (80024b8 <HAL_RCC_ClockConfig+0x35c>)
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	f003 030f 	and.w	r3, r3, #15
 8002492:	490b      	ldr	r1, [pc, #44]	@ (80024c0 <HAL_RCC_ClockConfig+0x364>)
 8002494:	5ccb      	ldrb	r3, [r1, r3]
 8002496:	fa22 f303 	lsr.w	r3, r2, r3
 800249a:	4a0a      	ldr	r2, [pc, #40]	@ (80024c4 <HAL_RCC_ClockConfig+0x368>)
 800249c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800249e:	4b0a      	ldr	r3, [pc, #40]	@ (80024c8 <HAL_RCC_ClockConfig+0x36c>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe fcd4 	bl	8000e50 <HAL_InitTick>
 80024a8:	4603      	mov	r3, r0
 80024aa:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 80024ac:	7afb      	ldrb	r3, [r7, #11]
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	44020c00 	.word	0x44020c00
 80024bc:	40022000 	.word	0x40022000
 80024c0:	08008e6c 	.word	0x08008e6c
 80024c4:	20000000 	.word	0x20000000
 80024c8:	20000004 	.word	0x20000004

080024cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b089      	sub	sp, #36	@ 0x24
 80024d0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80024d2:	4b8c      	ldr	r3, [pc, #560]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 80024d4:	69db      	ldr	r3, [r3, #28]
 80024d6:	f003 0318 	and.w	r3, r3, #24
 80024da:	2b08      	cmp	r3, #8
 80024dc:	d102      	bne.n	80024e4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80024de:	4b8a      	ldr	r3, [pc, #552]	@ (8002708 <HAL_RCC_GetSysClockFreq+0x23c>)
 80024e0:	61fb      	str	r3, [r7, #28]
 80024e2:	e107      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024e4:	4b87      	ldr	r3, [pc, #540]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 80024e6:	69db      	ldr	r3, [r3, #28]
 80024e8:	f003 0318 	and.w	r3, r3, #24
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d112      	bne.n	8002516 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80024f0:	4b84      	ldr	r3, [pc, #528]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0320 	and.w	r3, r3, #32
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d009      	beq.n	8002510 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80024fc:	4b81      	ldr	r3, [pc, #516]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	08db      	lsrs	r3, r3, #3
 8002502:	f003 0303 	and.w	r3, r3, #3
 8002506:	4a81      	ldr	r2, [pc, #516]	@ (800270c <HAL_RCC_GetSysClockFreq+0x240>)
 8002508:	fa22 f303 	lsr.w	r3, r2, r3
 800250c:	61fb      	str	r3, [r7, #28]
 800250e:	e0f1      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002510:	4b7e      	ldr	r3, [pc, #504]	@ (800270c <HAL_RCC_GetSysClockFreq+0x240>)
 8002512:	61fb      	str	r3, [r7, #28]
 8002514:	e0ee      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002516:	4b7b      	ldr	r3, [pc, #492]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	f003 0318 	and.w	r3, r3, #24
 800251e:	2b10      	cmp	r3, #16
 8002520:	d102      	bne.n	8002528 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002522:	4b7b      	ldr	r3, [pc, #492]	@ (8002710 <HAL_RCC_GetSysClockFreq+0x244>)
 8002524:	61fb      	str	r3, [r7, #28]
 8002526:	e0e5      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002528:	4b76      	ldr	r3, [pc, #472]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 800252a:	69db      	ldr	r3, [r3, #28]
 800252c:	f003 0318 	and.w	r3, r3, #24
 8002530:	2b18      	cmp	r3, #24
 8002532:	f040 80dd 	bne.w	80026f0 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002536:	4b73      	ldr	r3, [pc, #460]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 8002538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253a:	f003 0303 	and.w	r3, r3, #3
 800253e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002540:	4b70      	ldr	r3, [pc, #448]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 8002542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002544:	0a1b      	lsrs	r3, r3, #8
 8002546:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800254a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800254c:	4b6d      	ldr	r3, [pc, #436]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 800254e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002550:	091b      	lsrs	r3, r3, #4
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002558:	4b6a      	ldr	r3, [pc, #424]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 800255a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 800255c:	08db      	lsrs	r3, r3, #3
 800255e:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002562:	68fa      	ldr	r2, [r7, #12]
 8002564:	fb02 f303 	mul.w	r3, r2, r3
 8002568:	ee07 3a90 	vmov	s15, r3
 800256c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002570:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 80b7 	beq.w	80026ea <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d003      	beq.n	800258a <HAL_RCC_GetSysClockFreq+0xbe>
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	2b03      	cmp	r3, #3
 8002586:	d056      	beq.n	8002636 <HAL_RCC_GetSysClockFreq+0x16a>
 8002588:	e077      	b.n	800267a <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800258a:	4b5e      	ldr	r3, [pc, #376]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0320 	and.w	r3, r3, #32
 8002592:	2b00      	cmp	r3, #0
 8002594:	d02d      	beq.n	80025f2 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002596:	4b5b      	ldr	r3, [pc, #364]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	08db      	lsrs	r3, r3, #3
 800259c:	f003 0303 	and.w	r3, r3, #3
 80025a0:	4a5a      	ldr	r2, [pc, #360]	@ (800270c <HAL_RCC_GetSysClockFreq+0x240>)
 80025a2:	fa22 f303 	lsr.w	r3, r2, r3
 80025a6:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	ee07 3a90 	vmov	s15, r3
 80025ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	ee07 3a90 	vmov	s15, r3
 80025b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025c0:	4b50      	ldr	r3, [pc, #320]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 80025c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025c8:	ee07 3a90 	vmov	s15, r3
 80025cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80025d0:	ed97 6a02 	vldr	s12, [r7, #8]
 80025d4:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8002714 <HAL_RCC_GetSysClockFreq+0x248>
 80025d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80025dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80025e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80025e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ec:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80025f0:	e065      	b.n	80026be <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	ee07 3a90 	vmov	s15, r3
 80025f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025fc:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002718 <HAL_RCC_GetSysClockFreq+0x24c>
 8002600:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002604:	4b3f      	ldr	r3, [pc, #252]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 8002606:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800260c:	ee07 3a90 	vmov	s15, r3
 8002610:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002614:	ed97 6a02 	vldr	s12, [r7, #8]
 8002618:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002714 <HAL_RCC_GetSysClockFreq+0x248>
 800261c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002620:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002624:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002628:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800262c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002630:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002634:	e043      	b.n	80026be <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	ee07 3a90 	vmov	s15, r3
 800263c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002640:	eddf 6a36 	vldr	s13, [pc, #216]	@ 800271c <HAL_RCC_GetSysClockFreq+0x250>
 8002644:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002648:	4b2e      	ldr	r3, [pc, #184]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 800264a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800264c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002650:	ee07 3a90 	vmov	s15, r3
 8002654:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002658:	ed97 6a02 	vldr	s12, [r7, #8]
 800265c:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8002714 <HAL_RCC_GetSysClockFreq+0x248>
 8002660:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002664:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002668:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800266c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002670:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002674:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8002678:	e021      	b.n	80026be <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	ee07 3a90 	vmov	s15, r3
 8002680:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002684:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002720 <HAL_RCC_GetSysClockFreq+0x254>
 8002688:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800268c:	4b1d      	ldr	r3, [pc, #116]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 800268e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002690:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002694:	ee07 3a90 	vmov	s15, r3
 8002698:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800269c:	ed97 6a02 	vldr	s12, [r7, #8]
 80026a0:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8002714 <HAL_RCC_GetSysClockFreq+0x248>
 80026a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80026a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80026ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80026b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026b8:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80026bc:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80026be:	4b11      	ldr	r3, [pc, #68]	@ (8002704 <HAL_RCC_GetSysClockFreq+0x238>)
 80026c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026c2:	0a5b      	lsrs	r3, r3, #9
 80026c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80026c8:	3301      	adds	r3, #1
 80026ca:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	ee07 3a90 	vmov	s15, r3
 80026d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026d6:	edd7 6a06 	vldr	s13, [r7, #24]
 80026da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026e2:	ee17 3a90 	vmov	r3, s15
 80026e6:	61fb      	str	r3, [r7, #28]
 80026e8:	e004      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80026ea:	2300      	movs	r3, #0
 80026ec:	61fb      	str	r3, [r7, #28]
 80026ee:	e001      	b.n	80026f4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80026f0:	4b06      	ldr	r3, [pc, #24]	@ (800270c <HAL_RCC_GetSysClockFreq+0x240>)
 80026f2:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80026f4:	69fb      	ldr	r3, [r7, #28]
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3724      	adds	r7, #36	@ 0x24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	44020c00 	.word	0x44020c00
 8002708:	003d0900 	.word	0x003d0900
 800270c:	03d09000 	.word	0x03d09000
 8002710:	017d7840 	.word	0x017d7840
 8002714:	46000000 	.word	0x46000000
 8002718:	4c742400 	.word	0x4c742400
 800271c:	4bbebc20 	.word	0x4bbebc20
 8002720:	4a742400 	.word	0x4a742400

08002724 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002728:	f7ff fed0 	bl	80024cc <HAL_RCC_GetSysClockFreq>
 800272c:	4602      	mov	r2, r0
 800272e:	4b08      	ldr	r3, [pc, #32]	@ (8002750 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002730:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002732:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002736:	4907      	ldr	r1, [pc, #28]	@ (8002754 <HAL_RCC_GetHCLKFreq+0x30>)
 8002738:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800273a:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800273e:	fa22 f303 	lsr.w	r3, r2, r3
 8002742:	4a05      	ldr	r2, [pc, #20]	@ (8002758 <HAL_RCC_GetHCLKFreq+0x34>)
 8002744:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8002746:	4b04      	ldr	r3, [pc, #16]	@ (8002758 <HAL_RCC_GetHCLKFreq+0x34>)
 8002748:	681b      	ldr	r3, [r3, #0]
}
 800274a:	4618      	mov	r0, r3
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	44020c00 	.word	0x44020c00
 8002754:	08008e6c 	.word	0x08008e6c
 8002758:	20000000 	.word	0x20000000

0800275c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8002760:	f7ff ffe0 	bl	8002724 <HAL_RCC_GetHCLKFreq>
 8002764:	4602      	mov	r2, r0
 8002766:	4b06      	ldr	r3, [pc, #24]	@ (8002780 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002768:	6a1b      	ldr	r3, [r3, #32]
 800276a:	091b      	lsrs	r3, r3, #4
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	4904      	ldr	r1, [pc, #16]	@ (8002784 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002772:	5ccb      	ldrb	r3, [r1, r3]
 8002774:	f003 031f 	and.w	r3, r3, #31
 8002778:	fa22 f303 	lsr.w	r3, r2, r3
}
 800277c:	4618      	mov	r0, r3
 800277e:	bd80      	pop	{r7, pc}
 8002780:	44020c00 	.word	0x44020c00
 8002784:	08008e7c 	.word	0x08008e7c

08002788 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 800278c:	f7ff ffca 	bl	8002724 <HAL_RCC_GetHCLKFreq>
 8002790:	4602      	mov	r2, r0
 8002792:	4b06      	ldr	r3, [pc, #24]	@ (80027ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	0a1b      	lsrs	r3, r3, #8
 8002798:	f003 0307 	and.w	r3, r3, #7
 800279c:	4904      	ldr	r1, [pc, #16]	@ (80027b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800279e:	5ccb      	ldrb	r3, [r1, r3]
 80027a0:	f003 031f 	and.w	r3, r3, #31
 80027a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	44020c00 	.word	0x44020c00
 80027b0:	08008e7c 	.word	0x08008e7c

080027b4 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80027b8:	f7ff ffb4 	bl	8002724 <HAL_RCC_GetHCLKFreq>
 80027bc:	4602      	mov	r2, r0
 80027be:	4b06      	ldr	r3, [pc, #24]	@ (80027d8 <HAL_RCC_GetPCLK3Freq+0x24>)
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	0b1b      	lsrs	r3, r3, #12
 80027c4:	f003 0307 	and.w	r3, r3, #7
 80027c8:	4904      	ldr	r1, [pc, #16]	@ (80027dc <HAL_RCC_GetPCLK3Freq+0x28>)
 80027ca:	5ccb      	ldrb	r3, [r1, r3]
 80027cc:	f003 031f 	and.w	r3, r3, #31
 80027d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	44020c00 	.word	0x44020c00
 80027dc:	08008e7c 	.word	0x08008e7c

080027e0 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80027e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027e4:	b0d8      	sub	sp, #352	@ 0x160
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80027ec:	2300      	movs	r3, #0
 80027ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80027f2:	2300      	movs	r3, #0
 80027f4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80027f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80027fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002800:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8002804:	2500      	movs	r5, #0
 8002806:	ea54 0305 	orrs.w	r3, r4, r5
 800280a:	d00b      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 800280c:	4bcd      	ldr	r3, [pc, #820]	@ (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800280e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002812:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8002816:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800281a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800281c:	4ac9      	ldr	r2, [pc, #804]	@ (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800281e:	430b      	orrs	r3, r1
 8002820:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002824:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800282c:	f002 0801 	and.w	r8, r2, #1
 8002830:	f04f 0900 	mov.w	r9, #0
 8002834:	ea58 0309 	orrs.w	r3, r8, r9
 8002838:	d042      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800283a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800283e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002840:	2b05      	cmp	r3, #5
 8002842:	d823      	bhi.n	800288c <HAL_RCCEx_PeriphCLKConfig+0xac>
 8002844:	a201      	add	r2, pc, #4	@ (adr r2, 800284c <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8002846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800284a:	bf00      	nop
 800284c:	08002895 	.word	0x08002895
 8002850:	08002865 	.word	0x08002865
 8002854:	08002879 	.word	0x08002879
 8002858:	08002895 	.word	0x08002895
 800285c:	08002895 	.word	0x08002895
 8002860:	08002895 	.word	0x08002895
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002864:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002868:	3308      	adds	r3, #8
 800286a:	4618      	mov	r0, r3
 800286c:	f004 fee0 	bl	8007630 <RCCEx_PLL2_Config>
 8002870:	4603      	mov	r3, r0
 8002872:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8002876:	e00e      	b.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002878:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800287c:	3330      	adds	r3, #48	@ 0x30
 800287e:	4618      	mov	r0, r3
 8002880:	f004 ff6e 	bl	8007760 <RCCEx_PLL3_Config>
 8002884:	4603      	mov	r3, r0
 8002886:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800288a:	e004      	b.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002892:	e000      	b.n	8002896 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8002894:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002896:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800289a:	2b00      	cmp	r3, #0
 800289c:	d10c      	bne.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800289e:	4ba9      	ldr	r3, [pc, #676]	@ (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80028a0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80028a4:	f023 0107 	bic.w	r1, r3, #7
 80028a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ae:	4aa5      	ldr	r2, [pc, #660]	@ (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80028b0:	430b      	orrs	r3, r1
 80028b2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80028b6:	e003      	b.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028b8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80028bc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028c8:	f002 0a02 	and.w	sl, r2, #2
 80028cc:	f04f 0b00 	mov.w	fp, #0
 80028d0:	ea5a 030b 	orrs.w	r3, sl, fp
 80028d4:	f000 8088 	beq.w	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80028d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028de:	2b28      	cmp	r3, #40	@ 0x28
 80028e0:	d868      	bhi.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80028e2:	a201      	add	r2, pc, #4	@ (adr r2, 80028e8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80028e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028e8:	080029bd 	.word	0x080029bd
 80028ec:	080029b5 	.word	0x080029b5
 80028f0:	080029b5 	.word	0x080029b5
 80028f4:	080029b5 	.word	0x080029b5
 80028f8:	080029b5 	.word	0x080029b5
 80028fc:	080029b5 	.word	0x080029b5
 8002900:	080029b5 	.word	0x080029b5
 8002904:	080029b5 	.word	0x080029b5
 8002908:	0800298d 	.word	0x0800298d
 800290c:	080029b5 	.word	0x080029b5
 8002910:	080029b5 	.word	0x080029b5
 8002914:	080029b5 	.word	0x080029b5
 8002918:	080029b5 	.word	0x080029b5
 800291c:	080029b5 	.word	0x080029b5
 8002920:	080029b5 	.word	0x080029b5
 8002924:	080029b5 	.word	0x080029b5
 8002928:	080029a1 	.word	0x080029a1
 800292c:	080029b5 	.word	0x080029b5
 8002930:	080029b5 	.word	0x080029b5
 8002934:	080029b5 	.word	0x080029b5
 8002938:	080029b5 	.word	0x080029b5
 800293c:	080029b5 	.word	0x080029b5
 8002940:	080029b5 	.word	0x080029b5
 8002944:	080029b5 	.word	0x080029b5
 8002948:	080029bd 	.word	0x080029bd
 800294c:	080029b5 	.word	0x080029b5
 8002950:	080029b5 	.word	0x080029b5
 8002954:	080029b5 	.word	0x080029b5
 8002958:	080029b5 	.word	0x080029b5
 800295c:	080029b5 	.word	0x080029b5
 8002960:	080029b5 	.word	0x080029b5
 8002964:	080029b5 	.word	0x080029b5
 8002968:	080029bd 	.word	0x080029bd
 800296c:	080029b5 	.word	0x080029b5
 8002970:	080029b5 	.word	0x080029b5
 8002974:	080029b5 	.word	0x080029b5
 8002978:	080029b5 	.word	0x080029b5
 800297c:	080029b5 	.word	0x080029b5
 8002980:	080029b5 	.word	0x080029b5
 8002984:	080029b5 	.word	0x080029b5
 8002988:	080029bd 	.word	0x080029bd
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800298c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002990:	3308      	adds	r3, #8
 8002992:	4618      	mov	r0, r3
 8002994:	f004 fe4c 	bl	8007630 <RCCEx_PLL2_Config>
 8002998:	4603      	mov	r3, r0
 800299a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800299e:	e00e      	b.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80029a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029a4:	3330      	adds	r3, #48	@ 0x30
 80029a6:	4618      	mov	r0, r3
 80029a8:	f004 feda 	bl	8007760 <RCCEx_PLL3_Config>
 80029ac:	4603      	mov	r3, r0
 80029ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80029b2:	e004      	b.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80029ba:	e000      	b.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80029bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10c      	bne.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80029c6:	4b5f      	ldr	r3, [pc, #380]	@ (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80029c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80029cc:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80029d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029d6:	4a5b      	ldr	r2, [pc, #364]	@ (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80029d8:	430b      	orrs	r3, r1
 80029da:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80029de:	e003      	b.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029e0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80029e4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80029e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f0:	f002 0304 	and.w	r3, r2, #4
 80029f4:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80029f8:	2300      	movs	r3, #0
 80029fa:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80029fe:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 8002a02:	460b      	mov	r3, r1
 8002a04:	4313      	orrs	r3, r2
 8002a06:	d04e      	beq.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8002a08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a0e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002a12:	d02c      	beq.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8002a14:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002a18:	d825      	bhi.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002a1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a1e:	d028      	beq.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002a20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a24:	d81f      	bhi.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002a26:	2bc0      	cmp	r3, #192	@ 0xc0
 8002a28:	d025      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8002a2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002a2c:	d81b      	bhi.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002a2e:	2b80      	cmp	r3, #128	@ 0x80
 8002a30:	d00f      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8002a32:	2b80      	cmp	r3, #128	@ 0x80
 8002a34:	d817      	bhi.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d01f      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8002a3a:	2b40      	cmp	r3, #64	@ 0x40
 8002a3c:	d113      	bne.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002a3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a42:	3308      	adds	r3, #8
 8002a44:	4618      	mov	r0, r3
 8002a46:	f004 fdf3 	bl	8007630 <RCCEx_PLL2_Config>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8002a50:	e014      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002a52:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a56:	3330      	adds	r3, #48	@ 0x30
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f004 fe81 	bl	8007760 <RCCEx_PLL3_Config>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8002a64:	e00a      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002a6c:	e006      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002a6e:	bf00      	nop
 8002a70:	e004      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002a72:	bf00      	nop
 8002a74:	e002      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002a76:	bf00      	nop
 8002a78:	e000      	b.n	8002a7c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002a7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a7c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10c      	bne.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002a84:	4b2f      	ldr	r3, [pc, #188]	@ (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002a86:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002a8a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002a8e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a94:	4a2b      	ldr	r2, [pc, #172]	@ (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002a96:	430b      	orrs	r3, r1
 8002a98:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002a9c:	e003      	b.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a9e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002aa2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002aa6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aae:	f002 0308 	and.w	r3, r2, #8
 8002ab2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002abc:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	d056      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 8002ac6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002aca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002acc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002ad0:	d031      	beq.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8002ad2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8002ad6:	d82a      	bhi.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002ad8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002adc:	d02d      	beq.n	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002ade:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ae2:	d824      	bhi.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002ae4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002ae8:	d029      	beq.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x35e>
 8002aea:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002aee:	d81e      	bhi.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002af0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002af4:	d011      	beq.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8002af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002afa:	d818      	bhi.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d023      	beq.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8002b00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b04:	d113      	bne.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b06:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b0a:	3308      	adds	r3, #8
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f004 fd8f 	bl	8007630 <RCCEx_PLL2_Config>
 8002b12:	4603      	mov	r3, r0
 8002b14:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8002b18:	e017      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002b1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b1e:	3330      	adds	r3, #48	@ 0x30
 8002b20:	4618      	mov	r0, r3
 8002b22:	f004 fe1d 	bl	8007760 <RCCEx_PLL3_Config>
 8002b26:	4603      	mov	r3, r0
 8002b28:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8002b2c:	e00d      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002b34:	e009      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002b36:	bf00      	nop
 8002b38:	e007      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002b3a:	bf00      	nop
 8002b3c:	e005      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002b3e:	bf00      	nop
 8002b40:	e003      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002b42:	bf00      	nop
 8002b44:	44020c00 	.word	0x44020c00
        break;
 8002b48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b4a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d10c      	bne.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8002b52:	4bbb      	ldr	r3, [pc, #748]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002b54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002b58:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8002b5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b62:	4ab7      	ldr	r2, [pc, #732]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002b64:	430b      	orrs	r3, r1
 8002b66:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002b6a:	e003      	b.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b6c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002b70:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002b74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b7c:	f002 0310 	and.w	r3, r2, #16
 8002b80:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002b84:	2300      	movs	r3, #0
 8002b86:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8002b8a:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8002b8e:	460b      	mov	r3, r1
 8002b90:	4313      	orrs	r3, r2
 8002b92:	d053      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8002b94:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b9a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002b9e:	d031      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8002ba0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002ba4:	d82a      	bhi.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002ba6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002baa:	d02d      	beq.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8002bac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002bb0:	d824      	bhi.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002bb2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002bb6:	d029      	beq.n	8002c0c <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002bb8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002bbc:	d81e      	bhi.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002bbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bc2:	d011      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8002bc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bc8:	d818      	bhi.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d020      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8002bce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bd2:	d113      	bne.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002bd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002bd8:	3308      	adds	r3, #8
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f004 fd28 	bl	8007630 <RCCEx_PLL2_Config>
 8002be0:	4603      	mov	r3, r0
 8002be2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8002be6:	e014      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002be8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002bec:	3330      	adds	r3, #48	@ 0x30
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f004 fdb6 	bl	8007760 <RCCEx_PLL3_Config>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 8002bfa:	e00a      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002c02:	e006      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002c04:	bf00      	nop
 8002c06:	e004      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002c08:	bf00      	nop
 8002c0a:	e002      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002c0c:	bf00      	nop
 8002c0e:	e000      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002c10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c12:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10c      	bne.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8002c1a:	4b89      	ldr	r3, [pc, #548]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002c1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002c20:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002c24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c2a:	4a85      	ldr	r2, [pc, #532]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002c2c:	430b      	orrs	r3, r1
 8002c2e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002c32:	e003      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c34:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002c38:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002c3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c44:	f002 0320 	and.w	r3, r2, #32
 8002c48:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002c52:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8002c56:	460b      	mov	r3, r1
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	d053      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8002c5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c62:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002c66:	d031      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8002c68:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002c6c:	d82a      	bhi.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002c6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c72:	d02d      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002c74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c78:	d824      	bhi.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002c7a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002c7e:	d029      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8002c80:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002c84:	d81e      	bhi.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002c86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c8a:	d011      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8002c8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c90:	d818      	bhi.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d020      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8002c96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c9a:	d113      	bne.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ca0:	3308      	adds	r3, #8
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f004 fcc4 	bl	8007630 <RCCEx_PLL2_Config>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8002cae:	e014      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002cb0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002cb4:	3330      	adds	r3, #48	@ 0x30
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f004 fd52 	bl	8007760 <RCCEx_PLL3_Config>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8002cc2:	e00a      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002cca:	e006      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002ccc:	bf00      	nop
 8002cce:	e004      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002cd0:	bf00      	nop
 8002cd2:	e002      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002cd4:	bf00      	nop
 8002cd6:	e000      	b.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002cd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cda:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d10c      	bne.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8002ce2:	4b57      	ldr	r3, [pc, #348]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002ce4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002ce8:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 8002cec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf2:	4a53      	ldr	r2, [pc, #332]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002cf4:	430b      	orrs	r3, r1
 8002cf6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002cfa:	e003      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cfc:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002d00:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002d04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0c:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8002d10:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002d14:	2300      	movs	r3, #0
 8002d16:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002d1a:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 8002d1e:	460b      	mov	r3, r1
 8002d20:	4313      	orrs	r3, r2
 8002d22:	d053      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8002d24:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d2a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002d2e:	d031      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8002d30:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002d34:	d82a      	bhi.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002d36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d3a:	d02d      	beq.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8002d3c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d40:	d824      	bhi.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002d42:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002d46:	d029      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002d48:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002d4c:	d81e      	bhi.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002d4e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002d52:	d011      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8002d54:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002d58:	d818      	bhi.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d020      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002d5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002d62:	d113      	bne.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d64:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d68:	3308      	adds	r3, #8
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f004 fc60 	bl	8007630 <RCCEx_PLL2_Config>
 8002d70:	4603      	mov	r3, r0
 8002d72:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8002d76:	e014      	b.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002d78:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d7c:	3330      	adds	r3, #48	@ 0x30
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f004 fcee 	bl	8007760 <RCCEx_PLL3_Config>
 8002d84:	4603      	mov	r3, r0
 8002d86:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8002d8a:	e00a      	b.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002d92:	e006      	b.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002d94:	bf00      	nop
 8002d96:	e004      	b.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002d98:	bf00      	nop
 8002d9a:	e002      	b.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002d9c:	bf00      	nop
 8002d9e:	e000      	b.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002da0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002da2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d10c      	bne.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8002daa:	4b25      	ldr	r3, [pc, #148]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002dac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002db0:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8002db4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002db8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dba:	4a21      	ldr	r2, [pc, #132]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002dbc:	430b      	orrs	r3, r1
 8002dbe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002dc2:	e003      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dc4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002dc8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002dcc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8002dd8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8002ddc:	2300      	movs	r3, #0
 8002dde:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002de2:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8002de6:	460b      	mov	r3, r1
 8002de8:	4313      	orrs	r3, r2
 8002dea:	d055      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8002dec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002df0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002df2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002df6:	d033      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8002df8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002dfc:	d82c      	bhi.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002dfe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e02:	d02f      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8002e04:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002e08:	d826      	bhi.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002e0a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002e0e:	d02b      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8002e10:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002e14:	d820      	bhi.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002e16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e1a:	d013      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8002e1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e20:	d81a      	bhi.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d022      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8002e26:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002e2a:	d115      	bne.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e30:	3308      	adds	r3, #8
 8002e32:	4618      	mov	r0, r3
 8002e34:	f004 fbfc 	bl	8007630 <RCCEx_PLL2_Config>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8002e3e:	e016      	b.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8002e40:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002e44:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e48:	3330      	adds	r3, #48	@ 0x30
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f004 fc88 	bl	8007760 <RCCEx_PLL3_Config>
 8002e50:	4603      	mov	r3, r0
 8002e52:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8002e56:	e00a      	b.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002e5e:	e006      	b.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002e60:	bf00      	nop
 8002e62:	e004      	b.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002e64:	bf00      	nop
 8002e66:	e002      	b.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002e68:	bf00      	nop
 8002e6a:	e000      	b.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002e6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e6e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d10c      	bne.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8002e76:	4bbb      	ldr	r3, [pc, #748]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002e78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002e7c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002e80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e86:	4ab7      	ldr	r2, [pc, #732]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002e88:	430b      	orrs	r3, r1
 8002e8a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002e8e:	e003      	b.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e90:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002e94:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8002e98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea0:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8002ea4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002eae:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8002eb2:	460b      	mov	r3, r1
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	d053      	beq.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8002eb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ebc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ebe:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002ec2:	d031      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8002ec4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002ec8:	d82a      	bhi.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002eca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ece:	d02d      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8002ed0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ed4:	d824      	bhi.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002ed6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002eda:	d029      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8002edc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ee0:	d81e      	bhi.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002ee2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ee6:	d011      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8002ee8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002eec:	d818      	bhi.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d020      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8002ef2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ef6:	d113      	bne.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ef8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002efc:	3308      	adds	r3, #8
 8002efe:	4618      	mov	r0, r3
 8002f00:	f004 fb96 	bl	8007630 <RCCEx_PLL2_Config>
 8002f04:	4603      	mov	r3, r0
 8002f06:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8002f0a:	e014      	b.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002f0c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f10:	3330      	adds	r3, #48	@ 0x30
 8002f12:	4618      	mov	r0, r3
 8002f14:	f004 fc24 	bl	8007760 <RCCEx_PLL3_Config>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8002f1e:	e00a      	b.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002f26:	e006      	b.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002f28:	bf00      	nop
 8002f2a:	e004      	b.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002f2c:	bf00      	nop
 8002f2e:	e002      	b.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002f30:	bf00      	nop
 8002f32:	e000      	b.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002f34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f36:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10c      	bne.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8002f3e:	4b89      	ldr	r3, [pc, #548]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002f40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002f44:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002f48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f4e:	4a85      	ldr	r2, [pc, #532]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002f50:	430b      	orrs	r3, r1
 8002f52:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002f56:	e003      	b.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f58:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002f5c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8002f60:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f68:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8002f6c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002f70:	2300      	movs	r3, #0
 8002f72:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002f76:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	d055      	beq.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8002f80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f88:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8002f8c:	d031      	beq.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x812>
 8002f8e:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8002f92:	d82a      	bhi.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002f94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f98:	d02d      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8002f9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f9e:	d824      	bhi.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002fa0:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002fa4:	d029      	beq.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8002fa6:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002faa:	d81e      	bhi.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002fac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fb0:	d011      	beq.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8002fb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002fb6:	d818      	bhi.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d020      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8002fbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fc0:	d113      	bne.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002fc2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002fc6:	3308      	adds	r3, #8
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f004 fb31 	bl	8007630 <RCCEx_PLL2_Config>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8002fd4:	e014      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002fd6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002fda:	3330      	adds	r3, #48	@ 0x30
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f004 fbbf 	bl	8007760 <RCCEx_PLL3_Config>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8002fe8:	e00a      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002ff0:	e006      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002ff2:	bf00      	nop
 8002ff4:	e004      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002ff6:	bf00      	nop
 8002ff8:	e002      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002ffa:	bf00      	nop
 8002ffc:	e000      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002ffe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003000:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10d      	bne.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8003008:	4b56      	ldr	r3, [pc, #344]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800300a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800300e:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8003012:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003016:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800301a:	4a52      	ldr	r2, [pc, #328]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800301c:	430b      	orrs	r3, r1
 800301e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003022:	e003      	b.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003024:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003028:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 800302c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003034:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003038:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800303c:	2300      	movs	r3, #0
 800303e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003042:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003046:	460b      	mov	r3, r1
 8003048:	4313      	orrs	r3, r2
 800304a:	d044      	beq.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 800304c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003050:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003054:	2b05      	cmp	r3, #5
 8003056:	d823      	bhi.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8003058:	a201      	add	r2, pc, #4	@ (adr r2, 8003060 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 800305a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800305e:	bf00      	nop
 8003060:	080030a9 	.word	0x080030a9
 8003064:	08003079 	.word	0x08003079
 8003068:	0800308d 	.word	0x0800308d
 800306c:	080030a9 	.word	0x080030a9
 8003070:	080030a9 	.word	0x080030a9
 8003074:	080030a9 	.word	0x080030a9
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003078:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800307c:	3308      	adds	r3, #8
 800307e:	4618      	mov	r0, r3
 8003080:	f004 fad6 	bl	8007630 <RCCEx_PLL2_Config>
 8003084:	4603      	mov	r3, r0
 8003086:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800308a:	e00e      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800308c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003090:	3330      	adds	r3, #48	@ 0x30
 8003092:	4618      	mov	r0, r3
 8003094:	f004 fb64 	bl	8007760 <RCCEx_PLL3_Config>
 8003098:	4603      	mov	r3, r0
 800309a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800309e:	e004      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80030a6:	e000      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 80030a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10d      	bne.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 80030b2:	4b2c      	ldr	r3, [pc, #176]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80030b4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80030b8:	f023 0107 	bic.w	r1, r3, #7
 80030bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030c4:	4a27      	ldr	r2, [pc, #156]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80030c6:	430b      	orrs	r3, r1
 80030c8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80030cc:	e003      	b.n	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80030d2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 80030d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030de:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80030e2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80030e6:	2300      	movs	r3, #0
 80030e8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80030ec:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80030f0:	460b      	mov	r3, r1
 80030f2:	4313      	orrs	r3, r2
 80030f4:	d04f      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 80030f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030fe:	2b50      	cmp	r3, #80	@ 0x50
 8003100:	d029      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8003102:	2b50      	cmp	r3, #80	@ 0x50
 8003104:	d823      	bhi.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003106:	2b40      	cmp	r3, #64	@ 0x40
 8003108:	d027      	beq.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x97a>
 800310a:	2b40      	cmp	r3, #64	@ 0x40
 800310c:	d81f      	bhi.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800310e:	2b30      	cmp	r3, #48	@ 0x30
 8003110:	d025      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8003112:	2b30      	cmp	r3, #48	@ 0x30
 8003114:	d81b      	bhi.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8003116:	2b20      	cmp	r3, #32
 8003118:	d00f      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x95a>
 800311a:	2b20      	cmp	r3, #32
 800311c:	d817      	bhi.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800311e:	2b00      	cmp	r3, #0
 8003120:	d022      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8003122:	2b10      	cmp	r3, #16
 8003124:	d113      	bne.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003126:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800312a:	3308      	adds	r3, #8
 800312c:	4618      	mov	r0, r3
 800312e:	f004 fa7f 	bl	8007630 <RCCEx_PLL2_Config>
 8003132:	4603      	mov	r3, r0
 8003134:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8003138:	e017      	b.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800313a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800313e:	3330      	adds	r3, #48	@ 0x30
 8003140:	4618      	mov	r0, r3
 8003142:	f004 fb0d 	bl	8007760 <RCCEx_PLL3_Config>
 8003146:	4603      	mov	r3, r0
 8003148:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 800314c:	e00d      	b.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003154:	e009      	b.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8003156:	bf00      	nop
 8003158:	e007      	b.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800315a:	bf00      	nop
 800315c:	e005      	b.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800315e:	bf00      	nop
 8003160:	e003      	b.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8003162:	bf00      	nop
 8003164:	44020c00 	.word	0x44020c00
        break;
 8003168:	bf00      	nop
    }

    if (ret == HAL_OK)
 800316a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800316e:	2b00      	cmp	r3, #0
 8003170:	d10d      	bne.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8003172:	4baf      	ldr	r3, [pc, #700]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003174:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003178:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800317c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003184:	4aaa      	ldr	r2, [pc, #680]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003186:	430b      	orrs	r3, r1
 8003188:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800318c:	e003      	b.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800318e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003192:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003196:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800319a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800319e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80031a2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80031a6:	2300      	movs	r3, #0
 80031a8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80031ac:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80031b0:	460b      	mov	r3, r1
 80031b2:	4313      	orrs	r3, r2
 80031b4:	d055      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 80031b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031be:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80031c2:	d031      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 80031c4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80031c8:	d82a      	bhi.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80031ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031ce:	d02d      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80031d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031d4:	d824      	bhi.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80031d6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80031da:	d029      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 80031dc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80031e0:	d81e      	bhi.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80031e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80031e6:	d011      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 80031e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80031ec:	d818      	bhi.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d020      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 80031f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031f6:	d113      	bne.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80031f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031fc:	3308      	adds	r3, #8
 80031fe:	4618      	mov	r0, r3
 8003200:	f004 fa16 	bl	8007630 <RCCEx_PLL2_Config>
 8003204:	4603      	mov	r3, r0
 8003206:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800320a:	e014      	b.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800320c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003210:	3330      	adds	r3, #48	@ 0x30
 8003212:	4618      	mov	r0, r3
 8003214:	f004 faa4 	bl	8007760 <RCCEx_PLL3_Config>
 8003218:	4603      	mov	r3, r0
 800321a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800321e:	e00a      	b.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003226:	e006      	b.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003228:	bf00      	nop
 800322a:	e004      	b.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800322c:	bf00      	nop
 800322e:	e002      	b.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003230:	bf00      	nop
 8003232:	e000      	b.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003234:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003236:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800323a:	2b00      	cmp	r3, #0
 800323c:	d10d      	bne.n	800325a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800323e:	4b7c      	ldr	r3, [pc, #496]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003240:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003244:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003248:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800324c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003250:	4a77      	ldr	r2, [pc, #476]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003252:	430b      	orrs	r3, r1
 8003254:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003258:	e003      	b.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800325a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800325e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003262:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800326e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003272:	2300      	movs	r3, #0
 8003274:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003278:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800327c:	460b      	mov	r3, r1
 800327e:	4313      	orrs	r3, r2
 8003280:	d03d      	beq.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8003282:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800328a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800328e:	d01b      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8003290:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003294:	d814      	bhi.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8003296:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800329a:	d017      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0xaec>
 800329c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80032a0:	d80e      	bhi.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d014      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 80032a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032aa:	d109      	bne.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80032ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032b0:	3330      	adds	r3, #48	@ 0x30
 80032b2:	4618      	mov	r0, r3
 80032b4:	f004 fa54 	bl	8007760 <RCCEx_PLL3_Config>
 80032b8:	4603      	mov	r3, r0
 80032ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80032be:	e008      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80032c6:	e004      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80032c8:	bf00      	nop
 80032ca:	e002      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80032cc:	bf00      	nop
 80032ce:	e000      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80032d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032d2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d10d      	bne.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80032da:	4b55      	ldr	r3, [pc, #340]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80032dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80032e0:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80032e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ec:	4a50      	ldr	r2, [pc, #320]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80032ee:	430b      	orrs	r3, r1
 80032f0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80032f4:	e003      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80032fa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80032fe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003306:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800330a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800330e:	2300      	movs	r3, #0
 8003310:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003314:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003318:	460b      	mov	r3, r1
 800331a:	4313      	orrs	r3, r2
 800331c:	d03d      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 800331e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003322:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003326:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800332a:	d01b      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 800332c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003330:	d814      	bhi.n	800335c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8003332:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003336:	d017      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8003338:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800333c:	d80e      	bhi.n	800335c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800333e:	2b00      	cmp	r3, #0
 8003340:	d014      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8003342:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003346:	d109      	bne.n	800335c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003348:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800334c:	3330      	adds	r3, #48	@ 0x30
 800334e:	4618      	mov	r0, r3
 8003350:	f004 fa06 	bl	8007760 <RCCEx_PLL3_Config>
 8003354:	4603      	mov	r3, r0
 8003356:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800335a:	e008      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003362:	e004      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8003364:	bf00      	nop
 8003366:	e002      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8003368:	bf00      	nop
 800336a:	e000      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800336c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800336e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003372:	2b00      	cmp	r3, #0
 8003374:	d10d      	bne.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003376:	4b2e      	ldr	r3, [pc, #184]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003378:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800337c:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8003380:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003384:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003388:	4a29      	ldr	r2, [pc, #164]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800338a:	430b      	orrs	r3, r1
 800338c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003390:	e003      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003392:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003396:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800339a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800339e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a2:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80033a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80033aa:	2300      	movs	r3, #0
 80033ac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80033b0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80033b4:	460b      	mov	r3, r1
 80033b6:	4313      	orrs	r3, r2
 80033b8:	d040      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 80033ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80033c6:	d01b      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 80033c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80033cc:	d814      	bhi.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80033ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033d2:	d017      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80033d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033d8:	d80e      	bhi.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d014      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80033de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033e2:	d109      	bne.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80033e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033e8:	3330      	adds	r3, #48	@ 0x30
 80033ea:	4618      	mov	r0, r3
 80033ec:	f004 f9b8 	bl	8007760 <RCCEx_PLL3_Config>
 80033f0:	4603      	mov	r3, r0
 80033f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 80033f6:	e008      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80033fe:	e004      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8003400:	bf00      	nop
 8003402:	e002      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8003404:	bf00      	nop
 8003406:	e000      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8003408:	bf00      	nop
    }

    if (ret == HAL_OK)
 800340a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800340e:	2b00      	cmp	r3, #0
 8003410:	d110      	bne.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8003412:	4b07      	ldr	r3, [pc, #28]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003414:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003418:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800341c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003420:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003424:	4a02      	ldr	r2, [pc, #8]	@ (8003430 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003426:	430b      	orrs	r3, r1
 8003428:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800342c:	e006      	b.n	800343c <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800342e:	bf00      	nop
 8003430:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003434:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003438:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800343c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003444:	2100      	movs	r1, #0
 8003446:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 800344a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800344e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003452:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003456:	460b      	mov	r3, r1
 8003458:	4313      	orrs	r3, r2
 800345a:	d03d      	beq.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 800345c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003460:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003464:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003468:	d01b      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800346a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800346e:	d814      	bhi.n	800349a <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8003470:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003474:	d017      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8003476:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800347a:	d80e      	bhi.n	800349a <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800347c:	2b00      	cmp	r3, #0
 800347e:	d014      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8003480:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003484:	d109      	bne.n	800349a <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003486:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800348a:	3330      	adds	r3, #48	@ 0x30
 800348c:	4618      	mov	r0, r3
 800348e:	f004 f967 	bl	8007760 <RCCEx_PLL3_Config>
 8003492:	4603      	mov	r3, r0
 8003494:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8003498:	e008      	b.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80034a0:	e004      	b.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80034a2:	bf00      	nop
 80034a4:	e002      	b.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80034a6:	bf00      	nop
 80034a8:	e000      	b.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 80034aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034ac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d10d      	bne.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80034b4:	4bbe      	ldr	r3, [pc, #760]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80034b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80034ba:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80034be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034c6:	4aba      	ldr	r2, [pc, #744]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80034c8:	430b      	orrs	r3, r1
 80034ca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80034ce:	e003      	b.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034d0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80034d4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80034d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80034e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80034e8:	2300      	movs	r3, #0
 80034ea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80034ee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80034f2:	460b      	mov	r3, r1
 80034f4:	4313      	orrs	r3, r2
 80034f6:	d035      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80034f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034fc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003500:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003504:	d015      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8003506:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800350a:	d80e      	bhi.n	800352a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800350c:	2b00      	cmp	r3, #0
 800350e:	d012      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8003510:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003514:	d109      	bne.n	800352a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003516:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800351a:	3330      	adds	r3, #48	@ 0x30
 800351c:	4618      	mov	r0, r3
 800351e:	f004 f91f 	bl	8007760 <RCCEx_PLL3_Config>
 8003522:	4603      	mov	r3, r0
 8003524:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003528:	e006      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003530:	e002      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8003532:	bf00      	nop
 8003534:	e000      	b.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8003536:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003538:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10d      	bne.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003540:	4b9b      	ldr	r3, [pc, #620]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003542:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003546:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800354a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800354e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003552:	4a97      	ldr	r2, [pc, #604]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003554:	430b      	orrs	r3, r1
 8003556:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800355a:	e003      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800355c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003560:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003564:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800356c:	2100      	movs	r1, #0
 800356e:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8003572:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003576:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800357a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800357e:	460b      	mov	r3, r1
 8003580:	4313      	orrs	r3, r2
 8003582:	d00e      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003584:	4b8a      	ldr	r3, [pc, #552]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003586:	69db      	ldr	r3, [r3, #28]
 8003588:	4a89      	ldr	r2, [pc, #548]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800358a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800358e:	61d3      	str	r3, [r2, #28]
 8003590:	4b87      	ldr	r3, [pc, #540]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003592:	69d9      	ldr	r1, [r3, #28]
 8003594:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003598:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800359c:	4a84      	ldr	r2, [pc, #528]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800359e:	430b      	orrs	r3, r1
 80035a0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80035a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80035a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035aa:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80035ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80035b2:	2300      	movs	r3, #0
 80035b4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80035b8:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80035bc:	460b      	mov	r3, r1
 80035be:	4313      	orrs	r3, r2
 80035c0:	d055      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80035c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80035c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80035ca:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80035ce:	d031      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80035d0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80035d4:	d82a      	bhi.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80035d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035da:	d02d      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80035dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035e0:	d824      	bhi.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80035e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035e6:	d029      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80035e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035ec:	d81e      	bhi.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80035ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035f2:	d011      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80035f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035f8:	d818      	bhi.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d020      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80035fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003602:	d113      	bne.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003604:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003608:	3308      	adds	r3, #8
 800360a:	4618      	mov	r0, r3
 800360c:	f004 f810 	bl	8007630 <RCCEx_PLL2_Config>
 8003610:	4603      	mov	r3, r0
 8003612:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003616:	e014      	b.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003618:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800361c:	3330      	adds	r3, #48	@ 0x30
 800361e:	4618      	mov	r0, r3
 8003620:	f004 f89e 	bl	8007760 <RCCEx_PLL3_Config>
 8003624:	4603      	mov	r3, r0
 8003626:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800362a:	e00a      	b.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003632:	e006      	b.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003634:	bf00      	nop
 8003636:	e004      	b.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003638:	bf00      	nop
 800363a:	e002      	b.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800363c:	bf00      	nop
 800363e:	e000      	b.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003640:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003642:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10d      	bne.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800364a:	4b59      	ldr	r3, [pc, #356]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800364c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003650:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003654:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003658:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800365c:	4a54      	ldr	r2, [pc, #336]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800365e:	430b      	orrs	r3, r1
 8003660:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003664:	e003      	b.n	800366e <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003666:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800366a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800366e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003676:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800367a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800367e:	2300      	movs	r3, #0
 8003680:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003684:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003688:	460b      	mov	r3, r1
 800368a:	4313      	orrs	r3, r2
 800368c:	d055      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800368e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003692:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003696:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800369a:	d031      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 800369c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80036a0:	d82a      	bhi.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80036a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036a6:	d02d      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 80036a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036ac:	d824      	bhi.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80036ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80036b2:	d029      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80036b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80036b8:	d81e      	bhi.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80036ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036be:	d011      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80036c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036c4:	d818      	bhi.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d020      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80036ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036ce:	d113      	bne.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036d4:	3308      	adds	r3, #8
 80036d6:	4618      	mov	r0, r3
 80036d8:	f003 ffaa 	bl	8007630 <RCCEx_PLL2_Config>
 80036dc:	4603      	mov	r3, r0
 80036de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80036e2:	e014      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80036e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036e8:	3330      	adds	r3, #48	@ 0x30
 80036ea:	4618      	mov	r0, r3
 80036ec:	f004 f838 	bl	8007760 <RCCEx_PLL3_Config>
 80036f0:	4603      	mov	r3, r0
 80036f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80036f6:	e00a      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80036fe:	e006      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8003700:	bf00      	nop
 8003702:	e004      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8003704:	bf00      	nop
 8003706:	e002      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8003708:	bf00      	nop
 800370a:	e000      	b.n	800370e <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800370c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800370e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003712:	2b00      	cmp	r3, #0
 8003714:	d10d      	bne.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003716:	4b26      	ldr	r3, [pc, #152]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003718:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800371c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003720:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003724:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003728:	4a21      	ldr	r2, [pc, #132]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800372a:	430b      	orrs	r3, r1
 800372c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003730:	e003      	b.n	800373a <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003732:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003736:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 800373a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800373e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003742:	2100      	movs	r1, #0
 8003744:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8003748:	f003 0320 	and.w	r3, r3, #32
 800374c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003750:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003754:	460b      	mov	r3, r1
 8003756:	4313      	orrs	r3, r2
 8003758:	d057      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800375a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800375e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003762:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003766:	d033      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8003768:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800376c:	d82c      	bhi.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800376e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003772:	d02f      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8003774:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003778:	d826      	bhi.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800377a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800377e:	d02b      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8003780:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003784:	d820      	bhi.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8003786:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800378a:	d013      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800378c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003790:	d81a      	bhi.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8003792:	2b00      	cmp	r3, #0
 8003794:	d022      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8003796:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800379a:	d115      	bne.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800379c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037a0:	3308      	adds	r3, #8
 80037a2:	4618      	mov	r0, r3
 80037a4:	f003 ff44 	bl	8007630 <RCCEx_PLL2_Config>
 80037a8:	4603      	mov	r3, r0
 80037aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80037ae:	e016      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xffe>
 80037b0:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80037b4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037b8:	3330      	adds	r3, #48	@ 0x30
 80037ba:	4618      	mov	r0, r3
 80037bc:	f003 ffd0 	bl	8007760 <RCCEx_PLL3_Config>
 80037c0:	4603      	mov	r3, r0
 80037c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80037c6:	e00a      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80037ce:	e006      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80037d0:	bf00      	nop
 80037d2:	e004      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80037d4:	bf00      	nop
 80037d6:	e002      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80037d8:	bf00      	nop
 80037da:	e000      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80037dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037de:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d10d      	bne.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80037e6:	4bbb      	ldr	r3, [pc, #748]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80037e8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80037ec:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80037f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037f4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80037f8:	4ab6      	ldr	r2, [pc, #728]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80037fa:	430b      	orrs	r3, r1
 80037fc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003800:	e003      	b.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003802:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003806:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 800380a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800380e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003812:	2100      	movs	r1, #0
 8003814:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8003818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800381c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003820:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003824:	460b      	mov	r3, r1
 8003826:	4313      	orrs	r3, r2
 8003828:	d055      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 800382a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800382e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003832:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8003836:	d031      	beq.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8003838:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800383c:	d82a      	bhi.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800383e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003842:	d02d      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8003844:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003848:	d824      	bhi.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800384a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800384e:	d029      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8003850:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003854:	d81e      	bhi.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8003856:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800385a:	d011      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 800385c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003860:	d818      	bhi.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8003862:	2b00      	cmp	r3, #0
 8003864:	d020      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8003866:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800386a:	d113      	bne.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800386c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003870:	3308      	adds	r3, #8
 8003872:	4618      	mov	r0, r3
 8003874:	f003 fedc 	bl	8007630 <RCCEx_PLL2_Config>
 8003878:	4603      	mov	r3, r0
 800387a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800387e:	e014      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003880:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003884:	3330      	adds	r3, #48	@ 0x30
 8003886:	4618      	mov	r0, r3
 8003888:	f003 ff6a 	bl	8007760 <RCCEx_PLL3_Config>
 800388c:	4603      	mov	r3, r0
 800388e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8003892:	e00a      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800389a:	e006      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800389c:	bf00      	nop
 800389e:	e004      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80038a0:	bf00      	nop
 80038a2:	e002      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80038a4:	bf00      	nop
 80038a6:	e000      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80038a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10d      	bne.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 80038b2:	4b88      	ldr	r3, [pc, #544]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80038b4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80038b8:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 80038bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80038c4:	4a83      	ldr	r2, [pc, #524]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80038c6:	430b      	orrs	r3, r1
 80038c8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80038cc:	e003      	b.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80038d2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80038d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038de:	2100      	movs	r1, #0
 80038e0:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80038e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80038ec:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80038f0:	460b      	mov	r3, r1
 80038f2:	4313      	orrs	r3, r2
 80038f4:	d055      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80038f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038fa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80038fe:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003902:	d031      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8003904:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003908:	d82a      	bhi.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800390a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800390e:	d02d      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8003910:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003914:	d824      	bhi.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8003916:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800391a:	d029      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 800391c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003920:	d81e      	bhi.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8003922:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003926:	d011      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8003928:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800392c:	d818      	bhi.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800392e:	2b00      	cmp	r3, #0
 8003930:	d020      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8003932:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003936:	d113      	bne.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003938:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800393c:	3308      	adds	r3, #8
 800393e:	4618      	mov	r0, r3
 8003940:	f003 fe76 	bl	8007630 <RCCEx_PLL2_Config>
 8003944:	4603      	mov	r3, r0
 8003946:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800394a:	e014      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800394c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003950:	3330      	adds	r3, #48	@ 0x30
 8003952:	4618      	mov	r0, r3
 8003954:	f003 ff04 	bl	8007760 <RCCEx_PLL3_Config>
 8003958:	4603      	mov	r3, r0
 800395a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800395e:	e00a      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003966:	e006      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8003968:	bf00      	nop
 800396a:	e004      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800396c:	bf00      	nop
 800396e:	e002      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8003970:	bf00      	nop
 8003972:	e000      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8003974:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003976:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800397a:	2b00      	cmp	r3, #0
 800397c:	d10d      	bne.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800397e:	4b55      	ldr	r3, [pc, #340]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003980:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003984:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003988:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800398c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003990:	4a50      	ldr	r2, [pc, #320]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003992:	430b      	orrs	r3, r1
 8003994:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003998:	e003      	b.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800399a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800399e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 80039a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039aa:	2100      	movs	r1, #0
 80039ac:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80039b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80039b8:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80039bc:	460b      	mov	r3, r1
 80039be:	4313      	orrs	r3, r2
 80039c0:	d055      	beq.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 80039c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039c6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80039ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039ce:	d031      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80039d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039d4:	d82a      	bhi.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80039d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039da:	d02d      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 80039dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039e0:	d824      	bhi.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80039e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80039e6:	d029      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80039e8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80039ec:	d81e      	bhi.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80039ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039f2:	d011      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80039f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039f8:	d818      	bhi.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d020      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 80039fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a02:	d113      	bne.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a04:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a08:	3308      	adds	r3, #8
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f003 fe10 	bl	8007630 <RCCEx_PLL2_Config>
 8003a10:	4603      	mov	r3, r0
 8003a12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8003a16:	e014      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003a18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a1c:	3330      	adds	r3, #48	@ 0x30
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f003 fe9e 	bl	8007760 <RCCEx_PLL3_Config>
 8003a24:	4603      	mov	r3, r0
 8003a26:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8003a2a:	e00a      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003a32:	e006      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003a34:	bf00      	nop
 8003a36:	e004      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003a38:	bf00      	nop
 8003a3a:	e002      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003a3c:	bf00      	nop
 8003a3e:	e000      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003a40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d10d      	bne.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8003a4a:	4b22      	ldr	r3, [pc, #136]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003a4c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003a50:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003a54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a58:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003a5c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003a5e:	430b      	orrs	r3, r1
 8003a60:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003a64:	e003      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a66:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a6a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003a6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a76:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003a7a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003a7e:	2300      	movs	r3, #0
 8003a80:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003a84:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003a88:	460b      	mov	r3, r1
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	d055      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8003a8e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a92:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003a96:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a9a:	d035      	beq.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8003a9c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003aa0:	d82e      	bhi.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8003aa2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003aa6:	d031      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8003aa8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003aac:	d828      	bhi.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8003aae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ab2:	d01b      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8003ab4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ab8:	d822      	bhi.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d003      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8003abe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ac2:	d009      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8003ac4:	e01c      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ac6:	4b03      	ldr	r3, [pc, #12]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aca:	4a02      	ldr	r2, [pc, #8]	@ (8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003acc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ad0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003ad2:	e01c      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8003ad4:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ad8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003adc:	3308      	adds	r3, #8
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f003 fda6 	bl	8007630 <RCCEx_PLL2_Config>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003aea:	e010      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003aec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003af0:	3330      	adds	r3, #48	@ 0x30
 8003af2:	4618      	mov	r0, r3
 8003af4:	f003 fe34 	bl	8007760 <RCCEx_PLL3_Config>
 8003af8:	4603      	mov	r3, r0
 8003afa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003afe:	e006      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003b06:	e002      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8003b08:	bf00      	nop
 8003b0a:	e000      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8003b0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b0e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d10d      	bne.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8003b16:	4bc3      	ldr	r3, [pc, #780]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003b1c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003b20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b24:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003b28:	4abe      	ldr	r2, [pc, #760]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b2a:	430b      	orrs	r3, r1
 8003b2c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003b30:	e003      	b.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b32:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003b36:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8003b3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b42:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003b46:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b50:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003b54:	460b      	mov	r3, r1
 8003b56:	4313      	orrs	r3, r2
 8003b58:	d051      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8003b5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b5e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003b62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b66:	d033      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8003b68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b6c:	d82c      	bhi.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8003b6e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003b72:	d02d      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8003b74:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003b78:	d826      	bhi.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8003b7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b7e:	d019      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8003b80:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b84:	d820      	bhi.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d003      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8003b8a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003b8e:	d007      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8003b90:	e01a      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b92:	4ba4      	ldr	r3, [pc, #656]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b96:	4aa3      	ldr	r2, [pc, #652]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b9c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003b9e:	e018      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ba0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ba4:	3308      	adds	r3, #8
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f003 fd42 	bl	8007630 <RCCEx_PLL2_Config>
 8003bac:	4603      	mov	r3, r0
 8003bae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003bb2:	e00e      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003bb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003bb8:	3330      	adds	r3, #48	@ 0x30
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f003 fdd0 	bl	8007760 <RCCEx_PLL3_Config>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8003bc6:	e004      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003bce:	e000      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8003bd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bd2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10d      	bne.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8003bda:	4b92      	ldr	r3, [pc, #584]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003bdc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003be0:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8003be4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003be8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003bec:	4a8d      	ldr	r2, [pc, #564]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003bee:	430b      	orrs	r3, r1
 8003bf0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003bf4:	e003      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bf6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003bfa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8003bfe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c06:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003c0a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003c10:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003c14:	460b      	mov	r3, r1
 8003c16:	4313      	orrs	r3, r2
 8003c18:	d032      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003c1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c1e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003c22:	2b05      	cmp	r3, #5
 8003c24:	d80f      	bhi.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8003c26:	2b03      	cmp	r3, #3
 8003c28:	d211      	bcs.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d911      	bls.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d109      	bne.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c32:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c36:	3308      	adds	r3, #8
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f003 fcf9 	bl	8007630 <RCCEx_PLL2_Config>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003c44:	e006      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003c4c:	e002      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8003c4e:	bf00      	nop
 8003c50:	e000      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8003c52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c54:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10d      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003c5c:	4b71      	ldr	r3, [pc, #452]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003c5e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c62:	f023 0107 	bic.w	r1, r3, #7
 8003c66:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c6a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003c6e:	4a6d      	ldr	r2, [pc, #436]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003c70:	430b      	orrs	r3, r1
 8003c72:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c76:	e003      	b.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c78:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003c7c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003c80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c88:	2100      	movs	r1, #0
 8003c8a:	6739      	str	r1, [r7, #112]	@ 0x70
 8003c8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c90:	677b      	str	r3, [r7, #116]	@ 0x74
 8003c92:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003c96:	460b      	mov	r3, r1
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	d024      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003c9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ca0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d005      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8003ca8:	2b08      	cmp	r3, #8
 8003caa:	d005      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003cb2:	e002      	b.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8003cb4:	bf00      	nop
 8003cb6:	e000      	b.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8003cb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cba:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d10d      	bne.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003cc2:	4b58      	ldr	r3, [pc, #352]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003cc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003cc8:	f023 0108 	bic.w	r1, r3, #8
 8003ccc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cd0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003cd4:	4a53      	ldr	r2, [pc, #332]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003cd6:	430b      	orrs	r3, r1
 8003cd8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003cdc:	e003      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cde:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003ce2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ce6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cee:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003cf2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003cf8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	f000 80b9 	beq.w	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003d04:	4b48      	ldr	r3, [pc, #288]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d08:	4a47      	ldr	r2, [pc, #284]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d10:	f7fd f928 	bl	8000f64 <HAL_GetTick>
 8003d14:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003d18:	e00b      	b.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d1a:	f7fd f923 	bl	8000f64 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d903      	bls.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003d30:	e005      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003d32:	4b3d      	ldr	r3, [pc, #244]	@ (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d0ed      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8003d3e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	f040 8093 	bne.w	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d48:	4b36      	ldr	r3, [pc, #216]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d52:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003d56:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d023      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8003d5e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d62:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8003d66:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d01b      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d6e:	4b2d      	ldr	r3, [pc, #180]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d78:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d7c:	4b29      	ldr	r3, [pc, #164]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d82:	4a28      	ldr	r2, [pc, #160]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d88:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d8c:	4b25      	ldr	r3, [pc, #148]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d92:	4a24      	ldr	r2, [pc, #144]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d98:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d9c:	4a21      	ldr	r2, [pc, #132]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003d9e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003da2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003da6:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d019      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db2:	f7fd f8d7 	bl	8000f64 <HAL_GetTick>
 8003db6:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dba:	e00d      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dbc:	f7fd f8d2 	bl	8000f64 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003dc6:	1ad2      	subs	r2, r2, r3
 8003dc8:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d903      	bls.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 8003dd6:	e006      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dd8:	4b12      	ldr	r3, [pc, #72]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003dda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d0ea      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8003de6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d13a      	bne.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003dee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003df2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003df6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dfa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dfe:	d115      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8003e00:	4b08      	ldr	r3, [pc, #32]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003e02:	69db      	ldr	r3, [r3, #28]
 8003e04:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003e08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e0c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003e10:	091b      	lsrs	r3, r3, #4
 8003e12:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003e16:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003e1a:	4a02      	ldr	r2, [pc, #8]	@ (8003e24 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003e1c:	430b      	orrs	r3, r1
 8003e1e:	61d3      	str	r3, [r2, #28]
 8003e20:	e00a      	b.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8003e22:	bf00      	nop
 8003e24:	44020c00 	.word	0x44020c00
 8003e28:	44020800 	.word	0x44020800
 8003e2c:	4b9f      	ldr	r3, [pc, #636]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e2e:	69db      	ldr	r3, [r3, #28]
 8003e30:	4a9e      	ldr	r2, [pc, #632]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e32:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003e36:	61d3      	str	r3, [r2, #28]
 8003e38:	4b9c      	ldr	r3, [pc, #624]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e3e:	4a9b      	ldr	r2, [pc, #620]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e44:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e48:	4b98      	ldr	r3, [pc, #608]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e4a:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003e4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e52:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003e56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e5a:	4a94      	ldr	r2, [pc, #592]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e5c:	430b      	orrs	r3, r1
 8003e5e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e62:	e008      	b.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e64:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003e68:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8003e6c:	e003      	b.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e6e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003e72:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003e76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e7e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003e82:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e84:	2300      	movs	r3, #0
 8003e86:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e88:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	d035      	beq.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003e92:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e96:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003e9a:	2b30      	cmp	r3, #48	@ 0x30
 8003e9c:	d014      	beq.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8003e9e:	2b30      	cmp	r3, #48	@ 0x30
 8003ea0:	d80e      	bhi.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8003ea2:	2b20      	cmp	r3, #32
 8003ea4:	d012      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8003ea6:	2b20      	cmp	r3, #32
 8003ea8:	d80a      	bhi.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d010      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8003eae:	2b10      	cmp	r3, #16
 8003eb0:	d106      	bne.n	8003ec0 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eb2:	4b7e      	ldr	r3, [pc, #504]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb6:	4a7d      	ldr	r2, [pc, #500]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003eb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ebc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003ebe:	e008      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003ec6:	e004      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003ec8:	bf00      	nop
 8003eca:	e002      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003ecc:	bf00      	nop
 8003ece:	e000      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003ed0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ed2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d10d      	bne.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003eda:	4b74      	ldr	r3, [pc, #464]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003edc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ee0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003ee4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ee8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003eec:	4a6f      	ldr	r2, [pc, #444]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003eee:	430b      	orrs	r3, r1
 8003ef0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003ef4:	e003      	b.n	8003efe <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003efa:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003efe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f06:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003f0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f10:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003f14:	460b      	mov	r3, r1
 8003f16:	4313      	orrs	r3, r2
 8003f18:	d033      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8003f1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f1e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d002      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8003f26:	2b40      	cmp	r3, #64	@ 0x40
 8003f28:	d007      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8003f2a:	e010      	b.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f2c:	4b5f      	ldr	r3, [pc, #380]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f30:	4a5e      	ldr	r2, [pc, #376]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003f32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f36:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003f38:	e00d      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f3e:	3308      	adds	r3, #8
 8003f40:	4618      	mov	r0, r3
 8003f42:	f003 fb75 	bl	8007630 <RCCEx_PLL2_Config>
 8003f46:	4603      	mov	r3, r0
 8003f48:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003f4c:	e003      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003f54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f56:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10d      	bne.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8003f5e:	4b53      	ldr	r3, [pc, #332]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003f60:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f64:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003f68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f6c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003f70:	4a4e      	ldr	r2, [pc, #312]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003f72:	430b      	orrs	r3, r1
 8003f74:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003f78:	e003      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f7e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003f82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f8a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003f8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f90:	2300      	movs	r3, #0
 8003f92:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f94:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003f98:	460b      	mov	r3, r1
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	d033      	beq.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8003f9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fa2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d002      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8003faa:	2b80      	cmp	r3, #128	@ 0x80
 8003fac:	d007      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8003fae:	e010      	b.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fb0:	4b3e      	ldr	r3, [pc, #248]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb4:	4a3d      	ldr	r2, [pc, #244]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003fb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fba:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8003fbc:	e00d      	b.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003fbe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fc2:	3308      	adds	r3, #8
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f003 fb33 	bl	8007630 <RCCEx_PLL2_Config>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8003fd0:	e003      	b.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003fd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fda:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d10d      	bne.n	8003ffe <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8003fe2:	4b32      	ldr	r3, [pc, #200]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003fe4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003fe8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003fec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ff0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003ff4:	4a2d      	ldr	r2, [pc, #180]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ff6:	430b      	orrs	r3, r1
 8003ff8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003ffc:	e003      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ffe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004002:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8004006:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800400a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400e:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8004012:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004014:	2300      	movs	r3, #0
 8004016:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004018:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800401c:	460b      	mov	r3, r1
 800401e:	4313      	orrs	r3, r2
 8004020:	d04a      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8004022:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004026:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800402a:	2b04      	cmp	r3, #4
 800402c:	d827      	bhi.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x189e>
 800402e:	a201      	add	r2, pc, #4	@ (adr r2, 8004034 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8004030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004034:	08004049 	.word	0x08004049
 8004038:	08004057 	.word	0x08004057
 800403c:	0800406b 	.word	0x0800406b
 8004040:	08004087 	.word	0x08004087
 8004044:	08004087 	.word	0x08004087
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004048:	4b18      	ldr	r3, [pc, #96]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800404a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404c:	4a17      	ldr	r2, [pc, #92]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800404e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004052:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004054:	e018      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004056:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800405a:	3308      	adds	r3, #8
 800405c:	4618      	mov	r0, r3
 800405e:	f003 fae7 	bl	8007630 <RCCEx_PLL2_Config>
 8004062:	4603      	mov	r3, r0
 8004064:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8004068:	e00e      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800406a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800406e:	3330      	adds	r3, #48	@ 0x30
 8004070:	4618      	mov	r0, r3
 8004072:	f003 fb75 	bl	8007760 <RCCEx_PLL3_Config>
 8004076:	4603      	mov	r3, r0
 8004078:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800407c:	e004      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004084:	e000      	b.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8004086:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004088:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800408c:	2b00      	cmp	r3, #0
 800408e:	d10f      	bne.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8004090:	4b06      	ldr	r3, [pc, #24]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8004092:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004096:	f023 0107 	bic.w	r1, r3, #7
 800409a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800409e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040a2:	4a02      	ldr	r2, [pc, #8]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80040a4:	430b      	orrs	r3, r1
 80040a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80040aa:	e005      	b.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 80040ac:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040b0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80040b4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80040b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80040c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80040c6:	2300      	movs	r3, #0
 80040c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80040ca:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80040ce:	460b      	mov	r3, r1
 80040d0:	4313      	orrs	r3, r2
 80040d2:	f000 8081 	beq.w	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 80040d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80040de:	2b20      	cmp	r3, #32
 80040e0:	d85f      	bhi.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 80040e2:	a201      	add	r2, pc, #4	@ (adr r2, 80040e8 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 80040e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e8:	0800416d 	.word	0x0800416d
 80040ec:	080041a3 	.word	0x080041a3
 80040f0:	080041a3 	.word	0x080041a3
 80040f4:	080041a3 	.word	0x080041a3
 80040f8:	080041a3 	.word	0x080041a3
 80040fc:	080041a3 	.word	0x080041a3
 8004100:	080041a3 	.word	0x080041a3
 8004104:	080041a3 	.word	0x080041a3
 8004108:	0800417b 	.word	0x0800417b
 800410c:	080041a3 	.word	0x080041a3
 8004110:	080041a3 	.word	0x080041a3
 8004114:	080041a3 	.word	0x080041a3
 8004118:	080041a3 	.word	0x080041a3
 800411c:	080041a3 	.word	0x080041a3
 8004120:	080041a3 	.word	0x080041a3
 8004124:	080041a3 	.word	0x080041a3
 8004128:	0800418f 	.word	0x0800418f
 800412c:	080041a3 	.word	0x080041a3
 8004130:	080041a3 	.word	0x080041a3
 8004134:	080041a3 	.word	0x080041a3
 8004138:	080041a3 	.word	0x080041a3
 800413c:	080041a3 	.word	0x080041a3
 8004140:	080041a3 	.word	0x080041a3
 8004144:	080041a3 	.word	0x080041a3
 8004148:	080041ab 	.word	0x080041ab
 800414c:	080041a3 	.word	0x080041a3
 8004150:	080041a3 	.word	0x080041a3
 8004154:	080041a3 	.word	0x080041a3
 8004158:	080041a3 	.word	0x080041a3
 800415c:	080041a3 	.word	0x080041a3
 8004160:	080041a3 	.word	0x080041a3
 8004164:	080041a3 	.word	0x080041a3
 8004168:	080041ab 	.word	0x080041ab
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800416c:	4bab      	ldr	r3, [pc, #684]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800416e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004170:	4aaa      	ldr	r2, [pc, #680]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004172:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004176:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8004178:	e018      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800417a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800417e:	3308      	adds	r3, #8
 8004180:	4618      	mov	r0, r3
 8004182:	f003 fa55 	bl	8007630 <RCCEx_PLL2_Config>
 8004186:	4603      	mov	r3, r0
 8004188:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800418c:	e00e      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800418e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004192:	3330      	adds	r3, #48	@ 0x30
 8004194:	4618      	mov	r0, r3
 8004196:	f003 fae3 	bl	8007760 <RCCEx_PLL3_Config>
 800419a:	4603      	mov	r3, r0
 800419c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80041a0:	e004      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80041a8:	e000      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 80041aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041ac:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d10d      	bne.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80041b4:	4b99      	ldr	r3, [pc, #612]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80041b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041ba:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80041be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041c2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80041c6:	4a95      	ldr	r2, [pc, #596]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80041c8:	430b      	orrs	r3, r1
 80041ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041ce:	e003      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041d0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80041d4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80041d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80041e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80041e6:	2300      	movs	r3, #0
 80041e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041ea:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80041ee:	460b      	mov	r3, r1
 80041f0:	4313      	orrs	r3, r2
 80041f2:	d04e      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80041f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80041fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004200:	d02e      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8004202:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004206:	d827      	bhi.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8004208:	2bc0      	cmp	r3, #192	@ 0xc0
 800420a:	d02b      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 800420c:	2bc0      	cmp	r3, #192	@ 0xc0
 800420e:	d823      	bhi.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8004210:	2b80      	cmp	r3, #128	@ 0x80
 8004212:	d017      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8004214:	2b80      	cmp	r3, #128	@ 0x80
 8004216:	d81f      	bhi.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8004218:	2b00      	cmp	r3, #0
 800421a:	d002      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 800421c:	2b40      	cmp	r3, #64	@ 0x40
 800421e:	d007      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8004220:	e01a      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004222:	4b7e      	ldr	r3, [pc, #504]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004226:	4a7d      	ldr	r2, [pc, #500]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004228:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800422c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800422e:	e01a      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004230:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004234:	3308      	adds	r3, #8
 8004236:	4618      	mov	r0, r3
 8004238:	f003 f9fa 	bl	8007630 <RCCEx_PLL2_Config>
 800423c:	4603      	mov	r3, r0
 800423e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004242:	e010      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004244:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004248:	3330      	adds	r3, #48	@ 0x30
 800424a:	4618      	mov	r0, r3
 800424c:	f003 fa88 	bl	8007760 <RCCEx_PLL3_Config>
 8004250:	4603      	mov	r3, r0
 8004252:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004256:	e006      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800425e:	e002      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8004260:	bf00      	nop
 8004262:	e000      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8004264:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004266:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800426a:	2b00      	cmp	r3, #0
 800426c:	d10d      	bne.n	800428a <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800426e:	4b6b      	ldr	r3, [pc, #428]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004270:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004274:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004278:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800427c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004280:	4a66      	ldr	r2, [pc, #408]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004282:	430b      	orrs	r3, r1
 8004284:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004288:	e003      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800428a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800428e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8004292:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800429a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800429e:	633b      	str	r3, [r7, #48]	@ 0x30
 80042a0:	2300      	movs	r3, #0
 80042a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80042a4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80042a8:	460b      	mov	r3, r1
 80042aa:	4313      	orrs	r3, r2
 80042ac:	d055      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 80042ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042b2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80042b6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80042ba:	d031      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 80042bc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80042c0:	d82a      	bhi.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80042c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042c6:	d02d      	beq.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 80042c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042cc:	d824      	bhi.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80042ce:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80042d2:	d029      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 80042d4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80042d8:	d81e      	bhi.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80042da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042de:	d011      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 80042e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042e4:	d818      	bhi.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d020      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 80042ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042ee:	d113      	bne.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80042f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042f4:	3308      	adds	r3, #8
 80042f6:	4618      	mov	r0, r3
 80042f8:	f003 f99a 	bl	8007630 <RCCEx_PLL2_Config>
 80042fc:	4603      	mov	r3, r0
 80042fe:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8004302:	e014      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004304:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004308:	3330      	adds	r3, #48	@ 0x30
 800430a:	4618      	mov	r0, r3
 800430c:	f003 fa28 	bl	8007760 <RCCEx_PLL3_Config>
 8004310:	4603      	mov	r3, r0
 8004312:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8004316:	e00a      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800431e:	e006      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004320:	bf00      	nop
 8004322:	e004      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004324:	bf00      	nop
 8004326:	e002      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004328:	bf00      	nop
 800432a:	e000      	b.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800432c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800432e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10d      	bne.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8004336:	4b39      	ldr	r3, [pc, #228]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004338:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800433c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004340:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004344:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8004348:	4a34      	ldr	r2, [pc, #208]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800434a:	430b      	orrs	r3, r1
 800434c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004350:	e003      	b.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004352:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004356:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800435a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800435e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004362:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004366:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004368:	2300      	movs	r3, #0
 800436a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800436c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004370:	460b      	mov	r3, r1
 8004372:	4313      	orrs	r3, r2
 8004374:	d058      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8004376:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800437a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800437e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004382:	d031      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8004384:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004388:	d82a      	bhi.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800438a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800438e:	d02d      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8004390:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004394:	d824      	bhi.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8004396:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800439a:	d029      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 800439c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80043a0:	d81e      	bhi.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80043a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043a6:	d011      	beq.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 80043a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043ac:	d818      	bhi.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d020      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 80043b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043b6:	d113      	bne.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80043b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043bc:	3308      	adds	r3, #8
 80043be:	4618      	mov	r0, r3
 80043c0:	f003 f936 	bl	8007630 <RCCEx_PLL2_Config>
 80043c4:	4603      	mov	r3, r0
 80043c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80043ca:	e014      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80043cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80043d0:	3330      	adds	r3, #48	@ 0x30
 80043d2:	4618      	mov	r0, r3
 80043d4:	f003 f9c4 	bl	8007760 <RCCEx_PLL3_Config>
 80043d8:	4603      	mov	r3, r0
 80043da:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80043de:	e00a      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80043e6:	e006      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80043e8:	bf00      	nop
 80043ea:	e004      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80043ec:	bf00      	nop
 80043ee:	e002      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80043f0:	bf00      	nop
 80043f2:	e000      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80043f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043f6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d110      	bne.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 80043fe:	4b07      	ldr	r3, [pc, #28]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004400:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004404:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004408:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800440c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004410:	4902      	ldr	r1, [pc, #8]	@ (800441c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004412:	4313      	orrs	r3, r2
 8004414:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004418:	e006      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 800441a:	bf00      	nop
 800441c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004420:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004424:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004428:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800442c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004430:	2100      	movs	r1, #0
 8004432:	6239      	str	r1, [r7, #32]
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	627b      	str	r3, [r7, #36]	@ 0x24
 800443a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800443e:	460b      	mov	r3, r1
 8004440:	4313      	orrs	r3, r2
 8004442:	d055      	beq.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8004444:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004448:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800444c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004450:	d031      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8004452:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004456:	d82a      	bhi.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004458:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800445c:	d02d      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800445e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004462:	d824      	bhi.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004464:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004468:	d029      	beq.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 800446a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800446e:	d81e      	bhi.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004474:	d011      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8004476:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800447a:	d818      	bhi.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800447c:	2b00      	cmp	r3, #0
 800447e:	d020      	beq.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8004480:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004484:	d113      	bne.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004486:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800448a:	3308      	adds	r3, #8
 800448c:	4618      	mov	r0, r3
 800448e:	f003 f8cf 	bl	8007630 <RCCEx_PLL2_Config>
 8004492:	4603      	mov	r3, r0
 8004494:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004498:	e014      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800449a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800449e:	3330      	adds	r3, #48	@ 0x30
 80044a0:	4618      	mov	r0, r3
 80044a2:	f003 f95d 	bl	8007760 <RCCEx_PLL3_Config>
 80044a6:	4603      	mov	r3, r0
 80044a8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80044ac:	e00a      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80044b4:	e006      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80044b6:	bf00      	nop
 80044b8:	e004      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80044ba:	bf00      	nop
 80044bc:	e002      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80044be:	bf00      	nop
 80044c0:	e000      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80044c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044c4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d10d      	bne.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80044cc:	4b88      	ldr	r3, [pc, #544]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80044ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044d2:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 80044d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80044de:	4984      	ldr	r1, [pc, #528]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80044e6:	e003      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80044ec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80044f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80044f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f8:	2100      	movs	r1, #0
 80044fa:	61b9      	str	r1, [r7, #24]
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	61fb      	str	r3, [r7, #28]
 8004502:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004506:	460b      	mov	r3, r1
 8004508:	4313      	orrs	r3, r2
 800450a:	d03d      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 800450c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004510:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004514:	2b03      	cmp	r3, #3
 8004516:	d81c      	bhi.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8004518:	a201      	add	r2, pc, #4	@ (adr r2, 8004520 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 800451a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451e:	bf00      	nop
 8004520:	0800455b 	.word	0x0800455b
 8004524:	08004531 	.word	0x08004531
 8004528:	0800453f 	.word	0x0800453f
 800452c:	0800455b 	.word	0x0800455b
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004530:	4b6f      	ldr	r3, [pc, #444]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004534:	4a6e      	ldr	r2, [pc, #440]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004536:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800453a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800453c:	e00e      	b.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800453e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004542:	3308      	adds	r3, #8
 8004544:	4618      	mov	r0, r3
 8004546:	f003 f873 	bl	8007630 <RCCEx_PLL2_Config>
 800454a:	4603      	mov	r3, r0
 800454c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8004550:	e004      	b.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004558:	e000      	b.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 800455a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800455c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004560:	2b00      	cmp	r3, #0
 8004562:	d10d      	bne.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8004564:	4b62      	ldr	r3, [pc, #392]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004566:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800456a:	f023 0203 	bic.w	r2, r3, #3
 800456e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004572:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004576:	495e      	ldr	r1, [pc, #376]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004578:	4313      	orrs	r3, r2
 800457a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800457e:	e003      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004580:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004584:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004588:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800458c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004590:	2100      	movs	r1, #0
 8004592:	6139      	str	r1, [r7, #16]
 8004594:	f003 0304 	and.w	r3, r3, #4
 8004598:	617b      	str	r3, [r7, #20]
 800459a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800459e:	460b      	mov	r3, r1
 80045a0:	4313      	orrs	r3, r2
 80045a2:	d03a      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80045a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045a8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80045ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045b0:	d00e      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 80045b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045b6:	d815      	bhi.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d017      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 80045bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045c0:	d110      	bne.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045c2:	4b4b      	ldr	r3, [pc, #300]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80045c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045c6:	4a4a      	ldr	r2, [pc, #296]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80045c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045cc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80045ce:	e00e      	b.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80045d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80045d4:	3308      	adds	r3, #8
 80045d6:	4618      	mov	r0, r3
 80045d8:	f003 f82a 	bl	8007630 <RCCEx_PLL2_Config>
 80045dc:	4603      	mov	r3, r0
 80045de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80045e2:	e004      	b.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80045ea:	e000      	b.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 80045ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045ee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10d      	bne.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80045f6:	4b3e      	ldr	r3, [pc, #248]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80045f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004600:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004604:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004608:	4939      	ldr	r1, [pc, #228]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8004610:	e003      	b.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004612:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004616:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800461a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800461e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004622:	2100      	movs	r1, #0
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	f003 0310 	and.w	r3, r3, #16
 800462a:	60fb      	str	r3, [r7, #12]
 800462c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004630:	460b      	mov	r3, r1
 8004632:	4313      	orrs	r3, r2
 8004634:	d038      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8004636:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800463a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800463e:	2b30      	cmp	r3, #48	@ 0x30
 8004640:	d01b      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8004642:	2b30      	cmp	r3, #48	@ 0x30
 8004644:	d815      	bhi.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8004646:	2b10      	cmp	r3, #16
 8004648:	d002      	beq.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 800464a:	2b20      	cmp	r3, #32
 800464c:	d007      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800464e:	e010      	b.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004650:	4b27      	ldr	r3, [pc, #156]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004654:	4a26      	ldr	r2, [pc, #152]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004656:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800465a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800465c:	e00e      	b.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800465e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004662:	3330      	adds	r3, #48	@ 0x30
 8004664:	4618      	mov	r0, r3
 8004666:	f003 f87b 	bl	8007760 <RCCEx_PLL3_Config>
 800466a:	4603      	mov	r3, r0
 800466c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8004670:	e004      	b.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004678:	e000      	b.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 800467a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800467c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004680:	2b00      	cmp	r3, #0
 8004682:	d10d      	bne.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8004684:	4b1a      	ldr	r3, [pc, #104]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004686:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800468a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800468e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004692:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004696:	4916      	ldr	r1, [pc, #88]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004698:	4313      	orrs	r3, r2
 800469a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800469e:	e003      	b.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046a0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80046a4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80046a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b0:	2100      	movs	r1, #0
 80046b2:	6039      	str	r1, [r7, #0]
 80046b4:	f003 0308 	and.w	r3, r3, #8
 80046b8:	607b      	str	r3, [r7, #4]
 80046ba:	e9d7 1200 	ldrd	r1, r2, [r7]
 80046be:	460b      	mov	r3, r1
 80046c0:	4313      	orrs	r3, r2
 80046c2:	d00c      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80046c4:	4b0a      	ldr	r3, [pc, #40]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80046c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046ca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80046ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80046d2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80046d6:	4906      	ldr	r1, [pc, #24]	@ (80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80046de:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80046e8:	46bd      	mov	sp, r7
 80046ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046ee:	bf00      	nop
 80046f0:	44020c00 	.word	0x44020c00

080046f4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b08b      	sub	sp, #44	@ 0x2c
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80046fc:	4bae      	ldr	r3, [pc, #696]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80046fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004704:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004706:	4bac      	ldr	r3, [pc, #688]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470a:	f003 0303 	and.w	r3, r3, #3
 800470e:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004710:	4ba9      	ldr	r3, [pc, #676]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004714:	0a1b      	lsrs	r3, r3, #8
 8004716:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800471a:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800471c:	4ba6      	ldr	r3, [pc, #664]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800471e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004720:	091b      	lsrs	r3, r3, #4
 8004722:	f003 0301 	and.w	r3, r3, #1
 8004726:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004728:	4ba3      	ldr	r3, [pc, #652]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800472a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800472c:	08db      	lsrs	r3, r3, #3
 800472e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004732:	697a      	ldr	r2, [r7, #20]
 8004734:	fb02 f303 	mul.w	r3, r2, r3
 8004738:	ee07 3a90 	vmov	s15, r3
 800473c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004740:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	2b00      	cmp	r3, #0
 8004748:	f000 8126 	beq.w	8004998 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	2b03      	cmp	r3, #3
 8004750:	d053      	beq.n	80047fa <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	2b03      	cmp	r3, #3
 8004756:	d86f      	bhi.n	8004838 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	2b01      	cmp	r3, #1
 800475c:	d003      	beq.n	8004766 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	2b02      	cmp	r3, #2
 8004762:	d02b      	beq.n	80047bc <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8004764:	e068      	b.n	8004838 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004766:	4b94      	ldr	r3, [pc, #592]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	08db      	lsrs	r3, r3, #3
 800476c:	f003 0303 	and.w	r3, r3, #3
 8004770:	4a92      	ldr	r2, [pc, #584]	@ (80049bc <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8004772:	fa22 f303 	lsr.w	r3, r2, r3
 8004776:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	ee07 3a90 	vmov	s15, r3
 800477e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	ee07 3a90 	vmov	s15, r3
 8004788:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800478c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004790:	6a3b      	ldr	r3, [r7, #32]
 8004792:	ee07 3a90 	vmov	s15, r3
 8004796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800479a:	ed97 6a04 	vldr	s12, [r7, #16]
 800479e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80049c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80047a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047b6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80047ba:	e068      	b.n	800488e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	ee07 3a90 	vmov	s15, r3
 80047c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047c6:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80049c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80047ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047ce:	6a3b      	ldr	r3, [r7, #32]
 80047d0:	ee07 3a90 	vmov	s15, r3
 80047d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047d8:	ed97 6a04 	vldr	s12, [r7, #16]
 80047dc:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80049c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80047e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047f4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80047f8:	e049      	b.n	800488e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	ee07 3a90 	vmov	s15, r3
 8004800:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004804:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80049c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8004808:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	ee07 3a90 	vmov	s15, r3
 8004812:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004816:	ed97 6a04 	vldr	s12, [r7, #16]
 800481a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80049c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800481e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004822:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004826:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800482a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800482e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004832:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004836:	e02a      	b.n	800488e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004838:	4b5f      	ldr	r3, [pc, #380]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	08db      	lsrs	r3, r3, #3
 800483e:	f003 0303 	and.w	r3, r3, #3
 8004842:	4a5e      	ldr	r2, [pc, #376]	@ (80049bc <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8004844:	fa22 f303 	lsr.w	r3, r2, r3
 8004848:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	ee07 3a90 	vmov	s15, r3
 8004850:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	ee07 3a90 	vmov	s15, r3
 800485a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800485e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004862:	6a3b      	ldr	r3, [r7, #32]
 8004864:	ee07 3a90 	vmov	s15, r3
 8004868:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800486c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004870:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80049c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004874:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004878:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800487c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004880:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004884:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004888:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800488c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800488e:	4b4a      	ldr	r3, [pc, #296]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004896:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800489a:	d121      	bne.n	80048e0 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800489c:	4b46      	ldr	r3, [pc, #280]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800489e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d017      	beq.n	80048d8 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80048a8:	4b43      	ldr	r3, [pc, #268]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80048aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048ac:	0a5b      	lsrs	r3, r3, #9
 80048ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048b2:	ee07 3a90 	vmov	s15, r3
 80048b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80048ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80048be:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80048c2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80048c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048ce:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	601a      	str	r2, [r3, #0]
 80048d6:	e006      	b.n	80048e6 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	e002      	b.n	80048e6 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80048e6:	4b34      	ldr	r3, [pc, #208]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80048f2:	d121      	bne.n	8004938 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80048f4:	4b30      	ldr	r3, [pc, #192]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80048f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d017      	beq.n	8004930 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004900:	4b2d      	ldr	r3, [pc, #180]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004904:	0c1b      	lsrs	r3, r3, #16
 8004906:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800490a:	ee07 3a90 	vmov	s15, r3
 800490e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8004912:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004916:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800491a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800491e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004922:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004926:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	605a      	str	r2, [r3, #4]
 800492e:	e006      	b.n	800493e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2200      	movs	r2, #0
 8004934:	605a      	str	r2, [r3, #4]
 8004936:	e002      	b.n	800493e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800493e:	4b1e      	ldr	r3, [pc, #120]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004946:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800494a:	d121      	bne.n	8004990 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800494c:	4b1a      	ldr	r3, [pc, #104]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800494e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004950:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d017      	beq.n	8004988 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004958:	4b17      	ldr	r3, [pc, #92]	@ (80049b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800495a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800495c:	0e1b      	lsrs	r3, r3, #24
 800495e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004962:	ee07 3a90 	vmov	s15, r3
 8004966:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800496a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800496e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004972:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004976:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800497a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800497e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8004986:	e010      	b.n	80049aa <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	609a      	str	r2, [r3, #8]
}
 800498e:	e00c      	b.n	80049aa <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	609a      	str	r2, [r3, #8]
}
 8004996:	e008      	b.n	80049aa <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	609a      	str	r2, [r3, #8]
}
 80049aa:	bf00      	nop
 80049ac:	372c      	adds	r7, #44	@ 0x2c
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	44020c00 	.word	0x44020c00
 80049bc:	03d09000 	.word	0x03d09000
 80049c0:	46000000 	.word	0x46000000
 80049c4:	4a742400 	.word	0x4a742400
 80049c8:	4bbebc20 	.word	0x4bbebc20

080049cc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b08b      	sub	sp, #44	@ 0x2c
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80049d4:	4bae      	ldr	r3, [pc, #696]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80049d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049dc:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80049de:	4bac      	ldr	r3, [pc, #688]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80049e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049e2:	f003 0303 	and.w	r3, r3, #3
 80049e6:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80049e8:	4ba9      	ldr	r3, [pc, #676]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80049ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ec:	0a1b      	lsrs	r3, r3, #8
 80049ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049f2:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80049f4:	4ba6      	ldr	r3, [pc, #664]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80049f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049f8:	091b      	lsrs	r3, r3, #4
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8004a00:	4ba3      	ldr	r3, [pc, #652]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a04:	08db      	lsrs	r3, r3, #3
 8004a06:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	fb02 f303 	mul.w	r3, r2, r3
 8004a10:	ee07 3a90 	vmov	s15, r3
 8004a14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a18:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	f000 8126 	beq.w	8004c70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	2b03      	cmp	r3, #3
 8004a28:	d053      	beq.n	8004ad2 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	2b03      	cmp	r3, #3
 8004a2e:	d86f      	bhi.n	8004b10 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d003      	beq.n	8004a3e <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d02b      	beq.n	8004a94 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8004a3c:	e068      	b.n	8004b10 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004a3e:	4b94      	ldr	r3, [pc, #592]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	08db      	lsrs	r3, r3, #3
 8004a44:	f003 0303 	and.w	r3, r3, #3
 8004a48:	4a92      	ldr	r2, [pc, #584]	@ (8004c94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a4e:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	ee07 3a90 	vmov	s15, r3
 8004a56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	ee07 3a90 	vmov	s15, r3
 8004a60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a68:	6a3b      	ldr	r3, [r7, #32]
 8004a6a:	ee07 3a90 	vmov	s15, r3
 8004a6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a72:	ed97 6a04 	vldr	s12, [r7, #16]
 8004a76:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004c98 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004a7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a8e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004a92:	e068      	b.n	8004b66 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	ee07 3a90 	vmov	s15, r3
 8004a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a9e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004c9c <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8004aa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004aa6:	6a3b      	ldr	r3, [r7, #32]
 8004aa8:	ee07 3a90 	vmov	s15, r3
 8004aac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ab0:	ed97 6a04 	vldr	s12, [r7, #16]
 8004ab4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004c98 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004ab8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004abc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ac0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ac4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ac8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004acc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004ad0:	e049      	b.n	8004b66 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004ad2:	69bb      	ldr	r3, [r7, #24]
 8004ad4:	ee07 3a90 	vmov	s15, r3
 8004ad8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004adc:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8004ae0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ae4:	6a3b      	ldr	r3, [r7, #32]
 8004ae6:	ee07 3a90 	vmov	s15, r3
 8004aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aee:	ed97 6a04 	vldr	s12, [r7, #16]
 8004af2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004c98 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004afe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b0a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004b0e:	e02a      	b.n	8004b66 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004b10:	4b5f      	ldr	r3, [pc, #380]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	08db      	lsrs	r3, r3, #3
 8004b16:	f003 0303 	and.w	r3, r3, #3
 8004b1a:	4a5e      	ldr	r2, [pc, #376]	@ (8004c94 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8004b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8004b20:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	ee07 3a90 	vmov	s15, r3
 8004b28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b2c:	69bb      	ldr	r3, [r7, #24]
 8004b2e:	ee07 3a90 	vmov	s15, r3
 8004b32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b3a:	6a3b      	ldr	r3, [r7, #32]
 8004b3c:	ee07 3a90 	vmov	s15, r3
 8004b40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b44:	ed97 6a04 	vldr	s12, [r7, #16]
 8004b48:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004c98 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8004b4c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b50:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b54:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b58:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b60:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004b64:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004b66:	4b4a      	ldr	r3, [pc, #296]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b72:	d121      	bne.n	8004bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8004b74:	4b46      	ldr	r3, [pc, #280]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d017      	beq.n	8004bb0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004b80:	4b43      	ldr	r3, [pc, #268]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b84:	0a5b      	lsrs	r3, r3, #9
 8004b86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b8a:	ee07 3a90 	vmov	s15, r3
 8004b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8004b92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b96:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004b9a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004b9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ba2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ba6:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	601a      	str	r2, [r3, #0]
 8004bae:	e006      	b.n	8004bbe <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	e002      	b.n	8004bbe <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004bbe:	4b34      	ldr	r3, [pc, #208]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bca:	d121      	bne.n	8004c10 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004bcc:	4b30      	ldr	r3, [pc, #192]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d017      	beq.n	8004c08 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004bd8:	4b2d      	ldr	r3, [pc, #180]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bdc:	0c1b      	lsrs	r3, r3, #16
 8004bde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004be2:	ee07 3a90 	vmov	s15, r3
 8004be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8004bea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004bee:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004bf2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004bf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bfe:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	605a      	str	r2, [r3, #4]
 8004c06:	e006      	b.n	8004c16 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	605a      	str	r2, [r3, #4]
 8004c0e:	e002      	b.n	8004c16 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004c16:	4b1e      	ldr	r3, [pc, #120]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c22:	d121      	bne.n	8004c68 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8004c24:	4b1a      	ldr	r3, [pc, #104]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d017      	beq.n	8004c60 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004c30:	4b17      	ldr	r3, [pc, #92]	@ (8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c34:	0e1b      	lsrs	r3, r3, #24
 8004c36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c3a:	ee07 3a90 	vmov	s15, r3
 8004c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8004c42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c46:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8004c4a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004c4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c56:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004c5e:	e010      	b.n	8004c82 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	609a      	str	r2, [r3, #8]
}
 8004c66:	e00c      	b.n	8004c82 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	609a      	str	r2, [r3, #8]
}
 8004c6e:	e008      	b.n	8004c82 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	609a      	str	r2, [r3, #8]
}
 8004c82:	bf00      	nop
 8004c84:	372c      	adds	r7, #44	@ 0x2c
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	44020c00 	.word	0x44020c00
 8004c94:	03d09000 	.word	0x03d09000
 8004c98:	46000000 	.word	0x46000000
 8004c9c:	4a742400 	.word	0x4a742400
 8004ca0:	4bbebc20 	.word	0x4bbebc20

08004ca4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b08b      	sub	sp, #44	@ 0x2c
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8004cac:	4bae      	ldr	r3, [pc, #696]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cb4:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8004cb6:	4bac      	ldr	r3, [pc, #688]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cba:	f003 0303 	and.w	r3, r3, #3
 8004cbe:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8004cc0:	4ba9      	ldr	r3, [pc, #676]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc4:	0a1b      	lsrs	r3, r3, #8
 8004cc6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cca:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8004ccc:	4ba6      	ldr	r3, [pc, #664]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cd0:	091b      	lsrs	r3, r3, #4
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8004cd8:	4ba3      	ldr	r3, [pc, #652]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004cda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cdc:	08db      	lsrs	r3, r3, #3
 8004cde:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	fb02 f303 	mul.w	r3, r2, r3
 8004ce8:	ee07 3a90 	vmov	s15, r3
 8004cec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cf0:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	f000 8126 	beq.w	8004f48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8004cfc:	69fb      	ldr	r3, [r7, #28]
 8004cfe:	2b03      	cmp	r3, #3
 8004d00:	d053      	beq.n	8004daa <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	2b03      	cmp	r3, #3
 8004d06:	d86f      	bhi.n	8004de8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d003      	beq.n	8004d16 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d02b      	beq.n	8004d6c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8004d14:	e068      	b.n	8004de8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004d16:	4b94      	ldr	r3, [pc, #592]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	08db      	lsrs	r3, r3, #3
 8004d1c:	f003 0303 	and.w	r3, r3, #3
 8004d20:	4a92      	ldr	r2, [pc, #584]	@ (8004f6c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8004d22:	fa22 f303 	lsr.w	r3, r2, r3
 8004d26:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	ee07 3a90 	vmov	s15, r3
 8004d2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d32:	69bb      	ldr	r3, [r7, #24]
 8004d34:	ee07 3a90 	vmov	s15, r3
 8004d38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d40:	6a3b      	ldr	r3, [r7, #32]
 8004d42:	ee07 3a90 	vmov	s15, r3
 8004d46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d4a:	ed97 6a04 	vldr	s12, [r7, #16]
 8004d4e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004f70 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8004d52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d66:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004d6a:	e068      	b.n	8004e3e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8004d6c:	69bb      	ldr	r3, [r7, #24]
 8004d6e:	ee07 3a90 	vmov	s15, r3
 8004d72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d76:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004f74 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 8004d7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d7e:	6a3b      	ldr	r3, [r7, #32]
 8004d80:	ee07 3a90 	vmov	s15, r3
 8004d84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d88:	ed97 6a04 	vldr	s12, [r7, #16]
 8004d8c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004f70 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8004d90:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d94:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d98:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d9c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004da0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004da4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004da8:	e049      	b.n	8004e3e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	ee07 3a90 	vmov	s15, r3
 8004db0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004db4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004f78 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8004db8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dbc:	6a3b      	ldr	r3, [r7, #32]
 8004dbe:	ee07 3a90 	vmov	s15, r3
 8004dc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dc6:	ed97 6a04 	vldr	s12, [r7, #16]
 8004dca:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004f70 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8004dce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004de2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004de6:	e02a      	b.n	8004e3e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004de8:	4b5f      	ldr	r3, [pc, #380]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	08db      	lsrs	r3, r3, #3
 8004dee:	f003 0303 	and.w	r3, r3, #3
 8004df2:	4a5e      	ldr	r2, [pc, #376]	@ (8004f6c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8004df4:	fa22 f303 	lsr.w	r3, r2, r3
 8004df8:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	ee07 3a90 	vmov	s15, r3
 8004e00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e04:	69bb      	ldr	r3, [r7, #24]
 8004e06:	ee07 3a90 	vmov	s15, r3
 8004e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e12:	6a3b      	ldr	r3, [r7, #32]
 8004e14:	ee07 3a90 	vmov	s15, r3
 8004e18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e1c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004e20:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004f70 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8004e24:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e28:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e2c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e38:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004e3c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004e3e:	4b4a      	ldr	r3, [pc, #296]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e4a:	d121      	bne.n	8004e90 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8004e4c:	4b46      	ldr	r3, [pc, #280]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d017      	beq.n	8004e88 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004e58:	4b43      	ldr	r3, [pc, #268]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e5c:	0a5b      	lsrs	r3, r3, #9
 8004e5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e62:	ee07 3a90 	vmov	s15, r3
 8004e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8004e6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e6e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8004e72:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004e76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e7e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	601a      	str	r2, [r3, #0]
 8004e86:	e006      	b.n	8004e96 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	601a      	str	r2, [r3, #0]
 8004e8e:	e002      	b.n	8004e96 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004e96:	4b34      	ldr	r3, [pc, #208]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ea2:	d121      	bne.n	8004ee8 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8004ea4:	4b30      	ldr	r3, [pc, #192]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004ea6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ea8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d017      	beq.n	8004ee0 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004eb0:	4b2d      	ldr	r3, [pc, #180]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004eb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eb4:	0c1b      	lsrs	r3, r3, #16
 8004eb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004eba:	ee07 3a90 	vmov	s15, r3
 8004ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8004ec2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ec6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8004eca:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004ece:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ed2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ed6:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	605a      	str	r2, [r3, #4]
 8004ede:	e006      	b.n	8004eee <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	605a      	str	r2, [r3, #4]
 8004ee6:	e002      	b.n	8004eee <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004eee:	4b1e      	ldr	r3, [pc, #120]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ef6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004efa:	d121      	bne.n	8004f40 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8004efc:	4b1a      	ldr	r3, [pc, #104]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d017      	beq.n	8004f38 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004f08:	4b17      	ldr	r3, [pc, #92]	@ (8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f0c:	0e1b      	lsrs	r3, r3, #24
 8004f0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f12:	ee07 3a90 	vmov	s15, r3
 8004f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8004f1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f1e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8004f22:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004f26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f2e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8004f36:	e010      	b.n	8004f5a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	609a      	str	r2, [r3, #8]
}
 8004f3e:	e00c      	b.n	8004f5a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	609a      	str	r2, [r3, #8]
}
 8004f46:	e008      	b.n	8004f5a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	609a      	str	r2, [r3, #8]
}
 8004f5a:	bf00      	nop
 8004f5c:	372c      	adds	r7, #44	@ 0x2c
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	44020c00 	.word	0x44020c00
 8004f6c:	03d09000 	.word	0x03d09000
 8004f70:	46000000 	.word	0x46000000
 8004f74:	4a742400 	.word	0x4a742400
 8004f78:	4bbebc20 	.word	0x4bbebc20

08004f7c <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004f7c:	b590      	push	{r4, r7, lr}
 8004f7e:	b08f      	sub	sp, #60	@ 0x3c
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004f86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f8a:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8004f8e:	4321      	orrs	r1, r4
 8004f90:	d150      	bne.n	8005034 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004f92:	4b26      	ldr	r3, [pc, #152]	@ (800502c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f9c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004f9e:	4b23      	ldr	r3, [pc, #140]	@ (800502c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fa0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004fa4:	f003 0302 	and.w	r3, r3, #2
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d108      	bne.n	8004fbe <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fb2:	d104      	bne.n	8004fbe <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8004fb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fba:	f002 bb2a 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8004fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800502c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004fc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fc8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fcc:	d108      	bne.n	8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8004fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fd4:	d104      	bne.n	8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8004fd6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004fda:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fdc:	f002 bb19 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8004fe0:	4b12      	ldr	r3, [pc, #72]	@ (800502c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fe8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fec:	d119      	bne.n	8005022 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8004fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ff0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ff4:	d115      	bne.n	8005022 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800502c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ff8:	69db      	ldr	r3, [r3, #28]
 8004ffa:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8004ffe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005002:	d30a      	bcc.n	800501a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8005004:	4b09      	ldr	r3, [pc, #36]	@ (800502c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005006:	69db      	ldr	r3, [r3, #28]
 8005008:	0a1b      	lsrs	r3, r3, #8
 800500a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800500e:	4a08      	ldr	r2, [pc, #32]	@ (8005030 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005010:	fbb2 f3f3 	udiv	r3, r2, r3
 8005014:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8005016:	f002 bafc 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 800501a:	2300      	movs	r3, #0
 800501c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800501e:	f002 baf8 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8005022:	2300      	movs	r3, #0
 8005024:	637b      	str	r3, [r7, #52]	@ 0x34
 8005026:	f002 baf4 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800502a:	bf00      	nop
 800502c:	44020c00 	.word	0x44020c00
 8005030:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8005034:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005038:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 800503c:	ea50 0104 	orrs.w	r1, r0, r4
 8005040:	f001 8275 	beq.w	800652e <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8005044:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005048:	2801      	cmp	r0, #1
 800504a:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 800504e:	f082 82dd 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005052:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005056:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 800505a:	ea50 0104 	orrs.w	r1, r0, r4
 800505e:	f001 816c 	beq.w	800633a <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8005062:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005066:	2801      	cmp	r0, #1
 8005068:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 800506c:	f082 82ce 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005070:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005074:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8005078:	ea50 0104 	orrs.w	r1, r0, r4
 800507c:	f001 8602 	beq.w	8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8005080:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005084:	2801      	cmp	r0, #1
 8005086:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 800508a:	f082 82bf 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800508e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005092:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8005096:	ea50 0104 	orrs.w	r1, r0, r4
 800509a:	f001 854c 	beq.w	8006b36 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 800509e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050a2:	2801      	cmp	r0, #1
 80050a4:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 80050a8:	f082 82b0 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80050ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050b0:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 80050b4:	ea50 0104 	orrs.w	r1, r0, r4
 80050b8:	f001 849e 	beq.w	80069f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 80050bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050c0:	2801      	cmp	r0, #1
 80050c2:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 80050c6:	f082 82a1 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80050ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050ce:	f1a1 0420 	sub.w	r4, r1, #32
 80050d2:	ea50 0104 	orrs.w	r1, r0, r4
 80050d6:	f001 83e8 	beq.w	80068aa <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 80050da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050de:	2801      	cmp	r0, #1
 80050e0:	f171 0120 	sbcs.w	r1, r1, #32
 80050e4:	f082 8292 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80050e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050ec:	f1a1 0410 	sub.w	r4, r1, #16
 80050f0:	ea50 0104 	orrs.w	r1, r0, r4
 80050f4:	f002 8256 	beq.w	80075a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80050f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050fc:	2801      	cmp	r0, #1
 80050fe:	f171 0110 	sbcs.w	r1, r1, #16
 8005102:	f082 8283 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005106:	e9d7 0100 	ldrd	r0, r1, [r7]
 800510a:	f1a1 0408 	sub.w	r4, r1, #8
 800510e:	ea50 0104 	orrs.w	r1, r0, r4
 8005112:	f002 81cc 	beq.w	80074ae <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8005116:	e9d7 0100 	ldrd	r0, r1, [r7]
 800511a:	2801      	cmp	r0, #1
 800511c:	f171 0108 	sbcs.w	r1, r1, #8
 8005120:	f082 8274 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005124:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005128:	1f0c      	subs	r4, r1, #4
 800512a:	ea50 0104 	orrs.w	r1, r0, r4
 800512e:	f001 8648 	beq.w	8006dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8005132:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005136:	2801      	cmp	r0, #1
 8005138:	f171 0104 	sbcs.w	r1, r1, #4
 800513c:	f082 8266 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005140:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005144:	1e8c      	subs	r4, r1, #2
 8005146:	ea50 0104 	orrs.w	r1, r0, r4
 800514a:	f002 8143 	beq.w	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 800514e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005152:	2801      	cmp	r0, #1
 8005154:	f171 0102 	sbcs.w	r1, r1, #2
 8005158:	f082 8258 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800515c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005160:	1e4c      	subs	r4, r1, #1
 8005162:	ea50 0104 	orrs.w	r1, r0, r4
 8005166:	f002 80ce 	beq.w	8007306 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 800516a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800516e:	2801      	cmp	r0, #1
 8005170:	f171 0101 	sbcs.w	r1, r1, #1
 8005174:	f082 824a 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005178:	e9d7 0100 	ldrd	r0, r1, [r7]
 800517c:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8005180:	4321      	orrs	r1, r4
 8005182:	f002 8059 	beq.w	8007238 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8005186:	e9d7 0100 	ldrd	r0, r1, [r7]
 800518a:	4cd9      	ldr	r4, [pc, #868]	@ (80054f0 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 800518c:	42a0      	cmp	r0, r4
 800518e:	f171 0100 	sbcs.w	r1, r1, #0
 8005192:	f082 823b 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005196:	e9d7 0100 	ldrd	r0, r1, [r7]
 800519a:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 800519e:	4321      	orrs	r1, r4
 80051a0:	f001 87d9 	beq.w	8007156 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 80051a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051a8:	4cd2      	ldr	r4, [pc, #840]	@ (80054f4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80051aa:	42a0      	cmp	r0, r4
 80051ac:	f171 0100 	sbcs.w	r1, r1, #0
 80051b0:	f082 822c 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80051b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051b8:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 80051bc:	4321      	orrs	r1, r4
 80051be:	f001 8751 	beq.w	8007064 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 80051c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051c6:	4ccc      	ldr	r4, [pc, #816]	@ (80054f8 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80051c8:	42a0      	cmp	r0, r4
 80051ca:	f171 0100 	sbcs.w	r1, r1, #0
 80051ce:	f082 821d 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80051d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051d6:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 80051da:	4321      	orrs	r1, r4
 80051dc:	f001 869a 	beq.w	8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 80051e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051e4:	4cc5      	ldr	r4, [pc, #788]	@ (80054fc <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 80051e6:	42a0      	cmp	r0, r4
 80051e8:	f171 0100 	sbcs.w	r1, r1, #0
 80051ec:	f082 820e 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80051f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80051f4:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 80051f8:	4321      	orrs	r1, r4
 80051fa:	f001 8612 	beq.w	8006e22 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 80051fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005202:	4cbf      	ldr	r4, [pc, #764]	@ (8005500 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8005204:	42a0      	cmp	r0, r4
 8005206:	f171 0100 	sbcs.w	r1, r1, #0
 800520a:	f082 81ff 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800520e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005212:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8005216:	4321      	orrs	r1, r4
 8005218:	f002 817e 	beq.w	8007518 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 800521c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005220:	4cb8      	ldr	r4, [pc, #736]	@ (8005504 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005222:	42a0      	cmp	r0, r4
 8005224:	f171 0100 	sbcs.w	r1, r1, #0
 8005228:	f082 81f0 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800522c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005230:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8005234:	4321      	orrs	r1, r4
 8005236:	f000 829e 	beq.w	8005776 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 800523a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800523e:	4cb2      	ldr	r4, [pc, #712]	@ (8005508 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8005240:	42a0      	cmp	r0, r4
 8005242:	f171 0100 	sbcs.w	r1, r1, #0
 8005246:	f082 81e1 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800524a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800524e:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8005252:	4321      	orrs	r1, r4
 8005254:	f000 826d 	beq.w	8005732 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8005258:	e9d7 0100 	ldrd	r0, r1, [r7]
 800525c:	4cab      	ldr	r4, [pc, #684]	@ (800550c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800525e:	42a0      	cmp	r0, r4
 8005260:	f171 0100 	sbcs.w	r1, r1, #0
 8005264:	f082 81d2 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005268:	e9d7 0100 	ldrd	r0, r1, [r7]
 800526c:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8005270:	4321      	orrs	r1, r4
 8005272:	f001 800d 	beq.w	8006290 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8005276:	e9d7 0100 	ldrd	r0, r1, [r7]
 800527a:	4ca5      	ldr	r4, [pc, #660]	@ (8005510 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800527c:	42a0      	cmp	r0, r4
 800527e:	f171 0100 	sbcs.w	r1, r1, #0
 8005282:	f082 81c3 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005286:	e9d7 0100 	ldrd	r0, r1, [r7]
 800528a:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 800528e:	4321      	orrs	r1, r4
 8005290:	f000 81d0 	beq.w	8005634 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8005294:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005298:	4c9e      	ldr	r4, [pc, #632]	@ (8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800529a:	42a0      	cmp	r0, r4
 800529c:	f171 0100 	sbcs.w	r1, r1, #0
 80052a0:	f082 81b4 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80052a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80052a8:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 80052ac:	4321      	orrs	r1, r4
 80052ae:	f000 8142 	beq.w	8005536 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 80052b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80052b6:	4c98      	ldr	r4, [pc, #608]	@ (8005518 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80052b8:	42a0      	cmp	r0, r4
 80052ba:	f171 0100 	sbcs.w	r1, r1, #0
 80052be:	f082 81a5 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80052c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80052c6:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 80052ca:	4321      	orrs	r1, r4
 80052cc:	f001 824e 	beq.w	800676c <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 80052d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80052d4:	4c91      	ldr	r4, [pc, #580]	@ (800551c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80052d6:	42a0      	cmp	r0, r4
 80052d8:	f171 0100 	sbcs.w	r1, r1, #0
 80052dc:	f082 8196 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80052e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80052e4:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 80052e8:	4321      	orrs	r1, r4
 80052ea:	f001 8197 	beq.w	800661c <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 80052ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80052f2:	4c8b      	ldr	r4, [pc, #556]	@ (8005520 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80052f4:	42a0      	cmp	r0, r4
 80052f6:	f171 0100 	sbcs.w	r1, r1, #0
 80052fa:	f082 8187 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80052fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005302:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8005306:	4321      	orrs	r1, r4
 8005308:	f001 8154 	beq.w	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 800530c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005310:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8005314:	f171 0100 	sbcs.w	r1, r1, #0
 8005318:	f082 8178 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800531c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005320:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8005324:	4321      	orrs	r1, r4
 8005326:	f001 80b7 	beq.w	8006498 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 800532a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800532e:	f248 0401 	movw	r4, #32769	@ 0x8001
 8005332:	42a0      	cmp	r0, r4
 8005334:	f171 0100 	sbcs.w	r1, r1, #0
 8005338:	f082 8168 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800533c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005340:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8005344:	4321      	orrs	r1, r4
 8005346:	f001 8064 	beq.w	8006412 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 800534a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800534e:	f244 0401 	movw	r4, #16385	@ 0x4001
 8005352:	42a0      	cmp	r0, r4
 8005354:	f171 0100 	sbcs.w	r1, r1, #0
 8005358:	f082 8158 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800535c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005360:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8005364:	4321      	orrs	r1, r4
 8005366:	f001 8011 	beq.w	800638c <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 800536a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800536e:	f242 0401 	movw	r4, #8193	@ 0x2001
 8005372:	42a0      	cmp	r0, r4
 8005374:	f171 0100 	sbcs.w	r1, r1, #0
 8005378:	f082 8148 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800537c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005380:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8005384:	4321      	orrs	r1, r4
 8005386:	f000 871e 	beq.w	80061c6 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 800538a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800538e:	f241 0401 	movw	r4, #4097	@ 0x1001
 8005392:	42a0      	cmp	r0, r4
 8005394:	f171 0100 	sbcs.w	r1, r1, #0
 8005398:	f082 8138 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800539c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80053a0:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 80053a4:	4321      	orrs	r1, r4
 80053a6:	f000 86a8 	beq.w	80060fa <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 80053aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80053ae:	f640 0401 	movw	r4, #2049	@ 0x801
 80053b2:	42a0      	cmp	r0, r4
 80053b4:	f171 0100 	sbcs.w	r1, r1, #0
 80053b8:	f082 8128 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80053bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80053c0:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 80053c4:	4321      	orrs	r1, r4
 80053c6:	f000 8632 	beq.w	800602e <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 80053ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80053ce:	f240 4401 	movw	r4, #1025	@ 0x401
 80053d2:	42a0      	cmp	r0, r4
 80053d4:	f171 0100 	sbcs.w	r1, r1, #0
 80053d8:	f082 8118 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80053dc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80053e0:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 80053e4:	4321      	orrs	r1, r4
 80053e6:	f000 85b0 	beq.w	8005f4a <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 80053ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80053ee:	f240 2401 	movw	r4, #513	@ 0x201
 80053f2:	42a0      	cmp	r0, r4
 80053f4:	f171 0100 	sbcs.w	r1, r1, #0
 80053f8:	f082 8108 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80053fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005400:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8005404:	4321      	orrs	r1, r4
 8005406:	f000 8535 	beq.w	8005e74 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 800540a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800540e:	f240 1401 	movw	r4, #257	@ 0x101
 8005412:	42a0      	cmp	r0, r4
 8005414:	f171 0100 	sbcs.w	r1, r1, #0
 8005418:	f082 80f8 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800541c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005420:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8005424:	4321      	orrs	r1, r4
 8005426:	f000 84ba 	beq.w	8005d9e <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 800542a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800542e:	2881      	cmp	r0, #129	@ 0x81
 8005430:	f171 0100 	sbcs.w	r1, r1, #0
 8005434:	f082 80ea 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005438:	e9d7 0100 	ldrd	r0, r1, [r7]
 800543c:	2821      	cmp	r0, #33	@ 0x21
 800543e:	f171 0100 	sbcs.w	r1, r1, #0
 8005442:	d26f      	bcs.n	8005524 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005444:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005448:	4301      	orrs	r1, r0
 800544a:	f002 80df 	beq.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800544e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005452:	1e42      	subs	r2, r0, #1
 8005454:	f141 33ff 	adc.w	r3, r1, #4294967295
 8005458:	2a20      	cmp	r2, #32
 800545a:	f173 0100 	sbcs.w	r1, r3, #0
 800545e:	f082 80d5 	bcs.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005462:	2a1f      	cmp	r2, #31
 8005464:	f202 80d2 	bhi.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005468:	a101      	add	r1, pc, #4	@ (adr r1, 8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800546a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800546e:	bf00      	nop
 8005470:	080057d1 	.word	0x080057d1
 8005474:	0800589d 	.word	0x0800589d
 8005478:	0800760d 	.word	0x0800760d
 800547c:	0800595d 	.word	0x0800595d
 8005480:	0800760d 	.word	0x0800760d
 8005484:	0800760d 	.word	0x0800760d
 8005488:	0800760d 	.word	0x0800760d
 800548c:	08005a2d 	.word	0x08005a2d
 8005490:	0800760d 	.word	0x0800760d
 8005494:	0800760d 	.word	0x0800760d
 8005498:	0800760d 	.word	0x0800760d
 800549c:	0800760d 	.word	0x0800760d
 80054a0:	0800760d 	.word	0x0800760d
 80054a4:	0800760d 	.word	0x0800760d
 80054a8:	0800760d 	.word	0x0800760d
 80054ac:	08005b0f 	.word	0x08005b0f
 80054b0:	0800760d 	.word	0x0800760d
 80054b4:	0800760d 	.word	0x0800760d
 80054b8:	0800760d 	.word	0x0800760d
 80054bc:	0800760d 	.word	0x0800760d
 80054c0:	0800760d 	.word	0x0800760d
 80054c4:	0800760d 	.word	0x0800760d
 80054c8:	0800760d 	.word	0x0800760d
 80054cc:	0800760d 	.word	0x0800760d
 80054d0:	0800760d 	.word	0x0800760d
 80054d4:	0800760d 	.word	0x0800760d
 80054d8:	0800760d 	.word	0x0800760d
 80054dc:	0800760d 	.word	0x0800760d
 80054e0:	0800760d 	.word	0x0800760d
 80054e4:	0800760d 	.word	0x0800760d
 80054e8:	0800760d 	.word	0x0800760d
 80054ec:	08005be5 	.word	0x08005be5
 80054f0:	80000001 	.word	0x80000001
 80054f4:	40000001 	.word	0x40000001
 80054f8:	20000001 	.word	0x20000001
 80054fc:	10000001 	.word	0x10000001
 8005500:	08000001 	.word	0x08000001
 8005504:	04000001 	.word	0x04000001
 8005508:	00800001 	.word	0x00800001
 800550c:	00400001 	.word	0x00400001
 8005510:	00200001 	.word	0x00200001
 8005514:	00100001 	.word	0x00100001
 8005518:	00080001 	.word	0x00080001
 800551c:	00040001 	.word	0x00040001
 8005520:	00020001 	.word	0x00020001
 8005524:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005528:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800552c:	430b      	orrs	r3, r1
 800552e:	f000 83c4 	beq.w	8005cba <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8005532:	f002 b86b 	b.w	800760c <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005536:	4ba1      	ldr	r3, [pc, #644]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005538:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800553c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005540:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8005542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005544:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005548:	d036      	beq.n	80055b8 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 800554a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800554c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005550:	d86b      	bhi.n	800562a <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8005552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005554:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005558:	d02b      	beq.n	80055b2 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800555a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005560:	d863      	bhi.n	800562a <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8005562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005564:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005568:	d01b      	beq.n	80055a2 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800556a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005570:	d85b      	bhi.n	800562a <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8005572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005574:	2b00      	cmp	r3, #0
 8005576:	d004      	beq.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8005578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800557e:	d008      	beq.n	8005592 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8005580:	e053      	b.n	800562a <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005582:	f107 0320 	add.w	r3, r7, #32
 8005586:	4618      	mov	r0, r3
 8005588:	f7ff f8b4 	bl	80046f4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800558c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800558e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005590:	e04e      	b.n	8005630 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005592:	f107 0314 	add.w	r3, r7, #20
 8005596:	4618      	mov	r0, r3
 8005598:	f7ff fa18 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80055a0:	e046      	b.n	8005630 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80055a2:	f107 0308 	add.w	r3, r7, #8
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7ff fb7c 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80055b0:	e03e      	b.n	8005630 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80055b2:	4b83      	ldr	r3, [pc, #524]	@ (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80055b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80055b6:	e03b      	b.n	8005630 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80055b8:	4b80      	ldr	r3, [pc, #512]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80055ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055be:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80055c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80055c4:	4b7d      	ldr	r3, [pc, #500]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 0302 	and.w	r3, r3, #2
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d10c      	bne.n	80055ea <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 80055d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d109      	bne.n	80055ea <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80055d6:	4b79      	ldr	r3, [pc, #484]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	08db      	lsrs	r3, r3, #3
 80055dc:	f003 0303 	and.w	r3, r3, #3
 80055e0:	4a78      	ldr	r2, [pc, #480]	@ (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80055e2:	fa22 f303 	lsr.w	r3, r2, r3
 80055e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80055e8:	e01e      	b.n	8005628 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80055ea:	4b74      	ldr	r3, [pc, #464]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055f6:	d106      	bne.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80055f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055fe:	d102      	bne.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8005600:	4b71      	ldr	r3, [pc, #452]	@ (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8005602:	637b      	str	r3, [r7, #52]	@ 0x34
 8005604:	e010      	b.n	8005628 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005606:	4b6d      	ldr	r3, [pc, #436]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005612:	d106      	bne.n	8005622 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8005614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005616:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800561a:	d102      	bne.n	8005622 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800561c:	4b6b      	ldr	r3, [pc, #428]	@ (80057cc <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800561e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005620:	e002      	b.n	8005628 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8005622:	2300      	movs	r3, #0
 8005624:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8005626:	e003      	b.n	8005630 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8005628:	e002      	b.n	8005630 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 800562a:	2300      	movs	r3, #0
 800562c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800562e:	bf00      	nop
          }
        }
        break;
 8005630:	f001 bfef 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005634:	4b61      	ldr	r3, [pc, #388]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005636:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800563a:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800563e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8005640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005642:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005646:	d036      	beq.n	80056b6 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8005648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800564e:	d86b      	bhi.n	8005728 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8005650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005652:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005656:	d02b      	beq.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8005658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800565a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800565e:	d863      	bhi.n	8005728 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8005660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005662:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005666:	d01b      	beq.n	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800566e:	d85b      	bhi.n	8005728 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8005670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005672:	2b00      	cmp	r3, #0
 8005674:	d004      	beq.n	8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8005676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005678:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800567c:	d008      	beq.n	8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800567e:	e053      	b.n	8005728 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005680:	f107 0320 	add.w	r3, r7, #32
 8005684:	4618      	mov	r0, r3
 8005686:	f7ff f835 	bl	80046f4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800568a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800568e:	e04e      	b.n	800572e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005690:	f107 0314 	add.w	r3, r7, #20
 8005694:	4618      	mov	r0, r3
 8005696:	f7ff f999 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800569e:	e046      	b.n	800572e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80056a0:	f107 0308 	add.w	r3, r7, #8
 80056a4:	4618      	mov	r0, r3
 80056a6:	f7ff fafd 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80056ae:	e03e      	b.n	800572e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80056b0:	4b43      	ldr	r3, [pc, #268]	@ (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80056b2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80056b4:	e03b      	b.n	800572e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80056b6:	4b41      	ldr	r3, [pc, #260]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80056b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80056bc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80056c0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80056c2:	4b3e      	ldr	r3, [pc, #248]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0302 	and.w	r3, r3, #2
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d10c      	bne.n	80056e8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 80056ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d109      	bne.n	80056e8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80056d4:	4b39      	ldr	r3, [pc, #228]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	08db      	lsrs	r3, r3, #3
 80056da:	f003 0303 	and.w	r3, r3, #3
 80056de:	4a39      	ldr	r2, [pc, #228]	@ (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80056e0:	fa22 f303 	lsr.w	r3, r2, r3
 80056e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80056e6:	e01e      	b.n	8005726 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80056e8:	4b34      	ldr	r3, [pc, #208]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056f4:	d106      	bne.n	8005704 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80056f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056fc:	d102      	bne.n	8005704 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80056fe:	4b32      	ldr	r3, [pc, #200]	@ (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8005700:	637b      	str	r3, [r7, #52]	@ 0x34
 8005702:	e010      	b.n	8005726 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005704:	4b2d      	ldr	r3, [pc, #180]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800570c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005710:	d106      	bne.n	8005720 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 8005712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005714:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005718:	d102      	bne.n	8005720 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800571a:	4b2c      	ldr	r3, [pc, #176]	@ (80057cc <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800571c:	637b      	str	r3, [r7, #52]	@ 0x34
 800571e:	e002      	b.n	8005726 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8005720:	2300      	movs	r3, #0
 8005722:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8005724:	e003      	b.n	800572e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 8005726:	e002      	b.n	800572e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8005728:	2300      	movs	r3, #0
 800572a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800572c:	bf00      	nop
          }
        }
        break;
 800572e:	f001 bf70 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8005732:	4b22      	ldr	r3, [pc, #136]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005734:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800573c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800573e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005740:	2b00      	cmp	r3, #0
 8005742:	d108      	bne.n	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005744:	f107 0320 	add.w	r3, r7, #32
 8005748:	4618      	mov	r0, r3
 800574a:	f7fe ffd3 	bl	80046f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800574e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005750:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005752:	f001 bf5e 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8005756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005758:	2b40      	cmp	r3, #64	@ 0x40
 800575a:	d108      	bne.n	800576e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800575c:	f107 0314 	add.w	r3, r7, #20
 8005760:	4618      	mov	r0, r3
 8005762:	f7ff f933 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800576a:	f001 bf52 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800576e:	2300      	movs	r3, #0
 8005770:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005772:	f001 bf4e 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 8005776:	4b11      	ldr	r3, [pc, #68]	@ (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005778:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800577c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005780:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8005782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005784:	2b00      	cmp	r3, #0
 8005786:	d108      	bne.n	800579a <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005788:	f107 0320 	add.w	r3, r7, #32
 800578c:	4618      	mov	r0, r3
 800578e:	f7fe ffb1 	bl	80046f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005794:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005796:	f001 bf3c 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 800579a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579c:	2b80      	cmp	r3, #128	@ 0x80
 800579e:	d108      	bne.n	80057b2 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80057a0:	f107 0314 	add.w	r3, r7, #20
 80057a4:	4618      	mov	r0, r3
 80057a6:	f7ff f911 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80057ae:	f001 bf30 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80057b2:	2300      	movs	r3, #0
 80057b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80057b6:	f001 bf2c 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80057ba:	bf00      	nop
 80057bc:	44020c00 	.word	0x44020c00
 80057c0:	00bb8000 	.word	0x00bb8000
 80057c4:	03d09000 	.word	0x03d09000
 80057c8:	003d0900 	.word	0x003d0900
 80057cc:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80057d0:	4b9d      	ldr	r3, [pc, #628]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80057d2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80057d6:	f003 0307 	and.w	r3, r3, #7
 80057da:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80057dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d104      	bne.n	80057ec <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80057e2:	f7fc ffd1 	bl	8002788 <HAL_RCC_GetPCLK2Freq>
 80057e6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80057e8:	f001 bf13 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80057ec:	4b96      	ldr	r3, [pc, #600]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057f8:	d10a      	bne.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80057fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d107      	bne.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005800:	f107 0314 	add.w	r3, r7, #20
 8005804:	4618      	mov	r0, r3
 8005806:	f7ff f8e1 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800580a:	69bb      	ldr	r3, [r7, #24]
 800580c:	637b      	str	r3, [r7, #52]	@ 0x34
 800580e:	e043      	b.n	8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8005810:	4b8d      	ldr	r3, [pc, #564]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005818:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800581c:	d10a      	bne.n	8005834 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 800581e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005820:	2b02      	cmp	r3, #2
 8005822:	d107      	bne.n	8005834 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005824:	f107 0308 	add.w	r3, r7, #8
 8005828:	4618      	mov	r0, r3
 800582a:	f7ff fa3b 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	637b      	str	r3, [r7, #52]	@ 0x34
 8005832:	e031      	b.n	8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8005834:	4b84      	ldr	r3, [pc, #528]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f003 0302 	and.w	r3, r3, #2
 800583c:	2b02      	cmp	r3, #2
 800583e:	d10c      	bne.n	800585a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8005840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005842:	2b03      	cmp	r3, #3
 8005844:	d109      	bne.n	800585a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005846:	4b80      	ldr	r3, [pc, #512]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	08db      	lsrs	r3, r3, #3
 800584c:	f003 0303 	and.w	r3, r3, #3
 8005850:	4a7e      	ldr	r2, [pc, #504]	@ (8005a4c <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8005852:	fa22 f303 	lsr.w	r3, r2, r3
 8005856:	637b      	str	r3, [r7, #52]	@ 0x34
 8005858:	e01e      	b.n	8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800585a:	4b7b      	ldr	r3, [pc, #492]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005862:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005866:	d105      	bne.n	8005874 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8005868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586a:	2b04      	cmp	r3, #4
 800586c:	d102      	bne.n	8005874 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 800586e:	4b78      	ldr	r3, [pc, #480]	@ (8005a50 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005870:	637b      	str	r3, [r7, #52]	@ 0x34
 8005872:	e011      	b.n	8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8005874:	4b74      	ldr	r3, [pc, #464]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005876:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800587a:	f003 0302 	and.w	r3, r3, #2
 800587e:	2b02      	cmp	r3, #2
 8005880:	d106      	bne.n	8005890 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8005882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005884:	2b05      	cmp	r3, #5
 8005886:	d103      	bne.n	8005890 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8005888:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800588c:	637b      	str	r3, [r7, #52]	@ 0x34
 800588e:	e003      	b.n	8005898 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8005890:	2300      	movs	r3, #0
 8005892:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005894:	f001 bebd 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005898:	f001 bebb 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800589c:	4b6a      	ldr	r3, [pc, #424]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800589e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80058a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80058a6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80058a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d104      	bne.n	80058b8 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80058ae:	f7fc ff55 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 80058b2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80058b4:	f001 bead 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80058b8:	4b63      	ldr	r3, [pc, #396]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058c4:	d10a      	bne.n	80058dc <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80058c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058c8:	2b08      	cmp	r3, #8
 80058ca:	d107      	bne.n	80058dc <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058cc:	f107 0314 	add.w	r3, r7, #20
 80058d0:	4618      	mov	r0, r3
 80058d2:	f7ff f87b 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80058da:	e03d      	b.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 80058dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058de:	2b10      	cmp	r3, #16
 80058e0:	d108      	bne.n	80058f4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80058e2:	f107 0308 	add.w	r3, r7, #8
 80058e6:	4618      	mov	r0, r3
 80058e8:	f7ff f9dc 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80058f0:	f001 be8f 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80058f4:	4b54      	ldr	r3, [pc, #336]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 0302 	and.w	r3, r3, #2
 80058fc:	2b02      	cmp	r3, #2
 80058fe:	d10c      	bne.n	800591a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8005900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005902:	2b18      	cmp	r3, #24
 8005904:	d109      	bne.n	800591a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005906:	4b50      	ldr	r3, [pc, #320]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	08db      	lsrs	r3, r3, #3
 800590c:	f003 0303 	and.w	r3, r3, #3
 8005910:	4a4e      	ldr	r2, [pc, #312]	@ (8005a4c <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8005912:	fa22 f303 	lsr.w	r3, r2, r3
 8005916:	637b      	str	r3, [r7, #52]	@ 0x34
 8005918:	e01e      	b.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800591a:	4b4b      	ldr	r3, [pc, #300]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005922:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005926:	d105      	bne.n	8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800592a:	2b20      	cmp	r3, #32
 800592c:	d102      	bne.n	8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 800592e:	4b48      	ldr	r3, [pc, #288]	@ (8005a50 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005930:	637b      	str	r3, [r7, #52]	@ 0x34
 8005932:	e011      	b.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8005934:	4b44      	ldr	r3, [pc, #272]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005936:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800593a:	f003 0302 	and.w	r3, r3, #2
 800593e:	2b02      	cmp	r3, #2
 8005940:	d106      	bne.n	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8005942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005944:	2b28      	cmp	r3, #40	@ 0x28
 8005946:	d103      	bne.n	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8005948:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800594c:	637b      	str	r3, [r7, #52]	@ 0x34
 800594e:	e003      	b.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8005950:	2300      	movs	r3, #0
 8005952:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005954:	f001 be5d 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005958:	f001 be5b 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800595c:	4b3a      	ldr	r3, [pc, #232]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800595e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005962:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005966:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8005968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596a:	2b00      	cmp	r3, #0
 800596c:	d104      	bne.n	8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800596e:	f7fc fef5 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8005972:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8005974:	f001 be4d 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8005978:	4b33      	ldr	r3, [pc, #204]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005980:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005984:	d10a      	bne.n	800599c <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8005986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005988:	2b40      	cmp	r3, #64	@ 0x40
 800598a:	d107      	bne.n	800599c <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800598c:	f107 0314 	add.w	r3, r7, #20
 8005990:	4618      	mov	r0, r3
 8005992:	f7ff f81b 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005996:	69bb      	ldr	r3, [r7, #24]
 8005998:	637b      	str	r3, [r7, #52]	@ 0x34
 800599a:	e045      	b.n	8005a28 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 800599c:	4b2a      	ldr	r3, [pc, #168]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059a8:	d10a      	bne.n	80059c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 80059aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ac:	2b80      	cmp	r3, #128	@ 0x80
 80059ae:	d107      	bne.n	80059c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80059b0:	f107 0308 	add.w	r3, r7, #8
 80059b4:	4618      	mov	r0, r3
 80059b6:	f7ff f975 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80059be:	e033      	b.n	8005a28 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80059c0:	4b21      	ldr	r3, [pc, #132]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 0302 	and.w	r3, r3, #2
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d10c      	bne.n	80059e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 80059cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80059d0:	d109      	bne.n	80059e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80059d2:	4b1d      	ldr	r3, [pc, #116]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	08db      	lsrs	r3, r3, #3
 80059d8:	f003 0303 	and.w	r3, r3, #3
 80059dc:	4a1b      	ldr	r2, [pc, #108]	@ (8005a4c <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80059de:	fa22 f303 	lsr.w	r3, r2, r3
 80059e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80059e4:	e020      	b.n	8005a28 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80059e6:	4b18      	ldr	r3, [pc, #96]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059f2:	d106      	bne.n	8005a02 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80059f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059fa:	d102      	bne.n	8005a02 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 80059fc:	4b14      	ldr	r3, [pc, #80]	@ (8005a50 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80059fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a00:	e012      	b.n	8005a28 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8005a02:	4b11      	ldr	r3, [pc, #68]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005a04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a08:	f003 0302 	and.w	r3, r3, #2
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d107      	bne.n	8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8005a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a12:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8005a16:	d103      	bne.n	8005a20 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8005a18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a1e:	e003      	b.n	8005a28 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005a24:	f001 bdf5 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005a28:	f001 bdf3 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8005a2c:	4b06      	ldr	r3, [pc, #24]	@ (8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005a2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005a32:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8005a36:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8005a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d10a      	bne.n	8005a54 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005a3e:	f7fc fe8d 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8005a42:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8005a44:	f001 bde5 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005a48:	44020c00 	.word	0x44020c00
 8005a4c:	03d09000 	.word	0x03d09000
 8005a50:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8005a54:	4ba0      	ldr	r3, [pc, #640]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a60:	d10b      	bne.n	8005a7a <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8005a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a68:	d107      	bne.n	8005a7a <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a6a:	f107 0314 	add.w	r3, r7, #20
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7fe ffac 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005a74:	69bb      	ldr	r3, [r7, #24]
 8005a76:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a78:	e047      	b.n	8005b0a <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 8005a7a:	4b97      	ldr	r3, [pc, #604]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a86:	d10b      	bne.n	8005aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8005a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a8e:	d107      	bne.n	8005aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a90:	f107 0308 	add.w	r3, r7, #8
 8005a94:	4618      	mov	r0, r3
 8005a96:	f7ff f905 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a9e:	e034      	b.n	8005b0a <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8005aa0:	4b8d      	ldr	r3, [pc, #564]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0302 	and.w	r3, r3, #2
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d10d      	bne.n	8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8005aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aae:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005ab2:	d109      	bne.n	8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005ab4:	4b88      	ldr	r3, [pc, #544]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	08db      	lsrs	r3, r3, #3
 8005aba:	f003 0303 	and.w	r3, r3, #3
 8005abe:	4a87      	ldr	r2, [pc, #540]	@ (8005cdc <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ac4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ac6:	e020      	b.n	8005b0a <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 8005ac8:	4b83      	ldr	r3, [pc, #524]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ad0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ad4:	d106      	bne.n	8005ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8005ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005adc:	d102      	bne.n	8005ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 8005ade:	4b80      	ldr	r3, [pc, #512]	@ (8005ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005ae0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ae2:	e012      	b.n	8005b0a <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8005ae4:	4b7c      	ldr	r3, [pc, #496]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005ae6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005aea:	f003 0302 	and.w	r3, r3, #2
 8005aee:	2b02      	cmp	r3, #2
 8005af0:	d107      	bne.n	8005b02 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8005af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005af8:	d103      	bne.n	8005b02 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 8005afa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005afe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b00:	e003      	b.n	8005b0a <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 8005b02:	2300      	movs	r3, #0
 8005b04:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b06:	f001 bd84 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005b0a:	f001 bd82 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8005b0e:	4b72      	ldr	r3, [pc, #456]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005b10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005b14:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005b18:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8005b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d104      	bne.n	8005b2a <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005b20:	f7fc fe1c 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8005b24:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8005b26:	f001 bd74 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 8005b2a:	4b6b      	ldr	r3, [pc, #428]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b36:	d10b      	bne.n	8005b50 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8005b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b3e:	d107      	bne.n	8005b50 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b40:	f107 0314 	add.w	r3, r7, #20
 8005b44:	4618      	mov	r0, r3
 8005b46:	f7fe ff41 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b4e:	e047      	b.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8005b50:	4b61      	ldr	r3, [pc, #388]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b5c:	d10b      	bne.n	8005b76 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8005b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b64:	d107      	bne.n	8005b76 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005b66:	f107 0308 	add.w	r3, r7, #8
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f7ff f89a 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b74:	e034      	b.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8005b76:	4b58      	ldr	r3, [pc, #352]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0302 	and.w	r3, r3, #2
 8005b7e:	2b02      	cmp	r3, #2
 8005b80:	d10d      	bne.n	8005b9e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8005b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b88:	d109      	bne.n	8005b9e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005b8a:	4b53      	ldr	r3, [pc, #332]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	08db      	lsrs	r3, r3, #3
 8005b90:	f003 0303 	and.w	r3, r3, #3
 8005b94:	4a51      	ldr	r2, [pc, #324]	@ (8005cdc <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005b96:	fa22 f303 	lsr.w	r3, r2, r3
 8005b9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b9c:	e020      	b.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8005b9e:	4b4e      	ldr	r3, [pc, #312]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ba6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005baa:	d106      	bne.n	8005bba <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8005bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005bb2:	d102      	bne.n	8005bba <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8005bb4:	4b4a      	ldr	r3, [pc, #296]	@ (8005ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005bb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bb8:	e012      	b.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8005bba:	4b47      	ldr	r3, [pc, #284]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005bbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bc0:	f003 0302 	and.w	r3, r3, #2
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d107      	bne.n	8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 8005bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bca:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005bce:	d103      	bne.n	8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8005bd0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bd6:	e003      	b.n	8005be0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005bdc:	f001 bd19 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005be0:	f001 bd17 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8005be4:	4b3c      	ldr	r3, [pc, #240]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005be6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005bea:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8005bee:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8005bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d104      	bne.n	8005c00 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005bf6:	f7fc fdb1 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8005bfa:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 8005bfc:	f001 bd09 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 8005c00:	4b35      	ldr	r3, [pc, #212]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c0c:	d10b      	bne.n	8005c26 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8005c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c14:	d107      	bne.n	8005c26 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c16:	f107 0314 	add.w	r3, r7, #20
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f7fe fed6 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005c20:	69bb      	ldr	r3, [r7, #24]
 8005c22:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c24:	e047      	b.n	8005cb6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8005c26:	4b2c      	ldr	r3, [pc, #176]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c32:	d10b      	bne.n	8005c4c <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8005c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c3a:	d107      	bne.n	8005c4c <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c3c:	f107 0308 	add.w	r3, r7, #8
 8005c40:	4618      	mov	r0, r3
 8005c42:	f7ff f82f 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c4a:	e034      	b.n	8005cb6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8005c4c:	4b22      	ldr	r3, [pc, #136]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0302 	and.w	r3, r3, #2
 8005c54:	2b02      	cmp	r3, #2
 8005c56:	d10d      	bne.n	8005c74 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8005c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005c5e:	d109      	bne.n	8005c74 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005c60:	4b1d      	ldr	r3, [pc, #116]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	08db      	lsrs	r3, r3, #3
 8005c66:	f003 0303 	and.w	r3, r3, #3
 8005c6a:	4a1c      	ldr	r2, [pc, #112]	@ (8005cdc <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c70:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c72:	e020      	b.n	8005cb6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8005c74:	4b18      	ldr	r3, [pc, #96]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c80:	d106      	bne.n	8005c90 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8005c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c88:	d102      	bne.n	8005c90 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 8005c8a:	4b15      	ldr	r3, [pc, #84]	@ (8005ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8005c8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c8e:	e012      	b.n	8005cb6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8005c90:	4b11      	ldr	r3, [pc, #68]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005c92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c96:	f003 0302 	and.w	r3, r3, #2
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d107      	bne.n	8005cae <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8005c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca0:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005ca4:	d103      	bne.n	8005cae <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8005ca6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005caa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cac:	e003      	b.n	8005cb6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005cb2:	f001 bcae 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005cb6:	f001 bcac 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 8005cba:	4b07      	ldr	r3, [pc, #28]	@ (8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005cbc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005cc0:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8005cc4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 8005cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d10b      	bne.n	8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005ccc:	f7fc fd46 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8005cd0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8005cd2:	f001 bc9e 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005cd6:	bf00      	nop
 8005cd8:	44020c00 	.word	0x44020c00
 8005cdc:	03d09000 	.word	0x03d09000
 8005ce0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8005ce4:	4ba0      	ldr	r3, [pc, #640]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cf0:	d10b      	bne.n	8005d0a <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 8005cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005cf8:	d107      	bne.n	8005d0a <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005cfa:	f107 0314 	add.w	r3, r7, #20
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7fe fe64 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d08:	e047      	b.n	8005d9a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 8005d0a:	4b97      	ldr	r3, [pc, #604]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d16:	d10b      	bne.n	8005d30 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8005d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005d1e:	d107      	bne.n	8005d30 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d20:	f107 0308 	add.w	r3, r7, #8
 8005d24:	4618      	mov	r0, r3
 8005d26:	f7fe ffbd 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d2e:	e034      	b.n	8005d9a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8005d30:	4b8d      	ldr	r3, [pc, #564]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0302 	and.w	r3, r3, #2
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d10d      	bne.n	8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 8005d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d3e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005d42:	d109      	bne.n	8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005d44:	4b88      	ldr	r3, [pc, #544]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	08db      	lsrs	r3, r3, #3
 8005d4a:	f003 0303 	and.w	r3, r3, #3
 8005d4e:	4a87      	ldr	r2, [pc, #540]	@ (8005f6c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8005d50:	fa22 f303 	lsr.w	r3, r2, r3
 8005d54:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d56:	e020      	b.n	8005d9a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8005d58:	4b83      	ldr	r3, [pc, #524]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d64:	d106      	bne.n	8005d74 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8005d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d68:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d6c:	d102      	bne.n	8005d74 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8005d6e:	4b80      	ldr	r3, [pc, #512]	@ (8005f70 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8005d70:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d72:	e012      	b.n	8005d9a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8005d74:	4b7c      	ldr	r3, [pc, #496]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005d76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d7a:	f003 0302 	and.w	r3, r3, #2
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d107      	bne.n	8005d92 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8005d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d84:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005d88:	d103      	bne.n	8005d92 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 8005d8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d90:	e003      	b.n	8005d9a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8005d92:	2300      	movs	r3, #0
 8005d94:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d96:	f001 bc3c 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005d9a:	f001 bc3a 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8005d9e:	4b72      	ldr	r3, [pc, #456]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005da0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005da4:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005da8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 8005daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d104      	bne.n	8005dba <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005db0:	f7fc fcd4 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8005db4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 8005db6:	f001 bc2c 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 8005dba:	4b6b      	ldr	r3, [pc, #428]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dc2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005dc6:	d10b      	bne.n	8005de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8005dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005dce:	d107      	bne.n	8005de0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005dd0:	f107 0314 	add.w	r3, r7, #20
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f7fe fdf9 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dde:	e047      	b.n	8005e70 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8005de0:	4b61      	ldr	r3, [pc, #388]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005de8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dec:	d10b      	bne.n	8005e06 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 8005dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005df4:	d107      	bne.n	8005e06 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005df6:	f107 0308 	add.w	r3, r7, #8
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7fe ff52 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e04:	e034      	b.n	8005e70 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 8005e06:	4b58      	ldr	r3, [pc, #352]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b02      	cmp	r3, #2
 8005e10:	d10d      	bne.n	8005e2e <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8005e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e14:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005e18:	d109      	bne.n	8005e2e <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005e1a:	4b53      	ldr	r3, [pc, #332]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	08db      	lsrs	r3, r3, #3
 8005e20:	f003 0303 	and.w	r3, r3, #3
 8005e24:	4a51      	ldr	r2, [pc, #324]	@ (8005f6c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8005e26:	fa22 f303 	lsr.w	r3, r2, r3
 8005e2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e2c:	e020      	b.n	8005e70 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8005e2e:	4b4e      	ldr	r3, [pc, #312]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e36:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e3a:	d106      	bne.n	8005e4a <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8005e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e3e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005e42:	d102      	bne.n	8005e4a <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8005e44:	4b4a      	ldr	r3, [pc, #296]	@ (8005f70 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8005e46:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e48:	e012      	b.n	8005e70 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8005e4a:	4b47      	ldr	r3, [pc, #284]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005e4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e50:	f003 0302 	and.w	r3, r3, #2
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d107      	bne.n	8005e68 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8005e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005e5e:	d103      	bne.n	8005e68 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8005e60:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e64:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e66:	e003      	b.n	8005e70 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e6c:	f001 bbd1 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005e70:	f001 bbcf 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8005e74:	4b3c      	ldr	r3, [pc, #240]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005e76:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005e7a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005e7e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8005e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d104      	bne.n	8005e90 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005e86:	f7fc fc69 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8005e8a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8005e8c:	f001 bbc1 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8005e90:	4b35      	ldr	r3, [pc, #212]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e9c:	d10b      	bne.n	8005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8005e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ea4:	d107      	bne.n	8005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ea6:	f107 0314 	add.w	r3, r7, #20
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f7fe fd8e 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005eb4:	e047      	b.n	8005f46 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8005eb6:	4b2c      	ldr	r3, [pc, #176]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ebe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ec2:	d10b      	bne.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8005ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005eca:	d107      	bne.n	8005edc <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ecc:	f107 0308 	add.w	r3, r7, #8
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7fe fee7 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005eda:	e034      	b.n	8005f46 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8005edc:	4b22      	ldr	r3, [pc, #136]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0302 	and.w	r3, r3, #2
 8005ee4:	2b02      	cmp	r3, #2
 8005ee6:	d10d      	bne.n	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8005ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005eee:	d109      	bne.n	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	08db      	lsrs	r3, r3, #3
 8005ef6:	f003 0303 	and.w	r3, r3, #3
 8005efa:	4a1c      	ldr	r2, [pc, #112]	@ (8005f6c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8005efc:	fa22 f303 	lsr.w	r3, r2, r3
 8005f00:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f02:	e020      	b.n	8005f46 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8005f04:	4b18      	ldr	r3, [pc, #96]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f10:	d106      	bne.n	8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8005f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f14:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005f18:	d102      	bne.n	8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8005f1a:	4b15      	ldr	r3, [pc, #84]	@ (8005f70 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8005f1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f1e:	e012      	b.n	8005f46 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8005f20:	4b11      	ldr	r3, [pc, #68]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005f22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f26:	f003 0302 	and.w	r3, r3, #2
 8005f2a:	2b02      	cmp	r3, #2
 8005f2c:	d107      	bne.n	8005f3e <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8005f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f30:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005f34:	d103      	bne.n	8005f3e <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8005f36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f3c:	e003      	b.n	8005f46 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f42:	f001 bb66 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005f46:	f001 bb64 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8005f4a:	4b07      	ldr	r3, [pc, #28]	@ (8005f68 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005f4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005f50:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8005f54:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8005f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d10b      	bne.n	8005f74 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005f5c:	f7fc fbfe 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8005f60:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8005f62:	f001 bb56 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005f66:	bf00      	nop
 8005f68:	44020c00 	.word	0x44020c00
 8005f6c:	03d09000 	.word	0x03d09000
 8005f70:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8005f74:	4ba1      	ldr	r3, [pc, #644]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f80:	d10b      	bne.n	8005f9a <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8005f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f88:	d107      	bne.n	8005f9a <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f8a:	f107 0314 	add.w	r3, r7, #20
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7fe fd1c 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005f94:	69bb      	ldr	r3, [r7, #24]
 8005f96:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f98:	e047      	b.n	800602a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8005f9a:	4b98      	ldr	r3, [pc, #608]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fa6:	d10b      	bne.n	8005fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8005fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005faa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fae:	d107      	bne.n	8005fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005fb0:	f107 0308 	add.w	r3, r7, #8
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f7fe fe75 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fbe:	e034      	b.n	800602a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8005fc0:	4b8e      	ldr	r3, [pc, #568]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0302 	and.w	r3, r3, #2
 8005fc8:	2b02      	cmp	r3, #2
 8005fca:	d10d      	bne.n	8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8005fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fce:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005fd2:	d109      	bne.n	8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005fd4:	4b89      	ldr	r3, [pc, #548]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	08db      	lsrs	r3, r3, #3
 8005fda:	f003 0303 	and.w	r3, r3, #3
 8005fde:	4a88      	ldr	r2, [pc, #544]	@ (8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8005fe0:	fa22 f303 	lsr.w	r3, r2, r3
 8005fe4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fe6:	e020      	b.n	800602a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8005fe8:	4b84      	ldr	r3, [pc, #528]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ff4:	d106      	bne.n	8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8005ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ffc:	d102      	bne.n	8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8005ffe:	4b81      	ldr	r3, [pc, #516]	@ (8006204 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8006000:	637b      	str	r3, [r7, #52]	@ 0x34
 8006002:	e012      	b.n	800602a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8006004:	4b7d      	ldr	r3, [pc, #500]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006006:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	2b02      	cmp	r3, #2
 8006010:	d107      	bne.n	8006022 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8006012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006014:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8006018:	d103      	bne.n	8006022 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 800601a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800601e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006020:	e003      	b.n	800602a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8006022:	2300      	movs	r3, #0
 8006024:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006026:	f001 baf4 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800602a:	f001 baf2 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 800602e:	4b73      	ldr	r3, [pc, #460]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006030:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006034:	f003 0307 	and.w	r3, r3, #7
 8006038:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 800603a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603c:	2b00      	cmp	r3, #0
 800603e:	d104      	bne.n	800604a <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006040:	f7fc fb8c 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8006044:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8006046:	f001 bae4 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 800604a:	4b6c      	ldr	r3, [pc, #432]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006052:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006056:	d10a      	bne.n	800606e <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8006058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800605a:	2b01      	cmp	r3, #1
 800605c:	d107      	bne.n	800606e <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800605e:	f107 0314 	add.w	r3, r7, #20
 8006062:	4618      	mov	r0, r3
 8006064:	f7fe fcb2 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	637b      	str	r3, [r7, #52]	@ 0x34
 800606c:	e043      	b.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 800606e:	4b63      	ldr	r3, [pc, #396]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006076:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800607a:	d10a      	bne.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 800607c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800607e:	2b02      	cmp	r3, #2
 8006080:	d107      	bne.n	8006092 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006082:	f107 0308 	add.w	r3, r7, #8
 8006086:	4618      	mov	r0, r3
 8006088:	f7fe fe0c 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006090:	e031      	b.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8006092:	4b5a      	ldr	r3, [pc, #360]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 0302 	and.w	r3, r3, #2
 800609a:	2b02      	cmp	r3, #2
 800609c:	d10c      	bne.n	80060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 800609e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a0:	2b03      	cmp	r3, #3
 80060a2:	d109      	bne.n	80060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80060a4:	4b55      	ldr	r3, [pc, #340]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	08db      	lsrs	r3, r3, #3
 80060aa:	f003 0303 	and.w	r3, r3, #3
 80060ae:	4a54      	ldr	r2, [pc, #336]	@ (8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 80060b0:	fa22 f303 	lsr.w	r3, r2, r3
 80060b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80060b6:	e01e      	b.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 80060b8:	4b50      	ldr	r3, [pc, #320]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060c4:	d105      	bne.n	80060d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 80060c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c8:	2b04      	cmp	r3, #4
 80060ca:	d102      	bne.n	80060d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 80060cc:	4b4d      	ldr	r3, [pc, #308]	@ (8006204 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80060ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80060d0:	e011      	b.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 80060d2:	4b4a      	ldr	r3, [pc, #296]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80060d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060d8:	f003 0302 	and.w	r3, r3, #2
 80060dc:	2b02      	cmp	r3, #2
 80060de:	d106      	bne.n	80060ee <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 80060e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e2:	2b05      	cmp	r3, #5
 80060e4:	d103      	bne.n	80060ee <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 80060e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ec:	e003      	b.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 80060ee:	2300      	movs	r3, #0
 80060f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80060f2:	f001 ba8e 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80060f6:	f001 ba8c 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 80060fa:	4b40      	ldr	r3, [pc, #256]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80060fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006100:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006104:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8006106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006108:	2b00      	cmp	r3, #0
 800610a:	d104      	bne.n	8006116 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800610c:	f7fc fb26 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8006110:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8006112:	f001 ba7e 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8006116:	4b39      	ldr	r3, [pc, #228]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800611e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006122:	d10a      	bne.n	800613a <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8006124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006126:	2b10      	cmp	r3, #16
 8006128:	d107      	bne.n	800613a <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800612a:	f107 0314 	add.w	r3, r7, #20
 800612e:	4618      	mov	r0, r3
 8006130:	f7fe fc4c 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006134:	69bb      	ldr	r3, [r7, #24]
 8006136:	637b      	str	r3, [r7, #52]	@ 0x34
 8006138:	e043      	b.n	80061c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 800613a:	4b30      	ldr	r3, [pc, #192]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006142:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006146:	d10a      	bne.n	800615e <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8006148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800614a:	2b20      	cmp	r3, #32
 800614c:	d107      	bne.n	800615e <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800614e:	f107 0308 	add.w	r3, r7, #8
 8006152:	4618      	mov	r0, r3
 8006154:	f7fe fda6 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	637b      	str	r3, [r7, #52]	@ 0x34
 800615c:	e031      	b.n	80061c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800615e:	4b27      	ldr	r3, [pc, #156]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 0302 	and.w	r3, r3, #2
 8006166:	2b02      	cmp	r3, #2
 8006168:	d10c      	bne.n	8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 800616a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800616c:	2b30      	cmp	r3, #48	@ 0x30
 800616e:	d109      	bne.n	8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006170:	4b22      	ldr	r3, [pc, #136]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	08db      	lsrs	r3, r3, #3
 8006176:	f003 0303 	and.w	r3, r3, #3
 800617a:	4a21      	ldr	r2, [pc, #132]	@ (8006200 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 800617c:	fa22 f303 	lsr.w	r3, r2, r3
 8006180:	637b      	str	r3, [r7, #52]	@ 0x34
 8006182:	e01e      	b.n	80061c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8006184:	4b1d      	ldr	r3, [pc, #116]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800618c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006190:	d105      	bne.n	800619e <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8006192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006194:	2b40      	cmp	r3, #64	@ 0x40
 8006196:	d102      	bne.n	800619e <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8006198:	4b1a      	ldr	r3, [pc, #104]	@ (8006204 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800619a:	637b      	str	r3, [r7, #52]	@ 0x34
 800619c:	e011      	b.n	80061c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800619e:	4b17      	ldr	r3, [pc, #92]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80061a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061a4:	f003 0302 	and.w	r3, r3, #2
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d106      	bne.n	80061ba <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 80061ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ae:	2b50      	cmp	r3, #80	@ 0x50
 80061b0:	d103      	bne.n	80061ba <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 80061b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80061b8:	e003      	b.n	80061c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 80061ba:	2300      	movs	r3, #0
 80061bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80061be:	f001 ba28 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80061c2:	f001 ba26 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80061c6:	4b0d      	ldr	r3, [pc, #52]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80061c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80061cc:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80061d0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80061d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d104      	bne.n	80061e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80061d8:	f7fc faec 	bl	80027b4 <HAL_RCC_GetPCLK3Freq>
 80061dc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80061de:	f001 ba18 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 80061e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80061e8:	d10e      	bne.n	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061ea:	f107 0314 	add.w	r3, r7, #20
 80061ee:	4618      	mov	r0, r3
 80061f0:	f7fe fbec 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80061f8:	f001 ba0b 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80061fc:	44020c00 	.word	0x44020c00
 8006200:	03d09000 	.word	0x03d09000
 8006204:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8006208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800620e:	d108      	bne.n	8006222 <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006210:	f107 0308 	add.w	r3, r7, #8
 8006214:	4618      	mov	r0, r3
 8006216:	f7fe fd45 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800621e:	f001 b9f8 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006222:	4ba4      	ldr	r3, [pc, #656]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f003 0302 	and.w	r3, r3, #2
 800622a:	2b02      	cmp	r3, #2
 800622c:	d10d      	bne.n	800624a <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 800622e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006230:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006234:	d109      	bne.n	800624a <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006236:	4b9f      	ldr	r3, [pc, #636]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	08db      	lsrs	r3, r3, #3
 800623c:	f003 0303 	and.w	r3, r3, #3
 8006240:	4a9d      	ldr	r2, [pc, #628]	@ (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8006242:	fa22 f303 	lsr.w	r3, r2, r3
 8006246:	637b      	str	r3, [r7, #52]	@ 0x34
 8006248:	e020      	b.n	800628c <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800624a:	4b9a      	ldr	r3, [pc, #616]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006252:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006256:	d106      	bne.n	8006266 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8006258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800625e:	d102      	bne.n	8006266 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8006260:	4b96      	ldr	r3, [pc, #600]	@ (80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8006262:	637b      	str	r3, [r7, #52]	@ 0x34
 8006264:	e012      	b.n	800628c <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8006266:	4b93      	ldr	r3, [pc, #588]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006268:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800626c:	f003 0302 	and.w	r3, r3, #2
 8006270:	2b02      	cmp	r3, #2
 8006272:	d107      	bne.n	8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8006274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006276:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800627a:	d103      	bne.n	8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 800627c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006280:	637b      	str	r3, [r7, #52]	@ 0x34
 8006282:	e003      	b.n	800628c <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8006284:	2300      	movs	r3, #0
 8006286:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006288:	f001 b9c3 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800628c:	f001 b9c1 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8006290:	4b88      	ldr	r3, [pc, #544]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006292:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006296:	f003 0307 	and.w	r3, r3, #7
 800629a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800629c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d104      	bne.n	80062ac <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80062a2:	f7fc fa3f 	bl	8002724 <HAL_RCC_GetHCLKFreq>
 80062a6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80062a8:	f001 b9b3 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80062ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d104      	bne.n	80062bc <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 80062b2:	f7fc f90b 	bl	80024cc <HAL_RCC_GetSysClockFreq>
 80062b6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80062b8:	f001 b9ab 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 80062bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062be:	2b02      	cmp	r3, #2
 80062c0:	d108      	bne.n	80062d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062c2:	f107 0314 	add.w	r3, r7, #20
 80062c6:	4618      	mov	r0, r3
 80062c8:	f7fe fb80 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80062d0:	f001 b99f 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80062d4:	4b77      	ldr	r3, [pc, #476]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062e0:	d105      	bne.n	80062ee <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 80062e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e4:	2b03      	cmp	r3, #3
 80062e6:	d102      	bne.n	80062ee <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 80062e8:	4b75      	ldr	r3, [pc, #468]	@ (80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 80062ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80062ec:	e023      	b.n	8006336 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80062ee:	4b71      	ldr	r3, [pc, #452]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	2b02      	cmp	r3, #2
 80062f8:	d10c      	bne.n	8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 80062fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062fc:	2b04      	cmp	r3, #4
 80062fe:	d109      	bne.n	8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006300:	4b6c      	ldr	r3, [pc, #432]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	08db      	lsrs	r3, r3, #3
 8006306:	f003 0303 	and.w	r3, r3, #3
 800630a:	4a6b      	ldr	r2, [pc, #428]	@ (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 800630c:	fa22 f303 	lsr.w	r3, r2, r3
 8006310:	637b      	str	r3, [r7, #52]	@ 0x34
 8006312:	e010      	b.n	8006336 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8006314:	4b67      	ldr	r3, [pc, #412]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800631c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006320:	d105      	bne.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8006322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006324:	2b05      	cmp	r3, #5
 8006326:	d102      	bne.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8006328:	4b64      	ldr	r3, [pc, #400]	@ (80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 800632a:	637b      	str	r3, [r7, #52]	@ 0x34
 800632c:	e003      	b.n	8006336 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 800632e:	2300      	movs	r3, #0
 8006330:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006332:	f001 b96e 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006336:	f001 b96c 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800633a:	4b5e      	ldr	r3, [pc, #376]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800633c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006340:	f003 0308 	and.w	r3, r3, #8
 8006344:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8006346:	4b5b      	ldr	r3, [pc, #364]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006348:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800634c:	f003 0302 	and.w	r3, r3, #2
 8006350:	2b02      	cmp	r3, #2
 8006352:	d106      	bne.n	8006362 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8006354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006356:	2b00      	cmp	r3, #0
 8006358:	d103      	bne.n	8006362 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 800635a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800635e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006360:	e012      	b.n	8006388 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8006362:	4b54      	ldr	r3, [pc, #336]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006364:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006368:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800636c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006370:	d106      	bne.n	8006380 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8006372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006374:	2b08      	cmp	r3, #8
 8006376:	d103      	bne.n	8006380 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8006378:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800637c:	637b      	str	r3, [r7, #52]	@ 0x34
 800637e:	e003      	b.n	8006388 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8006380:	2300      	movs	r3, #0
 8006382:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8006384:	f001 b945 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006388:	f001 b943 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800638c:	4b49      	ldr	r3, [pc, #292]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800638e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006392:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006396:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639a:	2b00      	cmp	r3, #0
 800639c:	d104      	bne.n	80063a8 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800639e:	f7fc f9dd 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 80063a2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80063a4:	f001 b935 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 80063a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063ae:	d108      	bne.n	80063c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063b0:	f107 0308 	add.w	r3, r7, #8
 80063b4:	4618      	mov	r0, r3
 80063b6:	f7fe fc75 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063be:	f001 b928 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80063c2:	4b3c      	ldr	r3, [pc, #240]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b02      	cmp	r3, #2
 80063cc:	d10d      	bne.n	80063ea <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 80063ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063d4:	d109      	bne.n	80063ea <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80063d6:	4b37      	ldr	r3, [pc, #220]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	08db      	lsrs	r3, r3, #3
 80063dc:	f003 0303 	and.w	r3, r3, #3
 80063e0:	4a35      	ldr	r2, [pc, #212]	@ (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80063e2:	fa22 f303 	lsr.w	r3, r2, r3
 80063e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80063e8:	e011      	b.n	800640e <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 80063ea:	4b32      	ldr	r3, [pc, #200]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80063f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063f6:	d106      	bne.n	8006406 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 80063f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80063fe:	d102      	bne.n	8006406 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8006400:	4b2e      	ldr	r3, [pc, #184]	@ (80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8006402:	637b      	str	r3, [r7, #52]	@ 0x34
 8006404:	e003      	b.n	800640e <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 8006406:	2300      	movs	r3, #0
 8006408:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800640a:	f001 b902 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800640e:	f001 b900 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006412:	4b28      	ldr	r3, [pc, #160]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006414:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006418:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800641c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800641e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006420:	2b00      	cmp	r3, #0
 8006422:	d104      	bne.n	800642e <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006424:	f7fc f99a 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8006428:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800642a:	f001 b8f2 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800642e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006430:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006434:	d108      	bne.n	8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006436:	f107 0308 	add.w	r3, r7, #8
 800643a:	4618      	mov	r0, r3
 800643c:	f7fe fc32 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006444:	f001 b8e5 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006448:	4b1a      	ldr	r3, [pc, #104]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0302 	and.w	r3, r3, #2
 8006450:	2b02      	cmp	r3, #2
 8006452:	d10d      	bne.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8006454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006456:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800645a:	d109      	bne.n	8006470 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800645c:	4b15      	ldr	r3, [pc, #84]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	08db      	lsrs	r3, r3, #3
 8006462:	f003 0303 	and.w	r3, r3, #3
 8006466:	4a14      	ldr	r2, [pc, #80]	@ (80064b8 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8006468:	fa22 f303 	lsr.w	r3, r2, r3
 800646c:	637b      	str	r3, [r7, #52]	@ 0x34
 800646e:	e011      	b.n	8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8006470:	4b10      	ldr	r3, [pc, #64]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006478:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800647c:	d106      	bne.n	800648c <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 800647e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006480:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006484:	d102      	bne.n	800648c <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8006486:	4b0d      	ldr	r3, [pc, #52]	@ (80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8006488:	637b      	str	r3, [r7, #52]	@ 0x34
 800648a:	e003      	b.n	8006494 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 800648c:	2300      	movs	r3, #0
 800648e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006490:	f001 b8bf 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006494:	f001 b8bd 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006498:	4b06      	ldr	r3, [pc, #24]	@ (80064b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800649a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800649e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80064a2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 80064a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d10c      	bne.n	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80064aa:	f7fc f983 	bl	80027b4 <HAL_RCC_GetPCLK3Freq>
 80064ae:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 80064b0:	f001 b8af 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80064b4:	44020c00 	.word	0x44020c00
 80064b8:	03d09000 	.word	0x03d09000
 80064bc:	003d0900 	.word	0x003d0900
 80064c0:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 80064c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064ca:	d108      	bne.n	80064de <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064cc:	f107 0308 	add.w	r3, r7, #8
 80064d0:	4618      	mov	r0, r3
 80064d2:	f7fe fbe7 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80064da:	f001 b89a 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 80064de:	4b9f      	ldr	r3, [pc, #636]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 0302 	and.w	r3, r3, #2
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d10d      	bne.n	8006506 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 80064ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80064f0:	d109      	bne.n	8006506 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80064f2:	4b9a      	ldr	r3, [pc, #616]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	08db      	lsrs	r3, r3, #3
 80064f8:	f003 0303 	and.w	r3, r3, #3
 80064fc:	4a98      	ldr	r2, [pc, #608]	@ (8006760 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80064fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006502:	637b      	str	r3, [r7, #52]	@ 0x34
 8006504:	e011      	b.n	800652a <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8006506:	4b95      	ldr	r3, [pc, #596]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800650e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006512:	d106      	bne.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 8006514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006516:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800651a:	d102      	bne.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 800651c:	4b91      	ldr	r3, [pc, #580]	@ (8006764 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800651e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006520:	e003      	b.n	800652a <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 8006522:	2300      	movs	r3, #0
 8006524:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006526:	f001 b874 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800652a:	f001 b872 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800652e:	4b8b      	ldr	r3, [pc, #556]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006530:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006534:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8006538:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800653a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800653c:	2b00      	cmp	r3, #0
 800653e:	d104      	bne.n	800654a <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006540:	f7fc f938 	bl	80027b4 <HAL_RCC_GetPCLK3Freq>
 8006544:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 8006546:	f001 b864 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800654a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800654c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006550:	d108      	bne.n	8006564 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006552:	f107 0308 	add.w	r3, r7, #8
 8006556:	4618      	mov	r0, r3
 8006558:	f7fe fba4 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006560:	f001 b857 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8006564:	4b7d      	ldr	r3, [pc, #500]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 0302 	and.w	r3, r3, #2
 800656c:	2b02      	cmp	r3, #2
 800656e:	d10d      	bne.n	800658c <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8006570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006572:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006576:	d109      	bne.n	800658c <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006578:	4b78      	ldr	r3, [pc, #480]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	08db      	lsrs	r3, r3, #3
 800657e:	f003 0303 	and.w	r3, r3, #3
 8006582:	4a77      	ldr	r2, [pc, #476]	@ (8006760 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8006584:	fa22 f303 	lsr.w	r3, r2, r3
 8006588:	637b      	str	r3, [r7, #52]	@ 0x34
 800658a:	e011      	b.n	80065b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800658c:	4b73      	ldr	r3, [pc, #460]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006598:	d106      	bne.n	80065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 800659a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800659c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80065a0:	d102      	bne.n	80065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 80065a2:	4b70      	ldr	r3, [pc, #448]	@ (8006764 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 80065a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80065a6:	e003      	b.n	80065b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 80065a8:	2300      	movs	r3, #0
 80065aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80065ac:	f001 b831 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80065b0:	f001 b82f 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80065b4:	4b69      	ldr	r3, [pc, #420]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80065b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80065ba:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80065be:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80065c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d104      	bne.n	80065d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80065c6:	f7fc f8c9 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 80065ca:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80065cc:	f001 b821 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 80065d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065d6:	d108      	bne.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065d8:	f107 0308 	add.w	r3, r7, #8
 80065dc:	4618      	mov	r0, r3
 80065de:	f7fe fb61 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80065e6:	f001 b814 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 80065ea:	4b5c      	ldr	r3, [pc, #368]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f003 0302 	and.w	r3, r3, #2
 80065f2:	2b02      	cmp	r3, #2
 80065f4:	d10e      	bne.n	8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 80065f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80065fc:	d10a      	bne.n	8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80065fe:	4b57      	ldr	r3, [pc, #348]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	08db      	lsrs	r3, r3, #3
 8006604:	f003 0303 	and.w	r3, r3, #3
 8006608:	4a55      	ldr	r2, [pc, #340]	@ (8006760 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 800660a:	fa22 f303 	lsr.w	r3, r2, r3
 800660e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006610:	f000 bfff 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8006614:	2300      	movs	r3, #0
 8006616:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006618:	f000 bffb 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800661c:	4b4f      	ldr	r3, [pc, #316]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800661e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006622:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006626:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800662a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800662e:	d056      	beq.n	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8006630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006632:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006636:	f200 808b 	bhi.w	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800663a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800663c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006640:	d03e      	beq.n	80066c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 8006642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006644:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006648:	f200 8082 	bhi.w	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800664c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800664e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006652:	d027      	beq.n	80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8006654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006656:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800665a:	d879      	bhi.n	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800665c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800665e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006662:	d017      	beq.n	8006694 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8006664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006666:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800666a:	d871      	bhi.n	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800666c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666e:	2b00      	cmp	r3, #0
 8006670:	d004      	beq.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 8006672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006674:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006678:	d004      	beq.n	8006684 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800667a:	e069      	b.n	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800667c:	f7fc f89a 	bl	80027b4 <HAL_RCC_GetPCLK3Freq>
 8006680:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8006682:	e068      	b.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006684:	f107 0314 	add.w	r3, r7, #20
 8006688:	4618      	mov	r0, r3
 800668a:	f7fe f99f 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006692:	e060      	b.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006694:	f107 0308 	add.w	r3, r7, #8
 8006698:	4618      	mov	r0, r3
 800669a:	f7fe fb03 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80066a2:	e058      	b.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80066a4:	4b2d      	ldr	r3, [pc, #180]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80066a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066aa:	f003 0302 	and.w	r3, r3, #2
 80066ae:	2b02      	cmp	r3, #2
 80066b0:	d103      	bne.n	80066ba <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 80066b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066b6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80066b8:	e04d      	b.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80066ba:	2300      	movs	r3, #0
 80066bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80066be:	e04a      	b.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80066c0:	4b26      	ldr	r3, [pc, #152]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80066c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066ce:	d103      	bne.n	80066d8 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 80066d0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80066d4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80066d6:	e03e      	b.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80066d8:	2300      	movs	r3, #0
 80066da:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80066dc:	e03b      	b.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80066de:	4b1f      	ldr	r3, [pc, #124]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80066e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80066e4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80066e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80066ea:	4b1c      	ldr	r3, [pc, #112]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f003 0302 	and.w	r3, r3, #2
 80066f2:	2b02      	cmp	r3, #2
 80066f4:	d10c      	bne.n	8006710 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 80066f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d109      	bne.n	8006710 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80066fc:	4b17      	ldr	r3, [pc, #92]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	08db      	lsrs	r3, r3, #3
 8006702:	f003 0303 	and.w	r3, r3, #3
 8006706:	4a16      	ldr	r2, [pc, #88]	@ (8006760 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8006708:	fa22 f303 	lsr.w	r3, r2, r3
 800670c:	637b      	str	r3, [r7, #52]	@ 0x34
 800670e:	e01e      	b.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006710:	4b12      	ldr	r3, [pc, #72]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006718:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800671c:	d106      	bne.n	800672c <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 800671e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006720:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006724:	d102      	bne.n	800672c <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006726:	4b0f      	ldr	r3, [pc, #60]	@ (8006764 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8006728:	637b      	str	r3, [r7, #52]	@ 0x34
 800672a:	e010      	b.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800672c:	4b0b      	ldr	r3, [pc, #44]	@ (800675c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006734:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006738:	d106      	bne.n	8006748 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 800673a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800673c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006740:	d102      	bne.n	8006748 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006742:	4b09      	ldr	r3, [pc, #36]	@ (8006768 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8006744:	637b      	str	r3, [r7, #52]	@ 0x34
 8006746:	e002      	b.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006748:	2300      	movs	r3, #0
 800674a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800674c:	e003      	b.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 800674e:	e002      	b.n	8006756 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8006750:	2300      	movs	r3, #0
 8006752:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006754:	bf00      	nop
          }
        }
        break;
 8006756:	f000 bf5c 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800675a:	bf00      	nop
 800675c:	44020c00 	.word	0x44020c00
 8006760:	03d09000 	.word	0x03d09000
 8006764:	003d0900 	.word	0x003d0900
 8006768:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800676c:	4b9e      	ldr	r3, [pc, #632]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800676e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006772:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006776:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800677a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800677e:	d056      	beq.n	800682e <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8006780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006782:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006786:	f200 808b 	bhi.w	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800678a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006790:	d03e      	beq.n	8006810 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 8006792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006794:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006798:	f200 8082 	bhi.w	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800679c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80067a2:	d027      	beq.n	80067f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 80067a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80067aa:	d879      	bhi.n	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80067ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067b2:	d017      	beq.n	80067e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 80067b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067ba:	d871      	bhi.n	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80067bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d004      	beq.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 80067c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067c8:	d004      	beq.n	80067d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 80067ca:	e069      	b.n	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80067cc:	f7fb ffc6 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 80067d0:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80067d2:	e068      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067d4:	f107 0314 	add.w	r3, r7, #20
 80067d8:	4618      	mov	r0, r3
 80067da:	f7fe f8f7 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80067e2:	e060      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067e4:	f107 0308 	add.w	r3, r7, #8
 80067e8:	4618      	mov	r0, r3
 80067ea:	f7fe fa5b 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80067f2:	e058      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80067f4:	4b7c      	ldr	r3, [pc, #496]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80067f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b02      	cmp	r3, #2
 8006800:	d103      	bne.n	800680a <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 8006802:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006806:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006808:	e04d      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 800680a:	2300      	movs	r3, #0
 800680c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800680e:	e04a      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006810:	4b75      	ldr	r3, [pc, #468]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006812:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006816:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800681a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800681e:	d103      	bne.n	8006828 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 8006820:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006824:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006826:	e03e      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8006828:	2300      	movs	r3, #0
 800682a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800682c:	e03b      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800682e:	4b6e      	ldr	r3, [pc, #440]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006830:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006834:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006838:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800683a:	4b6b      	ldr	r3, [pc, #428]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 0302 	and.w	r3, r3, #2
 8006842:	2b02      	cmp	r3, #2
 8006844:	d10c      	bne.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 8006846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006848:	2b00      	cmp	r3, #0
 800684a:	d109      	bne.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800684c:	4b66      	ldr	r3, [pc, #408]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	08db      	lsrs	r3, r3, #3
 8006852:	f003 0303 	and.w	r3, r3, #3
 8006856:	4a65      	ldr	r2, [pc, #404]	@ (80069ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8006858:	fa22 f303 	lsr.w	r3, r2, r3
 800685c:	637b      	str	r3, [r7, #52]	@ 0x34
 800685e:	e01e      	b.n	800689e <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006860:	4b61      	ldr	r3, [pc, #388]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800686c:	d106      	bne.n	800687c <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 800686e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006870:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006874:	d102      	bne.n	800687c <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006876:	4b5e      	ldr	r3, [pc, #376]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8006878:	637b      	str	r3, [r7, #52]	@ 0x34
 800687a:	e010      	b.n	800689e <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800687c:	4b5a      	ldr	r3, [pc, #360]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006884:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006888:	d106      	bne.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800688a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800688c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006890:	d102      	bne.n	8006898 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006892:	4b58      	ldr	r3, [pc, #352]	@ (80069f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8006894:	637b      	str	r3, [r7, #52]	@ 0x34
 8006896:	e002      	b.n	800689e <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006898:	2300      	movs	r3, #0
 800689a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800689c:	e003      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 800689e:	e002      	b.n	80068a6 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 80068a0:	2300      	movs	r3, #0
 80068a2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80068a4:	bf00      	nop
          }
        }
        break;
 80068a6:	f000 beb4 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 80068aa:	4b4f      	ldr	r3, [pc, #316]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80068ac:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80068b0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80068b4:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80068b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068bc:	d056      	beq.n	800696c <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 80068be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068c4:	f200 808b 	bhi.w	80069de <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80068c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80068ce:	d03e      	beq.n	800694e <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 80068d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80068d6:	f200 8082 	bhi.w	80069de <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80068da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068dc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80068e0:	d027      	beq.n	8006932 <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 80068e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80068e8:	d879      	bhi.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80068ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068f0:	d017      	beq.n	8006922 <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 80068f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068f8:	d871      	bhi.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80068fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d004      	beq.n	800690a <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 8006900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006902:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006906:	d004      	beq.n	8006912 <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 8006908:	e069      	b.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800690a:	f7fb ff53 	bl	80027b4 <HAL_RCC_GetPCLK3Freq>
 800690e:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8006910:	e068      	b.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006912:	f107 0314 	add.w	r3, r7, #20
 8006916:	4618      	mov	r0, r3
 8006918:	f7fe f858 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006920:	e060      	b.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006922:	f107 0308 	add.w	r3, r7, #8
 8006926:	4618      	mov	r0, r3
 8006928:	f7fe f9bc 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006930:	e058      	b.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006932:	4b2d      	ldr	r3, [pc, #180]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006934:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006938:	f003 0302 	and.w	r3, r3, #2
 800693c:	2b02      	cmp	r3, #2
 800693e:	d103      	bne.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8006940:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006944:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006946:	e04d      	b.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8006948:	2300      	movs	r3, #0
 800694a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800694c:	e04a      	b.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800694e:	4b26      	ldr	r3, [pc, #152]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006950:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006954:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006958:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800695c:	d103      	bne.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800695e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006962:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006964:	e03e      	b.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8006966:	2300      	movs	r3, #0
 8006968:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800696a:	e03b      	b.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800696c:	4b1e      	ldr	r3, [pc, #120]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800696e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006972:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006976:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006978:	4b1b      	ldr	r3, [pc, #108]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f003 0302 	and.w	r3, r3, #2
 8006980:	2b02      	cmp	r3, #2
 8006982:	d10c      	bne.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8006984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006986:	2b00      	cmp	r3, #0
 8006988:	d109      	bne.n	800699e <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800698a:	4b17      	ldr	r3, [pc, #92]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	08db      	lsrs	r3, r3, #3
 8006990:	f003 0303 	and.w	r3, r3, #3
 8006994:	4a15      	ldr	r2, [pc, #84]	@ (80069ec <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8006996:	fa22 f303 	lsr.w	r3, r2, r3
 800699a:	637b      	str	r3, [r7, #52]	@ 0x34
 800699c:	e01e      	b.n	80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800699e:	4b12      	ldr	r3, [pc, #72]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069aa:	d106      	bne.n	80069ba <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 80069ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069b2:	d102      	bne.n	80069ba <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80069b4:	4b0e      	ldr	r3, [pc, #56]	@ (80069f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 80069b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80069b8:	e010      	b.n	80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80069ba:	4b0b      	ldr	r3, [pc, #44]	@ (80069e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069c6:	d106      	bne.n	80069d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 80069c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069ce:	d102      	bne.n	80069d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80069d0:	4b08      	ldr	r3, [pc, #32]	@ (80069f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80069d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80069d4:	e002      	b.n	80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80069d6:	2300      	movs	r3, #0
 80069d8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80069da:	e003      	b.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 80069dc:	e002      	b.n	80069e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 80069de:	2300      	movs	r3, #0
 80069e0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80069e2:	bf00      	nop
          }
        }
        break;
 80069e4:	f000 be15 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80069e8:	44020c00 	.word	0x44020c00
 80069ec:	03d09000 	.word	0x03d09000
 80069f0:	003d0900 	.word	0x003d0900
 80069f4:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 80069f8:	4b9e      	ldr	r3, [pc, #632]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80069fa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80069fe:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8006a02:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a06:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006a0a:	d056      	beq.n	8006aba <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8006a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a0e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006a12:	f200 808b 	bhi.w	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8006a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a1c:	d03e      	beq.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 8006a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a20:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a24:	f200 8082 	bhi.w	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8006a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a2a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006a2e:	d027      	beq.n	8006a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8006a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a32:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006a36:	d879      	bhi.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8006a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a3e:	d017      	beq.n	8006a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8006a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a42:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006a46:	d871      	bhi.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8006a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d004      	beq.n	8006a58 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 8006a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a50:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a54:	d004      	beq.n	8006a60 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8006a56:	e069      	b.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8006a58:	f7fb feac 	bl	80027b4 <HAL_RCC_GetPCLK3Freq>
 8006a5c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8006a5e:	e068      	b.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a60:	f107 0314 	add.w	r3, r7, #20
 8006a64:	4618      	mov	r0, r3
 8006a66:	f7fd ffb1 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a6e:	e060      	b.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a70:	f107 0308 	add.w	r3, r7, #8
 8006a74:	4618      	mov	r0, r3
 8006a76:	f7fe f915 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a7e:	e058      	b.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006a80:	4b7c      	ldr	r3, [pc, #496]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006a82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a86:	f003 0302 	and.w	r3, r3, #2
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d103      	bne.n	8006a96 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 8006a8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a92:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006a94:	e04d      	b.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8006a96:	2300      	movs	r3, #0
 8006a98:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a9a:	e04a      	b.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006a9c:	4b75      	ldr	r3, [pc, #468]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006a9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006aa2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006aa6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006aaa:	d103      	bne.n	8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8006aac:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006ab0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006ab2:	e03e      	b.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006ab8:	e03b      	b.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006aba:	4b6e      	ldr	r3, [pc, #440]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006abc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ac0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006ac6:	4b6b      	ldr	r3, [pc, #428]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 0302 	and.w	r3, r3, #2
 8006ace:	2b02      	cmp	r3, #2
 8006ad0:	d10c      	bne.n	8006aec <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 8006ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d109      	bne.n	8006aec <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006ad8:	4b66      	ldr	r3, [pc, #408]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	08db      	lsrs	r3, r3, #3
 8006ade:	f003 0303 	and.w	r3, r3, #3
 8006ae2:	4a65      	ldr	r2, [pc, #404]	@ (8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8006ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ae8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aea:	e01e      	b.n	8006b2a <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006aec:	4b61      	ldr	r3, [pc, #388]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006af4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006af8:	d106      	bne.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 8006afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006afc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b00:	d102      	bne.n	8006b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006b02:	4b5e      	ldr	r3, [pc, #376]	@ (8006c7c <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8006b04:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b06:	e010      	b.n	8006b2a <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006b08:	4b5a      	ldr	r3, [pc, #360]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b14:	d106      	bne.n	8006b24 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 8006b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b1c:	d102      	bne.n	8006b24 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006b1e:	4b58      	ldr	r3, [pc, #352]	@ (8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8006b20:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b22:	e002      	b.n	8006b2a <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006b24:	2300      	movs	r3, #0
 8006b26:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006b28:	e003      	b.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 8006b2a:	e002      	b.n	8006b32 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006b30:	bf00      	nop
          }
        }
        break;
 8006b32:	f000 bd6e 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 8006b36:	4b4f      	ldr	r3, [pc, #316]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006b38:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006b3c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006b40:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b44:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006b48:	d056      	beq.n	8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 8006b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b4c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006b50:	f200 808b 	bhi.w	8006c6a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8006b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b56:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b5a:	d03e      	beq.n	8006bda <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8006b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b62:	f200 8082 	bhi.w	8006c6a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8006b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b68:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006b6c:	d027      	beq.n	8006bbe <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 8006b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b70:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006b74:	d879      	bhi.n	8006c6a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8006b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b78:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b7c:	d017      	beq.n	8006bae <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 8006b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b84:	d871      	bhi.n	8006c6a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8006b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d004      	beq.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8006b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006b92:	d004      	beq.n	8006b9e <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8006b94:	e069      	b.n	8006c6a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8006b96:	f7fb fe0d 	bl	80027b4 <HAL_RCC_GetPCLK3Freq>
 8006b9a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8006b9c:	e068      	b.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b9e:	f107 0314 	add.w	r3, r7, #20
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f7fd ff12 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bac:	e060      	b.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006bae:	f107 0308 	add.w	r3, r7, #8
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f7fe f876 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bbc:	e058      	b.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006bbe:	4b2d      	ldr	r3, [pc, #180]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006bc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006bc4:	f003 0302 	and.w	r3, r3, #2
 8006bc8:	2b02      	cmp	r3, #2
 8006bca:	d103      	bne.n	8006bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 8006bcc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bd0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006bd2:	e04d      	b.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bd8:	e04a      	b.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006bda:	4b26      	ldr	r3, [pc, #152]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006bdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006be0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006be4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006be8:	d103      	bne.n	8006bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 8006bea:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006bee:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006bf0:	e03e      	b.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bf6:	e03b      	b.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006bf8:	4b1e      	ldr	r3, [pc, #120]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006bfa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006bfe:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006c02:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006c04:	4b1b      	ldr	r3, [pc, #108]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f003 0302 	and.w	r3, r3, #2
 8006c0c:	2b02      	cmp	r3, #2
 8006c0e:	d10c      	bne.n	8006c2a <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 8006c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d109      	bne.n	8006c2a <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006c16:	4b17      	ldr	r3, [pc, #92]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	08db      	lsrs	r3, r3, #3
 8006c1c:	f003 0303 	and.w	r3, r3, #3
 8006c20:	4a15      	ldr	r2, [pc, #84]	@ (8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8006c22:	fa22 f303 	lsr.w	r3, r2, r3
 8006c26:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c28:	e01e      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006c2a:	4b12      	ldr	r3, [pc, #72]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c36:	d106      	bne.n	8006c46 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 8006c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c3e:	d102      	bne.n	8006c46 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006c40:	4b0e      	ldr	r3, [pc, #56]	@ (8006c7c <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8006c42:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c44:	e010      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006c46:	4b0b      	ldr	r3, [pc, #44]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c52:	d106      	bne.n	8006c62 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8006c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c5a:	d102      	bne.n	8006c62 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006c5c:	4b08      	ldr	r3, [pc, #32]	@ (8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8006c5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c60:	e002      	b.n	8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006c62:	2300      	movs	r3, #0
 8006c64:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006c66:	e003      	b.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8006c68:	e002      	b.n	8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006c6e:	bf00      	nop
          }
        }
        break;
 8006c70:	f000 bccf 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006c74:	44020c00 	.word	0x44020c00
 8006c78:	03d09000 	.word	0x03d09000
 8006c7c:	003d0900 	.word	0x003d0900
 8006c80:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8006c84:	4b9e      	ldr	r3, [pc, #632]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006c86:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006c8a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8006c8e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006c96:	d056      	beq.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8006c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006c9e:	f200 808b 	bhi.w	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8006ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ca8:	d03e      	beq.n	8006d28 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 8006caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cb0:	f200 8082 	bhi.w	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8006cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006cba:	d027      	beq.n	8006d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8006cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cbe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006cc2:	d879      	bhi.n	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8006cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006cca:	d017      	beq.n	8006cfc <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8006ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006cd2:	d871      	bhi.n	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8006cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d004      	beq.n	8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 8006cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cdc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ce0:	d004      	beq.n	8006cec <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 8006ce2:	e069      	b.n	8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8006ce4:	f7fb fd66 	bl	80027b4 <HAL_RCC_GetPCLK3Freq>
 8006ce8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8006cea:	e068      	b.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006cec:	f107 0314 	add.w	r3, r7, #20
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7fd fe6b 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006cfa:	e060      	b.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006cfc:	f107 0308 	add.w	r3, r7, #8
 8006d00:	4618      	mov	r0, r3
 8006d02:	f7fd ffcf 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006d0a:	e058      	b.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006d0c:	4b7c      	ldr	r3, [pc, #496]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006d0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d12:	f003 0302 	and.w	r3, r3, #2
 8006d16:	2b02      	cmp	r3, #2
 8006d18:	d103      	bne.n	8006d22 <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 8006d1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d1e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006d20:	e04d      	b.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8006d22:	2300      	movs	r3, #0
 8006d24:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006d26:	e04a      	b.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006d28:	4b75      	ldr	r3, [pc, #468]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006d2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d36:	d103      	bne.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8006d38:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006d3c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006d3e:	e03e      	b.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8006d40:	2300      	movs	r3, #0
 8006d42:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006d44:	e03b      	b.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006d46:	4b6e      	ldr	r3, [pc, #440]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006d48:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d4c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006d50:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006d52:	4b6b      	ldr	r3, [pc, #428]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 0302 	and.w	r3, r3, #2
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	d10c      	bne.n	8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8006d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d109      	bne.n	8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006d64:	4b66      	ldr	r3, [pc, #408]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	08db      	lsrs	r3, r3, #3
 8006d6a:	f003 0303 	and.w	r3, r3, #3
 8006d6e:	4a65      	ldr	r2, [pc, #404]	@ (8006f04 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8006d70:	fa22 f303 	lsr.w	r3, r2, r3
 8006d74:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d76:	e01e      	b.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006d78:	4b61      	ldr	r3, [pc, #388]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d84:	d106      	bne.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8006d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d8c:	d102      	bne.n	8006d94 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006d8e:	4b5e      	ldr	r3, [pc, #376]	@ (8006f08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8006d90:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d92:	e010      	b.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006d94:	4b5a      	ldr	r3, [pc, #360]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006da0:	d106      	bne.n	8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8006da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006da4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006da8:	d102      	bne.n	8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006daa:	4b58      	ldr	r3, [pc, #352]	@ (8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8006dac:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dae:	e002      	b.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006db0:	2300      	movs	r3, #0
 8006db2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006db4:	e003      	b.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 8006db6:	e002      	b.n	8006dbe <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 8006db8:	2300      	movs	r3, #0
 8006dba:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006dbc:	bf00      	nop
          }
        }
        break;
 8006dbe:	f000 bc28 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006dc2:	4b4f      	ldr	r3, [pc, #316]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006dc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006dc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dcc:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8006dce:	4b4c      	ldr	r3, [pc, #304]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dda:	d106      	bne.n	8006dea <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8006ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d103      	bne.n	8006dea <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 8006de2:	4b4a      	ldr	r3, [pc, #296]	@ (8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8006de4:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8006de6:	f000 bc14 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8006dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006df0:	d108      	bne.n	8006e04 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006df2:	f107 0320 	add.w	r3, r7, #32
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7fd fc7c 	bl	80046f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e00:	f000 bc07 	b.w	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8006e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e0a:	d107      	bne.n	8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e0c:	f107 0314 	add.w	r3, r7, #20
 8006e10:	4618      	mov	r0, r3
 8006e12:	f7fd fddb 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e1a:	e3fa      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e20:	e3f7      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006e22:	4b37      	ldr	r3, [pc, #220]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006e24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e28:	f003 0307 	and.w	r3, r3, #7
 8006e2c:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8006e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e30:	2b04      	cmp	r3, #4
 8006e32:	d861      	bhi.n	8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8006e34:	a201      	add	r2, pc, #4	@ (adr r2, 8006e3c <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 8006e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e3a:	bf00      	nop
 8006e3c:	08006e51 	.word	0x08006e51
 8006e40:	08006e61 	.word	0x08006e61
 8006e44:	08006e71 	.word	0x08006e71
 8006e48:	08006e81 	.word	0x08006e81
 8006e4c:	08006e87 	.word	0x08006e87
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e50:	f107 0320 	add.w	r3, r7, #32
 8006e54:	4618      	mov	r0, r3
 8006e56:	f7fd fc4d 	bl	80046f4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006e5e:	e04e      	b.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e60:	f107 0314 	add.w	r3, r7, #20
 8006e64:	4618      	mov	r0, r3
 8006e66:	f7fd fdb1 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006e6e:	e046      	b.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e70:	f107 0308 	add.w	r3, r7, #8
 8006e74:	4618      	mov	r0, r3
 8006e76:	f7fd ff15 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006e7e:	e03e      	b.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006e80:	4b23      	ldr	r3, [pc, #140]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8006e82:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006e84:	e03b      	b.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006e86:	4b1e      	ldr	r3, [pc, #120]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006e88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006e8c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006e90:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006e92:	4b1b      	ldr	r3, [pc, #108]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f003 0302 	and.w	r3, r3, #2
 8006e9a:	2b02      	cmp	r3, #2
 8006e9c:	d10c      	bne.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8006e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d109      	bne.n	8006eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006ea4:	4b16      	ldr	r3, [pc, #88]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	08db      	lsrs	r3, r3, #3
 8006eaa:	f003 0303 	and.w	r3, r3, #3
 8006eae:	4a15      	ldr	r2, [pc, #84]	@ (8006f04 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8006eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8006eb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eb6:	e01e      	b.n	8006ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006eb8:	4b11      	ldr	r3, [pc, #68]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ec0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ec4:	d106      	bne.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8006ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ecc:	d102      	bne.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006ece:	4b0e      	ldr	r3, [pc, #56]	@ (8006f08 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8006ed0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ed2:	e010      	b.n	8006ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006edc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ee0:	d106      	bne.n	8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8006ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ee4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ee8:	d102      	bne.n	8006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006eea:	4b08      	ldr	r3, [pc, #32]	@ (8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8006eec:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eee:	e002      	b.n	8006ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006ef4:	e003      	b.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 8006ef6:	e002      	b.n	8006efe <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006efc:	bf00      	nop
          }
        }
        break;
 8006efe:	e388      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006f00:	44020c00 	.word	0x44020c00
 8006f04:	03d09000 	.word	0x03d09000
 8006f08:	003d0900 	.word	0x003d0900
 8006f0c:	017d7840 	.word	0x017d7840
 8006f10:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8006f14:	4ba9      	ldr	r3, [pc, #676]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f1e:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8006f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f22:	2b20      	cmp	r3, #32
 8006f24:	f200 809a 	bhi.w	800705c <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8006f28:	a201      	add	r2, pc, #4	@ (adr r2, 8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8006f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f2e:	bf00      	nop
 8006f30:	08006fb5 	.word	0x08006fb5
 8006f34:	0800705d 	.word	0x0800705d
 8006f38:	0800705d 	.word	0x0800705d
 8006f3c:	0800705d 	.word	0x0800705d
 8006f40:	0800705d 	.word	0x0800705d
 8006f44:	0800705d 	.word	0x0800705d
 8006f48:	0800705d 	.word	0x0800705d
 8006f4c:	0800705d 	.word	0x0800705d
 8006f50:	08006fc5 	.word	0x08006fc5
 8006f54:	0800705d 	.word	0x0800705d
 8006f58:	0800705d 	.word	0x0800705d
 8006f5c:	0800705d 	.word	0x0800705d
 8006f60:	0800705d 	.word	0x0800705d
 8006f64:	0800705d 	.word	0x0800705d
 8006f68:	0800705d 	.word	0x0800705d
 8006f6c:	0800705d 	.word	0x0800705d
 8006f70:	08006fd5 	.word	0x08006fd5
 8006f74:	0800705d 	.word	0x0800705d
 8006f78:	0800705d 	.word	0x0800705d
 8006f7c:	0800705d 	.word	0x0800705d
 8006f80:	0800705d 	.word	0x0800705d
 8006f84:	0800705d 	.word	0x0800705d
 8006f88:	0800705d 	.word	0x0800705d
 8006f8c:	0800705d 	.word	0x0800705d
 8006f90:	08006fe5 	.word	0x08006fe5
 8006f94:	0800705d 	.word	0x0800705d
 8006f98:	0800705d 	.word	0x0800705d
 8006f9c:	0800705d 	.word	0x0800705d
 8006fa0:	0800705d 	.word	0x0800705d
 8006fa4:	0800705d 	.word	0x0800705d
 8006fa8:	0800705d 	.word	0x0800705d
 8006fac:	0800705d 	.word	0x0800705d
 8006fb0:	08006feb 	.word	0x08006feb
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006fb4:	f107 0320 	add.w	r3, r7, #32
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f7fd fb9b 	bl	80046f4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006fc2:	e04e      	b.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fc4:	f107 0314 	add.w	r3, r7, #20
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f7fd fcff 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006fd2:	e046      	b.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fd4:	f107 0308 	add.w	r3, r7, #8
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f7fd fe63 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006fe2:	e03e      	b.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006fe4:	4b76      	ldr	r3, [pc, #472]	@ (80071c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8006fe6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006fe8:	e03b      	b.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006fea:	4b74      	ldr	r3, [pc, #464]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006fec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006ff0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006ff6:	4b71      	ldr	r3, [pc, #452]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f003 0302 	and.w	r3, r3, #2
 8006ffe:	2b02      	cmp	r3, #2
 8007000:	d10c      	bne.n	800701c <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8007002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007004:	2b00      	cmp	r3, #0
 8007006:	d109      	bne.n	800701c <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007008:	4b6c      	ldr	r3, [pc, #432]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	08db      	lsrs	r3, r3, #3
 800700e:	f003 0303 	and.w	r3, r3, #3
 8007012:	4a6c      	ldr	r2, [pc, #432]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8007014:	fa22 f303 	lsr.w	r3, r2, r3
 8007018:	637b      	str	r3, [r7, #52]	@ 0x34
 800701a:	e01e      	b.n	800705a <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800701c:	4b67      	ldr	r3, [pc, #412]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007024:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007028:	d106      	bne.n	8007038 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 800702a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800702c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007030:	d102      	bne.n	8007038 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007032:	4b65      	ldr	r3, [pc, #404]	@ (80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8007034:	637b      	str	r3, [r7, #52]	@ 0x34
 8007036:	e010      	b.n	800705a <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007038:	4b60      	ldr	r3, [pc, #384]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007040:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007044:	d106      	bne.n	8007054 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8007046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007048:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800704c:	d102      	bne.n	8007054 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800704e:	4b5f      	ldr	r3, [pc, #380]	@ (80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8007050:	637b      	str	r3, [r7, #52]	@ 0x34
 8007052:	e002      	b.n	800705a <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007054:	2300      	movs	r3, #0
 8007056:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007058:	e003      	b.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 800705a:	e002      	b.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 800705c:	2300      	movs	r3, #0
 800705e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007060:	bf00      	nop
          }
        }
        break;
 8007062:	e2d6      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8007064:	4b55      	ldr	r3, [pc, #340]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007066:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800706a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800706e:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8007070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007072:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007076:	d031      	beq.n	80070dc <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8007078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800707a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800707e:	d866      	bhi.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8007080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007082:	2bc0      	cmp	r3, #192	@ 0xc0
 8007084:	d027      	beq.n	80070d6 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8007086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007088:	2bc0      	cmp	r3, #192	@ 0xc0
 800708a:	d860      	bhi.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800708c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800708e:	2b80      	cmp	r3, #128	@ 0x80
 8007090:	d019      	beq.n	80070c6 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8007092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007094:	2b80      	cmp	r3, #128	@ 0x80
 8007096:	d85a      	bhi.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8007098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800709a:	2b00      	cmp	r3, #0
 800709c:	d003      	beq.n	80070a6 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800709e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070a0:	2b40      	cmp	r3, #64	@ 0x40
 80070a2:	d008      	beq.n	80070b6 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 80070a4:	e053      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80070a6:	f107 0320 	add.w	r3, r7, #32
 80070aa:	4618      	mov	r0, r3
 80070ac:	f7fd fb22 	bl	80046f4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80070b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80070b4:	e04e      	b.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070b6:	f107 0314 	add.w	r3, r7, #20
 80070ba:	4618      	mov	r0, r3
 80070bc:	f7fd fc86 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80070c4:	e046      	b.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070c6:	f107 0308 	add.w	r3, r7, #8
 80070ca:	4618      	mov	r0, r3
 80070cc:	f7fd fdea 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80070d4:	e03e      	b.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80070d6:	4b3a      	ldr	r3, [pc, #232]	@ (80071c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 80070d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80070da:	e03b      	b.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80070dc:	4b37      	ldr	r3, [pc, #220]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80070de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80070e2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80070e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80070e8:	4b34      	ldr	r3, [pc, #208]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f003 0302 	and.w	r3, r3, #2
 80070f0:	2b02      	cmp	r3, #2
 80070f2:	d10c      	bne.n	800710e <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 80070f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d109      	bne.n	800710e <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80070fa:	4b30      	ldr	r3, [pc, #192]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	08db      	lsrs	r3, r3, #3
 8007100:	f003 0303 	and.w	r3, r3, #3
 8007104:	4a2f      	ldr	r2, [pc, #188]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8007106:	fa22 f303 	lsr.w	r3, r2, r3
 800710a:	637b      	str	r3, [r7, #52]	@ 0x34
 800710c:	e01e      	b.n	800714c <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800710e:	4b2b      	ldr	r3, [pc, #172]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007116:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800711a:	d106      	bne.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 800711c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800711e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007122:	d102      	bne.n	800712a <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007124:	4b28      	ldr	r3, [pc, #160]	@ (80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8007126:	637b      	str	r3, [r7, #52]	@ 0x34
 8007128:	e010      	b.n	800714c <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800712a:	4b24      	ldr	r3, [pc, #144]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007132:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007136:	d106      	bne.n	8007146 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8007138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800713a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800713e:	d102      	bne.n	8007146 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007140:	4b22      	ldr	r3, [pc, #136]	@ (80071cc <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8007142:	637b      	str	r3, [r7, #52]	@ 0x34
 8007144:	e002      	b.n	800714c <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8007146:	2300      	movs	r3, #0
 8007148:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800714a:	e003      	b.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 800714c:	e002      	b.n	8007154 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 800714e:	2300      	movs	r3, #0
 8007150:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007152:	bf00      	nop
          }
        }
        break;
 8007154:	e25d      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8007156:	4b19      	ldr	r3, [pc, #100]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007158:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800715c:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8007160:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8007162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007164:	2b00      	cmp	r3, #0
 8007166:	d103      	bne.n	8007170 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007168:	f7fb fb0e 	bl	8002788 <HAL_RCC_GetPCLK2Freq>
 800716c:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800716e:	e250      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8007170:	4b12      	ldr	r3, [pc, #72]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007178:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800717c:	d10b      	bne.n	8007196 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 800717e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007180:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007184:	d107      	bne.n	8007196 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007186:	f107 0314 	add.w	r3, r7, #20
 800718a:	4618      	mov	r0, r3
 800718c:	f7fd fc1e 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	637b      	str	r3, [r7, #52]	@ 0x34
 8007194:	e04f      	b.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8007196:	4b09      	ldr	r3, [pc, #36]	@ (80071bc <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800719e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071a2:	d115      	bne.n	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 80071a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071aa:	d111      	bne.n	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071ac:	f107 0308 	add.w	r3, r7, #8
 80071b0:	4618      	mov	r0, r3
 80071b2:	f7fd fd77 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80071ba:	e03c      	b.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 80071bc:	44020c00 	.word	0x44020c00
 80071c0:	00bb8000 	.word	0x00bb8000
 80071c4:	03d09000 	.word	0x03d09000
 80071c8:	003d0900 	.word	0x003d0900
 80071cc:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 80071d0:	4b94      	ldr	r3, [pc, #592]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f003 0302 	and.w	r3, r3, #2
 80071d8:	2b02      	cmp	r3, #2
 80071da:	d10d      	bne.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 80071dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071de:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80071e2:	d109      	bne.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80071e4:	4b8f      	ldr	r3, [pc, #572]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	08db      	lsrs	r3, r3, #3
 80071ea:	f003 0303 	and.w	r3, r3, #3
 80071ee:	4a8e      	ldr	r2, [pc, #568]	@ (8007428 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 80071f0:	fa22 f303 	lsr.w	r3, r2, r3
 80071f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80071f6:	e01e      	b.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 80071f8:	4b8a      	ldr	r3, [pc, #552]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007200:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007204:	d106      	bne.n	8007214 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 8007206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007208:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800720c:	d102      	bne.n	8007214 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 800720e:	4b87      	ldr	r3, [pc, #540]	@ (800742c <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8007210:	637b      	str	r3, [r7, #52]	@ 0x34
 8007212:	e010      	b.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8007214:	4b83      	ldr	r3, [pc, #524]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800721c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007220:	d106      	bne.n	8007230 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8007222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007224:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007228:	d102      	bne.n	8007230 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 800722a:	4b81      	ldr	r3, [pc, #516]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800722c:	637b      	str	r3, [r7, #52]	@ 0x34
 800722e:	e002      	b.n	8007236 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8007230:	2300      	movs	r3, #0
 8007232:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007234:	e1ed      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007236:	e1ec      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8007238:	4b7a      	ldr	r3, [pc, #488]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800723a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800723e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007242:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8007244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007246:	2b00      	cmp	r3, #0
 8007248:	d103      	bne.n	8007252 <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800724a:	f7fb fab3 	bl	80027b4 <HAL_RCC_GetPCLK3Freq>
 800724e:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8007250:	e1df      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8007252:	4b74      	ldr	r3, [pc, #464]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800725a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800725e:	d10b      	bne.n	8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8007260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007262:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007266:	d107      	bne.n	8007278 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007268:	f107 0314 	add.w	r3, r7, #20
 800726c:	4618      	mov	r0, r3
 800726e:	f7fd fbad 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	637b      	str	r3, [r7, #52]	@ 0x34
 8007276:	e045      	b.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8007278:	4b6a      	ldr	r3, [pc, #424]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007280:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007284:	d10b      	bne.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8007286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007288:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800728c:	d107      	bne.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800728e:	f107 0308 	add.w	r3, r7, #8
 8007292:	4618      	mov	r0, r3
 8007294:	f7fd fd06 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	637b      	str	r3, [r7, #52]	@ 0x34
 800729c:	e032      	b.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800729e:	4b61      	ldr	r3, [pc, #388]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f003 0302 	and.w	r3, r3, #2
 80072a6:	2b02      	cmp	r3, #2
 80072a8:	d10d      	bne.n	80072c6 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 80072aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80072b0:	d109      	bne.n	80072c6 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80072b2:	4b5c      	ldr	r3, [pc, #368]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	08db      	lsrs	r3, r3, #3
 80072b8:	f003 0303 	and.w	r3, r3, #3
 80072bc:	4a5a      	ldr	r2, [pc, #360]	@ (8007428 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 80072be:	fa22 f303 	lsr.w	r3, r2, r3
 80072c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80072c4:	e01e      	b.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 80072c6:	4b57      	ldr	r3, [pc, #348]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072d2:	d106      	bne.n	80072e2 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 80072d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072da:	d102      	bne.n	80072e2 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 80072dc:	4b53      	ldr	r3, [pc, #332]	@ (800742c <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 80072de:	637b      	str	r3, [r7, #52]	@ 0x34
 80072e0:	e010      	b.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 80072e2:	4b50      	ldr	r3, [pc, #320]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072ee:	d106      	bne.n	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 80072f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072f2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80072f6:	d102      	bne.n	80072fe <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 80072f8:	4b4d      	ldr	r3, [pc, #308]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 80072fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80072fc:	e002      	b.n	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 80072fe:	2300      	movs	r3, #0
 8007300:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007302:	e186      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007304:	e185      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8007306:	4b47      	ldr	r3, [pc, #284]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007308:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800730c:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8007310:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 8007312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007314:	2b00      	cmp	r3, #0
 8007316:	d103      	bne.n	8007320 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007318:	f7fb fa36 	bl	8002788 <HAL_RCC_GetPCLK2Freq>
 800731c:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800731e:	e178      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8007320:	4b40      	ldr	r3, [pc, #256]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007328:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800732c:	d10b      	bne.n	8007346 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 800732e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007330:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007334:	d107      	bne.n	8007346 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007336:	f107 0314 	add.w	r3, r7, #20
 800733a:	4618      	mov	r0, r3
 800733c:	f7fd fb46 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	637b      	str	r3, [r7, #52]	@ 0x34
 8007344:	e045      	b.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 8007346:	4b37      	ldr	r3, [pc, #220]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800734e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007352:	d10b      	bne.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8007354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007356:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800735a:	d107      	bne.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800735c:	f107 0308 	add.w	r3, r7, #8
 8007360:	4618      	mov	r0, r3
 8007362:	f7fd fc9f 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	637b      	str	r3, [r7, #52]	@ 0x34
 800736a:	e032      	b.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800736c:	4b2d      	ldr	r3, [pc, #180]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f003 0302 	and.w	r3, r3, #2
 8007374:	2b02      	cmp	r3, #2
 8007376:	d10d      	bne.n	8007394 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8007378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800737e:	d109      	bne.n	8007394 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007380:	4b28      	ldr	r3, [pc, #160]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	08db      	lsrs	r3, r3, #3
 8007386:	f003 0303 	and.w	r3, r3, #3
 800738a:	4a27      	ldr	r2, [pc, #156]	@ (8007428 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 800738c:	fa22 f303 	lsr.w	r3, r2, r3
 8007390:	637b      	str	r3, [r7, #52]	@ 0x34
 8007392:	e01e      	b.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8007394:	4b23      	ldr	r3, [pc, #140]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800739c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073a0:	d106      	bne.n	80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 80073a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073a8:	d102      	bne.n	80073b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 80073aa:	4b20      	ldr	r3, [pc, #128]	@ (800742c <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 80073ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ae:	e010      	b.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 80073b0:	4b1c      	ldr	r3, [pc, #112]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073bc:	d106      	bne.n	80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 80073be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c0:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 80073c4:	d102      	bne.n	80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 80073c6:	4b1a      	ldr	r3, [pc, #104]	@ (8007430 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 80073c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ca:	e002      	b.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 80073cc:	2300      	movs	r3, #0
 80073ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80073d0:	e11f      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80073d2:	e11e      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80073d4:	4b13      	ldr	r3, [pc, #76]	@ (8007424 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80073d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80073da:	f003 0303 	and.w	r3, r3, #3
 80073de:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80073e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e2:	2b03      	cmp	r3, #3
 80073e4:	d85f      	bhi.n	80074a6 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 80073e6:	a201      	add	r2, pc, #4	@ (adr r2, 80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 80073e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ec:	080073fd 	.word	0x080073fd
 80073f0:	08007405 	.word	0x08007405
 80073f4:	08007415 	.word	0x08007415
 80073f8:	08007435 	.word	0x08007435
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 80073fc:	f7fb f992 	bl	8002724 <HAL_RCC_GetHCLKFreq>
 8007400:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8007402:	e053      	b.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007404:	f107 0320 	add.w	r3, r7, #32
 8007408:	4618      	mov	r0, r3
 800740a:	f7fd f973 	bl	80046f4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800740e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007410:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007412:	e04b      	b.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007414:	f107 0314 	add.w	r3, r7, #20
 8007418:	4618      	mov	r0, r3
 800741a:	f7fd fad7 	bl	80049cc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800741e:	69fb      	ldr	r3, [r7, #28]
 8007420:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007422:	e043      	b.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8007424:	44020c00 	.word	0x44020c00
 8007428:	03d09000 	.word	0x03d09000
 800742c:	003d0900 	.word	0x003d0900
 8007430:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007434:	4b79      	ldr	r3, [pc, #484]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007436:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800743a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800743e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007440:	4b76      	ldr	r3, [pc, #472]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b02      	cmp	r3, #2
 800744a:	d10c      	bne.n	8007466 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800744c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800744e:	2b00      	cmp	r3, #0
 8007450:	d109      	bne.n	8007466 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007452:	4b72      	ldr	r3, [pc, #456]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	08db      	lsrs	r3, r3, #3
 8007458:	f003 0303 	and.w	r3, r3, #3
 800745c:	4a70      	ldr	r2, [pc, #448]	@ (8007620 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800745e:	fa22 f303 	lsr.w	r3, r2, r3
 8007462:	637b      	str	r3, [r7, #52]	@ 0x34
 8007464:	e01e      	b.n	80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007466:	4b6d      	ldr	r3, [pc, #436]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800746e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007472:	d106      	bne.n	8007482 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8007474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007476:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800747a:	d102      	bne.n	8007482 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800747c:	4b69      	ldr	r3, [pc, #420]	@ (8007624 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800747e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007480:	e010      	b.n	80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007482:	4b66      	ldr	r3, [pc, #408]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800748a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800748e:	d106      	bne.n	800749e <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8007490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007492:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007496:	d102      	bne.n	800749e <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007498:	4b63      	ldr	r3, [pc, #396]	@ (8007628 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800749a:	637b      	str	r3, [r7, #52]	@ 0x34
 800749c:	e002      	b.n	80074a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800749e:	2300      	movs	r3, #0
 80074a0:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80074a2:	e003      	b.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 80074a4:	e002      	b.n	80074ac <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 80074a6:	2300      	movs	r3, #0
 80074a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80074aa:	bf00      	nop
          }
        }
        break;
 80074ac:	e0b1      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 80074ae:	4b5b      	ldr	r3, [pc, #364]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80074b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80074b4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80074b8:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 80074ba:	4b58      	ldr	r3, [pc, #352]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80074bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074c0:	f003 0302 	and.w	r3, r3, #2
 80074c4:	2b02      	cmp	r3, #2
 80074c6:	d106      	bne.n	80074d6 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 80074c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d103      	bne.n	80074d6 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 80074ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80074d4:	e01f      	b.n	8007516 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 80074d6:	4b51      	ldr	r3, [pc, #324]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80074d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074e4:	d106      	bne.n	80074f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 80074e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e8:	2b40      	cmp	r3, #64	@ 0x40
 80074ea:	d103      	bne.n	80074f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 80074ec:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80074f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80074f2:	e010      	b.n	8007516 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 80074f4:	4b49      	ldr	r3, [pc, #292]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007500:	d106      	bne.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 8007502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007504:	2b80      	cmp	r3, #128	@ 0x80
 8007506:	d103      	bne.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 8007508:	f248 0312 	movw	r3, #32786	@ 0x8012
 800750c:	637b      	str	r3, [r7, #52]	@ 0x34
 800750e:	e002      	b.n	8007516 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8007510:	2300      	movs	r3, #0
 8007512:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007514:	e07d      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007516:	e07c      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8007518:	4b40      	ldr	r3, [pc, #256]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800751a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800751e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007522:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8007524:	4b3d      	ldr	r3, [pc, #244]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800752c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007530:	d105      	bne.n	800753e <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 8007532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007534:	2b00      	cmp	r3, #0
 8007536:	d102      	bne.n	800753e <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 8007538:	4b3c      	ldr	r3, [pc, #240]	@ (800762c <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800753a:	637b      	str	r3, [r7, #52]	@ 0x34
 800753c:	e031      	b.n	80075a2 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800753e:	4b37      	ldr	r3, [pc, #220]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007546:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800754a:	d10a      	bne.n	8007562 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800754c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754e:	2b10      	cmp	r3, #16
 8007550:	d107      	bne.n	8007562 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007552:	f107 0320 	add.w	r3, r7, #32
 8007556:	4618      	mov	r0, r3
 8007558:	f7fd f8cc 	bl	80046f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800755c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800755e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007560:	e01f      	b.n	80075a2 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8007562:	4b2e      	ldr	r3, [pc, #184]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007564:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007568:	f003 0302 	and.w	r3, r3, #2
 800756c:	2b02      	cmp	r3, #2
 800756e:	d106      	bne.n	800757e <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8007570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007572:	2b20      	cmp	r3, #32
 8007574:	d103      	bne.n	800757e <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 8007576:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800757a:	637b      	str	r3, [r7, #52]	@ 0x34
 800757c:	e011      	b.n	80075a2 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800757e:	4b27      	ldr	r3, [pc, #156]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007580:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007584:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007588:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800758c:	d106      	bne.n	800759c <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800758e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007590:	2b30      	cmp	r3, #48	@ 0x30
 8007592:	d103      	bne.n	800759c <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8007594:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007598:	637b      	str	r3, [r7, #52]	@ 0x34
 800759a:	e002      	b.n	80075a2 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800759c:	2300      	movs	r3, #0
 800759e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 80075a0:	e037      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80075a2:	e036      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80075a4:	4b1d      	ldr	r3, [pc, #116]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80075a6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80075aa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80075ae:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 80075b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b2:	2b10      	cmp	r3, #16
 80075b4:	d107      	bne.n	80075c6 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80075b6:	f107 0320 	add.w	r3, r7, #32
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7fd f89a 	bl	80046f4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80075c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c2:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80075c4:	e025      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 80075c6:	4b15      	ldr	r3, [pc, #84]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075d2:	d10a      	bne.n	80075ea <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 80075d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d6:	2b20      	cmp	r3, #32
 80075d8:	d107      	bne.n	80075ea <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075da:	f107 0308 	add.w	r3, r7, #8
 80075de:	4618      	mov	r0, r3
 80075e0:	f7fd fb60 	bl	8004ca4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80075e8:	e00f      	b.n	800760a <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80075ea:	4b0c      	ldr	r3, [pc, #48]	@ (800761c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80075f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075f6:	d105      	bne.n	8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 80075f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075fa:	2b30      	cmp	r3, #48	@ 0x30
 80075fc:	d102      	bne.n	8007604 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 80075fe:	4b0b      	ldr	r3, [pc, #44]	@ (800762c <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8007600:	637b      	str	r3, [r7, #52]	@ 0x34
 8007602:	e002      	b.n	800760a <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8007604:	2300      	movs	r3, #0
 8007606:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 8007608:	e003      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800760a:	e002      	b.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 800760c:	2300      	movs	r3, #0
 800760e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007610:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8007612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007614:	4618      	mov	r0, r3
 8007616:	373c      	adds	r7, #60	@ 0x3c
 8007618:	46bd      	mov	sp, r7
 800761a:	bd90      	pop	{r4, r7, pc}
 800761c:	44020c00 	.word	0x44020c00
 8007620:	03d09000 	.word	0x03d09000
 8007624:	003d0900 	.word	0x003d0900
 8007628:	017d7840 	.word	0x017d7840
 800762c:	02dc6c00 	.word	0x02dc6c00

08007630 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b084      	sub	sp, #16
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8007638:	4b48      	ldr	r3, [pc, #288]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a47      	ldr	r2, [pc, #284]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 800763e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007642:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007644:	f7f9 fc8e 	bl	8000f64 <HAL_GetTick>
 8007648:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800764a:	e008      	b.n	800765e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800764c:	f7f9 fc8a 	bl	8000f64 <HAL_GetTick>
 8007650:	4602      	mov	r2, r0
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	1ad3      	subs	r3, r2, r3
 8007656:	2b02      	cmp	r3, #2
 8007658:	d901      	bls.n	800765e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800765a:	2303      	movs	r3, #3
 800765c:	e07a      	b.n	8007754 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800765e:	4b3f      	ldr	r3, [pc, #252]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007666:	2b00      	cmp	r3, #0
 8007668:	d1f0      	bne.n	800764c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800766a:	4b3c      	ldr	r3, [pc, #240]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 800766c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800766e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007672:	f023 0303 	bic.w	r3, r3, #3
 8007676:	687a      	ldr	r2, [r7, #4]
 8007678:	6811      	ldr	r1, [r2, #0]
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	6852      	ldr	r2, [r2, #4]
 800767e:	0212      	lsls	r2, r2, #8
 8007680:	430a      	orrs	r2, r1
 8007682:	4936      	ldr	r1, [pc, #216]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 8007684:	4313      	orrs	r3, r2
 8007686:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	689b      	ldr	r3, [r3, #8]
 800768c:	3b01      	subs	r3, #1
 800768e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	3b01      	subs	r3, #1
 8007698:	025b      	lsls	r3, r3, #9
 800769a:	b29b      	uxth	r3, r3
 800769c:	431a      	orrs	r2, r3
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	691b      	ldr	r3, [r3, #16]
 80076a2:	3b01      	subs	r3, #1
 80076a4:	041b      	lsls	r3, r3, #16
 80076a6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80076aa:	431a      	orrs	r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	695b      	ldr	r3, [r3, #20]
 80076b0:	3b01      	subs	r3, #1
 80076b2:	061b      	lsls	r3, r3, #24
 80076b4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80076b8:	4928      	ldr	r1, [pc, #160]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 80076ba:	4313      	orrs	r3, r2
 80076bc:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80076be:	4b27      	ldr	r3, [pc, #156]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 80076c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076c2:	f023 020c 	bic.w	r2, r3, #12
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	699b      	ldr	r3, [r3, #24]
 80076ca:	4924      	ldr	r1, [pc, #144]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 80076cc:	4313      	orrs	r3, r2
 80076ce:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80076d0:	4b22      	ldr	r3, [pc, #136]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 80076d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076d4:	f023 0220 	bic.w	r2, r3, #32
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	69db      	ldr	r3, [r3, #28]
 80076dc:	491f      	ldr	r1, [pc, #124]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 80076de:	4313      	orrs	r3, r2
 80076e0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80076e2:	4b1e      	ldr	r3, [pc, #120]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 80076e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ea:	491c      	ldr	r1, [pc, #112]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 80076ec:	4313      	orrs	r3, r2
 80076ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80076f0:	4b1a      	ldr	r3, [pc, #104]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 80076f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f4:	4a19      	ldr	r2, [pc, #100]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 80076f6:	f023 0310 	bic.w	r3, r3, #16
 80076fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80076fc:	4b17      	ldr	r3, [pc, #92]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 80076fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007700:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007704:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	6a12      	ldr	r2, [r2, #32]
 800770c:	00d2      	lsls	r2, r2, #3
 800770e:	4913      	ldr	r1, [pc, #76]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 8007710:	4313      	orrs	r3, r2
 8007712:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8007714:	4b11      	ldr	r3, [pc, #68]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 8007716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007718:	4a10      	ldr	r2, [pc, #64]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 800771a:	f043 0310 	orr.w	r3, r3, #16
 800771e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8007720:	4b0e      	ldr	r3, [pc, #56]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	4a0d      	ldr	r2, [pc, #52]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 8007726:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800772a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800772c:	f7f9 fc1a 	bl	8000f64 <HAL_GetTick>
 8007730:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007732:	e008      	b.n	8007746 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007734:	f7f9 fc16 	bl	8000f64 <HAL_GetTick>
 8007738:	4602      	mov	r2, r0
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	1ad3      	subs	r3, r2, r3
 800773e:	2b02      	cmp	r3, #2
 8007740:	d901      	bls.n	8007746 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8007742:	2303      	movs	r3, #3
 8007744:	e006      	b.n	8007754 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007746:	4b05      	ldr	r3, [pc, #20]	@ (800775c <RCCEx_PLL2_Config+0x12c>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800774e:	2b00      	cmp	r3, #0
 8007750:	d0f0      	beq.n	8007734 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8007752:	2300      	movs	r3, #0

}
 8007754:	4618      	mov	r0, r3
 8007756:	3710      	adds	r7, #16
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}
 800775c:	44020c00 	.word	0x44020c00

08007760 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b084      	sub	sp, #16
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8007768:	4b48      	ldr	r3, [pc, #288]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a47      	ldr	r2, [pc, #284]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 800776e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007772:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007774:	f7f9 fbf6 	bl	8000f64 <HAL_GetTick>
 8007778:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800777a:	e008      	b.n	800778e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800777c:	f7f9 fbf2 	bl	8000f64 <HAL_GetTick>
 8007780:	4602      	mov	r2, r0
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	1ad3      	subs	r3, r2, r3
 8007786:	2b02      	cmp	r3, #2
 8007788:	d901      	bls.n	800778e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800778a:	2303      	movs	r3, #3
 800778c:	e07a      	b.n	8007884 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800778e:	4b3f      	ldr	r3, [pc, #252]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1f0      	bne.n	800777c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800779a:	4b3c      	ldr	r3, [pc, #240]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 800779c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800779e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80077a2:	f023 0303 	bic.w	r3, r3, #3
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	6811      	ldr	r1, [r2, #0]
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	6852      	ldr	r2, [r2, #4]
 80077ae:	0212      	lsls	r2, r2, #8
 80077b0:	430a      	orrs	r2, r1
 80077b2:	4936      	ldr	r1, [pc, #216]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 80077b4:	4313      	orrs	r3, r2
 80077b6:	630b      	str	r3, [r1, #48]	@ 0x30
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	3b01      	subs	r3, #1
 80077be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	3b01      	subs	r3, #1
 80077c8:	025b      	lsls	r3, r3, #9
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	431a      	orrs	r2, r3
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	691b      	ldr	r3, [r3, #16]
 80077d2:	3b01      	subs	r3, #1
 80077d4:	041b      	lsls	r3, r3, #16
 80077d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80077da:	431a      	orrs	r2, r3
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	695b      	ldr	r3, [r3, #20]
 80077e0:	3b01      	subs	r3, #1
 80077e2:	061b      	lsls	r3, r3, #24
 80077e4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80077e8:	4928      	ldr	r1, [pc, #160]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 80077ea:	4313      	orrs	r3, r2
 80077ec:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80077ee:	4b27      	ldr	r3, [pc, #156]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 80077f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077f2:	f023 020c 	bic.w	r2, r3, #12
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	699b      	ldr	r3, [r3, #24]
 80077fa:	4924      	ldr	r1, [pc, #144]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 80077fc:	4313      	orrs	r3, r2
 80077fe:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8007800:	4b22      	ldr	r3, [pc, #136]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 8007802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007804:	f023 0220 	bic.w	r2, r3, #32
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	69db      	ldr	r3, [r3, #28]
 800780c:	491f      	ldr	r1, [pc, #124]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 800780e:	4313      	orrs	r3, r2
 8007810:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8007812:	4b1e      	ldr	r3, [pc, #120]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 8007814:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800781a:	491c      	ldr	r1, [pc, #112]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 800781c:	4313      	orrs	r3, r2
 800781e:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8007820:	4b1a      	ldr	r3, [pc, #104]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 8007822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007824:	4a19      	ldr	r2, [pc, #100]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 8007826:	f023 0310 	bic.w	r3, r3, #16
 800782a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800782c:	4b17      	ldr	r3, [pc, #92]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 800782e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007830:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007834:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	6a12      	ldr	r2, [r2, #32]
 800783c:	00d2      	lsls	r2, r2, #3
 800783e:	4913      	ldr	r1, [pc, #76]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 8007840:	4313      	orrs	r3, r2
 8007842:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8007844:	4b11      	ldr	r3, [pc, #68]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 8007846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007848:	4a10      	ldr	r2, [pc, #64]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 800784a:	f043 0310 	orr.w	r3, r3, #16
 800784e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8007850:	4b0e      	ldr	r3, [pc, #56]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a0d      	ldr	r2, [pc, #52]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 8007856:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800785a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800785c:	f7f9 fb82 	bl	8000f64 <HAL_GetTick>
 8007860:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007862:	e008      	b.n	8007876 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007864:	f7f9 fb7e 	bl	8000f64 <HAL_GetTick>
 8007868:	4602      	mov	r2, r0
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	1ad3      	subs	r3, r2, r3
 800786e:	2b02      	cmp	r3, #2
 8007870:	d901      	bls.n	8007876 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8007872:	2303      	movs	r3, #3
 8007874:	e006      	b.n	8007884 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007876:	4b05      	ldr	r3, [pc, #20]	@ (800788c <RCCEx_PLL3_Config+0x12c>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800787e:	2b00      	cmp	r3, #0
 8007880:	d0f0      	beq.n	8007864 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8007882:	2300      	movs	r3, #0
}
 8007884:	4618      	mov	r0, r3
 8007886:	3710      	adds	r7, #16
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}
 800788c:	44020c00 	.word	0x44020c00

08007890 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b082      	sub	sp, #8
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d101      	bne.n	80078a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	e042      	b.n	8007928 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d106      	bne.n	80078ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f7f9 f86d 	bl	8000994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2224      	movs	r2, #36	@ 0x24
 80078be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f022 0201 	bic.w	r2, r2, #1
 80078d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d002      	beq.n	80078e0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f000 fab4 	bl	8007e48 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f000 f8c3 	bl	8007a6c <UART_SetConfig>
 80078e6:	4603      	mov	r3, r0
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d101      	bne.n	80078f0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	e01b      	b.n	8007928 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	685a      	ldr	r2, [r3, #4]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80078fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	689a      	ldr	r2, [r3, #8]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800790e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681a      	ldr	r2, [r3, #0]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f042 0201 	orr.w	r2, r2, #1
 800791e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f000 fb33 	bl	8007f8c <UART_CheckIdleState>
 8007926:	4603      	mov	r3, r0
}
 8007928:	4618      	mov	r0, r3
 800792a:	3708      	adds	r7, #8
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b08a      	sub	sp, #40	@ 0x28
 8007934:	af02      	add	r7, sp, #8
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	60b9      	str	r1, [r7, #8]
 800793a:	603b      	str	r3, [r7, #0]
 800793c:	4613      	mov	r3, r2
 800793e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007946:	2b20      	cmp	r3, #32
 8007948:	f040 808b 	bne.w	8007a62 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d002      	beq.n	8007958 <HAL_UART_Transmit+0x28>
 8007952:	88fb      	ldrh	r3, [r7, #6]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d101      	bne.n	800795c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	e083      	b.n	8007a64 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007966:	2b80      	cmp	r3, #128	@ 0x80
 8007968:	d107      	bne.n	800797a <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	689a      	ldr	r2, [r3, #8]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007978:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2200      	movs	r2, #0
 800797e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2221      	movs	r2, #33	@ 0x21
 8007986:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800798a:	f7f9 faeb 	bl	8000f64 <HAL_GetTick>
 800798e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	88fa      	ldrh	r2, [r7, #6]
 8007994:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	88fa      	ldrh	r2, [r7, #6]
 800799c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079a8:	d108      	bne.n	80079bc <HAL_UART_Transmit+0x8c>
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	691b      	ldr	r3, [r3, #16]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d104      	bne.n	80079bc <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 80079b2:	2300      	movs	r3, #0
 80079b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	61bb      	str	r3, [r7, #24]
 80079ba:	e003      	b.n	80079c4 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80079c0:	2300      	movs	r3, #0
 80079c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80079c4:	e030      	b.n	8007a28 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	9300      	str	r3, [sp, #0]
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	2200      	movs	r2, #0
 80079ce:	2180      	movs	r1, #128	@ 0x80
 80079d0:	68f8      	ldr	r0, [r7, #12]
 80079d2:	f000 fb85 	bl	80080e0 <UART_WaitOnFlagUntilTimeout>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d005      	beq.n	80079e8 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2220      	movs	r2, #32
 80079e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80079e4:	2303      	movs	r3, #3
 80079e6:	e03d      	b.n	8007a64 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 80079e8:	69fb      	ldr	r3, [r7, #28]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d10b      	bne.n	8007a06 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80079ee:	69bb      	ldr	r3, [r7, #24]
 80079f0:	881b      	ldrh	r3, [r3, #0]
 80079f2:	461a      	mov	r2, r3
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079fc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80079fe:	69bb      	ldr	r3, [r7, #24]
 8007a00:	3302      	adds	r3, #2
 8007a02:	61bb      	str	r3, [r7, #24]
 8007a04:	e007      	b.n	8007a16 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	781a      	ldrb	r2, [r3, #0]
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007a10:	69fb      	ldr	r3, [r7, #28]
 8007a12:	3301      	adds	r3, #1
 8007a14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	3b01      	subs	r3, #1
 8007a20:	b29a      	uxth	r2, r3
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1c8      	bne.n	80079c6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	2140      	movs	r1, #64	@ 0x40
 8007a3e:	68f8      	ldr	r0, [r7, #12]
 8007a40:	f000 fb4e 	bl	80080e0 <UART_WaitOnFlagUntilTimeout>
 8007a44:	4603      	mov	r3, r0
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d005      	beq.n	8007a56 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2220      	movs	r2, #32
 8007a4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007a52:	2303      	movs	r3, #3
 8007a54:	e006      	b.n	8007a64 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	2220      	movs	r2, #32
 8007a5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	e000      	b.n	8007a64 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8007a62:	2302      	movs	r3, #2
  }
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3720      	adds	r7, #32
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a70:	b094      	sub	sp, #80	@ 0x50
 8007a72:	af00      	add	r7, sp, #0
 8007a74:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a76:	2300      	movs	r3, #0
 8007a78:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a7e:	681a      	ldr	r2, [r3, #0]
 8007a80:	4b78      	ldr	r3, [pc, #480]	@ (8007c64 <UART_SetConfig+0x1f8>)
 8007a82:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a86:	689a      	ldr	r2, [r3, #8]
 8007a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a8a:	691b      	ldr	r3, [r3, #16]
 8007a8c:	431a      	orrs	r2, r3
 8007a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a90:	695b      	ldr	r3, [r3, #20]
 8007a92:	431a      	orrs	r2, r3
 8007a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a96:	69db      	ldr	r3, [r3, #28]
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4971      	ldr	r1, [pc, #452]	@ (8007c68 <UART_SetConfig+0x1fc>)
 8007aa4:	4019      	ands	r1, r3
 8007aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007aac:	430b      	orrs	r3, r1
 8007aae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007abc:	68d9      	ldr	r1, [r3, #12]
 8007abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	ea40 0301 	orr.w	r3, r0, r1
 8007ac6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aca:	699b      	ldr	r3, [r3, #24]
 8007acc:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	4b64      	ldr	r3, [pc, #400]	@ (8007c64 <UART_SetConfig+0x1f8>)
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d009      	beq.n	8007aec <UART_SetConfig+0x80>
 8007ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	4b63      	ldr	r3, [pc, #396]	@ (8007c6c <UART_SetConfig+0x200>)
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	d004      	beq.n	8007aec <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ae4:	6a1a      	ldr	r2, [r3, #32]
 8007ae6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8007af6:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8007afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b00:	430b      	orrs	r3, r1
 8007b02:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b0a:	f023 000f 	bic.w	r0, r3, #15
 8007b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b10:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	ea40 0301 	orr.w	r3, r0, r1
 8007b1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	4b53      	ldr	r3, [pc, #332]	@ (8007c70 <UART_SetConfig+0x204>)
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d102      	bne.n	8007b2c <UART_SetConfig+0xc0>
 8007b26:	2301      	movs	r3, #1
 8007b28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b2a:	e066      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	4b50      	ldr	r3, [pc, #320]	@ (8007c74 <UART_SetConfig+0x208>)
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d102      	bne.n	8007b3c <UART_SetConfig+0xd0>
 8007b36:	2302      	movs	r3, #2
 8007b38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b3a:	e05e      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	4b4d      	ldr	r3, [pc, #308]	@ (8007c78 <UART_SetConfig+0x20c>)
 8007b42:	429a      	cmp	r2, r3
 8007b44:	d102      	bne.n	8007b4c <UART_SetConfig+0xe0>
 8007b46:	2304      	movs	r3, #4
 8007b48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b4a:	e056      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	4b4a      	ldr	r3, [pc, #296]	@ (8007c7c <UART_SetConfig+0x210>)
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d102      	bne.n	8007b5c <UART_SetConfig+0xf0>
 8007b56:	2308      	movs	r3, #8
 8007b58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b5a:	e04e      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b5e:	681a      	ldr	r2, [r3, #0]
 8007b60:	4b47      	ldr	r3, [pc, #284]	@ (8007c80 <UART_SetConfig+0x214>)
 8007b62:	429a      	cmp	r2, r3
 8007b64:	d102      	bne.n	8007b6c <UART_SetConfig+0x100>
 8007b66:	2310      	movs	r3, #16
 8007b68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b6a:	e046      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	4b44      	ldr	r3, [pc, #272]	@ (8007c84 <UART_SetConfig+0x218>)
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d102      	bne.n	8007b7c <UART_SetConfig+0x110>
 8007b76:	2320      	movs	r3, #32
 8007b78:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b7a:	e03e      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b7e:	681a      	ldr	r2, [r3, #0]
 8007b80:	4b41      	ldr	r3, [pc, #260]	@ (8007c88 <UART_SetConfig+0x21c>)
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d102      	bne.n	8007b8c <UART_SetConfig+0x120>
 8007b86:	2340      	movs	r3, #64	@ 0x40
 8007b88:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b8a:	e036      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	4b3e      	ldr	r3, [pc, #248]	@ (8007c8c <UART_SetConfig+0x220>)
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d102      	bne.n	8007b9c <UART_SetConfig+0x130>
 8007b96:	2380      	movs	r3, #128	@ 0x80
 8007b98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b9a:	e02e      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	4b3b      	ldr	r3, [pc, #236]	@ (8007c90 <UART_SetConfig+0x224>)
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d103      	bne.n	8007bae <UART_SetConfig+0x142>
 8007ba6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007baa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bac:	e025      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bb0:	681a      	ldr	r2, [r3, #0]
 8007bb2:	4b38      	ldr	r3, [pc, #224]	@ (8007c94 <UART_SetConfig+0x228>)
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d103      	bne.n	8007bc0 <UART_SetConfig+0x154>
 8007bb8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bbe:	e01c      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bc2:	681a      	ldr	r2, [r3, #0]
 8007bc4:	4b34      	ldr	r3, [pc, #208]	@ (8007c98 <UART_SetConfig+0x22c>)
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d103      	bne.n	8007bd2 <UART_SetConfig+0x166>
 8007bca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bce:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bd0:	e013      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bd4:	681a      	ldr	r2, [r3, #0]
 8007bd6:	4b31      	ldr	r3, [pc, #196]	@ (8007c9c <UART_SetConfig+0x230>)
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d103      	bne.n	8007be4 <UART_SetConfig+0x178>
 8007bdc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007be0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007be2:	e00a      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	4b1e      	ldr	r3, [pc, #120]	@ (8007c64 <UART_SetConfig+0x1f8>)
 8007bea:	429a      	cmp	r2, r3
 8007bec:	d103      	bne.n	8007bf6 <UART_SetConfig+0x18a>
 8007bee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007bf2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bf4:	e001      	b.n	8007bfa <UART_SetConfig+0x18e>
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	4b19      	ldr	r3, [pc, #100]	@ (8007c64 <UART_SetConfig+0x1f8>)
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d005      	beq.n	8007c10 <UART_SetConfig+0x1a4>
 8007c04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	4b18      	ldr	r3, [pc, #96]	@ (8007c6c <UART_SetConfig+0x200>)
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	f040 8094 	bne.w	8007d38 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007c10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007c12:	2200      	movs	r2, #0
 8007c14:	623b      	str	r3, [r7, #32]
 8007c16:	627a      	str	r2, [r7, #36]	@ 0x24
 8007c18:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007c1c:	f7fd f9ae 	bl	8004f7c <HAL_RCCEx_GetPeriphCLKFreq>
 8007c20:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	f000 80f7 	beq.w	8007e18 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8007ca0 <UART_SetConfig+0x234>)
 8007c30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c34:	461a      	mov	r2, r3
 8007c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c38:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c3c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c40:	685a      	ldr	r2, [r3, #4]
 8007c42:	4613      	mov	r3, r2
 8007c44:	005b      	lsls	r3, r3, #1
 8007c46:	4413      	add	r3, r2
 8007c48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d305      	bcc.n	8007c5a <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c50:	685b      	ldr	r3, [r3, #4]
 8007c52:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c56:	429a      	cmp	r2, r3
 8007c58:	d924      	bls.n	8007ca4 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007c60:	e069      	b.n	8007d36 <UART_SetConfig+0x2ca>
 8007c62:	bf00      	nop
 8007c64:	44002400 	.word	0x44002400
 8007c68:	cfff69f3 	.word	0xcfff69f3
 8007c6c:	54002400 	.word	0x54002400
 8007c70:	40013800 	.word	0x40013800
 8007c74:	40004400 	.word	0x40004400
 8007c78:	40004800 	.word	0x40004800
 8007c7c:	40004c00 	.word	0x40004c00
 8007c80:	40005000 	.word	0x40005000
 8007c84:	40006400 	.word	0x40006400
 8007c88:	40007800 	.word	0x40007800
 8007c8c:	40007c00 	.word	0x40007c00
 8007c90:	40008000 	.word	0x40008000
 8007c94:	40006800 	.word	0x40006800
 8007c98:	40006c00 	.word	0x40006c00
 8007c9c:	40008400 	.word	0x40008400
 8007ca0:	08008e84 	.word	0x08008e84
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ca4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	61bb      	str	r3, [r7, #24]
 8007caa:	61fa      	str	r2, [r7, #28]
 8007cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb0:	4a64      	ldr	r2, [pc, #400]	@ (8007e44 <UART_SetConfig+0x3d8>)
 8007cb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	2200      	movs	r2, #0
 8007cba:	613b      	str	r3, [r7, #16]
 8007cbc:	617a      	str	r2, [r7, #20]
 8007cbe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007cc2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007cc6:	f7f8 fae1 	bl	800028c <__aeabi_uldivmod>
 8007cca:	4602      	mov	r2, r0
 8007ccc:	460b      	mov	r3, r1
 8007cce:	4610      	mov	r0, r2
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	f04f 0200 	mov.w	r2, #0
 8007cd6:	f04f 0300 	mov.w	r3, #0
 8007cda:	020b      	lsls	r3, r1, #8
 8007cdc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007ce0:	0202      	lsls	r2, r0, #8
 8007ce2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ce4:	6849      	ldr	r1, [r1, #4]
 8007ce6:	0849      	lsrs	r1, r1, #1
 8007ce8:	2000      	movs	r0, #0
 8007cea:	460c      	mov	r4, r1
 8007cec:	4605      	mov	r5, r0
 8007cee:	eb12 0804 	adds.w	r8, r2, r4
 8007cf2:	eb43 0905 	adc.w	r9, r3, r5
 8007cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	60bb      	str	r3, [r7, #8]
 8007cfe:	60fa      	str	r2, [r7, #12]
 8007d00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007d04:	4640      	mov	r0, r8
 8007d06:	4649      	mov	r1, r9
 8007d08:	f7f8 fac0 	bl	800028c <__aeabi_uldivmod>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	460b      	mov	r3, r1
 8007d10:	4613      	mov	r3, r2
 8007d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007d14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d1a:	d308      	bcc.n	8007d2e <UART_SetConfig+0x2c2>
 8007d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d22:	d204      	bcs.n	8007d2e <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 8007d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007d2a:	60da      	str	r2, [r3, #12]
 8007d2c:	e003      	b.n	8007d36 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8007d34:	e070      	b.n	8007e18 <UART_SetConfig+0x3ac>
 8007d36:	e06f      	b.n	8007e18 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d3a:	69db      	ldr	r3, [r3, #28]
 8007d3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d40:	d13c      	bne.n	8007dbc <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007d42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d44:	2200      	movs	r2, #0
 8007d46:	603b      	str	r3, [r7, #0]
 8007d48:	607a      	str	r2, [r7, #4]
 8007d4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007d4e:	f7fd f915 	bl	8004f7c <HAL_RCCEx_GetPeriphCLKFreq>
 8007d52:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d05e      	beq.n	8007e18 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d5e:	4a39      	ldr	r2, [pc, #228]	@ (8007e44 <UART_SetConfig+0x3d8>)
 8007d60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d64:	461a      	mov	r2, r3
 8007d66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d68:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d6c:	005a      	lsls	r2, r3, #1
 8007d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	085b      	lsrs	r3, r3, #1
 8007d74:	441a      	add	r2, r3
 8007d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d82:	2b0f      	cmp	r3, #15
 8007d84:	d916      	bls.n	8007db4 <UART_SetConfig+0x348>
 8007d86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d8c:	d212      	bcs.n	8007db4 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	f023 030f 	bic.w	r3, r3, #15
 8007d96:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d9a:	085b      	lsrs	r3, r3, #1
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	f003 0307 	and.w	r3, r3, #7
 8007da2:	b29a      	uxth	r2, r3
 8007da4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007da6:	4313      	orrs	r3, r2
 8007da8:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8007daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007db0:	60da      	str	r2, [r3, #12]
 8007db2:	e031      	b.n	8007e18 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8007db4:	2301      	movs	r3, #1
 8007db6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007dba:	e02d      	b.n	8007e18 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007dbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	469a      	mov	sl, r3
 8007dc2:	4693      	mov	fp, r2
 8007dc4:	4650      	mov	r0, sl
 8007dc6:	4659      	mov	r1, fp
 8007dc8:	f7fd f8d8 	bl	8004f7c <HAL_RCCEx_GetPeriphCLKFreq>
 8007dcc:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8007dce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d021      	beq.n	8007e18 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dd8:	4a1a      	ldr	r2, [pc, #104]	@ (8007e44 <UART_SetConfig+0x3d8>)
 8007dda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007dde:	461a      	mov	r2, r3
 8007de0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007de2:	fbb3 f2f2 	udiv	r2, r3, r2
 8007de6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	085b      	lsrs	r3, r3, #1
 8007dec:	441a      	add	r2, r3
 8007dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dfa:	2b0f      	cmp	r3, #15
 8007dfc:	d909      	bls.n	8007e12 <UART_SetConfig+0x3a6>
 8007dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e04:	d205      	bcs.n	8007e12 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	60da      	str	r2, [r3, #12]
 8007e10:	e002      	b.n	8007e18 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e22:	2201      	movs	r2, #1
 8007e24:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e30:	2200      	movs	r2, #0
 8007e32:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007e34:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	3750      	adds	r7, #80	@ 0x50
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e42:	bf00      	nop
 8007e44:	08008e84 	.word	0x08008e84

08007e48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e54:	f003 0308 	and.w	r3, r3, #8
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d00a      	beq.n	8007e72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	430a      	orrs	r2, r1
 8007e70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e76:	f003 0301 	and.w	r3, r3, #1
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d00a      	beq.n	8007e94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	430a      	orrs	r2, r1
 8007e92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e98:	f003 0302 	and.w	r3, r3, #2
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d00a      	beq.n	8007eb6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	430a      	orrs	r2, r1
 8007eb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eba:	f003 0304 	and.w	r3, r3, #4
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d00a      	beq.n	8007ed8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	430a      	orrs	r2, r1
 8007ed6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007edc:	f003 0310 	and.w	r3, r3, #16
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d00a      	beq.n	8007efa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	430a      	orrs	r2, r1
 8007ef8:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007efe:	f003 0320 	and.w	r3, r3, #32
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d00a      	beq.n	8007f1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	689b      	ldr	r3, [r3, #8]
 8007f0c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	430a      	orrs	r2, r1
 8007f1a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d01a      	beq.n	8007f5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	430a      	orrs	r2, r1
 8007f3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f46:	d10a      	bne.n	8007f5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	430a      	orrs	r2, r1
 8007f5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d00a      	beq.n	8007f80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	430a      	orrs	r2, r1
 8007f7e:	605a      	str	r2, [r3, #4]
  }
}
 8007f80:	bf00      	nop
 8007f82:	370c      	adds	r7, #12
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr

08007f8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b098      	sub	sp, #96	@ 0x60
 8007f90:	af02      	add	r7, sp, #8
 8007f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007f9c:	f7f8 ffe2 	bl	8000f64 <HAL_GetTick>
 8007fa0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f003 0308 	and.w	r3, r3, #8
 8007fac:	2b08      	cmp	r3, #8
 8007fae:	d12f      	bne.n	8008010 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fb0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007fb4:	9300      	str	r3, [sp, #0]
 8007fb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fb8:	2200      	movs	r2, #0
 8007fba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 f88e 	bl	80080e0 <UART_WaitOnFlagUntilTimeout>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d022      	beq.n	8008010 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fd2:	e853 3f00 	ldrex	r3, [r3]
 8007fd6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007fd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007fde:	653b      	str	r3, [r7, #80]	@ 0x50
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007fe8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007fee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ff0:	e841 2300 	strex	r3, r2, [r1]
 8007ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d1e6      	bne.n	8007fca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2220      	movs	r2, #32
 8008000:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2200      	movs	r2, #0
 8008008:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800800c:	2303      	movs	r3, #3
 800800e:	e063      	b.n	80080d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f003 0304 	and.w	r3, r3, #4
 800801a:	2b04      	cmp	r3, #4
 800801c:	d149      	bne.n	80080b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800801e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008022:	9300      	str	r3, [sp, #0]
 8008024:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008026:	2200      	movs	r2, #0
 8008028:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f000 f857 	bl	80080e0 <UART_WaitOnFlagUntilTimeout>
 8008032:	4603      	mov	r3, r0
 8008034:	2b00      	cmp	r3, #0
 8008036:	d03c      	beq.n	80080b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008040:	e853 3f00 	ldrex	r3, [r3]
 8008044:	623b      	str	r3, [r7, #32]
   return(result);
 8008046:	6a3b      	ldr	r3, [r7, #32]
 8008048:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800804c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	461a      	mov	r2, r3
 8008054:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008056:	633b      	str	r3, [r7, #48]	@ 0x30
 8008058:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800805c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800805e:	e841 2300 	strex	r3, r2, [r1]
 8008062:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008066:	2b00      	cmp	r3, #0
 8008068:	d1e6      	bne.n	8008038 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	3308      	adds	r3, #8
 8008070:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	e853 3f00 	ldrex	r3, [r3]
 8008078:	60fb      	str	r3, [r7, #12]
   return(result);
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	f023 0301 	bic.w	r3, r3, #1
 8008080:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	3308      	adds	r3, #8
 8008088:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800808a:	61fa      	str	r2, [r7, #28]
 800808c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808e:	69b9      	ldr	r1, [r7, #24]
 8008090:	69fa      	ldr	r2, [r7, #28]
 8008092:	e841 2300 	strex	r3, r2, [r1]
 8008096:	617b      	str	r3, [r7, #20]
   return(result);
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1e5      	bne.n	800806a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2220      	movs	r2, #32
 80080a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2200      	movs	r2, #0
 80080aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080ae:	2303      	movs	r3, #3
 80080b0:	e012      	b.n	80080d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2220      	movs	r2, #32
 80080b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2220      	movs	r2, #32
 80080be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2200      	movs	r2, #0
 80080cc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80080d6:	2300      	movs	r3, #0
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3758      	adds	r7, #88	@ 0x58
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}

080080e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	603b      	str	r3, [r7, #0]
 80080ec:	4613      	mov	r3, r2
 80080ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080f0:	e04f      	b.n	8008192 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080f2:	69bb      	ldr	r3, [r7, #24]
 80080f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f8:	d04b      	beq.n	8008192 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080fa:	f7f8 ff33 	bl	8000f64 <HAL_GetTick>
 80080fe:	4602      	mov	r2, r0
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	1ad3      	subs	r3, r2, r3
 8008104:	69ba      	ldr	r2, [r7, #24]
 8008106:	429a      	cmp	r2, r3
 8008108:	d302      	bcc.n	8008110 <UART_WaitOnFlagUntilTimeout+0x30>
 800810a:	69bb      	ldr	r3, [r7, #24]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d101      	bne.n	8008114 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008110:	2303      	movs	r3, #3
 8008112:	e04e      	b.n	80081b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 0304 	and.w	r3, r3, #4
 800811e:	2b00      	cmp	r3, #0
 8008120:	d037      	beq.n	8008192 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	2b80      	cmp	r3, #128	@ 0x80
 8008126:	d034      	beq.n	8008192 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	2b40      	cmp	r3, #64	@ 0x40
 800812c:	d031      	beq.n	8008192 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	69db      	ldr	r3, [r3, #28]
 8008134:	f003 0308 	and.w	r3, r3, #8
 8008138:	2b08      	cmp	r3, #8
 800813a:	d110      	bne.n	800815e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	2208      	movs	r2, #8
 8008142:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008144:	68f8      	ldr	r0, [r7, #12]
 8008146:	f000 f838 	bl	80081ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2208      	movs	r2, #8
 800814e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2200      	movs	r2, #0
 8008156:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800815a:	2301      	movs	r3, #1
 800815c:	e029      	b.n	80081b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	69db      	ldr	r3, [r3, #28]
 8008164:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008168:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800816c:	d111      	bne.n	8008192 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008176:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008178:	68f8      	ldr	r0, [r7, #12]
 800817a:	f000 f81e 	bl	80081ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2220      	movs	r2, #32
 8008182:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2200      	movs	r2, #0
 800818a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800818e:	2303      	movs	r3, #3
 8008190:	e00f      	b.n	80081b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	69da      	ldr	r2, [r3, #28]
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	4013      	ands	r3, r2
 800819c:	68ba      	ldr	r2, [r7, #8]
 800819e:	429a      	cmp	r2, r3
 80081a0:	bf0c      	ite	eq
 80081a2:	2301      	moveq	r3, #1
 80081a4:	2300      	movne	r3, #0
 80081a6:	b2db      	uxtb	r3, r3
 80081a8:	461a      	mov	r2, r3
 80081aa:	79fb      	ldrb	r3, [r7, #7]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d0a0      	beq.n	80080f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081b0:	2300      	movs	r3, #0
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3710      	adds	r7, #16
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081ba:	b480      	push	{r7}
 80081bc:	b095      	sub	sp, #84	@ 0x54
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081ca:	e853 3f00 	ldrex	r3, [r3]
 80081ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	461a      	mov	r2, r3
 80081de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80081e2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80081e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80081e8:	e841 2300 	strex	r3, r2, [r1]
 80081ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80081ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d1e6      	bne.n	80081c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	3308      	adds	r3, #8
 80081fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fc:	6a3b      	ldr	r3, [r7, #32]
 80081fe:	e853 3f00 	ldrex	r3, [r3]
 8008202:	61fb      	str	r3, [r7, #28]
   return(result);
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800820a:	f023 0301 	bic.w	r3, r3, #1
 800820e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	3308      	adds	r3, #8
 8008216:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008218:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800821a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800821e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008220:	e841 2300 	strex	r3, r2, [r1]
 8008224:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008228:	2b00      	cmp	r3, #0
 800822a:	d1e3      	bne.n	80081f4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008230:	2b01      	cmp	r3, #1
 8008232:	d118      	bne.n	8008266 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	e853 3f00 	ldrex	r3, [r3]
 8008240:	60bb      	str	r3, [r7, #8]
   return(result);
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	f023 0310 	bic.w	r3, r3, #16
 8008248:	647b      	str	r3, [r7, #68]	@ 0x44
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	461a      	mov	r2, r3
 8008250:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008252:	61bb      	str	r3, [r7, #24]
 8008254:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008256:	6979      	ldr	r1, [r7, #20]
 8008258:	69ba      	ldr	r2, [r7, #24]
 800825a:	e841 2300 	strex	r3, r2, [r1]
 800825e:	613b      	str	r3, [r7, #16]
   return(result);
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d1e6      	bne.n	8008234 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2220      	movs	r2, #32
 800826a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800827a:	bf00      	nop
 800827c:	3754      	adds	r7, #84	@ 0x54
 800827e:	46bd      	mov	sp, r7
 8008280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008284:	4770      	bx	lr

08008286 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008286:	b480      	push	{r7}
 8008288:	b085      	sub	sp, #20
 800828a:	af00      	add	r7, sp, #0
 800828c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008294:	2b01      	cmp	r3, #1
 8008296:	d101      	bne.n	800829c <HAL_UARTEx_DisableFifoMode+0x16>
 8008298:	2302      	movs	r3, #2
 800829a:	e027      	b.n	80082ec <HAL_UARTEx_DisableFifoMode+0x66>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2224      	movs	r2, #36	@ 0x24
 80082a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f022 0201 	bic.w	r2, r2, #1
 80082c2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80082ca:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	68fa      	ldr	r2, [r7, #12]
 80082d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2220      	movs	r2, #32
 80082de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2200      	movs	r2, #0
 80082e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082ea:	2300      	movs	r3, #0
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3714      	adds	r7, #20
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b084      	sub	sp, #16
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008308:	2b01      	cmp	r3, #1
 800830a:	d101      	bne.n	8008310 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800830c:	2302      	movs	r3, #2
 800830e:	e02d      	b.n	800836c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2201      	movs	r2, #1
 8008314:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2224      	movs	r2, #36	@ 0x24
 800831c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	681a      	ldr	r2, [r3, #0]
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f022 0201 	bic.w	r2, r2, #1
 8008336:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	683a      	ldr	r2, [r7, #0]
 8008348:	430a      	orrs	r2, r1
 800834a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f000 f84f 	bl	80083f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2220      	movs	r2, #32
 800835e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2200      	movs	r2, #0
 8008366:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800836a:	2300      	movs	r3, #0
}
 800836c:	4618      	mov	r0, r3
 800836e:	3710      	adds	r7, #16
 8008370:	46bd      	mov	sp, r7
 8008372:	bd80      	pop	{r7, pc}

08008374 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b084      	sub	sp, #16
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008384:	2b01      	cmp	r3, #1
 8008386:	d101      	bne.n	800838c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008388:	2302      	movs	r3, #2
 800838a:	e02d      	b.n	80083e8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2224      	movs	r2, #36	@ 0x24
 8008398:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	681a      	ldr	r2, [r3, #0]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f022 0201 	bic.w	r2, r2, #1
 80083b2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	689b      	ldr	r3, [r3, #8]
 80083ba:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	683a      	ldr	r2, [r7, #0]
 80083c4:	430a      	orrs	r2, r1
 80083c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f000 f811 	bl	80083f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	68fa      	ldr	r2, [r7, #12]
 80083d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2220      	movs	r2, #32
 80083da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80083e6:	2300      	movs	r3, #0
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3710      	adds	r7, #16
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b085      	sub	sp, #20
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d108      	bne.n	8008412 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2201      	movs	r2, #1
 8008404:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2201      	movs	r2, #1
 800840c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008410:	e031      	b.n	8008476 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008412:	2308      	movs	r3, #8
 8008414:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008416:	2308      	movs	r3, #8
 8008418:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	689b      	ldr	r3, [r3, #8]
 8008420:	0e5b      	lsrs	r3, r3, #25
 8008422:	b2db      	uxtb	r3, r3
 8008424:	f003 0307 	and.w	r3, r3, #7
 8008428:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	0f5b      	lsrs	r3, r3, #29
 8008432:	b2db      	uxtb	r3, r3
 8008434:	f003 0307 	and.w	r3, r3, #7
 8008438:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800843a:	7bbb      	ldrb	r3, [r7, #14]
 800843c:	7b3a      	ldrb	r2, [r7, #12]
 800843e:	4911      	ldr	r1, [pc, #68]	@ (8008484 <UARTEx_SetNbDataToProcess+0x94>)
 8008440:	5c8a      	ldrb	r2, [r1, r2]
 8008442:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008446:	7b3a      	ldrb	r2, [r7, #12]
 8008448:	490f      	ldr	r1, [pc, #60]	@ (8008488 <UARTEx_SetNbDataToProcess+0x98>)
 800844a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800844c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008450:	b29a      	uxth	r2, r3
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008458:	7bfb      	ldrb	r3, [r7, #15]
 800845a:	7b7a      	ldrb	r2, [r7, #13]
 800845c:	4909      	ldr	r1, [pc, #36]	@ (8008484 <UARTEx_SetNbDataToProcess+0x94>)
 800845e:	5c8a      	ldrb	r2, [r1, r2]
 8008460:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008464:	7b7a      	ldrb	r2, [r7, #13]
 8008466:	4908      	ldr	r1, [pc, #32]	@ (8008488 <UARTEx_SetNbDataToProcess+0x98>)
 8008468:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800846a:	fb93 f3f2 	sdiv	r3, r3, r2
 800846e:	b29a      	uxth	r2, r3
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008476:	bf00      	nop
 8008478:	3714      	adds	r7, #20
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr
 8008482:	bf00      	nop
 8008484:	08008e9c 	.word	0x08008e9c
 8008488:	08008ea4 	.word	0x08008ea4

0800848c <std>:
 800848c:	2300      	movs	r3, #0
 800848e:	b510      	push	{r4, lr}
 8008490:	4604      	mov	r4, r0
 8008492:	6083      	str	r3, [r0, #8]
 8008494:	8181      	strh	r1, [r0, #12]
 8008496:	4619      	mov	r1, r3
 8008498:	6643      	str	r3, [r0, #100]	@ 0x64
 800849a:	81c2      	strh	r2, [r0, #14]
 800849c:	2208      	movs	r2, #8
 800849e:	6183      	str	r3, [r0, #24]
 80084a0:	e9c0 3300 	strd	r3, r3, [r0]
 80084a4:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80084a8:	305c      	adds	r0, #92	@ 0x5c
 80084aa:	f000 f9e7 	bl	800887c <memset>
 80084ae:	4b0d      	ldr	r3, [pc, #52]	@ (80084e4 <std+0x58>)
 80084b0:	6224      	str	r4, [r4, #32]
 80084b2:	6263      	str	r3, [r4, #36]	@ 0x24
 80084b4:	4b0c      	ldr	r3, [pc, #48]	@ (80084e8 <std+0x5c>)
 80084b6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80084b8:	4b0c      	ldr	r3, [pc, #48]	@ (80084ec <std+0x60>)
 80084ba:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80084bc:	4b0c      	ldr	r3, [pc, #48]	@ (80084f0 <std+0x64>)
 80084be:	6323      	str	r3, [r4, #48]	@ 0x30
 80084c0:	4b0c      	ldr	r3, [pc, #48]	@ (80084f4 <std+0x68>)
 80084c2:	429c      	cmp	r4, r3
 80084c4:	d006      	beq.n	80084d4 <std+0x48>
 80084c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80084ca:	4294      	cmp	r4, r2
 80084cc:	d002      	beq.n	80084d4 <std+0x48>
 80084ce:	33d0      	adds	r3, #208	@ 0xd0
 80084d0:	429c      	cmp	r4, r3
 80084d2:	d105      	bne.n	80084e0 <std+0x54>
 80084d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80084d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084dc:	f000 ba46 	b.w	800896c <__retarget_lock_init_recursive>
 80084e0:	bd10      	pop	{r4, pc}
 80084e2:	bf00      	nop
 80084e4:	080086cd 	.word	0x080086cd
 80084e8:	080086ef 	.word	0x080086ef
 80084ec:	08008727 	.word	0x08008727
 80084f0:	0800874b 	.word	0x0800874b
 80084f4:	20000120 	.word	0x20000120

080084f8 <stdio_exit_handler>:
 80084f8:	4a02      	ldr	r2, [pc, #8]	@ (8008504 <stdio_exit_handler+0xc>)
 80084fa:	4903      	ldr	r1, [pc, #12]	@ (8008508 <stdio_exit_handler+0x10>)
 80084fc:	4803      	ldr	r0, [pc, #12]	@ (800850c <stdio_exit_handler+0x14>)
 80084fe:	f000 b869 	b.w	80085d4 <_fwalk_sglue>
 8008502:	bf00      	nop
 8008504:	2000000c 	.word	0x2000000c
 8008508:	08008c6d 	.word	0x08008c6d
 800850c:	2000001c 	.word	0x2000001c

08008510 <cleanup_stdio>:
 8008510:	6841      	ldr	r1, [r0, #4]
 8008512:	4b0c      	ldr	r3, [pc, #48]	@ (8008544 <cleanup_stdio+0x34>)
 8008514:	4299      	cmp	r1, r3
 8008516:	b510      	push	{r4, lr}
 8008518:	4604      	mov	r4, r0
 800851a:	d001      	beq.n	8008520 <cleanup_stdio+0x10>
 800851c:	f000 fba6 	bl	8008c6c <_fflush_r>
 8008520:	68a1      	ldr	r1, [r4, #8]
 8008522:	4b09      	ldr	r3, [pc, #36]	@ (8008548 <cleanup_stdio+0x38>)
 8008524:	4299      	cmp	r1, r3
 8008526:	d002      	beq.n	800852e <cleanup_stdio+0x1e>
 8008528:	4620      	mov	r0, r4
 800852a:	f000 fb9f 	bl	8008c6c <_fflush_r>
 800852e:	68e1      	ldr	r1, [r4, #12]
 8008530:	4b06      	ldr	r3, [pc, #24]	@ (800854c <cleanup_stdio+0x3c>)
 8008532:	4299      	cmp	r1, r3
 8008534:	d004      	beq.n	8008540 <cleanup_stdio+0x30>
 8008536:	4620      	mov	r0, r4
 8008538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800853c:	f000 bb96 	b.w	8008c6c <_fflush_r>
 8008540:	bd10      	pop	{r4, pc}
 8008542:	bf00      	nop
 8008544:	20000120 	.word	0x20000120
 8008548:	20000188 	.word	0x20000188
 800854c:	200001f0 	.word	0x200001f0

08008550 <global_stdio_init.part.0>:
 8008550:	b510      	push	{r4, lr}
 8008552:	4b0b      	ldr	r3, [pc, #44]	@ (8008580 <global_stdio_init.part.0+0x30>)
 8008554:	2104      	movs	r1, #4
 8008556:	4c0b      	ldr	r4, [pc, #44]	@ (8008584 <global_stdio_init.part.0+0x34>)
 8008558:	4a0b      	ldr	r2, [pc, #44]	@ (8008588 <global_stdio_init.part.0+0x38>)
 800855a:	4620      	mov	r0, r4
 800855c:	601a      	str	r2, [r3, #0]
 800855e:	2200      	movs	r2, #0
 8008560:	f7ff ff94 	bl	800848c <std>
 8008564:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008568:	2201      	movs	r2, #1
 800856a:	2109      	movs	r1, #9
 800856c:	f7ff ff8e 	bl	800848c <std>
 8008570:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008574:	2202      	movs	r2, #2
 8008576:	2112      	movs	r1, #18
 8008578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800857c:	f7ff bf86 	b.w	800848c <std>
 8008580:	20000258 	.word	0x20000258
 8008584:	20000120 	.word	0x20000120
 8008588:	080084f9 	.word	0x080084f9

0800858c <__sfp_lock_acquire>:
 800858c:	4801      	ldr	r0, [pc, #4]	@ (8008594 <__sfp_lock_acquire+0x8>)
 800858e:	f000 b9ee 	b.w	800896e <__retarget_lock_acquire_recursive>
 8008592:	bf00      	nop
 8008594:	20000261 	.word	0x20000261

08008598 <__sfp_lock_release>:
 8008598:	4801      	ldr	r0, [pc, #4]	@ (80085a0 <__sfp_lock_release+0x8>)
 800859a:	f000 b9e9 	b.w	8008970 <__retarget_lock_release_recursive>
 800859e:	bf00      	nop
 80085a0:	20000261 	.word	0x20000261

080085a4 <__sinit>:
 80085a4:	b510      	push	{r4, lr}
 80085a6:	4604      	mov	r4, r0
 80085a8:	f7ff fff0 	bl	800858c <__sfp_lock_acquire>
 80085ac:	6a23      	ldr	r3, [r4, #32]
 80085ae:	b11b      	cbz	r3, 80085b8 <__sinit+0x14>
 80085b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085b4:	f7ff bff0 	b.w	8008598 <__sfp_lock_release>
 80085b8:	4b04      	ldr	r3, [pc, #16]	@ (80085cc <__sinit+0x28>)
 80085ba:	6223      	str	r3, [r4, #32]
 80085bc:	4b04      	ldr	r3, [pc, #16]	@ (80085d0 <__sinit+0x2c>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d1f5      	bne.n	80085b0 <__sinit+0xc>
 80085c4:	f7ff ffc4 	bl	8008550 <global_stdio_init.part.0>
 80085c8:	e7f2      	b.n	80085b0 <__sinit+0xc>
 80085ca:	bf00      	nop
 80085cc:	08008511 	.word	0x08008511
 80085d0:	20000258 	.word	0x20000258

080085d4 <_fwalk_sglue>:
 80085d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085d8:	4607      	mov	r7, r0
 80085da:	4688      	mov	r8, r1
 80085dc:	4614      	mov	r4, r2
 80085de:	2600      	movs	r6, #0
 80085e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80085e4:	f1b9 0901 	subs.w	r9, r9, #1
 80085e8:	d505      	bpl.n	80085f6 <_fwalk_sglue+0x22>
 80085ea:	6824      	ldr	r4, [r4, #0]
 80085ec:	2c00      	cmp	r4, #0
 80085ee:	d1f7      	bne.n	80085e0 <_fwalk_sglue+0xc>
 80085f0:	4630      	mov	r0, r6
 80085f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085f6:	89ab      	ldrh	r3, [r5, #12]
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	d907      	bls.n	800860c <_fwalk_sglue+0x38>
 80085fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008600:	3301      	adds	r3, #1
 8008602:	d003      	beq.n	800860c <_fwalk_sglue+0x38>
 8008604:	4629      	mov	r1, r5
 8008606:	4638      	mov	r0, r7
 8008608:	47c0      	blx	r8
 800860a:	4306      	orrs	r6, r0
 800860c:	3568      	adds	r5, #104	@ 0x68
 800860e:	e7e9      	b.n	80085e4 <_fwalk_sglue+0x10>

08008610 <_puts_r>:
 8008610:	6a03      	ldr	r3, [r0, #32]
 8008612:	b570      	push	{r4, r5, r6, lr}
 8008614:	4605      	mov	r5, r0
 8008616:	460e      	mov	r6, r1
 8008618:	6884      	ldr	r4, [r0, #8]
 800861a:	b90b      	cbnz	r3, 8008620 <_puts_r+0x10>
 800861c:	f7ff ffc2 	bl	80085a4 <__sinit>
 8008620:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008622:	07db      	lsls	r3, r3, #31
 8008624:	d405      	bmi.n	8008632 <_puts_r+0x22>
 8008626:	89a3      	ldrh	r3, [r4, #12]
 8008628:	0598      	lsls	r0, r3, #22
 800862a:	d402      	bmi.n	8008632 <_puts_r+0x22>
 800862c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800862e:	f000 f99e 	bl	800896e <__retarget_lock_acquire_recursive>
 8008632:	89a3      	ldrh	r3, [r4, #12]
 8008634:	0719      	lsls	r1, r3, #28
 8008636:	d502      	bpl.n	800863e <_puts_r+0x2e>
 8008638:	6923      	ldr	r3, [r4, #16]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d135      	bne.n	80086aa <_puts_r+0x9a>
 800863e:	4621      	mov	r1, r4
 8008640:	4628      	mov	r0, r5
 8008642:	f000 f8c5 	bl	80087d0 <__swsetup_r>
 8008646:	b380      	cbz	r0, 80086aa <_puts_r+0x9a>
 8008648:	f04f 35ff 	mov.w	r5, #4294967295
 800864c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800864e:	07da      	lsls	r2, r3, #31
 8008650:	d405      	bmi.n	800865e <_puts_r+0x4e>
 8008652:	89a3      	ldrh	r3, [r4, #12]
 8008654:	059b      	lsls	r3, r3, #22
 8008656:	d402      	bmi.n	800865e <_puts_r+0x4e>
 8008658:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800865a:	f000 f989 	bl	8008970 <__retarget_lock_release_recursive>
 800865e:	4628      	mov	r0, r5
 8008660:	bd70      	pop	{r4, r5, r6, pc}
 8008662:	2b00      	cmp	r3, #0
 8008664:	da04      	bge.n	8008670 <_puts_r+0x60>
 8008666:	69a2      	ldr	r2, [r4, #24]
 8008668:	429a      	cmp	r2, r3
 800866a:	dc17      	bgt.n	800869c <_puts_r+0x8c>
 800866c:	290a      	cmp	r1, #10
 800866e:	d015      	beq.n	800869c <_puts_r+0x8c>
 8008670:	6823      	ldr	r3, [r4, #0]
 8008672:	1c5a      	adds	r2, r3, #1
 8008674:	6022      	str	r2, [r4, #0]
 8008676:	7019      	strb	r1, [r3, #0]
 8008678:	68a3      	ldr	r3, [r4, #8]
 800867a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800867e:	3b01      	subs	r3, #1
 8008680:	60a3      	str	r3, [r4, #8]
 8008682:	2900      	cmp	r1, #0
 8008684:	d1ed      	bne.n	8008662 <_puts_r+0x52>
 8008686:	2b00      	cmp	r3, #0
 8008688:	da11      	bge.n	80086ae <_puts_r+0x9e>
 800868a:	4622      	mov	r2, r4
 800868c:	210a      	movs	r1, #10
 800868e:	4628      	mov	r0, r5
 8008690:	f000 f85f 	bl	8008752 <__swbuf_r>
 8008694:	3001      	adds	r0, #1
 8008696:	d0d7      	beq.n	8008648 <_puts_r+0x38>
 8008698:	250a      	movs	r5, #10
 800869a:	e7d7      	b.n	800864c <_puts_r+0x3c>
 800869c:	4622      	mov	r2, r4
 800869e:	4628      	mov	r0, r5
 80086a0:	f000 f857 	bl	8008752 <__swbuf_r>
 80086a4:	3001      	adds	r0, #1
 80086a6:	d1e7      	bne.n	8008678 <_puts_r+0x68>
 80086a8:	e7ce      	b.n	8008648 <_puts_r+0x38>
 80086aa:	3e01      	subs	r6, #1
 80086ac:	e7e4      	b.n	8008678 <_puts_r+0x68>
 80086ae:	6823      	ldr	r3, [r4, #0]
 80086b0:	1c5a      	adds	r2, r3, #1
 80086b2:	6022      	str	r2, [r4, #0]
 80086b4:	220a      	movs	r2, #10
 80086b6:	701a      	strb	r2, [r3, #0]
 80086b8:	e7ee      	b.n	8008698 <_puts_r+0x88>
	...

080086bc <puts>:
 80086bc:	4b02      	ldr	r3, [pc, #8]	@ (80086c8 <puts+0xc>)
 80086be:	4601      	mov	r1, r0
 80086c0:	6818      	ldr	r0, [r3, #0]
 80086c2:	f7ff bfa5 	b.w	8008610 <_puts_r>
 80086c6:	bf00      	nop
 80086c8:	20000018 	.word	0x20000018

080086cc <__sread>:
 80086cc:	b510      	push	{r4, lr}
 80086ce:	460c      	mov	r4, r1
 80086d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086d4:	f000 f8fc 	bl	80088d0 <_read_r>
 80086d8:	2800      	cmp	r0, #0
 80086da:	bfab      	itete	ge
 80086dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80086de:	89a3      	ldrhlt	r3, [r4, #12]
 80086e0:	181b      	addge	r3, r3, r0
 80086e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80086e6:	bfac      	ite	ge
 80086e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80086ea:	81a3      	strhlt	r3, [r4, #12]
 80086ec:	bd10      	pop	{r4, pc}

080086ee <__swrite>:
 80086ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086f2:	461f      	mov	r7, r3
 80086f4:	898b      	ldrh	r3, [r1, #12]
 80086f6:	4605      	mov	r5, r0
 80086f8:	460c      	mov	r4, r1
 80086fa:	05db      	lsls	r3, r3, #23
 80086fc:	4616      	mov	r6, r2
 80086fe:	d505      	bpl.n	800870c <__swrite+0x1e>
 8008700:	2302      	movs	r3, #2
 8008702:	2200      	movs	r2, #0
 8008704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008708:	f000 f8d0 	bl	80088ac <_lseek_r>
 800870c:	89a3      	ldrh	r3, [r4, #12]
 800870e:	4632      	mov	r2, r6
 8008710:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008714:	4628      	mov	r0, r5
 8008716:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800871a:	81a3      	strh	r3, [r4, #12]
 800871c:	463b      	mov	r3, r7
 800871e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008722:	f000 b8e7 	b.w	80088f4 <_write_r>

08008726 <__sseek>:
 8008726:	b510      	push	{r4, lr}
 8008728:	460c      	mov	r4, r1
 800872a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800872e:	f000 f8bd 	bl	80088ac <_lseek_r>
 8008732:	1c43      	adds	r3, r0, #1
 8008734:	89a3      	ldrh	r3, [r4, #12]
 8008736:	bf15      	itete	ne
 8008738:	6560      	strne	r0, [r4, #84]	@ 0x54
 800873a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800873e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008742:	81a3      	strheq	r3, [r4, #12]
 8008744:	bf18      	it	ne
 8008746:	81a3      	strhne	r3, [r4, #12]
 8008748:	bd10      	pop	{r4, pc}

0800874a <__sclose>:
 800874a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800874e:	f000 b89d 	b.w	800888c <_close_r>

08008752 <__swbuf_r>:
 8008752:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008754:	460e      	mov	r6, r1
 8008756:	4614      	mov	r4, r2
 8008758:	4605      	mov	r5, r0
 800875a:	b118      	cbz	r0, 8008764 <__swbuf_r+0x12>
 800875c:	6a03      	ldr	r3, [r0, #32]
 800875e:	b90b      	cbnz	r3, 8008764 <__swbuf_r+0x12>
 8008760:	f7ff ff20 	bl	80085a4 <__sinit>
 8008764:	69a3      	ldr	r3, [r4, #24]
 8008766:	60a3      	str	r3, [r4, #8]
 8008768:	89a3      	ldrh	r3, [r4, #12]
 800876a:	071a      	lsls	r2, r3, #28
 800876c:	d501      	bpl.n	8008772 <__swbuf_r+0x20>
 800876e:	6923      	ldr	r3, [r4, #16]
 8008770:	b943      	cbnz	r3, 8008784 <__swbuf_r+0x32>
 8008772:	4621      	mov	r1, r4
 8008774:	4628      	mov	r0, r5
 8008776:	f000 f82b 	bl	80087d0 <__swsetup_r>
 800877a:	b118      	cbz	r0, 8008784 <__swbuf_r+0x32>
 800877c:	f04f 37ff 	mov.w	r7, #4294967295
 8008780:	4638      	mov	r0, r7
 8008782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008784:	6823      	ldr	r3, [r4, #0]
 8008786:	b2f6      	uxtb	r6, r6
 8008788:	6922      	ldr	r2, [r4, #16]
 800878a:	4637      	mov	r7, r6
 800878c:	1a98      	subs	r0, r3, r2
 800878e:	6963      	ldr	r3, [r4, #20]
 8008790:	4283      	cmp	r3, r0
 8008792:	dc05      	bgt.n	80087a0 <__swbuf_r+0x4e>
 8008794:	4621      	mov	r1, r4
 8008796:	4628      	mov	r0, r5
 8008798:	f000 fa68 	bl	8008c6c <_fflush_r>
 800879c:	2800      	cmp	r0, #0
 800879e:	d1ed      	bne.n	800877c <__swbuf_r+0x2a>
 80087a0:	68a3      	ldr	r3, [r4, #8]
 80087a2:	3b01      	subs	r3, #1
 80087a4:	60a3      	str	r3, [r4, #8]
 80087a6:	6823      	ldr	r3, [r4, #0]
 80087a8:	1c5a      	adds	r2, r3, #1
 80087aa:	6022      	str	r2, [r4, #0]
 80087ac:	701e      	strb	r6, [r3, #0]
 80087ae:	1c43      	adds	r3, r0, #1
 80087b0:	6962      	ldr	r2, [r4, #20]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d004      	beq.n	80087c0 <__swbuf_r+0x6e>
 80087b6:	89a3      	ldrh	r3, [r4, #12]
 80087b8:	07db      	lsls	r3, r3, #31
 80087ba:	d5e1      	bpl.n	8008780 <__swbuf_r+0x2e>
 80087bc:	2e0a      	cmp	r6, #10
 80087be:	d1df      	bne.n	8008780 <__swbuf_r+0x2e>
 80087c0:	4621      	mov	r1, r4
 80087c2:	4628      	mov	r0, r5
 80087c4:	f000 fa52 	bl	8008c6c <_fflush_r>
 80087c8:	2800      	cmp	r0, #0
 80087ca:	d0d9      	beq.n	8008780 <__swbuf_r+0x2e>
 80087cc:	e7d6      	b.n	800877c <__swbuf_r+0x2a>
	...

080087d0 <__swsetup_r>:
 80087d0:	b538      	push	{r3, r4, r5, lr}
 80087d2:	4b29      	ldr	r3, [pc, #164]	@ (8008878 <__swsetup_r+0xa8>)
 80087d4:	4605      	mov	r5, r0
 80087d6:	460c      	mov	r4, r1
 80087d8:	6818      	ldr	r0, [r3, #0]
 80087da:	b118      	cbz	r0, 80087e4 <__swsetup_r+0x14>
 80087dc:	6a03      	ldr	r3, [r0, #32]
 80087de:	b90b      	cbnz	r3, 80087e4 <__swsetup_r+0x14>
 80087e0:	f7ff fee0 	bl	80085a4 <__sinit>
 80087e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087e8:	0719      	lsls	r1, r3, #28
 80087ea:	d422      	bmi.n	8008832 <__swsetup_r+0x62>
 80087ec:	06da      	lsls	r2, r3, #27
 80087ee:	d407      	bmi.n	8008800 <__swsetup_r+0x30>
 80087f0:	2209      	movs	r2, #9
 80087f2:	602a      	str	r2, [r5, #0]
 80087f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087f8:	f04f 30ff 	mov.w	r0, #4294967295
 80087fc:	81a3      	strh	r3, [r4, #12]
 80087fe:	e033      	b.n	8008868 <__swsetup_r+0x98>
 8008800:	0758      	lsls	r0, r3, #29
 8008802:	d512      	bpl.n	800882a <__swsetup_r+0x5a>
 8008804:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008806:	b141      	cbz	r1, 800881a <__swsetup_r+0x4a>
 8008808:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800880c:	4299      	cmp	r1, r3
 800880e:	d002      	beq.n	8008816 <__swsetup_r+0x46>
 8008810:	4628      	mov	r0, r5
 8008812:	f000 f8af 	bl	8008974 <_free_r>
 8008816:	2300      	movs	r3, #0
 8008818:	6363      	str	r3, [r4, #52]	@ 0x34
 800881a:	89a3      	ldrh	r3, [r4, #12]
 800881c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008820:	81a3      	strh	r3, [r4, #12]
 8008822:	2300      	movs	r3, #0
 8008824:	6063      	str	r3, [r4, #4]
 8008826:	6923      	ldr	r3, [r4, #16]
 8008828:	6023      	str	r3, [r4, #0]
 800882a:	89a3      	ldrh	r3, [r4, #12]
 800882c:	f043 0308 	orr.w	r3, r3, #8
 8008830:	81a3      	strh	r3, [r4, #12]
 8008832:	6923      	ldr	r3, [r4, #16]
 8008834:	b94b      	cbnz	r3, 800884a <__swsetup_r+0x7a>
 8008836:	89a3      	ldrh	r3, [r4, #12]
 8008838:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800883c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008840:	d003      	beq.n	800884a <__swsetup_r+0x7a>
 8008842:	4621      	mov	r1, r4
 8008844:	4628      	mov	r0, r5
 8008846:	f000 fa5e 	bl	8008d06 <__smakebuf_r>
 800884a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800884e:	f013 0201 	ands.w	r2, r3, #1
 8008852:	d00a      	beq.n	800886a <__swsetup_r+0x9a>
 8008854:	2200      	movs	r2, #0
 8008856:	60a2      	str	r2, [r4, #8]
 8008858:	6962      	ldr	r2, [r4, #20]
 800885a:	4252      	negs	r2, r2
 800885c:	61a2      	str	r2, [r4, #24]
 800885e:	6922      	ldr	r2, [r4, #16]
 8008860:	b942      	cbnz	r2, 8008874 <__swsetup_r+0xa4>
 8008862:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008866:	d1c5      	bne.n	80087f4 <__swsetup_r+0x24>
 8008868:	bd38      	pop	{r3, r4, r5, pc}
 800886a:	0799      	lsls	r1, r3, #30
 800886c:	bf58      	it	pl
 800886e:	6962      	ldrpl	r2, [r4, #20]
 8008870:	60a2      	str	r2, [r4, #8]
 8008872:	e7f4      	b.n	800885e <__swsetup_r+0x8e>
 8008874:	2000      	movs	r0, #0
 8008876:	e7f7      	b.n	8008868 <__swsetup_r+0x98>
 8008878:	20000018 	.word	0x20000018

0800887c <memset>:
 800887c:	4402      	add	r2, r0
 800887e:	4603      	mov	r3, r0
 8008880:	4293      	cmp	r3, r2
 8008882:	d100      	bne.n	8008886 <memset+0xa>
 8008884:	4770      	bx	lr
 8008886:	f803 1b01 	strb.w	r1, [r3], #1
 800888a:	e7f9      	b.n	8008880 <memset+0x4>

0800888c <_close_r>:
 800888c:	b538      	push	{r3, r4, r5, lr}
 800888e:	2300      	movs	r3, #0
 8008890:	4d05      	ldr	r5, [pc, #20]	@ (80088a8 <_close_r+0x1c>)
 8008892:	4604      	mov	r4, r0
 8008894:	4608      	mov	r0, r1
 8008896:	602b      	str	r3, [r5, #0]
 8008898:	f7f8 f956 	bl	8000b48 <_close>
 800889c:	1c43      	adds	r3, r0, #1
 800889e:	d102      	bne.n	80088a6 <_close_r+0x1a>
 80088a0:	682b      	ldr	r3, [r5, #0]
 80088a2:	b103      	cbz	r3, 80088a6 <_close_r+0x1a>
 80088a4:	6023      	str	r3, [r4, #0]
 80088a6:	bd38      	pop	{r3, r4, r5, pc}
 80088a8:	2000025c 	.word	0x2000025c

080088ac <_lseek_r>:
 80088ac:	b538      	push	{r3, r4, r5, lr}
 80088ae:	4604      	mov	r4, r0
 80088b0:	4d06      	ldr	r5, [pc, #24]	@ (80088cc <_lseek_r+0x20>)
 80088b2:	4608      	mov	r0, r1
 80088b4:	4611      	mov	r1, r2
 80088b6:	2200      	movs	r2, #0
 80088b8:	602a      	str	r2, [r5, #0]
 80088ba:	461a      	mov	r2, r3
 80088bc:	f7f8 f96b 	bl	8000b96 <_lseek>
 80088c0:	1c43      	adds	r3, r0, #1
 80088c2:	d102      	bne.n	80088ca <_lseek_r+0x1e>
 80088c4:	682b      	ldr	r3, [r5, #0]
 80088c6:	b103      	cbz	r3, 80088ca <_lseek_r+0x1e>
 80088c8:	6023      	str	r3, [r4, #0]
 80088ca:	bd38      	pop	{r3, r4, r5, pc}
 80088cc:	2000025c 	.word	0x2000025c

080088d0 <_read_r>:
 80088d0:	b538      	push	{r3, r4, r5, lr}
 80088d2:	4604      	mov	r4, r0
 80088d4:	4d06      	ldr	r5, [pc, #24]	@ (80088f0 <_read_r+0x20>)
 80088d6:	4608      	mov	r0, r1
 80088d8:	4611      	mov	r1, r2
 80088da:	2200      	movs	r2, #0
 80088dc:	602a      	str	r2, [r5, #0]
 80088de:	461a      	mov	r2, r3
 80088e0:	f7f8 f915 	bl	8000b0e <_read>
 80088e4:	1c43      	adds	r3, r0, #1
 80088e6:	d102      	bne.n	80088ee <_read_r+0x1e>
 80088e8:	682b      	ldr	r3, [r5, #0]
 80088ea:	b103      	cbz	r3, 80088ee <_read_r+0x1e>
 80088ec:	6023      	str	r3, [r4, #0]
 80088ee:	bd38      	pop	{r3, r4, r5, pc}
 80088f0:	2000025c 	.word	0x2000025c

080088f4 <_write_r>:
 80088f4:	b538      	push	{r3, r4, r5, lr}
 80088f6:	4604      	mov	r4, r0
 80088f8:	4d06      	ldr	r5, [pc, #24]	@ (8008914 <_write_r+0x20>)
 80088fa:	4608      	mov	r0, r1
 80088fc:	4611      	mov	r1, r2
 80088fe:	2200      	movs	r2, #0
 8008900:	602a      	str	r2, [r5, #0]
 8008902:	461a      	mov	r2, r3
 8008904:	f7f7 fe80 	bl	8000608 <_write>
 8008908:	1c43      	adds	r3, r0, #1
 800890a:	d102      	bne.n	8008912 <_write_r+0x1e>
 800890c:	682b      	ldr	r3, [r5, #0]
 800890e:	b103      	cbz	r3, 8008912 <_write_r+0x1e>
 8008910:	6023      	str	r3, [r4, #0]
 8008912:	bd38      	pop	{r3, r4, r5, pc}
 8008914:	2000025c 	.word	0x2000025c

08008918 <__errno>:
 8008918:	4b01      	ldr	r3, [pc, #4]	@ (8008920 <__errno+0x8>)
 800891a:	6818      	ldr	r0, [r3, #0]
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop
 8008920:	20000018 	.word	0x20000018

08008924 <__libc_init_array>:
 8008924:	b570      	push	{r4, r5, r6, lr}
 8008926:	4d0d      	ldr	r5, [pc, #52]	@ (800895c <__libc_init_array+0x38>)
 8008928:	2600      	movs	r6, #0
 800892a:	4c0d      	ldr	r4, [pc, #52]	@ (8008960 <__libc_init_array+0x3c>)
 800892c:	1b64      	subs	r4, r4, r5
 800892e:	10a4      	asrs	r4, r4, #2
 8008930:	42a6      	cmp	r6, r4
 8008932:	d109      	bne.n	8008948 <__libc_init_array+0x24>
 8008934:	4d0b      	ldr	r5, [pc, #44]	@ (8008964 <__libc_init_array+0x40>)
 8008936:	2600      	movs	r6, #0
 8008938:	4c0b      	ldr	r4, [pc, #44]	@ (8008968 <__libc_init_array+0x44>)
 800893a:	f000 fa53 	bl	8008de4 <_init>
 800893e:	1b64      	subs	r4, r4, r5
 8008940:	10a4      	asrs	r4, r4, #2
 8008942:	42a6      	cmp	r6, r4
 8008944:	d105      	bne.n	8008952 <__libc_init_array+0x2e>
 8008946:	bd70      	pop	{r4, r5, r6, pc}
 8008948:	f855 3b04 	ldr.w	r3, [r5], #4
 800894c:	3601      	adds	r6, #1
 800894e:	4798      	blx	r3
 8008950:	e7ee      	b.n	8008930 <__libc_init_array+0xc>
 8008952:	f855 3b04 	ldr.w	r3, [r5], #4
 8008956:	3601      	adds	r6, #1
 8008958:	4798      	blx	r3
 800895a:	e7f2      	b.n	8008942 <__libc_init_array+0x1e>
 800895c:	08008eb4 	.word	0x08008eb4
 8008960:	08008eb4 	.word	0x08008eb4
 8008964:	08008eb4 	.word	0x08008eb4
 8008968:	08008eb8 	.word	0x08008eb8

0800896c <__retarget_lock_init_recursive>:
 800896c:	4770      	bx	lr

0800896e <__retarget_lock_acquire_recursive>:
 800896e:	4770      	bx	lr

08008970 <__retarget_lock_release_recursive>:
 8008970:	4770      	bx	lr
	...

08008974 <_free_r>:
 8008974:	b538      	push	{r3, r4, r5, lr}
 8008976:	4605      	mov	r5, r0
 8008978:	2900      	cmp	r1, #0
 800897a:	d041      	beq.n	8008a00 <_free_r+0x8c>
 800897c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008980:	1f0c      	subs	r4, r1, #4
 8008982:	2b00      	cmp	r3, #0
 8008984:	bfb8      	it	lt
 8008986:	18e4      	addlt	r4, r4, r3
 8008988:	f000 f8e0 	bl	8008b4c <__malloc_lock>
 800898c:	4a1d      	ldr	r2, [pc, #116]	@ (8008a04 <_free_r+0x90>)
 800898e:	6813      	ldr	r3, [r2, #0]
 8008990:	b933      	cbnz	r3, 80089a0 <_free_r+0x2c>
 8008992:	6063      	str	r3, [r4, #4]
 8008994:	6014      	str	r4, [r2, #0]
 8008996:	4628      	mov	r0, r5
 8008998:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800899c:	f000 b8dc 	b.w	8008b58 <__malloc_unlock>
 80089a0:	42a3      	cmp	r3, r4
 80089a2:	d908      	bls.n	80089b6 <_free_r+0x42>
 80089a4:	6820      	ldr	r0, [r4, #0]
 80089a6:	1821      	adds	r1, r4, r0
 80089a8:	428b      	cmp	r3, r1
 80089aa:	bf01      	itttt	eq
 80089ac:	6819      	ldreq	r1, [r3, #0]
 80089ae:	685b      	ldreq	r3, [r3, #4]
 80089b0:	1809      	addeq	r1, r1, r0
 80089b2:	6021      	streq	r1, [r4, #0]
 80089b4:	e7ed      	b.n	8008992 <_free_r+0x1e>
 80089b6:	461a      	mov	r2, r3
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	b10b      	cbz	r3, 80089c0 <_free_r+0x4c>
 80089bc:	42a3      	cmp	r3, r4
 80089be:	d9fa      	bls.n	80089b6 <_free_r+0x42>
 80089c0:	6811      	ldr	r1, [r2, #0]
 80089c2:	1850      	adds	r0, r2, r1
 80089c4:	42a0      	cmp	r0, r4
 80089c6:	d10b      	bne.n	80089e0 <_free_r+0x6c>
 80089c8:	6820      	ldr	r0, [r4, #0]
 80089ca:	4401      	add	r1, r0
 80089cc:	1850      	adds	r0, r2, r1
 80089ce:	6011      	str	r1, [r2, #0]
 80089d0:	4283      	cmp	r3, r0
 80089d2:	d1e0      	bne.n	8008996 <_free_r+0x22>
 80089d4:	6818      	ldr	r0, [r3, #0]
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	4408      	add	r0, r1
 80089da:	6053      	str	r3, [r2, #4]
 80089dc:	6010      	str	r0, [r2, #0]
 80089de:	e7da      	b.n	8008996 <_free_r+0x22>
 80089e0:	d902      	bls.n	80089e8 <_free_r+0x74>
 80089e2:	230c      	movs	r3, #12
 80089e4:	602b      	str	r3, [r5, #0]
 80089e6:	e7d6      	b.n	8008996 <_free_r+0x22>
 80089e8:	6820      	ldr	r0, [r4, #0]
 80089ea:	1821      	adds	r1, r4, r0
 80089ec:	428b      	cmp	r3, r1
 80089ee:	bf02      	ittt	eq
 80089f0:	6819      	ldreq	r1, [r3, #0]
 80089f2:	685b      	ldreq	r3, [r3, #4]
 80089f4:	1809      	addeq	r1, r1, r0
 80089f6:	6063      	str	r3, [r4, #4]
 80089f8:	bf08      	it	eq
 80089fa:	6021      	streq	r1, [r4, #0]
 80089fc:	6054      	str	r4, [r2, #4]
 80089fe:	e7ca      	b.n	8008996 <_free_r+0x22>
 8008a00:	bd38      	pop	{r3, r4, r5, pc}
 8008a02:	bf00      	nop
 8008a04:	20000268 	.word	0x20000268

08008a08 <sbrk_aligned>:
 8008a08:	b570      	push	{r4, r5, r6, lr}
 8008a0a:	4e0f      	ldr	r6, [pc, #60]	@ (8008a48 <sbrk_aligned+0x40>)
 8008a0c:	460c      	mov	r4, r1
 8008a0e:	4605      	mov	r5, r0
 8008a10:	6831      	ldr	r1, [r6, #0]
 8008a12:	b911      	cbnz	r1, 8008a1a <sbrk_aligned+0x12>
 8008a14:	f000 f9d6 	bl	8008dc4 <_sbrk_r>
 8008a18:	6030      	str	r0, [r6, #0]
 8008a1a:	4621      	mov	r1, r4
 8008a1c:	4628      	mov	r0, r5
 8008a1e:	f000 f9d1 	bl	8008dc4 <_sbrk_r>
 8008a22:	1c43      	adds	r3, r0, #1
 8008a24:	d103      	bne.n	8008a2e <sbrk_aligned+0x26>
 8008a26:	f04f 34ff 	mov.w	r4, #4294967295
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	bd70      	pop	{r4, r5, r6, pc}
 8008a2e:	1cc4      	adds	r4, r0, #3
 8008a30:	f024 0403 	bic.w	r4, r4, #3
 8008a34:	42a0      	cmp	r0, r4
 8008a36:	d0f8      	beq.n	8008a2a <sbrk_aligned+0x22>
 8008a38:	1a21      	subs	r1, r4, r0
 8008a3a:	4628      	mov	r0, r5
 8008a3c:	f000 f9c2 	bl	8008dc4 <_sbrk_r>
 8008a40:	3001      	adds	r0, #1
 8008a42:	d1f2      	bne.n	8008a2a <sbrk_aligned+0x22>
 8008a44:	e7ef      	b.n	8008a26 <sbrk_aligned+0x1e>
 8008a46:	bf00      	nop
 8008a48:	20000264 	.word	0x20000264

08008a4c <_malloc_r>:
 8008a4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a50:	1ccd      	adds	r5, r1, #3
 8008a52:	4606      	mov	r6, r0
 8008a54:	f025 0503 	bic.w	r5, r5, #3
 8008a58:	3508      	adds	r5, #8
 8008a5a:	2d0c      	cmp	r5, #12
 8008a5c:	bf38      	it	cc
 8008a5e:	250c      	movcc	r5, #12
 8008a60:	2d00      	cmp	r5, #0
 8008a62:	db01      	blt.n	8008a68 <_malloc_r+0x1c>
 8008a64:	42a9      	cmp	r1, r5
 8008a66:	d904      	bls.n	8008a72 <_malloc_r+0x26>
 8008a68:	230c      	movs	r3, #12
 8008a6a:	6033      	str	r3, [r6, #0]
 8008a6c:	2000      	movs	r0, #0
 8008a6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b48 <_malloc_r+0xfc>
 8008a76:	f000 f869 	bl	8008b4c <__malloc_lock>
 8008a7a:	f8d8 3000 	ldr.w	r3, [r8]
 8008a7e:	461c      	mov	r4, r3
 8008a80:	bb44      	cbnz	r4, 8008ad4 <_malloc_r+0x88>
 8008a82:	4629      	mov	r1, r5
 8008a84:	4630      	mov	r0, r6
 8008a86:	f7ff ffbf 	bl	8008a08 <sbrk_aligned>
 8008a8a:	1c43      	adds	r3, r0, #1
 8008a8c:	4604      	mov	r4, r0
 8008a8e:	d158      	bne.n	8008b42 <_malloc_r+0xf6>
 8008a90:	f8d8 4000 	ldr.w	r4, [r8]
 8008a94:	4627      	mov	r7, r4
 8008a96:	2f00      	cmp	r7, #0
 8008a98:	d143      	bne.n	8008b22 <_malloc_r+0xd6>
 8008a9a:	2c00      	cmp	r4, #0
 8008a9c:	d04b      	beq.n	8008b36 <_malloc_r+0xea>
 8008a9e:	6823      	ldr	r3, [r4, #0]
 8008aa0:	4639      	mov	r1, r7
 8008aa2:	4630      	mov	r0, r6
 8008aa4:	eb04 0903 	add.w	r9, r4, r3
 8008aa8:	f000 f98c 	bl	8008dc4 <_sbrk_r>
 8008aac:	4581      	cmp	r9, r0
 8008aae:	d142      	bne.n	8008b36 <_malloc_r+0xea>
 8008ab0:	6821      	ldr	r1, [r4, #0]
 8008ab2:	4630      	mov	r0, r6
 8008ab4:	1a6d      	subs	r5, r5, r1
 8008ab6:	4629      	mov	r1, r5
 8008ab8:	f7ff ffa6 	bl	8008a08 <sbrk_aligned>
 8008abc:	3001      	adds	r0, #1
 8008abe:	d03a      	beq.n	8008b36 <_malloc_r+0xea>
 8008ac0:	6823      	ldr	r3, [r4, #0]
 8008ac2:	442b      	add	r3, r5
 8008ac4:	6023      	str	r3, [r4, #0]
 8008ac6:	f8d8 3000 	ldr.w	r3, [r8]
 8008aca:	685a      	ldr	r2, [r3, #4]
 8008acc:	bb62      	cbnz	r2, 8008b28 <_malloc_r+0xdc>
 8008ace:	f8c8 7000 	str.w	r7, [r8]
 8008ad2:	e00f      	b.n	8008af4 <_malloc_r+0xa8>
 8008ad4:	6822      	ldr	r2, [r4, #0]
 8008ad6:	1b52      	subs	r2, r2, r5
 8008ad8:	d420      	bmi.n	8008b1c <_malloc_r+0xd0>
 8008ada:	2a0b      	cmp	r2, #11
 8008adc:	d917      	bls.n	8008b0e <_malloc_r+0xc2>
 8008ade:	1961      	adds	r1, r4, r5
 8008ae0:	42a3      	cmp	r3, r4
 8008ae2:	6025      	str	r5, [r4, #0]
 8008ae4:	bf18      	it	ne
 8008ae6:	6059      	strne	r1, [r3, #4]
 8008ae8:	6863      	ldr	r3, [r4, #4]
 8008aea:	bf08      	it	eq
 8008aec:	f8c8 1000 	streq.w	r1, [r8]
 8008af0:	5162      	str	r2, [r4, r5]
 8008af2:	604b      	str	r3, [r1, #4]
 8008af4:	4630      	mov	r0, r6
 8008af6:	f000 f82f 	bl	8008b58 <__malloc_unlock>
 8008afa:	f104 000b 	add.w	r0, r4, #11
 8008afe:	1d23      	adds	r3, r4, #4
 8008b00:	f020 0007 	bic.w	r0, r0, #7
 8008b04:	1ac2      	subs	r2, r0, r3
 8008b06:	bf1c      	itt	ne
 8008b08:	1a1b      	subne	r3, r3, r0
 8008b0a:	50a3      	strne	r3, [r4, r2]
 8008b0c:	e7af      	b.n	8008a6e <_malloc_r+0x22>
 8008b0e:	6862      	ldr	r2, [r4, #4]
 8008b10:	42a3      	cmp	r3, r4
 8008b12:	bf0c      	ite	eq
 8008b14:	f8c8 2000 	streq.w	r2, [r8]
 8008b18:	605a      	strne	r2, [r3, #4]
 8008b1a:	e7eb      	b.n	8008af4 <_malloc_r+0xa8>
 8008b1c:	4623      	mov	r3, r4
 8008b1e:	6864      	ldr	r4, [r4, #4]
 8008b20:	e7ae      	b.n	8008a80 <_malloc_r+0x34>
 8008b22:	463c      	mov	r4, r7
 8008b24:	687f      	ldr	r7, [r7, #4]
 8008b26:	e7b6      	b.n	8008a96 <_malloc_r+0x4a>
 8008b28:	461a      	mov	r2, r3
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	42a3      	cmp	r3, r4
 8008b2e:	d1fb      	bne.n	8008b28 <_malloc_r+0xdc>
 8008b30:	2300      	movs	r3, #0
 8008b32:	6053      	str	r3, [r2, #4]
 8008b34:	e7de      	b.n	8008af4 <_malloc_r+0xa8>
 8008b36:	230c      	movs	r3, #12
 8008b38:	4630      	mov	r0, r6
 8008b3a:	6033      	str	r3, [r6, #0]
 8008b3c:	f000 f80c 	bl	8008b58 <__malloc_unlock>
 8008b40:	e794      	b.n	8008a6c <_malloc_r+0x20>
 8008b42:	6005      	str	r5, [r0, #0]
 8008b44:	e7d6      	b.n	8008af4 <_malloc_r+0xa8>
 8008b46:	bf00      	nop
 8008b48:	20000268 	.word	0x20000268

08008b4c <__malloc_lock>:
 8008b4c:	4801      	ldr	r0, [pc, #4]	@ (8008b54 <__malloc_lock+0x8>)
 8008b4e:	f7ff bf0e 	b.w	800896e <__retarget_lock_acquire_recursive>
 8008b52:	bf00      	nop
 8008b54:	20000260 	.word	0x20000260

08008b58 <__malloc_unlock>:
 8008b58:	4801      	ldr	r0, [pc, #4]	@ (8008b60 <__malloc_unlock+0x8>)
 8008b5a:	f7ff bf09 	b.w	8008970 <__retarget_lock_release_recursive>
 8008b5e:	bf00      	nop
 8008b60:	20000260 	.word	0x20000260

08008b64 <__sflush_r>:
 8008b64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b6c:	0716      	lsls	r6, r2, #28
 8008b6e:	4605      	mov	r5, r0
 8008b70:	460c      	mov	r4, r1
 8008b72:	d454      	bmi.n	8008c1e <__sflush_r+0xba>
 8008b74:	684b      	ldr	r3, [r1, #4]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	dc02      	bgt.n	8008b80 <__sflush_r+0x1c>
 8008b7a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	dd48      	ble.n	8008c12 <__sflush_r+0xae>
 8008b80:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b82:	2e00      	cmp	r6, #0
 8008b84:	d045      	beq.n	8008c12 <__sflush_r+0xae>
 8008b86:	2300      	movs	r3, #0
 8008b88:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b8c:	682f      	ldr	r7, [r5, #0]
 8008b8e:	6a21      	ldr	r1, [r4, #32]
 8008b90:	602b      	str	r3, [r5, #0]
 8008b92:	d030      	beq.n	8008bf6 <__sflush_r+0x92>
 8008b94:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008b96:	89a3      	ldrh	r3, [r4, #12]
 8008b98:	0759      	lsls	r1, r3, #29
 8008b9a:	d505      	bpl.n	8008ba8 <__sflush_r+0x44>
 8008b9c:	6863      	ldr	r3, [r4, #4]
 8008b9e:	1ad2      	subs	r2, r2, r3
 8008ba0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008ba2:	b10b      	cbz	r3, 8008ba8 <__sflush_r+0x44>
 8008ba4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008ba6:	1ad2      	subs	r2, r2, r3
 8008ba8:	2300      	movs	r3, #0
 8008baa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bac:	6a21      	ldr	r1, [r4, #32]
 8008bae:	4628      	mov	r0, r5
 8008bb0:	47b0      	blx	r6
 8008bb2:	1c43      	adds	r3, r0, #1
 8008bb4:	89a3      	ldrh	r3, [r4, #12]
 8008bb6:	d106      	bne.n	8008bc6 <__sflush_r+0x62>
 8008bb8:	6829      	ldr	r1, [r5, #0]
 8008bba:	291d      	cmp	r1, #29
 8008bbc:	d82b      	bhi.n	8008c16 <__sflush_r+0xb2>
 8008bbe:	4a2a      	ldr	r2, [pc, #168]	@ (8008c68 <__sflush_r+0x104>)
 8008bc0:	40ca      	lsrs	r2, r1
 8008bc2:	07d6      	lsls	r6, r2, #31
 8008bc4:	d527      	bpl.n	8008c16 <__sflush_r+0xb2>
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	04d9      	lsls	r1, r3, #19
 8008bca:	6062      	str	r2, [r4, #4]
 8008bcc:	6922      	ldr	r2, [r4, #16]
 8008bce:	6022      	str	r2, [r4, #0]
 8008bd0:	d504      	bpl.n	8008bdc <__sflush_r+0x78>
 8008bd2:	1c42      	adds	r2, r0, #1
 8008bd4:	d101      	bne.n	8008bda <__sflush_r+0x76>
 8008bd6:	682b      	ldr	r3, [r5, #0]
 8008bd8:	b903      	cbnz	r3, 8008bdc <__sflush_r+0x78>
 8008bda:	6560      	str	r0, [r4, #84]	@ 0x54
 8008bdc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008bde:	602f      	str	r7, [r5, #0]
 8008be0:	b1b9      	cbz	r1, 8008c12 <__sflush_r+0xae>
 8008be2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008be6:	4299      	cmp	r1, r3
 8008be8:	d002      	beq.n	8008bf0 <__sflush_r+0x8c>
 8008bea:	4628      	mov	r0, r5
 8008bec:	f7ff fec2 	bl	8008974 <_free_r>
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	6363      	str	r3, [r4, #52]	@ 0x34
 8008bf4:	e00d      	b.n	8008c12 <__sflush_r+0xae>
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	47b0      	blx	r6
 8008bfc:	4602      	mov	r2, r0
 8008bfe:	1c50      	adds	r0, r2, #1
 8008c00:	d1c9      	bne.n	8008b96 <__sflush_r+0x32>
 8008c02:	682b      	ldr	r3, [r5, #0]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d0c6      	beq.n	8008b96 <__sflush_r+0x32>
 8008c08:	2b1d      	cmp	r3, #29
 8008c0a:	d001      	beq.n	8008c10 <__sflush_r+0xac>
 8008c0c:	2b16      	cmp	r3, #22
 8008c0e:	d11d      	bne.n	8008c4c <__sflush_r+0xe8>
 8008c10:	602f      	str	r7, [r5, #0]
 8008c12:	2000      	movs	r0, #0
 8008c14:	e021      	b.n	8008c5a <__sflush_r+0xf6>
 8008c16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c1a:	b21b      	sxth	r3, r3
 8008c1c:	e01a      	b.n	8008c54 <__sflush_r+0xf0>
 8008c1e:	690f      	ldr	r7, [r1, #16]
 8008c20:	2f00      	cmp	r7, #0
 8008c22:	d0f6      	beq.n	8008c12 <__sflush_r+0xae>
 8008c24:	0793      	lsls	r3, r2, #30
 8008c26:	680e      	ldr	r6, [r1, #0]
 8008c28:	600f      	str	r7, [r1, #0]
 8008c2a:	bf0c      	ite	eq
 8008c2c:	694b      	ldreq	r3, [r1, #20]
 8008c2e:	2300      	movne	r3, #0
 8008c30:	eba6 0807 	sub.w	r8, r6, r7
 8008c34:	608b      	str	r3, [r1, #8]
 8008c36:	f1b8 0f00 	cmp.w	r8, #0
 8008c3a:	ddea      	ble.n	8008c12 <__sflush_r+0xae>
 8008c3c:	4643      	mov	r3, r8
 8008c3e:	463a      	mov	r2, r7
 8008c40:	6a21      	ldr	r1, [r4, #32]
 8008c42:	4628      	mov	r0, r5
 8008c44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008c46:	47b0      	blx	r6
 8008c48:	2800      	cmp	r0, #0
 8008c4a:	dc08      	bgt.n	8008c5e <__sflush_r+0xfa>
 8008c4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c54:	f04f 30ff 	mov.w	r0, #4294967295
 8008c58:	81a3      	strh	r3, [r4, #12]
 8008c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c5e:	4407      	add	r7, r0
 8008c60:	eba8 0800 	sub.w	r8, r8, r0
 8008c64:	e7e7      	b.n	8008c36 <__sflush_r+0xd2>
 8008c66:	bf00      	nop
 8008c68:	20400001 	.word	0x20400001

08008c6c <_fflush_r>:
 8008c6c:	b538      	push	{r3, r4, r5, lr}
 8008c6e:	690b      	ldr	r3, [r1, #16]
 8008c70:	4605      	mov	r5, r0
 8008c72:	460c      	mov	r4, r1
 8008c74:	b913      	cbnz	r3, 8008c7c <_fflush_r+0x10>
 8008c76:	2500      	movs	r5, #0
 8008c78:	4628      	mov	r0, r5
 8008c7a:	bd38      	pop	{r3, r4, r5, pc}
 8008c7c:	b118      	cbz	r0, 8008c86 <_fflush_r+0x1a>
 8008c7e:	6a03      	ldr	r3, [r0, #32]
 8008c80:	b90b      	cbnz	r3, 8008c86 <_fflush_r+0x1a>
 8008c82:	f7ff fc8f 	bl	80085a4 <__sinit>
 8008c86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d0f3      	beq.n	8008c76 <_fflush_r+0xa>
 8008c8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008c90:	07d0      	lsls	r0, r2, #31
 8008c92:	d404      	bmi.n	8008c9e <_fflush_r+0x32>
 8008c94:	0599      	lsls	r1, r3, #22
 8008c96:	d402      	bmi.n	8008c9e <_fflush_r+0x32>
 8008c98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c9a:	f7ff fe68 	bl	800896e <__retarget_lock_acquire_recursive>
 8008c9e:	4628      	mov	r0, r5
 8008ca0:	4621      	mov	r1, r4
 8008ca2:	f7ff ff5f 	bl	8008b64 <__sflush_r>
 8008ca6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008ca8:	4605      	mov	r5, r0
 8008caa:	07da      	lsls	r2, r3, #31
 8008cac:	d4e4      	bmi.n	8008c78 <_fflush_r+0xc>
 8008cae:	89a3      	ldrh	r3, [r4, #12]
 8008cb0:	059b      	lsls	r3, r3, #22
 8008cb2:	d4e1      	bmi.n	8008c78 <_fflush_r+0xc>
 8008cb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cb6:	f7ff fe5b 	bl	8008970 <__retarget_lock_release_recursive>
 8008cba:	e7dd      	b.n	8008c78 <_fflush_r+0xc>

08008cbc <__swhatbuf_r>:
 8008cbc:	b570      	push	{r4, r5, r6, lr}
 8008cbe:	460c      	mov	r4, r1
 8008cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cc4:	b096      	sub	sp, #88	@ 0x58
 8008cc6:	4615      	mov	r5, r2
 8008cc8:	2900      	cmp	r1, #0
 8008cca:	461e      	mov	r6, r3
 8008ccc:	da0c      	bge.n	8008ce8 <__swhatbuf_r+0x2c>
 8008cce:	89a3      	ldrh	r3, [r4, #12]
 8008cd0:	2100      	movs	r1, #0
 8008cd2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008cd6:	bf14      	ite	ne
 8008cd8:	2340      	movne	r3, #64	@ 0x40
 8008cda:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008cde:	2000      	movs	r0, #0
 8008ce0:	6031      	str	r1, [r6, #0]
 8008ce2:	602b      	str	r3, [r5, #0]
 8008ce4:	b016      	add	sp, #88	@ 0x58
 8008ce6:	bd70      	pop	{r4, r5, r6, pc}
 8008ce8:	466a      	mov	r2, sp
 8008cea:	f000 f849 	bl	8008d80 <_fstat_r>
 8008cee:	2800      	cmp	r0, #0
 8008cf0:	dbed      	blt.n	8008cce <__swhatbuf_r+0x12>
 8008cf2:	9901      	ldr	r1, [sp, #4]
 8008cf4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008cf8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008cfc:	4259      	negs	r1, r3
 8008cfe:	4159      	adcs	r1, r3
 8008d00:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d04:	e7eb      	b.n	8008cde <__swhatbuf_r+0x22>

08008d06 <__smakebuf_r>:
 8008d06:	898b      	ldrh	r3, [r1, #12]
 8008d08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d0a:	079d      	lsls	r5, r3, #30
 8008d0c:	4606      	mov	r6, r0
 8008d0e:	460c      	mov	r4, r1
 8008d10:	d507      	bpl.n	8008d22 <__smakebuf_r+0x1c>
 8008d12:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d16:	6023      	str	r3, [r4, #0]
 8008d18:	6123      	str	r3, [r4, #16]
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	6163      	str	r3, [r4, #20]
 8008d1e:	b003      	add	sp, #12
 8008d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d22:	ab01      	add	r3, sp, #4
 8008d24:	466a      	mov	r2, sp
 8008d26:	f7ff ffc9 	bl	8008cbc <__swhatbuf_r>
 8008d2a:	9f00      	ldr	r7, [sp, #0]
 8008d2c:	4605      	mov	r5, r0
 8008d2e:	4630      	mov	r0, r6
 8008d30:	4639      	mov	r1, r7
 8008d32:	f7ff fe8b 	bl	8008a4c <_malloc_r>
 8008d36:	b948      	cbnz	r0, 8008d4c <__smakebuf_r+0x46>
 8008d38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d3c:	059a      	lsls	r2, r3, #22
 8008d3e:	d4ee      	bmi.n	8008d1e <__smakebuf_r+0x18>
 8008d40:	f023 0303 	bic.w	r3, r3, #3
 8008d44:	f043 0302 	orr.w	r3, r3, #2
 8008d48:	81a3      	strh	r3, [r4, #12]
 8008d4a:	e7e2      	b.n	8008d12 <__smakebuf_r+0xc>
 8008d4c:	89a3      	ldrh	r3, [r4, #12]
 8008d4e:	6020      	str	r0, [r4, #0]
 8008d50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d54:	81a3      	strh	r3, [r4, #12]
 8008d56:	9b01      	ldr	r3, [sp, #4]
 8008d58:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d5c:	b15b      	cbz	r3, 8008d76 <__smakebuf_r+0x70>
 8008d5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d62:	4630      	mov	r0, r6
 8008d64:	f000 f81e 	bl	8008da4 <_isatty_r>
 8008d68:	b128      	cbz	r0, 8008d76 <__smakebuf_r+0x70>
 8008d6a:	89a3      	ldrh	r3, [r4, #12]
 8008d6c:	f023 0303 	bic.w	r3, r3, #3
 8008d70:	f043 0301 	orr.w	r3, r3, #1
 8008d74:	81a3      	strh	r3, [r4, #12]
 8008d76:	89a3      	ldrh	r3, [r4, #12]
 8008d78:	431d      	orrs	r5, r3
 8008d7a:	81a5      	strh	r5, [r4, #12]
 8008d7c:	e7cf      	b.n	8008d1e <__smakebuf_r+0x18>
	...

08008d80 <_fstat_r>:
 8008d80:	b538      	push	{r3, r4, r5, lr}
 8008d82:	2300      	movs	r3, #0
 8008d84:	4d06      	ldr	r5, [pc, #24]	@ (8008da0 <_fstat_r+0x20>)
 8008d86:	4604      	mov	r4, r0
 8008d88:	4608      	mov	r0, r1
 8008d8a:	4611      	mov	r1, r2
 8008d8c:	602b      	str	r3, [r5, #0]
 8008d8e:	f7f7 fee7 	bl	8000b60 <_fstat>
 8008d92:	1c43      	adds	r3, r0, #1
 8008d94:	d102      	bne.n	8008d9c <_fstat_r+0x1c>
 8008d96:	682b      	ldr	r3, [r5, #0]
 8008d98:	b103      	cbz	r3, 8008d9c <_fstat_r+0x1c>
 8008d9a:	6023      	str	r3, [r4, #0]
 8008d9c:	bd38      	pop	{r3, r4, r5, pc}
 8008d9e:	bf00      	nop
 8008da0:	2000025c 	.word	0x2000025c

08008da4 <_isatty_r>:
 8008da4:	b538      	push	{r3, r4, r5, lr}
 8008da6:	2300      	movs	r3, #0
 8008da8:	4d05      	ldr	r5, [pc, #20]	@ (8008dc0 <_isatty_r+0x1c>)
 8008daa:	4604      	mov	r4, r0
 8008dac:	4608      	mov	r0, r1
 8008dae:	602b      	str	r3, [r5, #0]
 8008db0:	f7f7 fee6 	bl	8000b80 <_isatty>
 8008db4:	1c43      	adds	r3, r0, #1
 8008db6:	d102      	bne.n	8008dbe <_isatty_r+0x1a>
 8008db8:	682b      	ldr	r3, [r5, #0]
 8008dba:	b103      	cbz	r3, 8008dbe <_isatty_r+0x1a>
 8008dbc:	6023      	str	r3, [r4, #0]
 8008dbe:	bd38      	pop	{r3, r4, r5, pc}
 8008dc0:	2000025c 	.word	0x2000025c

08008dc4 <_sbrk_r>:
 8008dc4:	b538      	push	{r3, r4, r5, lr}
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	4d05      	ldr	r5, [pc, #20]	@ (8008de0 <_sbrk_r+0x1c>)
 8008dca:	4604      	mov	r4, r0
 8008dcc:	4608      	mov	r0, r1
 8008dce:	602b      	str	r3, [r5, #0]
 8008dd0:	f7f7 feee 	bl	8000bb0 <_sbrk>
 8008dd4:	1c43      	adds	r3, r0, #1
 8008dd6:	d102      	bne.n	8008dde <_sbrk_r+0x1a>
 8008dd8:	682b      	ldr	r3, [r5, #0]
 8008dda:	b103      	cbz	r3, 8008dde <_sbrk_r+0x1a>
 8008ddc:	6023      	str	r3, [r4, #0]
 8008dde:	bd38      	pop	{r3, r4, r5, pc}
 8008de0:	2000025c 	.word	0x2000025c

08008de4 <_init>:
 8008de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008de6:	bf00      	nop
 8008de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dea:	bc08      	pop	{r3}
 8008dec:	469e      	mov	lr, r3
 8008dee:	4770      	bx	lr

08008df0 <_fini>:
 8008df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df2:	bf00      	nop
 8008df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008df6:	bc08      	pop	{r3}
 8008df8:	469e      	mov	lr, r3
 8008dfa:	4770      	bx	lr
