{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527164321686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527164321688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 09:18:41 2018 " "Processing started: Thu May 24 09:18:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527164321688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527164321688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527164321689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1527164321879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_Wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA_Wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_Wrapper-estrutura " "Found design unit 1: ULA_Wrapper-estrutura" {  } { { "ULA_Wrapper.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/ULA_Wrapper.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322333 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_Wrapper " "Found entity 1: ULA_Wrapper" {  } { { "ULA_Wrapper.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/ULA_Wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164322333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_Control-estrutura " "Found design unit 1: ULA_Control-estrutura" {  } { { "ULA_Control.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/ULA_Control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322335 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_Control " "Found entity 1: ULA_Control" {  } { { "ULA_Control.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/ULA_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164322335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-estrutura " "Found design unit 1: ULA-estrutura" {  } { { "ULA.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322335 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164322335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-estrutura " "Found design unit 1: top-estrutura" {  } { { "top.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322336 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164322336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorSubtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorSubtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorSubtrator-comportamento " "Found design unit 1: somadorSubtrator-comportamento" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322337 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorSubtrator " "Found entity 1: somadorSubtrator" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164322337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "reg_file.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/reg_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322337 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/reg_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164322337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-comportamento " "Found design unit 1: mux2x1-comportamento" {  } { { "mux2x1.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/mux2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322338 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/mux2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164322338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andOr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andOr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andOr-comportamento " "Found design unit 1: andOr-comportamento" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322339 ""} { "Info" "ISGN_ENTITY_NAME" "1 andOr " "Found entity 1: andOr" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164322339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164322339 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "o_rReg1 reg_file.vhd(33) " "VHDL Interface Declaration error in reg_file.vhd(33): interface object \"o_rReg1\" of mode out cannot be read. Change object mode to buffer." {  } { { "reg_file.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/reg_file.vhd" 33 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1527164322340 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "o_rReg2 reg_file.vhd(33) " "VHDL Interface Declaration error in reg_file.vhd(33): interface object \"o_rReg2\" of mode out cannot be read. Change object mode to buffer." {  } { { "reg_file.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/reg_file.vhd" 33 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1527164322340 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527164322438 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 24 09:18:42 2018 " "Processing ended: Thu May 24 09:18:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527164322438 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527164322438 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527164322438 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527164322438 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527164322530 ""}
