git clone --depth 1 --no-tags https://github.com/kotyadamohini/complex_vector_multiplier_using_2_obc.git f:/verilog_sva_gh_scraper/data/full_repos/363583707
git clone --depth 1 --no-tags https://github.com/kotyadamohini/complex_number_multiplier_with_2_DA.git f:/verilog_sva_gh_scraper/data/full_repos/363576698
git clone --depth 1 --no-tags https://github.com/outlandkarasu-sandbox/verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/363528195
git clone --depth 1 --no-tags https://github.com/ajithkreddy/MDCLCG.git f:/verilog_sva_gh_scraper/data/full_repos/363885513
git clone --depth 1 --no-tags https://github.com/Sachinsolozzo/MSI-Cache-Coherence-Project-.git f:/verilog_sva_gh_scraper/data/full_repos/358626900
git clone --depth 1 --no-tags https://github.com/AistoBasBistoC/446-project.git f:/verilog_sva_gh_scraper/data/full_repos/358424239
git clone --depth 1 --no-tags https://github.com/ntwbvdbl-oe/BattleField.git f:/verilog_sva_gh_scraper/data/full_repos/358540739
git clone --depth 1 --no-tags https://github.com/KiosWong/MMWaveSignalProcess.git f:/verilog_sva_gh_scraper/data/full_repos/358780678
git clone --depth 1 --no-tags https://github.com/Kratlis/FunctionalCircuitry_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/358245060
git clone --depth 1 --no-tags https://github.com/joggyGeorge/FDE.git f:/verilog_sva_gh_scraper/data/full_repos/356331216
git clone --depth 1 --no-tags https://github.com/FJAM1309/practice-1.git f:/verilog_sva_gh_scraper/data/full_repos/357774364
git clone --depth 1 --no-tags https://github.com/FJAM1309/practice-2.git f:/verilog_sva_gh_scraper/data/full_repos/357774423
git clone --depth 1 --no-tags https://github.com/FJAM1309/practice-3.git f:/verilog_sva_gh_scraper/data/full_repos/357774717
git clone --depth 1 --no-tags https://github.com/BlandoL/small_v_project.git f:/verilog_sva_gh_scraper/data/full_repos/357411234
git clone --depth 1 --no-tags https://github.com/ysh86/VerilogTrial.git f:/verilog_sva_gh_scraper/data/full_repos/359745539
git clone --depth 1 --no-tags https://github.com/RAPcores/fpga-hal.git f:/verilog_sva_gh_scraper/data/full_repos/360359923
git clone --depth 1 --no-tags https://github.com/hujy23/VerilogFileIO.git f:/verilog_sva_gh_scraper/data/full_repos/360429043
git clone --depth 1 --no-tags https://github.com/pilarluiz/SINdoku.git f:/verilog_sva_gh_scraper/data/full_repos/355381794
git clone --depth 1 --no-tags https://github.com/dandeto/verilog-whack-a-mole.git f:/verilog_sva_gh_scraper/data/full_repos/355423508
git clone --depth 1 --no-tags https://github.com/russellfriesenhahn/stc0.git f:/verilog_sva_gh_scraper/data/full_repos/361022714
git clone --depth 1 --no-tags https://github.com/Smritithakur921/FullAdder.git f:/verilog_sva_gh_scraper/data/full_repos/362517081
git clone --depth 1 --no-tags https://github.com/kkldream/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/362535812
git clone --depth 1 --no-tags https://github.com/andres091096/FPGA_FiniteDifference.git f:/verilog_sva_gh_scraper/data/full_repos/361832935
git clone --depth 1 --no-tags https://github.com/Jason-Du/Dic_HW3.git f:/verilog_sva_gh_scraper/data/full_repos/361965627
git clone --depth 1 --no-tags https://github.com/lplp9312/ee6470_hw5.git f:/verilog_sva_gh_scraper/data/full_repos/361510738
git clone --depth 1 --no-tags https://github.com/JFONLI/logic-design.git f:/verilog_sva_gh_scraper/data/full_repos/362228799
git clone --depth 1 --no-tags https://github.com/jiotich/tp02-isl.git f:/verilog_sva_gh_scraper/data/full_repos/362287688
git clone --depth 1 --no-tags https://github.com/zbreit/UART-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/363744251
git clone --depth 1 --no-tags https://github.com/tnb918/Digital-Frequency-Meter.git f:/verilog_sva_gh_scraper/data/full_repos/363452465
git clone --depth 1 --no-tags https://github.com/Mikksu/fpag-ft232h-max10-245-fifo-test.git f:/verilog_sva_gh_scraper/data/full_repos/354866227
git clone --depth 1 --no-tags https://github.com/WilliamDYW/SimplifiedALU.git f:/verilog_sva_gh_scraper/data/full_repos/355975802
git clone --depth 1 --no-tags https://github.com/skuro96/FPGA_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/363971546
git clone --depth 1 --no-tags https://github.com/Craftgy/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/359031037
git clone --depth 1 --no-tags https://github.com/mabrains/i2c_updated.git f:/verilog_sva_gh_scraper/data/full_repos/358224671
git clone --depth 1 --no-tags https://github.com/jeffersonlint/EE460MLab6.git f:/verilog_sva_gh_scraper/data/full_repos/358403730
git clone --depth 1 --no-tags https://github.com/JCME89/SD.git f:/verilog_sva_gh_scraper/data/full_repos/358469229
git clone --depth 1 --no-tags https://github.com/plageon/pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/357578960
git clone --depth 1 --no-tags https://github.com/Annihilator3180/CECS-341-Computer-Architect-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/357357936
git clone --depth 1 --no-tags https://github.com/monideepbora/cv32e40p_seda.git f:/verilog_sva_gh_scraper/data/full_repos/357471949
git clone --depth 1 --no-tags https://github.com/Ambika14-3/FIR-Low-Pass-Filter-using-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/359234415
git clone --depth 1 --no-tags https://github.com/SadequrRahman/risc_v.git f:/verilog_sva_gh_scraper/data/full_repos/359574728
git clone --depth 1 --no-tags https://github.com/rishabhpar/316_lab6.git f:/verilog_sva_gh_scraper/data/full_repos/361806695
git clone --depth 1 --no-tags https://github.com/DimitriMD/Proyecto-final.git f:/verilog_sva_gh_scraper/data/full_repos/361048438
git clone --depth 1 --no-tags https://github.com/AccLoo0311/hdlbits.git f:/verilog_sva_gh_scraper/data/full_repos/362761019
git clone --depth 1 --no-tags https://github.com/AJahueyM/LabDigitales10.git f:/verilog_sva_gh_scraper/data/full_repos/362944772
git clone --depth 1 --no-tags https://github.com/kmkim036/Baseball-Electronic-Display.git f:/verilog_sva_gh_scraper/data/full_repos/354010912
git clone --depth 1 --no-tags https://github.com/ASIC-Design/FSM.git f:/verilog_sva_gh_scraper/data/full_repos/358510214
git clone --depth 1 --no-tags https://github.com/MyeongSeop/Digital_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/356295825
git clone --depth 1 --no-tags https://github.com/NSEE/SimuCam_AutoTest.git f:/verilog_sva_gh_scraper/data/full_repos/355625057
git clone --depth 1 --no-tags https://github.com/jmziprick/UART.git f:/verilog_sva_gh_scraper/data/full_repos/356704246
git clone --depth 1 --no-tags https://github.com/JoshLaney/HighRadixMSDF.git f:/verilog_sva_gh_scraper/data/full_repos/357634188
git clone --depth 1 --no-tags https://github.com/tmontanaUNAL/lab02.git f:/verilog_sva_gh_scraper/data/full_repos/359605980
git clone --depth 1 --no-tags https://github.com/rodrigo-zamora/Snake.git f:/verilog_sva_gh_scraper/data/full_repos/359975720
git clone --depth 1 --no-tags https://github.com/Zzz-Syyy/cpu_89.git f:/verilog_sva_gh_scraper/data/full_repos/360432914
git clone --depth 1 --no-tags https://github.com/elmu6301/video_controller.git f:/verilog_sva_gh_scraper/data/full_repos/361239689
git clone --depth 1 --no-tags https://github.com/dsanchezlo/DivisorVerilogF2.git f:/verilog_sva_gh_scraper/data/full_repos/362689281
git clone --depth 1 --no-tags https://github.com/shubhi704/RAM-.git f:/verilog_sva_gh_scraper/data/full_repos/362432917
git clone --depth 1 --no-tags https://github.com/n1c0201/epic-heat.git f:/verilog_sva_gh_scraper/data/full_repos/353629761
git clone --depth 1 --no-tags https://github.com/shadowlamer/fpga_sandbox.git f:/verilog_sva_gh_scraper/data/full_repos/355608725
git clone --depth 1 --no-tags https://github.com/Imani-ES/Simple_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/354631895
git clone --depth 1 --no-tags https://github.com/batusekerci/IntersectionControllerVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/355251643
git clone --depth 1 --no-tags https://github.com/pragya919/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/355098067
git clone --depth 1 --no-tags https://github.com/Sebastianzvla/Frecuenciometro.git f:/verilog_sva_gh_scraper/data/full_repos/358448909
git clone --depth 1 --no-tags https://github.com/soahnk/MIPS-CPU-ASSY.git f:/verilog_sva_gh_scraper/data/full_repos/358641395
git clone --depth 1 --no-tags https://github.com/varun-kr/traffic_light_controller.git f:/verilog_sva_gh_scraper/data/full_repos/358198525
git clone --depth 1 --no-tags https://github.com/nicolasdecapite1/temperature.git f:/verilog_sva_gh_scraper/data/full_repos/357315464
git clone --depth 1 --no-tags https://github.com/SreenivasDheeraj/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/353444012
git clone --depth 1 --no-tags https://github.com/egflo/LEGv8.git f:/verilog_sva_gh_scraper/data/full_repos/353174389
git clone --depth 1 --no-tags https://github.com/steven112163/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/353612763
git clone --depth 1 --no-tags https://github.com/sonny-heera/drag-light-race-system.git f:/verilog_sva_gh_scraper/data/full_repos/352819847
git clone --depth 1 --no-tags https://github.com/junqi-xie/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/363029732
git clone --depth 1 --no-tags https://github.com/SaraBaradaran/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/363194231
git clone --depth 1 --no-tags https://github.com/ANNAmiuz/MIPS_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/357755916
git clone --depth 1 --no-tags https://github.com/psujith1804/verilog-files.git f:/verilog_sva_gh_scraper/data/full_repos/357796578
git clone --depth 1 --no-tags https://github.com/Neha086/Traffic-Light.git f:/verilog_sva_gh_scraper/data/full_repos/356784621
git clone --depth 1 --no-tags https://github.com/pranjal-mittal0/MIPS_32_Version1.git f:/verilog_sva_gh_scraper/data/full_repos/363485729
git clone --depth 1 --no-tags https://github.com/hammadmaqdoom/RISC-V-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/363720790
git clone --depth 1 --no-tags https://github.com/Giridharsalana/My_Hdl_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/360922358
git clone --depth 1 --no-tags https://github.com/Chen-Gary/CPU-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/359461856
git clone --depth 1 --no-tags https://github.com/jianganbai/MIP32-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/362023835
git clone --depth 1 --no-tags https://github.com/Lvwings/AXI-ETH.git f:/verilog_sva_gh_scraper/data/full_repos/362036113
git clone --depth 1 --no-tags https://github.com/francman/dailies.git f:/verilog_sva_gh_scraper/data/full_repos/361962101
git clone --depth 1 --no-tags https://github.com/mfkiwl/FPGA-IPbox.git f:/verilog_sva_gh_scraper/data/full_repos/362084612
git clone --depth 1 --no-tags https://github.com/1DreamWake1/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/362334088
git clone --depth 1 --no-tags https://github.com/zhaolaoge/ABC_of_image_process.git f:/verilog_sva_gh_scraper/data/full_repos/352922961
git clone --depth 1 --no-tags https://github.com/LYW0288/wave.git f:/verilog_sva_gh_scraper/data/full_repos/355847372
git clone --depth 1 --no-tags https://github.com/tbriggs6/nixie.git f:/verilog_sva_gh_scraper/data/full_repos/363707250
git clone --depth 1 --no-tags https://github.com/barzamin/cray.git f:/verilog_sva_gh_scraper/data/full_repos/363815864
git clone --depth 1 --no-tags https://github.com/rishabhj007/Comp_Arch_Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/363883152
git clone --depth 1 --no-tags https://github.com/kpx3/verilog_other_ass.git f:/verilog_sva_gh_scraper/data/full_repos/363629251
git clone --depth 1 --no-tags https://github.com/rastadayon/ARM-processor.git f:/verilog_sva_gh_scraper/data/full_repos/358650835
git clone --depth 1 --no-tags https://github.com/anithaa-git/BeamSteeringUnit.git f:/verilog_sva_gh_scraper/data/full_repos/359845877
git clone --depth 1 --no-tags https://github.com/gadiluna/diagv.git f:/verilog_sva_gh_scraper/data/full_repos/359824614
git clone --depth 1 --no-tags https://github.com/litghost/simple_proc_example.git f:/verilog_sva_gh_scraper/data/full_repos/356345247
git clone --depth 1 --no-tags https://github.com/gabriel-lando/CCI2-AVRtinyX61core.git f:/verilog_sva_gh_scraper/data/full_repos/355005603
git clone --depth 1 --no-tags https://github.com/Xiaowei1025/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/359182418
git clone --depth 1 --no-tags https://github.com/dinesh2212/Carry-look-ahead-adder-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/358010291
git clone --depth 1 --no-tags https://github.com/LLGL1/Count9999.git f:/verilog_sva_gh_scraper/data/full_repos/358095771
git clone --depth 1 --no-tags https://github.com/IanDood/FrencuencimetroDigital.git f:/verilog_sva_gh_scraper/data/full_repos/358074207
git clone --depth 1 --no-tags https://github.com/Jonah-L-Miller/Cpe-142-Term-Project.git f:/verilog_sva_gh_scraper/data/full_repos/358069327
