INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project5/OExp02-IP2SOC_inter/OExp02-IP2SOC.srcs/sources_1/new/RV_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/14.7/LabofCOAD/project5/OExp02-IP2SOC_inter/OExp02-IP2SOC.srcs/sim_1/new/RV_INT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV_INT_tb
