<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `CACHE_SCTRL` writer"><title>W in esp32s3::spi0::cache_sctrl - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ac92e1bbe349e143.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32s3" data-themes="" data-resource-suffix="" data-rustdoc-version="1.76.0-nightly (88269fa9e 2024-02-09) (1.76.0.1)" data-channel="nightly" data-search-js="search-2b6ce74ff89ae146.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-f2adc0d6ca4d09fb.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-305769736d49e732.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-feafe1bb7466e4bd.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../../../esp32s3/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32s3/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32s3/index.html">esp32s3</a><span class="version">0.24.0</span></h2></div><h2 class="location"><a href="#">W</a></h2><div class="sidebar-elems"><section><h3><a href="#aliased-type">Aliased type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.bits">bits</a></li><li><a href="#method.cache_sram_usr_rcmd">cache_sram_usr_rcmd</a></li><li><a href="#method.cache_sram_usr_wcmd">cache_sram_usr_wcmd</a></li><li><a href="#method.cache_usr_scmd_4byte">cache_usr_scmd_4byte</a></li><li><a href="#method.sram_addr_bitlen">sram_addr_bitlen</a></li><li><a href="#method.sram_oct">sram_oct</a></li><li><a href="#method.sram_rdummy_cyclelen">sram_rdummy_cyclelen</a></li><li><a href="#method.sram_wdummy_cyclelen">sram_wdummy_cyclelen</a></li><li><a href="#method.usr_rd_sram_dummy">usr_rd_sram_dummy</a></li><li><a href="#method.usr_sram_dio">usr_sram_dio</a></li><li><a href="#method.usr_sram_qio">usr_sram_qio</a></li><li><a href="#method.usr_wr_sram_dummy">usr_wr_sram_dummy</a></li></ul></section><h2><a href="index.html">In esp32s3::spi0::cache_sctrl</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32s3/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Type Alias <a href="../../index.html">esp32s3</a>::<wbr><a href="../index.html">spi0</a>::<wbr><a href="index.html">cache_sctrl</a>::<wbr><a class="type" href="#">W</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#4">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub type W = <a class="type" href="../../generic/type.W.html" title="type esp32s3::generic::W">W</a>&lt;<a class="struct" href="struct.CACHE_SCTRL_SPEC.html" title="struct esp32s3::spi0::cache_sctrl::CACHE_SCTRL_SPEC">CACHE_SCTRL_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>CACHE_SCTRL</code> writer</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>struct W { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-W%3CCACHE_SCTRL_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#160-237">source</a><a href="#impl-W%3CCACHE_SCTRL_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.W.html" title="type esp32s3::spi0::cache_sctrl::W">W</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.cache_usr_scmd_4byte" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#164-166">source</a><h4 class="code-header">pub fn <a href="#method.cache_usr_scmd_4byte" class="fn">cache_usr_scmd_4byte</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CACHE_USR_SCMD_4BYTE_W.html" title="type esp32s3::spi0::cache_sctrl::CACHE_USR_SCMD_4BYTE_W">CACHE_USR_SCMD_4BYTE_W</a>&lt;'_, <a class="struct" href="struct.CACHE_SCTRL_SPEC.html" title="struct esp32s3::spi0::cache_sctrl::CACHE_SCTRL_SPEC">CACHE_SCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 0 - Set this bit to enable SPI0 read Ext_RAM with 32 bits address. The value of SPI_MEM_SRAM_ADDR_BITLEN should be 31.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.usr_sram_dio" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#170-172">source</a><h4 class="code-header">pub fn <a href="#method.usr_sram_dio" class="fn">usr_sram_dio</a>(&amp;mut self) -&gt; <a class="type" href="type.USR_SRAM_DIO_W.html" title="type esp32s3::spi0::cache_sctrl::USR_SRAM_DIO_W">USR_SRAM_DIO_W</a>&lt;'_, <a class="struct" href="struct.CACHE_SCTRL_SPEC.html" title="struct esp32s3::spi0::cache_sctrl::CACHE_SCTRL_SPEC">CACHE_SCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 1 - Set the bit to enable 2-bm in all the phases of SPI0 Ext_RAM transfer.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.usr_sram_qio" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#176-178">source</a><h4 class="code-header">pub fn <a href="#method.usr_sram_qio" class="fn">usr_sram_qio</a>(&amp;mut self) -&gt; <a class="type" href="type.USR_SRAM_QIO_W.html" title="type esp32s3::spi0::cache_sctrl::USR_SRAM_QIO_W">USR_SRAM_QIO_W</a>&lt;'_, <a class="struct" href="struct.CACHE_SCTRL_SPEC.html" title="struct esp32s3::spi0::cache_sctrl::CACHE_SCTRL_SPEC">CACHE_SCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 2 - Set the bit to enable QPI mode in all SPI0 Ext_RAM transfer.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.usr_wr_sram_dummy" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#182-184">source</a><h4 class="code-header">pub fn <a href="#method.usr_wr_sram_dummy" class="fn">usr_wr_sram_dummy</a>(&amp;mut self) -&gt; <a class="type" href="type.USR_WR_SRAM_DUMMY_W.html" title="type esp32s3::spi0::cache_sctrl::USR_WR_SRAM_DUMMY_W">USR_WR_SRAM_DUMMY_W</a>&lt;'_, <a class="struct" href="struct.CACHE_SCTRL_SPEC.html" title="struct esp32s3::spi0::cache_sctrl::CACHE_SCTRL_SPEC">CACHE_SCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 3 - When SPI0 accesses to Ext_RAM, set this bit to enable DUMMY phase in write operations.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.usr_rd_sram_dummy" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#188-190">source</a><h4 class="code-header">pub fn <a href="#method.usr_rd_sram_dummy" class="fn">usr_rd_sram_dummy</a>(&amp;mut self) -&gt; <a class="type" href="type.USR_RD_SRAM_DUMMY_W.html" title="type esp32s3::spi0::cache_sctrl::USR_RD_SRAM_DUMMY_W">USR_RD_SRAM_DUMMY_W</a>&lt;'_, <a class="struct" href="struct.CACHE_SCTRL_SPEC.html" title="struct esp32s3::spi0::cache_sctrl::CACHE_SCTRL_SPEC">CACHE_SCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 4 - When SPI0 accesses to Ext_RAM, set this bit to enable DUMMY phase in read operations.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cache_sram_usr_rcmd" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#194-196">source</a><h4 class="code-header">pub fn <a href="#method.cache_sram_usr_rcmd" class="fn">cache_sram_usr_rcmd</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CACHE_SRAM_USR_RCMD_W.html" title="type esp32s3::spi0::cache_sctrl::CACHE_SRAM_USR_RCMD_W">CACHE_SRAM_USR_RCMD_W</a>&lt;'_, <a class="struct" href="struct.CACHE_SCTRL_SPEC.html" title="struct esp32s3::spi0::cache_sctrl::CACHE_SCTRL_SPEC">CACHE_SCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 5 - 1: The command value of SPI0 read Ext_RAM is SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE. 0: The value is 0x2.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.sram_rdummy_cyclelen" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#200-202">source</a><h4 class="code-header">pub fn <a href="#method.sram_rdummy_cyclelen" class="fn">sram_rdummy_cyclelen</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.SRAM_RDUMMY_CYCLELEN_W.html" title="type esp32s3::spi0::cache_sctrl::SRAM_RDUMMY_CYCLELEN_W">SRAM_RDUMMY_CYCLELEN_W</a>&lt;'_, <a class="struct" href="struct.CACHE_SCTRL_SPEC.html" title="struct esp32s3::spi0::cache_sctrl::CACHE_SCTRL_SPEC">CACHE_SCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 6:11 - When SPI0 accesses to Ext_RAM, it is the SPI_CLK cycles minus 1 of DUMMY phase in read data transfer.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.sram_addr_bitlen" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#206-208">source</a><h4 class="code-header">pub fn <a href="#method.sram_addr_bitlen" class="fn">sram_addr_bitlen</a>(&amp;mut self) -&gt; <a class="type" href="type.SRAM_ADDR_BITLEN_W.html" title="type esp32s3::spi0::cache_sctrl::SRAM_ADDR_BITLEN_W">SRAM_ADDR_BITLEN_W</a>&lt;'_, <a class="struct" href="struct.CACHE_SCTRL_SPEC.html" title="struct esp32s3::spi0::cache_sctrl::CACHE_SCTRL_SPEC">CACHE_SCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 14:19 - When SPI0 accesses to Ext_RAM, it is the length in bits of ADDR phase. The register value shall be (bit_num-1).</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cache_sram_usr_wcmd" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#212-214">source</a><h4 class="code-header">pub fn <a href="#method.cache_sram_usr_wcmd" class="fn">cache_sram_usr_wcmd</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.CACHE_SRAM_USR_WCMD_W.html" title="type esp32s3::spi0::cache_sctrl::CACHE_SRAM_USR_WCMD_W">CACHE_SRAM_USR_WCMD_W</a>&lt;'_, <a class="struct" href="struct.CACHE_SCTRL_SPEC.html" title="struct esp32s3::spi0::cache_sctrl::CACHE_SCTRL_SPEC">CACHE_SCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 20 - 1: The command value of SPI0 write Ext_RAM is SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE. 0: The value is 0x3.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.sram_oct" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#218-220">source</a><h4 class="code-header">pub fn <a href="#method.sram_oct" class="fn">sram_oct</a>(&amp;mut self) -&gt; <a class="type" href="type.SRAM_OCT_W.html" title="type esp32s3::spi0::cache_sctrl::SRAM_OCT_W">SRAM_OCT_W</a>&lt;'_, <a class="struct" href="struct.CACHE_SCTRL_SPEC.html" title="struct esp32s3::spi0::cache_sctrl::CACHE_SCTRL_SPEC">CACHE_SCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 21 - Set the bit to enable OPI mode in all SPI0 Ext_RAM transfer.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.sram_wdummy_cyclelen" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#224-226">source</a><h4 class="code-header">pub fn <a href="#method.sram_wdummy_cyclelen" class="fn">sram_wdummy_cyclelen</a>(
    &amp;mut self
) -&gt; <a class="type" href="type.SRAM_WDUMMY_CYCLELEN_W.html" title="type esp32s3::spi0::cache_sctrl::SRAM_WDUMMY_CYCLELEN_W">SRAM_WDUMMY_CYCLELEN_W</a>&lt;'_, <a class="struct" href="struct.CACHE_SCTRL_SPEC.html" title="struct esp32s3::spi0::cache_sctrl::CACHE_SCTRL_SPEC">CACHE_SCTRL_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 22:27 - When SPI0 accesses to Ext_RAM, it is the SPI_CLK cycles minus 1 of DUMMY phase in write data transfer.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.bits" class="method"><a class="src rightside" href="../../../src/esp32s3/spi0/cache_sctrl.rs.html#233-236">source</a><h4 class="code-header">pub unsafe fn <a href="#method.bits" class="fn">bits</a>(&amp;mut self, bits: u32) -&gt; &amp;mut Self</h4></section></summary><div class="docblock"><p>Writes raw bits to the register.</p>
<h5 id="safety"><a href="#safety">Safety</a></h5>
<p>Passing incorrect value can cause undefined behaviour. See reference manual</p>
</div></details></div></details></div></section></div></main></body></html>