 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : ChipTop
Version: K-2015.06
Date   : Wed Apr  5 17:11:47 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/widx_gray_reg
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_2_reg
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/widx_gray_reg/CK (DFFRQX4M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/widx_gray_reg/Q (DFFRQX4M)
                                                          0.81      40.81 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_2_reg/D (DFFRQX1M)
                                                          0.00      40.81 r
  data arrival time                                                 40.81

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/widx_widx_gray/output_chain/sync_2_reg/CK (DFFRQX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.41      49.39
  data required time                                                49.39
  --------------------------------------------------------------------------
  data required time                                                49.39
  data arrival time                                                -40.81
  --------------------------------------------------------------------------
  slack (MET)                                                        8.58


  Startpoint: system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/ridx_gray_reg
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleOut_0_a_source/ridx_ridx_gray/output_chain/sync_2_reg
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/ridx_gray_reg/CK (DFFRQX4M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleOut_0_a_sink/ridx_gray_reg/Q (DFFRQX4M)
                                                          0.79      40.79 r
  system/debug_1/dmOuter/asource/bundleOut_0_a_source/ridx_ridx_gray/output_chain/sync_2_reg/D (DFFRQX1M)
                                                          0.00      40.79 r
  data arrival time                                                 40.79

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleOut_0_a_source/ridx_ridx_gray/output_chain/sync_2_reg/CK (DFFRQX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.41      49.39
  data required time                                                49.39
  --------------------------------------------------------------------------
  data required time                                                49.39
  data arrival time                                                -40.79
  --------------------------------------------------------------------------
  slack (MET)                                                        8.61


  Startpoint: system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_gray_reg
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_2_reg
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_gray_reg/CK (DFFRQX4M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/ridx_gray_reg/Q (DFFRQX4M)
                                                          0.78      40.78 r
  system/debug_1/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_2_reg/D (DFFRQX1M)
                                                          0.00      40.78 r
  data arrival time                                                 40.78

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain/sync_2_reg/CK (DFFRQX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.41      49.39
  data required time                                                49.39
  --------------------------------------------------------------------------
  data required time                                                49.39
  data arrival time                                                -40.78
  --------------------------------------------------------------------------
  slack (MET)                                                        8.61


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/CK (DFFRQX1M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/source_valid_1/io_out_source_valid_0/output_chain/sync_0_reg/Q (DFFRQX1M)
                                                          0.79      40.79 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/D (DFFRQX1M)
                                                          0.00      40.79 r
  data arrival time                                                 40.79

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/source_extend/io_out_source_valid_0/output_chain/sync_2_reg/CK (DFFRQX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.40      49.40
  data required time                                                49.40
  --------------------------------------------------------------------------
  data required time                                                49.40
  data arrival time                                                -40.79
  --------------------------------------------------------------------------
  slack (MET)                                                        8.61


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[7]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[7]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[7]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[1]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[1]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[1]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[2]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[13]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[13]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[13]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[14]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[9]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[9]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[9]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[8]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[8]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[8]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[0]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[0]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[0]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[1]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[2]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[2]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[2]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[3]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[15]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[15]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[15]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[16]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[14]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[14]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[14]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[15]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[12]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[12]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[12]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[11]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[11]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[11]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[10]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[10]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[10]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[6]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[6]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[6]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[5]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[5]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[5]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[4]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[4]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[4]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[3]
              (rising edge-triggered flip-flop clocked by clk_gating)
  Endpoint: system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]
            (rising edge-triggered flip-flop clocked by JTAG_CLK)
  Path Group: JTAG_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_gating (rise edge)                           40.00      40.00
  clock network delay (ideal)                             0.00      40.00
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[3]/CK (DFFQX2M)
                                                          0.00      40.00 r
  system/debug_1/dmInner/dmiXing/bundleIn_0_d_source/mem_0_data_reg[3]/Q (DFFQX2M)
                                                          0.83      40.83 r
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/D (EDFFX1M)
                                                          0.00      40.83 r
  data arrival time                                                 40.83

  clock JTAG_CLK (rise edge)                             50.00      50.00
  clock network delay (ideal)                             0.00      50.00
  clock uncertainty                                      -0.20      49.80
  system/debug_1/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]/CK (EDFFX1M)
                                                          0.00      49.80 r
  library setup time                                     -0.32      49.48
  data required time                                                49.48
  --------------------------------------------------------------------------
  data required time                                                49.48
  data arrival time                                                -40.83
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_release_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22235/Y (AND2X12M)         0.31      13.12 r
  system/subsystem_l2_wrapper/U16611/Y (INVX16M)          0.09      13.21 f
  system/subsystem_l2_wrapper/U24433/Y (NOR2BX12M)        0.21      13.41 r
  system/subsystem_l2_wrapper/U16682/Y (CLKAND2X16M)      0.44      13.86 r
  system/subsystem_l2_wrapper/U19465/Y (INVX10M)          0.14      13.99 f
  system/subsystem_l2_wrapper/U24713/Y (NAND2X12M)        0.16      14.15 r
  system/subsystem_l2_wrapper/U24712/Y (INVX20M)          0.15      14.30 f
  system/subsystem_l2_wrapper/U14811/Y (INVX8M)           0.25      14.55 r
  system/subsystem_l2_wrapper/U30817/Y (MXI2X8M)          0.34      14.88 r
  system/subsystem_l2_wrapper/U30840/Y (XNOR2X8M)         0.36      15.25 r
  system/subsystem_l2_wrapper/U27935/Y (NAND4X12M)        0.25      15.50 f
  system/subsystem_l2_wrapper/U30846/Y (OR4X12M)          0.38      15.88 f
  system/subsystem_l2_wrapper/U30847/Y (BUFX32M)          0.22      16.10 f
  system/subsystem_l2_wrapper/U30858/Y (NAND2X12M)        0.23      16.33 r
  system/subsystem_l2_wrapper/U30859/Y (INVX20M)          0.19      16.52 f
  system/subsystem_l2_wrapper/U30888/Y (INVX20M)          0.32      16.84 r
  system/subsystem_l2_wrapper/U34850/Y (NAND2BX12M)       0.50      17.34 r
  system/subsystem_l2_wrapper/U19255/Y (NAND2BX8M)        0.25      17.59 r
  system/subsystem_l2_wrapper/U18600/Y (NAND2X6M)         0.20      17.79 f
  system/subsystem_l2_wrapper/U34960/Y (OR2X6M)           0.25      18.05 f
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_release_reg/D (DFFHQX8M)
                                                          0.00      18.05 f
  data arrival time                                                 18.05

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_release_reg/CK (DFFHQX8M)
                                                          0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                -18.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_grant_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22235/Y (AND2X12M)         0.31      13.12 r
  system/subsystem_l2_wrapper/U16611/Y (INVX16M)          0.09      13.21 f
  system/subsystem_l2_wrapper/U24433/Y (NOR2BX12M)        0.21      13.41 r
  system/subsystem_l2_wrapper/U16682/Y (CLKAND2X16M)      0.44      13.86 r
  system/subsystem_l2_wrapper/U19465/Y (INVX10M)          0.14      13.99 f
  system/subsystem_l2_wrapper/U24713/Y (NAND2X12M)        0.16      14.15 r
  system/subsystem_l2_wrapper/U24712/Y (INVX20M)          0.15      14.30 f
  system/subsystem_l2_wrapper/U14811/Y (INVX8M)           0.25      14.55 r
  system/subsystem_l2_wrapper/U30817/Y (MXI2X8M)          0.34      14.88 r
  system/subsystem_l2_wrapper/U30840/Y (XNOR2X8M)         0.36      15.25 r
  system/subsystem_l2_wrapper/U27935/Y (NAND4X12M)        0.25      15.50 f
  system/subsystem_l2_wrapper/U30846/Y (OR4X12M)          0.38      15.88 f
  system/subsystem_l2_wrapper/U30847/Y (BUFX32M)          0.22      16.10 f
  system/subsystem_l2_wrapper/U30858/Y (NAND2X12M)        0.23      16.33 r
  system/subsystem_l2_wrapper/U26735/Y (INVX20M)          0.14      16.47 f
  system/subsystem_l2_wrapper/U30860/Y (INVX20M)          0.38      16.85 r
  system/subsystem_l2_wrapper/U24905/Y (OR2X12M)          0.47      17.32 r
  system/subsystem_l2_wrapper/U24904/Y (NOR2X12M)         0.19      17.52 f
  system/subsystem_l2_wrapper/U19249/Y (INVX8M)           0.19      17.70 r
  system/subsystem_l2_wrapper/U24903/Y (NAND3BX4M)        0.25      17.96 f
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_grant_reg/D (DFFQX2M)
                                                          0.00      17.96 f
  data arrival time                                                 17.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_grant_reg/CK (DFFQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -17.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.61


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_grantlast_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22235/Y (AND2X12M)         0.31      13.12 r
  system/subsystem_l2_wrapper/U16611/Y (INVX16M)          0.09      13.21 f
  system/subsystem_l2_wrapper/U24433/Y (NOR2BX12M)        0.21      13.41 r
  system/subsystem_l2_wrapper/U16682/Y (CLKAND2X16M)      0.44      13.86 r
  system/subsystem_l2_wrapper/U19465/Y (INVX10M)          0.14      13.99 f
  system/subsystem_l2_wrapper/U24713/Y (NAND2X12M)        0.16      14.15 r
  system/subsystem_l2_wrapper/U24712/Y (INVX20M)          0.15      14.30 f
  system/subsystem_l2_wrapper/U14811/Y (INVX8M)           0.25      14.55 r
  system/subsystem_l2_wrapper/U30817/Y (MXI2X8M)          0.34      14.88 r
  system/subsystem_l2_wrapper/U30840/Y (XNOR2X8M)         0.36      15.25 r
  system/subsystem_l2_wrapper/U27935/Y (NAND4X12M)        0.25      15.50 f
  system/subsystem_l2_wrapper/U30846/Y (OR4X12M)          0.38      15.88 f
  system/subsystem_l2_wrapper/U30847/Y (BUFX32M)          0.22      16.10 f
  system/subsystem_l2_wrapper/U30858/Y (NAND2X12M)        0.23      16.33 r
  system/subsystem_l2_wrapper/U26735/Y (INVX20M)          0.14      16.47 f
  system/subsystem_l2_wrapper/U30860/Y (INVX20M)          0.38      16.85 r
  system/subsystem_l2_wrapper/U34851/Y (OR2X12M)          0.40      17.25 r
  system/subsystem_l2_wrapper/U35096/Y (NAND2BX8M)        0.23      17.48 r
  system/subsystem_l2_wrapper/U18599/Y (INVX6M)           0.14      17.63 f
  system/subsystem_l2_wrapper/U28028/Y (NOR2X12M)         0.22      17.85 r
  system/subsystem_l2_wrapper/U21967/Y (NAND2BX8M)        0.14      17.99 f
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_grantlast_reg/D (DFFQX2M)
                                                          0.00      17.99 f
  data arrival time                                                 17.99

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_grantlast_reg/CK (DFFQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -17.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.62


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_writeback_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22235/Y (AND2X12M)         0.31      13.12 r
  system/subsystem_l2_wrapper/U16611/Y (INVX16M)          0.09      13.21 f
  system/subsystem_l2_wrapper/U24433/Y (NOR2BX12M)        0.21      13.41 r
  system/subsystem_l2_wrapper/U16682/Y (CLKAND2X16M)      0.44      13.86 r
  system/subsystem_l2_wrapper/U19465/Y (INVX10M)          0.14      13.99 f
  system/subsystem_l2_wrapper/U24713/Y (NAND2X12M)        0.16      14.15 r
  system/subsystem_l2_wrapper/U24712/Y (INVX20M)          0.15      14.30 f
  system/subsystem_l2_wrapper/U28098/Y (INVX20M)          0.25      14.55 r
  system/subsystem_l2_wrapper/U26100/Y (AND2X12M)         0.34      14.89 r
  system/subsystem_l2_wrapper/U30243/Y (BUFX32M)          0.34      15.23 r
  system/subsystem_l2_wrapper/U27474/Y (NAND2X2M)         0.40      15.63 f
  system/subsystem_l2_wrapper/U18661/Y (NAND2X6M)         0.42      16.05 r
  system/subsystem_l2_wrapper/U30872/Y (NAND2X4M)         0.28      16.33 f
  system/subsystem_l2_wrapper/U30874/Y (NAND2X12M)        0.26      16.59 r
  system/subsystem_l2_wrapper/U28100/Y (NAND3X12M)        0.17      16.76 f
  system/subsystem_l2_wrapper/U22032/Y (AND2X12M)         0.24      17.01 f
  system/subsystem_l2_wrapper/U17651/Y (INVX4M)           0.19      17.19 r
  system/subsystem_l2_wrapper/U17441/Y (AO21X2M)          0.48      17.68 r
  system/subsystem_l2_wrapper/U28272/Y (NAND3X12M)        0.22      17.89 f
  system/subsystem_l2_wrapper/U28269/Y (NAND3X12M)        0.17      18.06 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_writeback_reg/D (DFFQX1M)
                                                          0.00      18.06 r
  data arrival time                                                 18.06

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_writeback_reg/CK (DFFQX1M)
                                                          0.00      19.80 r
  library setup time                                     -0.11      19.69
  data required time                                                19.69
  --------------------------------------------------------------------------
  data required time                                                19.69
  data arrival time                                                -18.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/w_pprobeack_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22234/Y (INVX20M)          0.22      13.03 f
  system/subsystem_l2_wrapper/U16610/Y (NOR2X12M)         0.24      13.27 r
  system/subsystem_l2_wrapper/U24187/Y (NAND3X12M)        0.31      13.58 f
  system/subsystem_l2_wrapper/U24532/Y (OR2X12M)          0.30      13.88 f
  system/subsystem_l2_wrapper/U14872/Y (INVX10M)          0.14      14.02 r
  system/subsystem_l2_wrapper/U24662/Y (INVX12M)          0.18      14.20 f
  system/subsystem_l2_wrapper/U26358/Y (BUFX32M)          0.26      14.45 f
  system/subsystem_l2_wrapper/U26357/Y (NAND2X6M)         0.18      14.64 r
  system/subsystem_l2_wrapper/U22193/Y (AND2X12M)         0.35      14.99 r
  system/subsystem_l2_wrapper/U30529/Y (BUFX32M)          0.33      15.32 r
  system/subsystem_l2_wrapper/U17740/Y (NAND2X6M)         0.21      15.53 f
  system/subsystem_l2_wrapper/U30530/Y (NAND2X8M)         0.29      15.83 r
  system/subsystem_l2_wrapper/U30531/Y (NAND2X4M)         0.24      16.07 f
  system/subsystem_l2_wrapper/U30535/Y (NAND2X8M)         0.35      16.42 r
  system/subsystem_l2_wrapper/U30536/Y (NAND3X4M)         0.31      16.72 f
  system/subsystem_l2_wrapper/U13585/Y (NOR2BX8M)         0.26      16.99 f
  system/subsystem_l2_wrapper/U24661/Y (NAND2X12M)        0.23      17.22 r
  system/subsystem_l2_wrapper/U24660/Y (NAND2X12M)        0.18      17.40 f
  system/subsystem_l2_wrapper/U24659/Y (NAND2X12M)        0.15      17.55 r
  system/subsystem_l2_wrapper/U24658/Y (OR2X12M)          0.23      17.78 r
  system/subsystem_l2_wrapper/U16673/Y (OR2X8M)           0.19      17.98 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/w_pprobeack_reg/D (DFFHQX8M)
                                                          0.00      17.98 r
  data arrival time                                                 17.98

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/w_pprobeack_reg/CK (DFFHQX8M)
                                                          0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                -17.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_pprobeackfirst_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22235/Y (AND2X12M)         0.31      13.12 r
  system/subsystem_l2_wrapper/U16611/Y (INVX16M)          0.09      13.21 f
  system/subsystem_l2_wrapper/U24433/Y (NOR2BX12M)        0.21      13.41 r
  system/subsystem_l2_wrapper/U16682/Y (CLKAND2X16M)      0.44      13.86 r
  system/subsystem_l2_wrapper/U19465/Y (INVX10M)          0.14      13.99 f
  system/subsystem_l2_wrapper/U24713/Y (NAND2X12M)        0.16      14.15 r
  system/subsystem_l2_wrapper/U24712/Y (INVX20M)          0.15      14.30 f
  system/subsystem_l2_wrapper/U14811/Y (INVX8M)           0.25      14.55 r
  system/subsystem_l2_wrapper/U30817/Y (MXI2X8M)          0.34      14.88 r
  system/subsystem_l2_wrapper/U30840/Y (XNOR2X8M)         0.36      15.25 r
  system/subsystem_l2_wrapper/U27935/Y (NAND4X12M)        0.25      15.50 f
  system/subsystem_l2_wrapper/U30846/Y (OR4X12M)          0.38      15.88 f
  system/subsystem_l2_wrapper/U30847/Y (BUFX32M)          0.22      16.10 f
  system/subsystem_l2_wrapper/U30858/Y (NAND2X12M)        0.23      16.33 r
  system/subsystem_l2_wrapper/U26735/Y (INVX20M)          0.14      16.47 f
  system/subsystem_l2_wrapper/U24837/Y (INVX12M)          0.38      16.85 r
  system/subsystem_l2_wrapper/U13422/Y (BUFX18M)          0.45      17.30 r
  system/subsystem_l2_wrapper/U20101/Y (OR2X6M)           0.26      17.57 r
  system/subsystem_l2_wrapper/U21979/Y (AND2X6M)          0.26      17.83 r
  system/subsystem_l2_wrapper/U17631/Y (NAND2X8M)         0.13      17.96 f
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_pprobeackfirst_reg/D (DFFQX2M)
                                                          0.00      17.96 f
  data arrival time                                                 17.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_pprobeackfirst_reg/CK (DFFQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -17.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/s_pprobe_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22234/Y (INVX20M)          0.22      13.03 f
  system/subsystem_l2_wrapper/U16610/Y (NOR2X12M)         0.24      13.27 r
  system/subsystem_l2_wrapper/U24187/Y (NAND3X12M)        0.31      13.58 f
  system/subsystem_l2_wrapper/U29413/Y (OR2X12M)          0.38      13.96 f
  system/subsystem_l2_wrapper/U26265/Y (NAND2X12M)        0.18      14.14 r
  system/subsystem_l2_wrapper/U28136/Y (BUFX32M)          0.29      14.43 r
  system/subsystem_l2_wrapper/U16664/Y (CLKAND2X16M)      0.34      14.78 r
  system/subsystem_l2_wrapper/U14493/Y (BUFX18M)          0.46      15.23 r
  system/subsystem_l2_wrapper/U14331/Y (NAND2X4M)         0.32      15.55 f
  system/subsystem_l2_wrapper/U30227/Y (NAND3X12M)        0.46      16.02 r
  system/subsystem_l2_wrapper/U20236/Y (INVX12M)          0.17      16.19 f
  system/subsystem_l2_wrapper/U28138/Y (NOR2X4M)          0.42      16.61 r
  system/subsystem_l2_wrapper/U24749/Y (NAND2BX12M)       0.30      16.91 r
  system/subsystem_l2_wrapper/U20125/Y (INVX8M)           0.12      17.03 f
  system/subsystem_l2_wrapper/U24745/Y (AND2X12M)         0.28      17.31 f
  system/subsystem_l2_wrapper/U24743/Y (NAND2X8M)         0.19      17.50 r
  system/subsystem_l2_wrapper/U24742/Y (NAND2X12M)        0.28      17.78 f
  system/subsystem_l2_wrapper/U25184/Y (NAND3X12M)        0.18      17.96 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/s_pprobe_reg/D (DFFHQX8M)
                                                          0.00      17.96 r
  data arrival time                                                 17.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/s_pprobe_reg/CK (DFFHQX8M)
                                                          0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -17.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_rprobeacklast_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22235/Y (AND2X12M)         0.31      13.12 r
  system/subsystem_l2_wrapper/U16611/Y (INVX16M)          0.09      13.21 f
  system/subsystem_l2_wrapper/U24433/Y (NOR2BX12M)        0.21      13.41 r
  system/subsystem_l2_wrapper/U16682/Y (CLKAND2X16M)      0.44      13.86 r
  system/subsystem_l2_wrapper/U19465/Y (INVX10M)          0.14      13.99 f
  system/subsystem_l2_wrapper/U24713/Y (NAND2X12M)        0.16      14.15 r
  system/subsystem_l2_wrapper/U24712/Y (INVX20M)          0.15      14.30 f
  system/subsystem_l2_wrapper/U14811/Y (INVX8M)           0.25      14.55 r
  system/subsystem_l2_wrapper/U30817/Y (MXI2X8M)          0.34      14.88 r
  system/subsystem_l2_wrapper/U30840/Y (XNOR2X8M)         0.36      15.25 r
  system/subsystem_l2_wrapper/U27935/Y (NAND4X12M)        0.25      15.50 f
  system/subsystem_l2_wrapper/U30846/Y (OR4X12M)          0.38      15.88 f
  system/subsystem_l2_wrapper/U30847/Y (BUFX32M)          0.22      16.10 f
  system/subsystem_l2_wrapper/U30858/Y (NAND2X12M)        0.23      16.33 r
  system/subsystem_l2_wrapper/U26735/Y (INVX20M)          0.14      16.47 f
  system/subsystem_l2_wrapper/U30860/Y (INVX20M)          0.38      16.85 r
  system/subsystem_l2_wrapper/U24710/Y (NAND2BX12M)       0.39      17.24 r
  system/subsystem_l2_wrapper/U24709/Y (OR2X12M)          0.34      17.59 r
  system/subsystem_l2_wrapper/U35089/Y (AOI21BX8M)        0.24      17.83 r
  system/subsystem_l2_wrapper/U24922/Y (NAND2X8M)         0.12      17.95 f
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_rprobeacklast_reg/D (DFFQX2M)
                                                          0.00      17.95 f
  data arrival time                                                 17.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_rprobeacklast_reg/CK (DFFQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -17.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_acquire_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22235/Y (AND2X12M)         0.31      13.12 r
  system/subsystem_l2_wrapper/U16611/Y (INVX16M)          0.09      13.21 f
  system/subsystem_l2_wrapper/U24433/Y (NOR2BX12M)        0.21      13.41 r
  system/subsystem_l2_wrapper/U16682/Y (CLKAND2X16M)      0.44      13.86 r
  system/subsystem_l2_wrapper/U19465/Y (INVX10M)          0.14      13.99 f
  system/subsystem_l2_wrapper/U24713/Y (NAND2X12M)        0.16      14.15 r
  system/subsystem_l2_wrapper/U24712/Y (INVX20M)          0.15      14.30 f
  system/subsystem_l2_wrapper/U28098/Y (INVX20M)          0.25      14.55 r
  system/subsystem_l2_wrapper/U14797/Y (MXI2X8M)          0.34      14.89 r
  system/subsystem_l2_wrapper/U30836/Y (CLKXOR2X8M)       0.43      15.32 f
  system/subsystem_l2_wrapper/U14672/Y (NAND4X8M)         0.22      15.54 r
  system/subsystem_l2_wrapper/U30846/Y (OR4X12M)          0.22      15.76 r
  system/subsystem_l2_wrapper/U30847/Y (BUFX32M)          0.28      16.04 r
  system/subsystem_l2_wrapper/U30858/Y (NAND2X12M)        0.23      16.27 f
  system/subsystem_l2_wrapper/U26735/Y (INVX20M)          0.22      16.49 r
  system/subsystem_l2_wrapper/U24837/Y (INVX12M)          0.22      16.71 f
  system/subsystem_l2_wrapper/U28502/Y (NAND2X12M)        0.28      16.99 r
  system/subsystem_l2_wrapper/U24711/Y (NAND2X12M)        0.23      17.22 f
  system/subsystem_l2_wrapper/U13207/Y (INVX16M)          0.27      17.49 r
  system/subsystem_l2_wrapper/U24610/Y (NAND2X12M)        0.15      17.64 f
  system/subsystem_l2_wrapper/U24606/Y (INVX20M)          0.19      17.83 r
  system/subsystem_l2_wrapper/U24608/Y (NAND2X12M)        0.11      17.94 f
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_acquire_reg/D (DFFQX4M)
                                                          0.00      17.94 f
  data arrival time                                                 17.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_acquire_reg/CK (DFFQX4M)
                                                          0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -17.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/w_pprobeacklast_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22234/Y (INVX20M)          0.22      13.03 f
  system/subsystem_l2_wrapper/U16610/Y (NOR2X12M)         0.24      13.27 r
  system/subsystem_l2_wrapper/U24187/Y (NAND3X12M)        0.31      13.58 f
  system/subsystem_l2_wrapper/U24532/Y (OR2X12M)          0.30      13.88 f
  system/subsystem_l2_wrapper/U14872/Y (INVX10M)          0.14      14.02 r
  system/subsystem_l2_wrapper/U24662/Y (INVX12M)          0.18      14.20 f
  system/subsystem_l2_wrapper/U26358/Y (BUFX32M)          0.26      14.45 f
  system/subsystem_l2_wrapper/U26357/Y (NAND2X6M)         0.18      14.64 r
  system/subsystem_l2_wrapper/U22193/Y (AND2X12M)         0.35      14.99 r
  system/subsystem_l2_wrapper/U30529/Y (BUFX32M)          0.33      15.32 r
  system/subsystem_l2_wrapper/U17740/Y (NAND2X6M)         0.21      15.53 f
  system/subsystem_l2_wrapper/U30530/Y (NAND2X8M)         0.29      15.83 r
  system/subsystem_l2_wrapper/U30531/Y (NAND2X4M)         0.24      16.07 f
  system/subsystem_l2_wrapper/U30535/Y (NAND2X8M)         0.35      16.42 r
  system/subsystem_l2_wrapper/U30536/Y (NAND3X4M)         0.31      16.72 f
  system/subsystem_l2_wrapper/U13585/Y (NOR2BX8M)         0.26      16.99 f
  system/subsystem_l2_wrapper/U24661/Y (NAND2X12M)        0.23      17.22 r
  system/subsystem_l2_wrapper/U24660/Y (NAND2X12M)        0.18      17.40 f
  system/subsystem_l2_wrapper/U24659/Y (NAND2X12M)        0.15      17.55 r
  system/subsystem_l2_wrapper/U24658/Y (OR2X12M)          0.23      17.78 r
  system/subsystem_l2_wrapper/U24859/Y (NAND2BX12M)       0.18      17.96 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/w_pprobeacklast_reg/D (DFFHQX4M)
                                                          0.00      17.96 r
  data arrival time                                                 17.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_1/w_pprobeacklast_reg/CK (DFFHQX4M)
                                                          0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                -17.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_pprobeacklast_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22235/Y (AND2X12M)         0.31      13.12 r
  system/subsystem_l2_wrapper/U16611/Y (INVX16M)          0.09      13.21 f
  system/subsystem_l2_wrapper/U24433/Y (NOR2BX12M)        0.21      13.41 r
  system/subsystem_l2_wrapper/U16682/Y (CLKAND2X16M)      0.44      13.86 r
  system/subsystem_l2_wrapper/U19465/Y (INVX10M)          0.14      13.99 f
  system/subsystem_l2_wrapper/U24713/Y (NAND2X12M)        0.16      14.15 r
  system/subsystem_l2_wrapper/U24712/Y (INVX20M)          0.15      14.30 f
  system/subsystem_l2_wrapper/U14811/Y (INVX8M)           0.25      14.55 r
  system/subsystem_l2_wrapper/U30817/Y (MXI2X8M)          0.34      14.88 r
  system/subsystem_l2_wrapper/U30840/Y (XNOR2X8M)         0.36      15.25 r
  system/subsystem_l2_wrapper/U27935/Y (NAND4X12M)        0.25      15.50 f
  system/subsystem_l2_wrapper/U30846/Y (OR4X12M)          0.38      15.88 f
  system/subsystem_l2_wrapper/U30847/Y (BUFX32M)          0.22      16.10 f
  system/subsystem_l2_wrapper/U30858/Y (NAND2X12M)        0.23      16.33 r
  system/subsystem_l2_wrapper/U26735/Y (INVX20M)          0.14      16.47 f
  system/subsystem_l2_wrapper/U30860/Y (INVX20M)          0.38      16.85 r
  system/subsystem_l2_wrapper/U24710/Y (NAND2BX12M)       0.39      17.24 r
  system/subsystem_l2_wrapper/U24709/Y (OR2X12M)          0.34      17.59 r
  system/subsystem_l2_wrapper/U35054/Y (AOI21BX8M)        0.24      17.83 r
  system/subsystem_l2_wrapper/U17632/Y (NAND2X8M)         0.12      17.95 f
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_pprobeacklast_reg/D (DFFQX2M)
                                                          0.00      17.95 f
  data arrival time                                                 17.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_pprobeacklast_reg/CK (DFFQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                -17.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/w_pprobeacklast_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22234/Y (INVX20M)          0.22      13.03 f
  system/subsystem_l2_wrapper/U16610/Y (NOR2X12M)         0.24      13.27 r
  system/subsystem_l2_wrapper/U24187/Y (NAND3X12M)        0.31      13.58 f
  system/subsystem_l2_wrapper/U29413/Y (OR2X12M)          0.38      13.96 f
  system/subsystem_l2_wrapper/U26265/Y (NAND2X12M)        0.18      14.14 r
  system/subsystem_l2_wrapper/U28136/Y (BUFX32M)          0.29      14.43 r
  system/subsystem_l2_wrapper/U16664/Y (CLKAND2X16M)      0.34      14.78 r
  system/subsystem_l2_wrapper/U14493/Y (BUFX18M)          0.46      15.23 r
  system/subsystem_l2_wrapper/U14331/Y (NAND2X4M)         0.32      15.55 f
  system/subsystem_l2_wrapper/U30227/Y (NAND3X12M)        0.46      16.02 r
  system/subsystem_l2_wrapper/U20236/Y (INVX12M)          0.17      16.19 f
  system/subsystem_l2_wrapper/U28138/Y (NOR2X4M)          0.42      16.61 r
  system/subsystem_l2_wrapper/U24749/Y (NAND2BX12M)       0.30      16.91 r
  system/subsystem_l2_wrapper/U20125/Y (INVX8M)           0.12      17.03 f
  system/subsystem_l2_wrapper/U24745/Y (AND2X12M)         0.28      17.31 f
  system/subsystem_l2_wrapper/U24743/Y (NAND2X8M)         0.19      17.50 r
  system/subsystem_l2_wrapper/U24742/Y (NAND2X12M)        0.28      17.78 f
  system/subsystem_l2_wrapper/U26382/Y (NAND3X12M)        0.18      17.96 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/w_pprobeacklast_reg/D (DFFHQX8M)
                                                          0.00      17.96 r
  data arrival time                                                 17.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/w_pprobeacklast_reg/CK (DFFHQX8M)
                                                          0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                -17.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/w_pprobeack_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22234/Y (INVX20M)          0.22      13.03 f
  system/subsystem_l2_wrapper/U16610/Y (NOR2X12M)         0.24      13.27 r
  system/subsystem_l2_wrapper/U24187/Y (NAND3X12M)        0.31      13.58 f
  system/subsystem_l2_wrapper/U29413/Y (OR2X12M)          0.38      13.96 f
  system/subsystem_l2_wrapper/U26265/Y (NAND2X12M)        0.18      14.14 r
  system/subsystem_l2_wrapper/U28136/Y (BUFX32M)          0.29      14.43 r
  system/subsystem_l2_wrapper/U16664/Y (CLKAND2X16M)      0.34      14.78 r
  system/subsystem_l2_wrapper/U14493/Y (BUFX18M)          0.46      15.23 r
  system/subsystem_l2_wrapper/U14331/Y (NAND2X4M)         0.32      15.55 f
  system/subsystem_l2_wrapper/U30227/Y (NAND3X12M)        0.46      16.02 r
  system/subsystem_l2_wrapper/U20236/Y (INVX12M)          0.17      16.19 f
  system/subsystem_l2_wrapper/U28138/Y (NOR2X4M)          0.42      16.61 r
  system/subsystem_l2_wrapper/U24749/Y (NAND2BX12M)       0.30      16.91 r
  system/subsystem_l2_wrapper/U20125/Y (INVX8M)           0.12      17.03 f
  system/subsystem_l2_wrapper/U24745/Y (AND2X12M)         0.28      17.31 f
  system/subsystem_l2_wrapper/U24743/Y (NAND2X8M)         0.19      17.50 r
  system/subsystem_l2_wrapper/U24742/Y (NAND2X12M)        0.28      17.78 f
  system/subsystem_l2_wrapper/U24746/Y (NAND3X12M)        0.18      17.96 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/w_pprobeack_reg/D (DFFHQX8M)
                                                          0.00      17.96 r
  data arrival time                                                 17.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/w_pprobeack_reg/CK (DFFHQX8M)
                                                          0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                -17.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/s_writeback_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22234/Y (INVX20M)          0.22      13.03 f
  system/subsystem_l2_wrapper/U16610/Y (NOR2X12M)         0.24      13.27 r
  system/subsystem_l2_wrapper/U24187/Y (NAND3X12M)        0.31      13.58 f
  system/subsystem_l2_wrapper/U29413/Y (OR2X12M)          0.38      13.96 f
  system/subsystem_l2_wrapper/U26265/Y (NAND2X12M)        0.18      14.14 r
  system/subsystem_l2_wrapper/U28136/Y (BUFX32M)          0.29      14.43 r
  system/subsystem_l2_wrapper/U26365/Y (BUFX32M)          0.28      14.71 r
  system/subsystem_l2_wrapper/U24834/Y (MXI2X12M)         0.26      14.97 r
  system/subsystem_l2_wrapper/U24833/Y (XNOR2X8M)         0.31      15.28 r
  system/subsystem_l2_wrapper/U14444/Y (NAND2X8M)         0.21      15.49 f
  system/subsystem_l2_wrapper/U24883/Y (OR4X12M)          0.48      15.96 f
  system/subsystem_l2_wrapper/U24881/Y (BUFX32M)          0.24      16.20 f
  system/subsystem_l2_wrapper/U16677/Y (MXI2X8M)          0.21      16.41 f
  system/subsystem_l2_wrapper/U13570/Y (INVX12M)          0.27      16.68 r
  system/subsystem_l2_wrapper/U13403/Y (NAND2X8M)         0.24      16.92 f
  system/subsystem_l2_wrapper/U28139/Y (NAND2X12M)        0.22      17.14 r
  system/subsystem_l2_wrapper/U31044/Y (CLKAND2X4M)       0.35      17.49 r
  system/subsystem_l2_wrapper/U16648/Y (OR3X8M)           0.26      17.76 r
  system/subsystem_l2_wrapper/U31056/Y (NAND4X12M)        0.16      17.92 f
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/s_writeback_reg/D (DFFQX2M)
                                                          0.00      17.92 f
  data arrival time                                                 17.92

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/s_writeback_reg/CK (DFFQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -17.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_rprobeackfirst_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22235/Y (AND2X12M)         0.31      13.12 r
  system/subsystem_l2_wrapper/U16611/Y (INVX16M)          0.09      13.21 f
  system/subsystem_l2_wrapper/U24433/Y (NOR2BX12M)        0.21      13.41 r
  system/subsystem_l2_wrapper/U16682/Y (CLKAND2X16M)      0.44      13.86 r
  system/subsystem_l2_wrapper/U19465/Y (INVX10M)          0.14      13.99 f
  system/subsystem_l2_wrapper/U24713/Y (NAND2X12M)        0.16      14.15 r
  system/subsystem_l2_wrapper/U24712/Y (INVX20M)          0.15      14.30 f
  system/subsystem_l2_wrapper/U14811/Y (INVX8M)           0.25      14.55 r
  system/subsystem_l2_wrapper/U30817/Y (MXI2X8M)          0.34      14.88 r
  system/subsystem_l2_wrapper/U30840/Y (XNOR2X8M)         0.36      15.25 r
  system/subsystem_l2_wrapper/U27935/Y (NAND4X12M)        0.25      15.50 f
  system/subsystem_l2_wrapper/U30846/Y (OR4X12M)          0.38      15.88 f
  system/subsystem_l2_wrapper/U30847/Y (BUFX32M)          0.22      16.10 f
  system/subsystem_l2_wrapper/U13783/Y (MXI2X8M)          0.65      16.75 r
  system/subsystem_l2_wrapper/U26098/Y (NOR2BX12M)        0.18      16.92 f
  system/subsystem_l2_wrapper/U19261/Y (AND2X8M)          0.27      17.20 f
  system/subsystem_l2_wrapper/U28504/Y (NAND2X12M)        0.18      17.38 r
  system/subsystem_l2_wrapper/U24924/Y (AND4X12M)         0.41      17.79 r
  system/subsystem_l2_wrapper/U24923/Y (NAND2BX8M)        0.15      17.94 f
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_rprobeackfirst_reg/D (DFFQX4M)
                                                          0.00      17.94 f
  data arrival time                                                 17.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/w_rprobeackfirst_reg/CK (DFFQX4M)
                                                          0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -17.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_pprobe_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22235/Y (AND2X12M)         0.31      13.12 r
  system/subsystem_l2_wrapper/U16611/Y (INVX16M)          0.09      13.21 f
  system/subsystem_l2_wrapper/U24433/Y (NOR2BX12M)        0.21      13.41 r
  system/subsystem_l2_wrapper/U16682/Y (CLKAND2X16M)      0.44      13.86 r
  system/subsystem_l2_wrapper/U19465/Y (INVX10M)          0.14      13.99 f
  system/subsystem_l2_wrapper/U24713/Y (NAND2X12M)        0.16      14.15 r
  system/subsystem_l2_wrapper/U24712/Y (INVX20M)          0.15      14.30 f
  system/subsystem_l2_wrapper/U28098/Y (INVX20M)          0.25      14.55 r
  system/subsystem_l2_wrapper/U14797/Y (MXI2X8M)          0.34      14.89 r
  system/subsystem_l2_wrapper/U30836/Y (CLKXOR2X8M)       0.43      15.32 f
  system/subsystem_l2_wrapper/U14672/Y (NAND4X8M)         0.22      15.54 r
  system/subsystem_l2_wrapper/U30846/Y (OR4X12M)          0.22      15.76 r
  system/subsystem_l2_wrapper/U30847/Y (BUFX32M)          0.28      16.04 r
  system/subsystem_l2_wrapper/U30858/Y (NAND2X12M)        0.23      16.27 f
  system/subsystem_l2_wrapper/U26735/Y (INVX20M)          0.22      16.49 r
  system/subsystem_l2_wrapper/U24837/Y (INVX12M)          0.22      16.71 f
  system/subsystem_l2_wrapper/U28502/Y (NAND2X12M)        0.28      16.99 r
  system/subsystem_l2_wrapper/U24711/Y (NAND2X12M)        0.23      17.22 f
  system/subsystem_l2_wrapper/U13207/Y (INVX16M)          0.27      17.49 r
  system/subsystem_l2_wrapper/U24415/Y (NAND2X12M)        0.15      17.64 f
  system/subsystem_l2_wrapper/U24414/Y (INVX20M)          0.17      17.81 r
  system/subsystem_l2_wrapper/U17630/Y (NAND2X8M)         0.13      17.94 f
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_pprobe_reg/D (DFFQX4M)
                                                          0.00      17.94 f
  data arrival time                                                 17.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_pprobe_reg/CK (DFFQX4M)
                                                          0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -17.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/w_pprobeackfirst_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22234/Y (INVX20M)          0.22      13.03 f
  system/subsystem_l2_wrapper/U16610/Y (NOR2X12M)         0.24      13.27 r
  system/subsystem_l2_wrapper/U24187/Y (NAND3X12M)        0.31      13.58 f
  system/subsystem_l2_wrapper/U29413/Y (OR2X12M)          0.38      13.96 f
  system/subsystem_l2_wrapper/U26265/Y (NAND2X12M)        0.18      14.14 r
  system/subsystem_l2_wrapper/U28136/Y (BUFX32M)          0.29      14.43 r
  system/subsystem_l2_wrapper/U16664/Y (CLKAND2X16M)      0.34      14.78 r
  system/subsystem_l2_wrapper/U14493/Y (BUFX18M)          0.46      15.23 r
  system/subsystem_l2_wrapper/U14331/Y (NAND2X4M)         0.32      15.55 f
  system/subsystem_l2_wrapper/U30227/Y (NAND3X12M)        0.46      16.02 r
  system/subsystem_l2_wrapper/U20236/Y (INVX12M)          0.17      16.19 f
  system/subsystem_l2_wrapper/U28138/Y (NOR2X4M)          0.42      16.61 r
  system/subsystem_l2_wrapper/U24749/Y (NAND2BX12M)       0.30      16.91 r
  system/subsystem_l2_wrapper/U20125/Y (INVX8M)           0.12      17.03 f
  system/subsystem_l2_wrapper/U24745/Y (AND2X12M)         0.28      17.31 f
  system/subsystem_l2_wrapper/U24743/Y (NAND2X8M)         0.19      17.50 r
  system/subsystem_l2_wrapper/U24742/Y (NAND2X12M)        0.28      17.78 f
  system/subsystem_l2_wrapper/U28137/Y (NAND3X12M)        0.18      17.96 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/w_pprobeackfirst_reg/D (DFFHQX8M)
                                                          0.00      17.96 r
  data arrival time                                                 17.96

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/w_pprobeackfirst_reg/CK (DFFHQX8M)
                                                          0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                -17.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_rprobe_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22235/Y (AND2X12M)         0.31      13.12 r
  system/subsystem_l2_wrapper/U16611/Y (INVX16M)          0.09      13.21 f
  system/subsystem_l2_wrapper/U24433/Y (NOR2BX12M)        0.21      13.41 r
  system/subsystem_l2_wrapper/U16682/Y (CLKAND2X16M)      0.44      13.86 r
  system/subsystem_l2_wrapper/U19465/Y (INVX10M)          0.14      13.99 f
  system/subsystem_l2_wrapper/U24713/Y (NAND2X12M)        0.16      14.15 r
  system/subsystem_l2_wrapper/U24712/Y (INVX20M)          0.15      14.30 f
  system/subsystem_l2_wrapper/U14811/Y (INVX8M)           0.25      14.55 r
  system/subsystem_l2_wrapper/U30817/Y (MXI2X8M)          0.34      14.88 r
  system/subsystem_l2_wrapper/U30840/Y (XNOR2X8M)         0.36      15.25 r
  system/subsystem_l2_wrapper/U27935/Y (NAND4X12M)        0.25      15.50 f
  system/subsystem_l2_wrapper/U30846/Y (OR4X12M)          0.38      15.88 f
  system/subsystem_l2_wrapper/U30847/Y (BUFX32M)          0.22      16.10 f
  system/subsystem_l2_wrapper/U13783/Y (MXI2X8M)          0.65      16.75 r
  system/subsystem_l2_wrapper/U26098/Y (NOR2BX12M)        0.18      16.92 f
  system/subsystem_l2_wrapper/U19261/Y (AND2X8M)          0.27      17.20 f
  system/subsystem_l2_wrapper/U28504/Y (NAND2X12M)        0.18      17.38 r
  system/subsystem_l2_wrapper/U24924/Y (AND4X12M)         0.41      17.79 r
  system/subsystem_l2_wrapper/U21971/Y (NAND2BX8M)        0.15      17.94 f
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_rprobe_reg/D (DFFQX2M)
                                                          0.00      17.94 f
  data arrival time                                                 17.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_rprobe_reg/CK (DFFQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -17.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_grantack_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22235/Y (AND2X12M)         0.31      13.12 r
  system/subsystem_l2_wrapper/U16611/Y (INVX16M)          0.09      13.21 f
  system/subsystem_l2_wrapper/U24433/Y (NOR2BX12M)        0.21      13.41 r
  system/subsystem_l2_wrapper/U16682/Y (CLKAND2X16M)      0.44      13.86 r
  system/subsystem_l2_wrapper/U19465/Y (INVX10M)          0.14      13.99 f
  system/subsystem_l2_wrapper/U24713/Y (NAND2X12M)        0.16      14.15 r
  system/subsystem_l2_wrapper/U24712/Y (INVX20M)          0.15      14.30 f
  system/subsystem_l2_wrapper/U28098/Y (INVX20M)          0.25      14.55 r
  system/subsystem_l2_wrapper/U14797/Y (MXI2X8M)          0.34      14.89 r
  system/subsystem_l2_wrapper/U30836/Y (CLKXOR2X8M)       0.43      15.32 f
  system/subsystem_l2_wrapper/U14672/Y (NAND4X8M)         0.22      15.54 r
  system/subsystem_l2_wrapper/U30846/Y (OR4X12M)          0.22      15.76 r
  system/subsystem_l2_wrapper/U30847/Y (BUFX32M)          0.28      16.04 r
  system/subsystem_l2_wrapper/U30858/Y (NAND2X12M)        0.23      16.27 f
  system/subsystem_l2_wrapper/U26735/Y (INVX20M)          0.22      16.49 r
  system/subsystem_l2_wrapper/U24837/Y (INVX12M)          0.22      16.71 f
  system/subsystem_l2_wrapper/U28502/Y (NAND2X12M)        0.28      16.99 r
  system/subsystem_l2_wrapper/U24711/Y (NAND2X12M)        0.23      17.22 f
  system/subsystem_l2_wrapper/U13207/Y (INVX16M)          0.27      17.49 r
  system/subsystem_l2_wrapper/U24610/Y (NAND2X12M)        0.15      17.64 f
  system/subsystem_l2_wrapper/U24606/Y (INVX20M)          0.19      17.83 r
  system/subsystem_l2_wrapper/U24609/Y (NAND2X12M)        0.11      17.94 f
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_grantack_reg/D (DFFQX2M)
                                                          0.00      17.94 f
  data arrival time                                                 17.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_8/s_grantack_reg/CK (DFFQX2M)
                                                          0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -17.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/s_rprobe_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/CK (DFFHQX8M)
                                                          0.00 #     0.00 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_9/w_releaseack_reg/Q (DFFHQX8M)
                                                          0.54       0.54 r
  system/subsystem_l2_wrapper/U18575/Y (AND2X6M)          0.28       0.82 r
  system/subsystem_l2_wrapper/U21517/Y (AND2X8M)          0.22       1.04 r
  system/subsystem_l2_wrapper/U28081/Y (AND2X12M)         0.20       1.25 r
  system/subsystem_l2_wrapper/U28080/Y (NAND2X12M)        0.14       1.39 f
  system/subsystem_l2_wrapper/U29215/Y (OA21X8M)          0.43       1.82 f
  system/subsystem_l2_wrapper/U16358/Y (INVX6M)           0.29       2.11 r
  system/subsystem_l2_wrapper/U16327/Y (NAND2X8M)         0.27       2.38 f
  system/subsystem_l2_wrapper/U29251/Y (NAND3X12M)        0.19       2.57 r
  system/subsystem_l2_wrapper/U28089/Y (NOR2X12M)         0.13       2.70 f
  system/subsystem_l2_wrapper/U28087/Y (INVX20M)          0.16       2.86 r
  system/subsystem_l2_wrapper/U24685/Y (NAND3X12M)        0.15       3.01 f
  system/subsystem_l2_wrapper/U24684/Y (NAND2BX12M)       0.22       3.24 f
  system/subsystem_l2_wrapper/U24682/Y (INVX20M)          0.25       3.48 r
  system/subsystem_l2_wrapper/U24800/Y (NAND2X12M)        0.19       3.67 f
  system/subsystem_l2_wrapper/U24799/Y (NAND2X12M)        0.15       3.83 r
  system/subsystem_l2_wrapper/U24798/Y (NAND3X12M)        0.41       4.24 f
  system/subsystem_l2_wrapper/U16227/Y (INVX14M)          0.64       4.88 r
  system/subsystem_l2_wrapper/U24796/Y (NAND2X12M)        0.28       5.16 f
  system/subsystem_l2_wrapper/U19662/Y (AND3X12M)         0.32       5.48 f
  system/subsystem_l2_wrapper/U24613/Y (NAND2X12M)        0.18       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_pop_bits[1] (ListBuffer_2)
                                                          0.00       5.67 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3649/Y (OR2X12M)
                                                          0.43       6.09 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3650/Y (BUFX32M)
                                                          0.31       6.40 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3625/Y (NOR2X12M)
                                                          0.13       6.53 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3651/Y (BUFX32M)
                                                          0.21       6.74 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3652/Y (INVX20M)
                                                          0.31       7.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3574/Y (OR2X12M)
                                                          0.52       7.57 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U744/Y (INVX20M)
                                                          0.26       7.83 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3284/Y (INVX20M)
                                                          0.22       8.05 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U526/Y (NAND2BX12M)
                                                          0.20       8.24 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3733/Y (NAND4X12M)
                                                          0.21       8.45 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3071/Y (OR2X12M)
                                                          0.32       8.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1408/Y (INVX20M)
                                                          0.25       9.02 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3772/Y (OR2X12M)
                                                          0.40       9.42 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3789/Y (OR2X12M)
                                                          0.31       9.73 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U952/Y (INVX14M)
                                                          0.19       9.92 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3790/Y (INVX20M)
                                                          0.37      10.29 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1655/Y (NAND2BX8M)
                                                          0.24      10.53 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U4880/Y (AND4X8M)
                                                          0.31      10.83 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3226/Y (NAND4X8M)
                                                          0.24      11.07 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3084/Y (NOR2X12M)
                                                          0.25      11.32 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U1571/Y (AND2X12M)
                                                          0.23      11.55 r
  system/subsystem_l2_wrapper/l2/mods_0/requests/U3083/Y (INVX20M)
                                                          0.22      11.77 f
  system/subsystem_l2_wrapper/l2/mods_0/requests/io_data_tag[4] (ListBuffer_2)
                                                          0.00      11.77 f
  system/subsystem_l2_wrapper/U26040/Y (XOR2X8M)          0.26      12.03 r
  system/subsystem_l2_wrapper/U22255/Y (AND3X12M)         0.28      12.31 r
  system/subsystem_l2_wrapper/U24627/Y (NAND4X12M)        0.20      12.51 f
  system/subsystem_l2_wrapper/U24626/Y (NAND2X12M)        0.30      12.80 r
  system/subsystem_l2_wrapper/U22234/Y (INVX20M)          0.22      13.03 f
  system/subsystem_l2_wrapper/U16610/Y (NOR2X12M)         0.24      13.27 r
  system/subsystem_l2_wrapper/U24187/Y (NAND3X12M)        0.31      13.58 f
  system/subsystem_l2_wrapper/U29413/Y (OR2X12M)          0.38      13.96 f
  system/subsystem_l2_wrapper/U26265/Y (NAND2X12M)        0.18      14.14 r
  system/subsystem_l2_wrapper/U28136/Y (BUFX32M)          0.29      14.43 r
  system/subsystem_l2_wrapper/U26365/Y (BUFX32M)          0.28      14.71 r
  system/subsystem_l2_wrapper/U24834/Y (MXI2X12M)         0.26      14.97 r
  system/subsystem_l2_wrapper/U24833/Y (XNOR2X8M)         0.31      15.28 r
  system/subsystem_l2_wrapper/U14444/Y (NAND2X8M)         0.21      15.49 f
  system/subsystem_l2_wrapper/U24883/Y (OR4X12M)          0.48      15.96 f
  system/subsystem_l2_wrapper/U24881/Y (BUFX32M)          0.24      16.20 f
  system/subsystem_l2_wrapper/U13566/Y (NAND2BX8M)        0.28      16.49 f
  system/subsystem_l2_wrapper/U13400/Y (NAND2X8M)         0.39      16.88 r
  system/subsystem_l2_wrapper/U24708/Y (XNOR2X8M)         0.32      17.20 r
  system/subsystem_l2_wrapper/U25183/Y (NAND2X12M)        0.24      17.43 f
  system/subsystem_l2_wrapper/U35925/Y (AND4X12M)         0.38      17.81 f
  system/subsystem_l2_wrapper/U35928/Y (NAND3X12M)        0.14      17.95 r
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/s_rprobe_reg/D (DFFHQX4M)
                                                          0.00      17.95 r
  data arrival time                                                 17.95

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  system/subsystem_l2_wrapper/l2/mods_0/abc_mshrs_6/s_rprobe_reg/CK (DFFHQX4M)
                                                          0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                -17.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_19_reg[3]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U974/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3179/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[3]/D (DFFQX4M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[3]/CK (DFFQX4M)
                                                          0.00      20.00 r
  library setup time                                     -0.21      19.79
  data required time                                                19.79
  --------------------------------------------------------------------------
  data required time                                                19.79
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.39


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_19_reg[6]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U974/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3177/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[6]/D (DFFQX4M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[6]/CK (DFFQX4M)
                                                          0.00      20.00 r
  library setup time                                     -0.21      19.79
  data required time                                                19.79
  --------------------------------------------------------------------------
  data required time                                                19.79
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.39


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_22_reg[7]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U853/Y (NAND2X6M)                        0.97      14.35 f
  system/debug_1/U3636/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_22_reg[7]/D (DFFQX4M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_22_reg[7]/CK (DFFQX4M)
                                                          0.00      20.00 r
  library setup time                                     -0.21      19.79
  data required time                                                19.79
  --------------------------------------------------------------------------
  data required time                                                19.79
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.39


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_19_reg[7]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U974/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3899/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[7]/D (DFFQX4M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[7]/CK (DFFQX4M)
                                                          0.00      20.00 r
  library setup time                                     -0.21      19.79
  data required time                                                19.79
  --------------------------------------------------------------------------
  data required time                                                19.79
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.39


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_18_reg[4]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U972/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3174/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_18_reg[4]/D (DFFQX4M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_18_reg[4]/CK (DFFQX4M)
                                                          0.00      20.00 r
  library setup time                                     -0.21      19.79
  data required time                                                19.79
  --------------------------------------------------------------------------
  data required time                                                19.79
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.39


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_22_reg[3]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U853/Y (NAND2X6M)                        0.97      14.35 f
  system/debug_1/U3754/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_22_reg[3]/D (DFFQX4M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_22_reg[3]/CK (DFFQX4M)
                                                          0.00      20.00 r
  library setup time                                     -0.21      19.79
  data required time                                                19.79
  --------------------------------------------------------------------------
  data required time                                                19.79
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.39


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_19_reg[2]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U974/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3720/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[2]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[2]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_22_reg[5]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U853/Y (NAND2X6M)                        0.97      14.35 f
  system/debug_1/U3637/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_22_reg[5]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_22_reg[5]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_20_reg[0]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U975/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3802/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[0]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[0]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_20_reg[5]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U975/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3730/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[5]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[5]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_20_reg[1]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U975/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3734/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[1]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[1]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_20_reg[2]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U975/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3728/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[2]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[2]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_20_reg[3]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U975/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3732/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[3]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[3]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_20_reg[6]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U975/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3726/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[6]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[6]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_20_reg[7]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U975/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3751/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[7]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_20_reg[7]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_19_reg[4]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U974/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3901/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[4]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[4]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_19_reg[0]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U974/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3904/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[0]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[0]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_19_reg[5]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U974/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3902/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[5]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[5]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_19_reg[1]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U974/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3905/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[1]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_19_reg[1]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


  Startpoint: system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: system/debug_1/dmInner/dmInner/programBufferMem_18_reg[7]
            (rising edge-triggered flip-flop clocked by clk_gating)
  Path Group: clk_gating
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ChipTop            tsmc13_wl50           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/CK (DFFQX1M)
                                                          0.00 #     0.00 r
  system/subsystem_cbus/buffer/bundleOut_0_a_q/ram_opcode_reg[0][1]/Q (DFFQX1M)
                                                          0.71       0.71 r
  system/subsystem_cbus/U9169/Y (INVX2M)                  0.54       1.25 f
  system/subsystem_cbus/U11486/Y (MXI2X6M)                0.64       1.89 r
  system/subsystem_cbus/U15277/Y (INVX8M)                 0.68       2.57 f
  system/subsystem_cbus/U7791/Y (MXI2X2M)                 0.68       3.25 r
  system/subsystem_cbus/U6482/Y (BUFX12M)                 0.25       3.50 r
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_a_bits_opcode[1] (PeripheryBus_1)
                                                          0.00       3.50 r
  system/clint/auto_in_a_bits_opcode[1] (CLINT)           0.00       3.50 r
  system/clint/U556/Y (INVX12M)                           0.07       3.57 f
  system/clint/U575/Y (AND3X6M)                           0.28       3.85 f
  system/clint/U941/Y (CLKBUFX12M)                        0.43       4.27 f
  system/clint/auto_in_d_bits_opcode[0] (CLINT)           0.00       4.27 f
  system/subsystem_cbus/auto_coupler_to_clint_fragmenter_out_d_bits_opcode[0] (PeripheryBus_1)
                                                          0.00       4.27 f
  system/subsystem_cbus/U11970/Y (NAND2X8M)               0.26       4.54 r
  system/subsystem_cbus/U11575/Y (NAND2X12M)              0.27       4.81 f
  system/subsystem_cbus/U11745/Y (NAND2X12M)              0.27       5.08 r
  system/subsystem_cbus/U10752/Y (BUFX32M)                0.26       5.34 r
  system/subsystem_cbus/U9022/Y (AND2X8M)                 0.33       5.67 r
  system/subsystem_cbus/U11796/Y (AOI2B1X8M)              0.20       5.87 f
  system/subsystem_cbus/U12023/Y (NAND2X12M)              0.22       6.08 r
  system/subsystem_cbus/U15380/Y (BUFX32M)                0.16       6.25 r
  system/subsystem_cbus/auto_coupler_to_debug_fragmenter_out_d_ready (PeripheryBus_1)
                                                          0.00       6.25 r
  system/debug_1/auto_dmInner_dmInner_tl_in_d_ready (TLDebugModule)
                                                          0.00       6.25 r
  system/debug_1/U2423/Y (NAND2BX1M)                      0.51       6.76 f
  system/debug_1/U2425/Y (NOR2X2M)                        0.86       7.62 r
  system/debug_1/U2426/Y (NAND2BX4M)                      0.76       8.38 f
  system/debug_1/U1558/Y (BUFX6M)                         0.68       9.07 f
  system/debug_1/U3170/Y (NOR2X2M)                        0.81       9.88 r
  system/debug_1/U1083/Y (BUFX10M)                        0.84      10.72 r
  system/debug_1/U1791/Y (CLKBUFX4M)                      0.83      11.55 r
  system/debug_1/U1796/Y (CLKINVX1M)                      0.83      12.38 f
  system/debug_1/U1539/Y (NOR2X8M)                        0.99      13.37 r
  system/debug_1/U972/Y (NAND2X6M)                        0.98      14.35 f
  system/debug_1/U3172/Y (OAI222X2M)                      1.06      15.40 r
  system/debug_1/dmInner/dmInner/programBufferMem_18_reg[7]/D (DFFQX2M)
                                                          0.00      15.40 r
  data arrival time                                                 15.40

  clock clk_gating (rise edge)                           20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  system/debug_1/dmInner/dmInner/programBufferMem_18_reg[7]/CK (DFFQX2M)
                                                          0.00      20.00 r
  library setup time                                     -0.20      19.80
  data required time                                                19.80
  --------------------------------------------------------------------------
  data required time                                                19.80
  data arrival time                                                -15.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.40


1
