// Seed: 1357771517
module module_0;
  assign id_1 = this;
  tri id_2, id_3, id_4, id_5;
  assign id_5 = 1'h0;
  reg id_6, id_7, id_8, id_9 = 1, id_10;
  initial id_8 <= 1'h0;
  wire id_11, id_12, id_13;
  wire id_14, id_15;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1,
    input  tri0 id_2
);
  tri id_4;
  wor id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_10 = 0;
  assign id_4 = id_0;
  assign id_1 = id_5;
  wire id_6;
  wire id_7, id_8;
  assign id_4 = id_4;
  assign id_8 = 1;
endmodule
