assert property(@(posedge phasecomparator_::MainClock) ((phasecomparator_::InputSignalEdgeDet == 1)) |-> phasecomparator_::InputSignalEdge);
assert property(@(posedge phasecomparator_::MainClock) ((phasecomparator_::InputSignalEdgeDet == 1)) |-> phasecomparator_::InputSignal);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::InputSignalEdge) |-> phasecomparator_::InputSignal);
assert property(@(posedge phasecomparator_::MainClock) ((phasecomparator_::InputSignalEdgeDet == 3)) |-> phasecomparator_::InputSignal);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::Lead) |-> phasecomparator_::OutputSignal);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::Lag ##2 phasecomparator_::Lag ##2 !phasecomparator_::Lead && (phasecomparator_::InputSignalEdgeDet == 2)) |-> phasecomparator_::Lag);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::Lag ##2 phasecomparator_::Lag ##2 !phasecomparator_::OutputSignal && (phasecomparator_::InputSignalEdgeDet == 2)) |-> phasecomparator_::Lag);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::Lag ##1 phasecomparator_::OutputSignal ##1 phasecomparator_::Lag ##2 (phasecomparator_::InputSignalEdgeDet == 2)) |-> phasecomparator_::Lag);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::OutputSignal ##1 phasecomparator_::Lag ##1 (phasecomparator_::InputSignalEdgeDet == 0) ##1 !phasecomparator_::OutputSignal ##1 (phasecomparator_::InputSignalEdgeDet == 3)) |-> phasecomparator_::Lead);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::Lag ##2 phasecomparator_::Lag ##1 (phasecomparator_::InputSignalEdgeDet == 2) ##1 phasecomparator_::OutputSignal) |-> phasecomparator_::InputSignalEdge);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::Lag ##2 phasecomparator_::Lag ##1 !phasecomparator_::OutputSignal && (phasecomparator_::InputSignalEdgeDet == 2) ##1 true) |-> phasecomparator_::InputSignalEdge);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::Lead ##1 !phasecomparator_::OutputSignal ##1 phasecomparator_::Lag ##2 phasecomparator_::Lag) |-> phasecomparator_::InputSignal);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::Lag ##2 phasecomparator_::Lag ##1 (phasecomparator_::InputSignalEdgeDet == 2) ##1 (phasecomparator_::InputSignalEdgeDet == 1)) |-> phasecomparator_::OutputSignal);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::Lag ##2 phasecomparator_::Lag ##1 (phasecomparator_::InputSignalEdgeDet == 2) ##1 phasecomparator_::InputSignal) |-> phasecomparator_::OutputSignal);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::Lag ##2 phasecomparator_::Lag ##1 (phasecomparator_::InputSignalEdgeDet == 2) ##1 phasecomparator_::InputSignalEdge) |-> phasecomparator_::OutputSignal);
assert property(@(posedge phasecomparator_::MainClock) (phasecomparator_::Lag ##2 phasecomparator_::Lag ##1 !phasecomparator_::OutputSignal && (phasecomparator_::InputSignalEdgeDet == 2) ##1 true) |-> phasecomparator_::OutputSignal);
