#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdd1f87b0 .scope module, "testbench" "testbench" 2 7;
 .timescale 0 0;
L_0x7ffdecd40018 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x7fffdd21d330_0 .net/2u *"_s0", 4 0, L_0x7ffdecd40018;  1 drivers
L_0x7ffdecd40060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffdd21d430_0 .net/2u *"_s2", 4 0, L_0x7ffdecd40060;  1 drivers
v0x7fffdd21d510_0 .net/s *"_s6", 4 0, L_0x7fffdd220b50;  1 drivers
v0x7fffdd21d5d0_0 .var/s "a", 3 0;
v0x7fffdd21d690_0 .var/s "b", 3 0;
v0x7fffdd21d7f0_0 .var "c_in", 0 0;
v0x7fffdd21d890_0 .net "c_out", 0 0, L_0x7fffdd220480;  1 drivers
v0x7fffdd21d930_0 .net/s "n", 4 0, L_0x7fffdd220a10;  1 drivers
v0x7fffdd21da10_0 .net/s "num", 4 0, L_0x7fffdd220c80;  1 drivers
v0x7fffdd21db80_0 .var "op", 0 0;
v0x7fffdd21dc20_0 .net/s "sum", 3 0, L_0x7fffdd220810;  1 drivers
L_0x7fffdd220a10 .functor MUXZ 5, L_0x7ffdecd40060, L_0x7ffdecd40018, L_0x7fffdd220480, C4<>;
L_0x7fffdd220b50 .extend/s 5, L_0x7fffdd220810;
L_0x7fffdd220c80 .arith/sum 5, L_0x7fffdd220a10, L_0x7fffdd220b50;
S_0x7fffdd1ef810 .scope module, "DUT" "addSub4" 2 17, 3 1 0, S_0x7fffdd1f87b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "op"
    .port_info 1 /INPUT 4 "a"
    .port_info 2 /INPUT 4 "b"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /OUTPUT 4 "sum"
    .port_info 5 /OUTPUT 1 "c_out"
v0x7fffdd21c9f0_0 .net/s "a", 3 0, v0x7fffdd21d5d0_0;  1 drivers
v0x7fffdd21cae0_0 .net/s "b", 3 0, v0x7fffdd21d690_0;  1 drivers
v0x7fffdd21cbb0_0 .net "c_in", 0 0, v0x7fffdd21d7f0_0;  1 drivers
v0x7fffdd21ccd0_0 .net "c_out", 0 0, L_0x7fffdd220480;  alias, 1 drivers
v0x7fffdd21cdc0_0 .net "co", 0 0, L_0x7fffdd21e880;  1 drivers
v0x7fffdd21cf00_0 .net "comp2", 3 0, L_0x7fffdd21ec20;  1 drivers
v0x7fffdd21cff0_0 .net "contrast", 3 0, L_0x7fffdd21dce0;  1 drivers
v0x7fffdd21d0e0_0 .net "op", 0 0, v0x7fffdd21db80_0;  1 drivers
v0x7fffdd21d1d0_0 .net/s "sum", 3 0, L_0x7fffdd220810;  alias, 1 drivers
L_0x7fffdd21dd70 .concat [ 1 1 1 1], v0x7fffdd21db80_0, v0x7fffdd21db80_0, v0x7fffdd21db80_0, v0x7fffdd21db80_0;
S_0x7fffdd1f1920 .scope module, "a1" "adder4" 3 10, 4 1 0, S_0x7fffdd1ef810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 4 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
o0x7ffdecd909d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7fffdd219ee0_0 name=_s39
v0x7fffdd219fe0_0 .net/s "a", 3 0, v0x7fffdd21d5d0_0;  alias, 1 drivers
v0x7fffdd21a0c0_0 .net/s "b", 3 0, L_0x7fffdd21ec20;  alias, 1 drivers
v0x7fffdd21a180_0 .net "c", 3 0, L_0x7fffdd220de0;  1 drivers
v0x7fffdd21a260_0 .net "c_in", 0 0, v0x7fffdd21d7f0_0;  alias, 1 drivers
v0x7fffdd21a350_0 .net "c_out", 0 0, L_0x7fffdd220480;  alias, 1 drivers
v0x7fffdd21a420_0 .net/s "sum", 3 0, L_0x7fffdd220810;  alias, 1 drivers
L_0x7fffdd21f1b0 .part v0x7fffdd21d5d0_0, 0, 1;
L_0x7fffdd21f250 .part L_0x7fffdd21ec20, 0, 1;
L_0x7fffdd21f770 .part v0x7fffdd21d5d0_0, 1, 1;
L_0x7fffdd21f8a0 .part L_0x7fffdd21ec20, 1, 1;
L_0x7fffdd21f970 .part L_0x7fffdd220de0, 1, 1;
L_0x7fffdd21fe90 .part v0x7fffdd21d5d0_0, 2, 1;
L_0x7fffdd21ff70 .part L_0x7fffdd21ec20, 2, 1;
L_0x7fffdd220010 .part L_0x7fffdd220de0, 2, 1;
L_0x7fffdd2205d0 .part v0x7fffdd21d5d0_0, 3, 1;
L_0x7fffdd220670 .part L_0x7fffdd21ec20, 3, 1;
L_0x7fffdd220770 .part L_0x7fffdd220de0, 3, 1;
L_0x7fffdd220810 .concat8 [ 1 1 1 1], L_0x7fffdd21ee20, L_0x7fffdd21f3f0, L_0x7fffdd21fab0, L_0x7fffdd2201c0;
L_0x7fffdd220de0 .concat [ 1 1 1 1], o0x7ffdecd909d8, L_0x7fffdd21f0a0, L_0x7fffdd21f660, L_0x7fffdd21fd80;
S_0x7fffdd1f0970 .scope module, "fa1" "fulladder" 4 5, 5 1 0, S_0x7fffdd1f1920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7fffdd21edb0 .functor XOR 1, L_0x7fffdd21f1b0, L_0x7fffdd21f250, C4<0>, C4<0>;
L_0x7fffdd21ee20 .functor XOR 1, L_0x7fffdd21edb0, v0x7fffdd21d7f0_0, C4<0>, C4<0>;
L_0x7fffdd21ef70 .functor AND 1, L_0x7fffdd21f1b0, L_0x7fffdd21f250, C4<1>, C4<1>;
L_0x7fffdd21f030 .functor AND 1, L_0x7fffdd21edb0, v0x7fffdd21d7f0_0, C4<1>, C4<1>;
L_0x7fffdd21f0a0 .functor XOR 1, L_0x7fffdd21f030, L_0x7fffdd21ef70, C4<0>, C4<0>;
v0x7fffdd1f6360_0 .net "a", 0 0, L_0x7fffdd21f1b0;  1 drivers
v0x7fffdd1f4a00_0 .net "b", 0 0, L_0x7fffdd21f250;  1 drivers
v0x7fffdd1f30c0_0 .net "c1", 0 0, L_0x7fffdd21ef70;  1 drivers
v0x7fffdd217e30_0 .net "c2", 0 0, L_0x7fffdd21f030;  1 drivers
v0x7fffdd217ef0_0 .net "c_in", 0 0, v0x7fffdd21d7f0_0;  alias, 1 drivers
v0x7fffdd218000_0 .net "c_out", 0 0, L_0x7fffdd21f0a0;  1 drivers
v0x7fffdd2180c0_0 .net "s1", 0 0, L_0x7fffdd21edb0;  1 drivers
v0x7fffdd218180_0 .net "sum", 0 0, L_0x7fffdd21ee20;  1 drivers
S_0x7fffdd2182e0 .scope module, "fa2" "fulladder" 4 6, 5 1 0, S_0x7fffdd1f1920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7fffdd21f380 .functor XOR 1, L_0x7fffdd21f770, L_0x7fffdd21f8a0, C4<0>, C4<0>;
L_0x7fffdd21f3f0 .functor XOR 1, L_0x7fffdd21f380, L_0x7fffdd21f970, C4<0>, C4<0>;
L_0x7fffdd21f460 .functor AND 1, L_0x7fffdd21f770, L_0x7fffdd21f8a0, C4<1>, C4<1>;
L_0x7fffdd21f570 .functor AND 1, L_0x7fffdd21f380, L_0x7fffdd21f970, C4<1>, C4<1>;
L_0x7fffdd21f660 .functor XOR 1, L_0x7fffdd21f570, L_0x7fffdd21f460, C4<0>, C4<0>;
v0x7fffdd218550_0 .net "a", 0 0, L_0x7fffdd21f770;  1 drivers
v0x7fffdd218610_0 .net "b", 0 0, L_0x7fffdd21f8a0;  1 drivers
v0x7fffdd2186d0_0 .net "c1", 0 0, L_0x7fffdd21f460;  1 drivers
v0x7fffdd218770_0 .net "c2", 0 0, L_0x7fffdd21f570;  1 drivers
v0x7fffdd218830_0 .net "c_in", 0 0, L_0x7fffdd21f970;  1 drivers
v0x7fffdd218940_0 .net "c_out", 0 0, L_0x7fffdd21f660;  1 drivers
v0x7fffdd218a00_0 .net "s1", 0 0, L_0x7fffdd21f380;  1 drivers
v0x7fffdd218ac0_0 .net "sum", 0 0, L_0x7fffdd21f3f0;  1 drivers
S_0x7fffdd218c20 .scope module, "fa3" "fulladder" 4 7, 5 1 0, S_0x7fffdd1f1920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7fffdd21fa10 .functor XOR 1, L_0x7fffdd21fe90, L_0x7fffdd21ff70, C4<0>, C4<0>;
L_0x7fffdd21fab0 .functor XOR 1, L_0x7fffdd21fa10, L_0x7fffdd220010, C4<0>, C4<0>;
L_0x7fffdd21fb50 .functor AND 1, L_0x7fffdd21fe90, L_0x7fffdd21ff70, C4<1>, C4<1>;
L_0x7fffdd21fc90 .functor AND 1, L_0x7fffdd21fa10, L_0x7fffdd220010, C4<1>, C4<1>;
L_0x7fffdd21fd80 .functor XOR 1, L_0x7fffdd21fc90, L_0x7fffdd21fb50, C4<0>, C4<0>;
v0x7fffdd218e70_0 .net "a", 0 0, L_0x7fffdd21fe90;  1 drivers
v0x7fffdd218f30_0 .net "b", 0 0, L_0x7fffdd21ff70;  1 drivers
v0x7fffdd218ff0_0 .net "c1", 0 0, L_0x7fffdd21fb50;  1 drivers
v0x7fffdd2190c0_0 .net "c2", 0 0, L_0x7fffdd21fc90;  1 drivers
v0x7fffdd219180_0 .net "c_in", 0 0, L_0x7fffdd220010;  1 drivers
v0x7fffdd219290_0 .net "c_out", 0 0, L_0x7fffdd21fd80;  1 drivers
v0x7fffdd219350_0 .net "s1", 0 0, L_0x7fffdd21fa10;  1 drivers
v0x7fffdd219410_0 .net "sum", 0 0, L_0x7fffdd21fab0;  1 drivers
S_0x7fffdd219570 .scope module, "fa4" "fulladder" 4 8, 5 1 0, S_0x7fffdd1f1920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x7fffdd220150 .functor XOR 1, L_0x7fffdd2205d0, L_0x7fffdd220670, C4<0>, C4<0>;
L_0x7fffdd2201c0 .functor XOR 1, L_0x7fffdd220150, L_0x7fffdd220770, C4<0>, C4<0>;
L_0x7fffdd220280 .functor AND 1, L_0x7fffdd2205d0, L_0x7fffdd220670, C4<1>, C4<1>;
L_0x7fffdd220390 .functor AND 1, L_0x7fffdd220150, L_0x7fffdd220770, C4<1>, C4<1>;
L_0x7fffdd220480 .functor XOR 1, L_0x7fffdd220390, L_0x7fffdd220280, C4<0>, C4<0>;
v0x7fffdd2197c0_0 .net "a", 0 0, L_0x7fffdd2205d0;  1 drivers
v0x7fffdd2198a0_0 .net "b", 0 0, L_0x7fffdd220670;  1 drivers
v0x7fffdd219960_0 .net "c1", 0 0, L_0x7fffdd220280;  1 drivers
v0x7fffdd219a30_0 .net "c2", 0 0, L_0x7fffdd220390;  1 drivers
v0x7fffdd219af0_0 .net "c_in", 0 0, L_0x7fffdd220770;  1 drivers
v0x7fffdd219c00_0 .net "c_out", 0 0, L_0x7fffdd220480;  alias, 1 drivers
v0x7fffdd219cc0_0 .net "s1", 0 0, L_0x7fffdd220150;  1 drivers
v0x7fffdd219d80_0 .net "sum", 0 0, L_0x7fffdd2201c0;  1 drivers
S_0x7fffdd21a590 .scope module, "ha1" "half_adder4" 3 9, 6 1 0, S_0x7fffdd1ef810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 4 "s"
    .port_info 3 /OUTPUT 1 "c"
v0x7fffdd21bfd0_0 .net "a", 3 0, L_0x7fffdd21dce0;  alias, 1 drivers
v0x7fffdd21c0d0_0 .net "b", 0 0, v0x7fffdd21db80_0;  alias, 1 drivers
v0x7fffdd21c190_0 .net "c", 0 0, L_0x7fffdd21e880;  alias, 1 drivers
v0x7fffdd21c290_0 .net "o", 2 0, L_0x7fffdd21e6b0;  1 drivers
v0x7fffdd21c330_0 .net "s", 3 0, L_0x7fffdd21ec20;  alias, 1 drivers
L_0x7fffdd21e010 .part L_0x7fffdd21dce0, 0, 1;
L_0x7fffdd21e200 .part L_0x7fffdd21dce0, 1, 1;
L_0x7fffdd21e2a0 .part L_0x7fffdd21e6b0, 0, 1;
L_0x7fffdd21e4f0 .part L_0x7fffdd21dce0, 2, 1;
L_0x7fffdd21e5c0 .part L_0x7fffdd21e6b0, 1, 1;
L_0x7fffdd21e6b0 .concat8 [ 1 1 1 0], L_0x7fffdd21df10, L_0x7fffdd21e0b0, L_0x7fffdd21e340;
L_0x7fffdd21ea00 .part L_0x7fffdd21dce0, 3, 1;
L_0x7fffdd21eaa0 .part L_0x7fffdd21e6b0, 2, 1;
L_0x7fffdd21ec20 .concat8 [ 1 1 1 1], L_0x7fffdd21dfa0, L_0x7fffdd21e140, L_0x7fffdd21e3b0, L_0x7fffdd21e8f0;
S_0x7fffdd21a780 .scope module, "ha1" "half_adder" 6 4, 7 1 0, S_0x7fffdd21a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "o"
L_0x7fffdd21df10 .functor AND 1, L_0x7fffdd21e010, v0x7fffdd21db80_0, C4<1>, C4<1>;
L_0x7fffdd21dfa0 .functor XOR 1, L_0x7fffdd21e010, v0x7fffdd21db80_0, C4<0>, C4<0>;
v0x7fffdd21a980_0 .net "a", 0 0, L_0x7fffdd21e010;  1 drivers
v0x7fffdd21aa60_0 .net "b", 0 0, v0x7fffdd21db80_0;  alias, 1 drivers
v0x7fffdd21ab20_0 .net "o", 0 0, L_0x7fffdd21df10;  1 drivers
v0x7fffdd21abf0_0 .net "s", 0 0, L_0x7fffdd21dfa0;  1 drivers
S_0x7fffdd21ad60 .scope module, "ha2" "half_adder" 6 5, 7 1 0, S_0x7fffdd21a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "o"
L_0x7fffdd21e0b0 .functor AND 1, L_0x7fffdd21e200, L_0x7fffdd21e2a0, C4<1>, C4<1>;
L_0x7fffdd21e140 .functor XOR 1, L_0x7fffdd21e200, L_0x7fffdd21e2a0, C4<0>, C4<0>;
v0x7fffdd21afc0_0 .net "a", 0 0, L_0x7fffdd21e200;  1 drivers
v0x7fffdd21b080_0 .net "b", 0 0, L_0x7fffdd21e2a0;  1 drivers
v0x7fffdd21b140_0 .net "o", 0 0, L_0x7fffdd21e0b0;  1 drivers
v0x7fffdd21b210_0 .net "s", 0 0, L_0x7fffdd21e140;  1 drivers
S_0x7fffdd21b380 .scope module, "ha3" "half_adder" 6 6, 7 1 0, S_0x7fffdd21a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "o"
L_0x7fffdd21e340 .functor AND 1, L_0x7fffdd21e4f0, L_0x7fffdd21e5c0, C4<1>, C4<1>;
L_0x7fffdd21e3b0 .functor XOR 1, L_0x7fffdd21e4f0, L_0x7fffdd21e5c0, C4<0>, C4<0>;
v0x7fffdd21b5f0_0 .net "a", 0 0, L_0x7fffdd21e4f0;  1 drivers
v0x7fffdd21b6b0_0 .net "b", 0 0, L_0x7fffdd21e5c0;  1 drivers
v0x7fffdd21b770_0 .net "o", 0 0, L_0x7fffdd21e340;  1 drivers
v0x7fffdd21b840_0 .net "s", 0 0, L_0x7fffdd21e3b0;  1 drivers
S_0x7fffdd21b9b0 .scope module, "ha4" "half_adder" 6 7, 7 1 0, S_0x7fffdd21a590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "o"
L_0x7fffdd21e880 .functor AND 1, L_0x7fffdd21ea00, L_0x7fffdd21eaa0, C4<1>, C4<1>;
L_0x7fffdd21e8f0 .functor XOR 1, L_0x7fffdd21ea00, L_0x7fffdd21eaa0, C4<0>, C4<0>;
v0x7fffdd21bbf0_0 .net "a", 0 0, L_0x7fffdd21ea00;  1 drivers
v0x7fffdd21bcd0_0 .net "b", 0 0, L_0x7fffdd21eaa0;  1 drivers
v0x7fffdd21bd90_0 .net "o", 0 0, L_0x7fffdd21e880;  alias, 1 drivers
v0x7fffdd21be60_0 .net "s", 0 0, L_0x7fffdd21e8f0;  1 drivers
S_0x7fffdd21c490 .scope module, "x1" "xor4" 3 8, 8 1 0, S_0x7fffdd1ef810;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /OUTPUT 4 "y"
L_0x7fffdd21dce0 .functor XOR 4, v0x7fffdd21d690_0, L_0x7fffdd21dd70, C4<0000>, C4<0000>;
v0x7fffdd21c6b0_0 .net "a", 3 0, v0x7fffdd21d690_0;  alias, 1 drivers
v0x7fffdd21c7b0_0 .net "b", 3 0, L_0x7fffdd21dd70;  1 drivers
v0x7fffdd21c890_0 .net/s "y", 3 0, L_0x7fffdd21dce0;  alias, 1 drivers
    .scope S_0x7fffdd1f87b0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd21d7f0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fffdd21d5d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffdd21d690_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdd21db80_0, 0, 1;
    %vpi_call 2 25 "$monitor", "%dns monitor: op=%d a=%d b=%d Cin=%b sum=%d Cout=%b num=%d", $stime, v0x7fffdd21db80_0, v0x7fffdd21d5d0_0, v0x7fffdd21d690_0, v0x7fffdd21d7f0_0, v0x7fffdd21dc20_0, v0x7fffdd21d890_0, v0x7fffdd21da10_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fffdd1f87b0;
T_1 ;
    %delay 50, 0;
    %load/vec4 v0x7fffdd21db80_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x7fffdd21db80_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffdd1f87b0;
T_2 ;
    %delay 100, 0;
    %load/vec4 v0x7fffdd21d690_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffdd21d690_0, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffdd1f87b0;
T_3 ;
    %delay 5000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./addSub4.v";
    "./adder4.v";
    "./fulladder.v";
    "./half_adder4.v";
    "./half_adder.v";
    "./xor4.v";
