// Seed: 1729169813
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    output uwire id_6,
    output tri id_7,
    input supply1 id_8,
    output wire id_9,
    output wire id_10,
    input tri1 id_11,
    input wand id_12,
    input wand id_13,
    input uwire id_14,
    input tri id_15,
    output wand id_16,
    input uwire id_17,
    output supply1 id_18,
    input uwire id_19,
    output tri id_20,
    input wand id_21,
    input supply1 id_22,
    output supply0 id_23,
    output wire id_24,
    input supply0 id_25
    , id_45,
    output uwire id_26,
    output supply1 id_27,
    input wand id_28,
    output supply1 id_29,
    input wire id_30,
    output tri1 id_31,
    output wand id_32,
    input wire id_33
    , id_46,
    input tri id_34,
    input tri1 id_35,
    output tri1 id_36,
    input tri0 id_37,
    input tri1 id_38,
    output wor id_39,
    output wor id_40,
    input supply1 id_41
    , id_47,
    input wor id_42,
    output wor id_43
);
  assign id_23 = id_13 == id_3;
  module_0 modCall_1 ();
endmodule
