#ifndef _LPLL_H_
#define _LPLL_H_

#define LPLL_REG_NUM          32

typedef struct
{
    BYTE  address;
    WORD value;
    WORD mask;
}TBLStruct,*pTBLStruct;

typedef enum
{
    // PANEL_LVDS_1CH
    E_PNL_SUPPORTED_LPLL_HS_LVDS_1ch_100to150MHz,        //9
    E_PNL_SUPPORTED_LPLL_HS_LVDS_1ch_75to100MHz,         //10
    E_PNL_SUPPORTED_LPLL_LVDS_1ch_50to75MHz,             // 0
    E_PNL_SUPPORTED_LPLL_LVDS_1ch_37_5to50MHz,           // 1

    // PANEL_LVDS_2CH
    E_PNL_SUPPORTED_LPLL_HS_LVDS_2ch_200to300MHz,        //12
    E_PNL_SUPPORTED_LPLL_LVDS_2ch_100to200MHz,           // 3

    // PANEL_LVDS_4CH
    E_PNL_SUPPORTED_LPLL_LVDS_4ch_225to450MHz,           // 5
    E_PNL_SUPPORTED_LPLL_LVDS_4ch_225to225MHz,           // 6

    // PANEL_VBY1_1CH_8Bit
    E_PNL_SUPPORTED_LPLL_VBY1_1L_8b_225to450MHz,         //15

    // PANEL_VBY1_2CH_8Bit
    E_PNL_SUPPORTED_LPLL_VBY1_2L_8b_225to450MHz,         //17

    // PANEL_VBY1_4CH_8Bit
    E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_225to450MHz,         //19
    E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_112_5to225MHz,       //21
    E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_56_25to112_5MHz,     //23

    // PANEL_VBY1_8CH_8Bit
    E_PNL_SUPPORTED_LPLL_VBY1_8L_8b_225to450MHz,         //25
    E_PNL_SUPPORTED_LPLL_VBY1_8L_8b_112_5to225MHz,       //27

    // PANEL_VBY1_1CH_10Bit
    E_PNL_SUPPORTED_LPLL_VBY1_1L_10b_150to300MHz,        //29

    // PANEL_VBY1_2CH_10Bit
    E_PNL_SUPPORTED_LPLL_VBY1_2L_10b_150to300MHz,        //31

    // PANEL_VBY1_4CH_10Bit
    E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_175to350MHz,        //33
    E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_87_5to175MHz,       //35
    E_PNL_SUPPORTED_LPLL_VBY1_4L_10b43_75to87_5MHz,      //37

    // PANEL_VBY1_8CH_10Bit
    E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_337_5to450MHz,      //39
    E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_225to337_5MHz,      //40
    E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_150to225MHz,        //42
    E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_112_5to150MHz,      //43

    // eDP
    E_PNL_SUPPORTED_LPLL_eDP_High_bit_rate_150to441MHz,         //45
    E_PNL_SUPPORTED_LPLL_eDP_High_bit_rate_75to150MHz,          //46
    E_PNL_SUPPORTED_LPLL_eDP_High_bit_rate_37_5to75MHz,         //47
    E_PNL_SUPPORTED_LPLL_eDP_High_bit_rate_25to37_5MHz,         //48
    E_PNL_SUPPORTED_LPLL_eDP_High_bit_rate_12_5to25MHz,         //49
    E_PNL_SUPPORTED_LPLL_eDP_High_bit_rate_12_5to12_5MHz,       //50

    E_PNL_SUPPORTED_LPLL_eDP_Reduce_bit_rate_150to441MHz,       //51
    E_PNL_SUPPORTED_LPLL_eDP_Reduce_bit_rate_75to150MHz,        //52
    E_PNL_SUPPORTED_LPLL_eDP_Reduce_bit_rate_37_5to75MHz,       //53
    E_PNL_SUPPORTED_LPLL_eDP_Reduce_bit_rate_25to37_5MHz,       //54
    E_PNL_SUPPORTED_LPLL_eDP_Reduce_bit_rate_12_5to25MHz,       //55
    E_PNL_SUPPORTED_LPLL_eDP_Reduce_bit_rate_12_5to12_5MHz,     //56

    E_PNL_SUPPORTED_LPLL_MAX,//57

} E_PNL_SUPPORTED_LPLL_TYPE;

TBLStruct code LPLLSettingTBL[E_PNL_SUPPORTED_LPLL_MAX][LPLL_REG_NUM]=
{
    { //E_PNL_SUPPORTED_LPLL_HS-LVDS-1ch_100to150MHz    NO.9
      //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0001,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0700,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0700,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x1000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0000,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0020,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x0000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x8000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0002,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x1000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0200,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
    },


    { //E_PNL_SUPPORTED_LPLL_HS-LVDS-1ch_75to100MHz    NO.10
      //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0001,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0700,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0700,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0000,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0020,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x0000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x8000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0002,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0000,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x1000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0200,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
   },

    
    { //E_PNL_SUPPORTED_LPLL_LVDS-1ch_50to75MHz    NO.0
      //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0001,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0700,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0700,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x1000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0000,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0020,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x0000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x8000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0003,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0000,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x1000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0200,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)

  },
  
  { //E_PNL_SUPPORTED_LPLL_LVDS-1ch_37.5to50MHz    NO.1
      //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0001,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0700,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0700,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x2000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0000,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0020,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x0000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x8000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0003,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x1000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0200,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)

  },
  
  { //E_PNL_SUPPORTED_LPLL_HS-LVDS-2ch_200to300MHz    NO.12
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0001,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0700,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0700,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x1000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0000,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0020,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x0000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x8000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x1000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0200,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
  
  { //E_PNL_SUPPORTED_LPLL_HS-LVDS-2ch_150to200MHz    NO.13
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0001,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0700,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0700,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0000,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0020,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x0000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x8000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0000,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x1000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0200,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_LVDS-4ch_225to450MHz    NO.5
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0001,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0700,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0700,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x1000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0000,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0020,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x0000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x8000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0000,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x1000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0200,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_LVDS-4ch_225to225MHz    NO.6
      //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0001,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0700,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0700,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x1000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0000,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0020,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x0000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x8000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0000,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x1000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0200,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)

  },

  { //E_PNL_SUPPORTED_LPLL_VBY1_1L_8b_225to450MHz    NO.15
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0300,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0400,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
  
  { //E_PNL_SUPPORTED_LPLL_VBY1_2L_8b_225to450MHz    NO.17
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0300,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0400,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_225to450MHz    NO.19
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0300,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0400,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_low_1_112.5to225MHz    NO.21
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0300,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x1000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0400,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_low_2_56.25to112.5MHz    NO.23
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x2000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0300,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x2000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0400,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_VBY1_8L_8b_225to450MHz    NO.25
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0300,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x1000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0400,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_VBY1_8L_8b_low_112.5to225MHz    NO.27
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0300,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x2000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0400,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
  
  { //E_PNL_SUPPORTED_LPLL_VBY1_1L_10b_150to300MHz    NO.29
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0500,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0002,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_VBY1_2L_10b_150to300MHz    NO.31
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0500,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_175to350MHz    NO.33
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x1000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0500,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_low_1_87.5to175MHz    NO.35
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x2000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0200,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x1000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0400,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_low_2_43.75to87.5MHz    NO.37
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x3000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0200,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x2000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0400,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_337.5to450MHz    NO.39
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0500,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0006,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0002,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
  
  { //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_225to337.5MHz    NO.40
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0000,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0500,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0006,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_low_150to225MHz    NO.42
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x2000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0100,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x1000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0400,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
  
  { //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_low_112.5to150MHz    NO.43
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x2000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0200,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x2000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0400,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0000,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0010,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0020,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },

  { //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.45
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0000,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0040,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0000,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
  
  { //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.46
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0000,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0040,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0000,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0002,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
  
  { //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.47
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0000,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0040,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0000,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0003,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
  
  { //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.48
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0000,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0040,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0000,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0004,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0002,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x000A,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
  
  { //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.49
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0000,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0040,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0000,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x000A,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
  
  { //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.50
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0200,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0000,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0000,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0040,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0000,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x000A,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
  
  { //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.51
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0000,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0000,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0040,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0000,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0001,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
        
  { //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.52
     //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0000,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0000,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0040,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0000,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0002,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
        
  { //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.53
      //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0000,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0000,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0040,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0000,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x0003,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
        
  { //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.54
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0000,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0000,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0040,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0000,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0004,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0002,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x000A,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
        
  { //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.55
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0000,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0000,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0040,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0000,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x000A,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
        
  { //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.56
    //Address,Value,Mask
      {0x03,0x0004,0x001C},//LPLL1_IBIAS_ICTRL
      {0x15,0x0000,0x0003},//LPLL1_INPUT_DIV
      {0x01,0x0003,0x0003},//LPLL1_LOOP_DIV_FIRST/1,2,4,8
      {0x01,0x0000,0x1F00},//LPLL1_LOOP_DIV_SECOND/1~15
      {0x02,0x0000,0x3000},//LPLL1_SCALAR_DIV_FIRST/1,2,4,8
      {0x02,0x0000,0x0F00},//LPLL1_SCALAR_DIV_SECOND/1~15
      {0x35,0x0000,0x7000},//LPLL1_SKEW_DIV000-100:/2,4,8,16,32
      {0x2E,0x0000,0x0007},//LPLL1_FIFO_DIV[3:0]/4,/8,/16,/32
      {0x03,0x0800,0x0800},//LPLL1_FIFO_DIV5_EN
      {0x2E,0x1000,0x1000},//LPLL1_EN_FIX_CLK
      {0x35,0x0000,0x0020},//LPLL_2NDPLL_CLK_SEL
      {0x37,0x0008,0x0008},//LPLL1_TEST[19] (VBY1 LF EN)
      {0x37,0x0000,0x0010},//LPLL1_TEST[20] (LOOP_DIV3_EN)
      {0x2E,0x8000,0x8000},//LPLL1_DUAL_LP_EN
      {0x03,0x0000,0x0400},//LPLL1_SDIV2P5_EN
      {0x2E,0x0000,0x4000},//LPLL1_EN_MINI
      {0x2E,0x0040,0x0040},//LPLL1_EN_FIFO
      {0x2E,0x0000,0x0010},//LPLL1_EN_SCALAR
      {0x37,0x0000,0x0004},//LPLL1_TEST[18](PD_TTL_BITCLK)
      {0x36,0x0000,0x8000},//LPLL1_TEST[15](cascade PLL EN)
      {0x37,0x0000,0x0001},//LPLL1_TEST[16](loop divider divide 17 EN)
      {0x37,0x0000,0x0040},//LPLL1_TEST[22](ICP 0.25uA control bit)
      {0x33,0x0000,0x0020},//LPLL2_PD
      {0x33,0x0000,0x0004},//LPLL2_IBIAS_ICTRL
      {0x30,0x0000,0x001F},//LPLL2_INPUT_DIV_FIRST/1~31
      {0x31,0x0001,0x0003},//LPLL2_LOOP_DIV_FIRST/1,2,4,8
      {0x31,0x0300,0x1F00},//LPLL2_LOOP_DIV_SECOND/1~31
      {0x32,0x000A,0x000F},//LPLL2_OUTPUT_DIV_FIRST/2,4,8,16
      {0x39,0x0800,0x0800},//LPLL2_TEST[11](to_master pdiv setting)
      {0x39,0x0000,0x1000},//LPLL2_TEST[12](to_master pdiv setting)
      {0x39,0x0000,0x0100},//LPLL2_TEST[8](to_master pdiv setting)
      {0x39,0x0000,0x0200},//LPLL2_TEST[9](LPLL2_SCALAR2_PD)
  },
      
};

BYTE code u8LoopGain[E_PNL_SUPPORTED_LPLL_MAX]=
{
    3,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-1ch_100to150MHz    NO.9
    3,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-1ch_75to100MHz    NO.10
    3,           //E_PNL_SUPPORTED_LPLL_LVDS-1ch_50to75MHz    NO.0
    3,           //E_PNL_SUPPORTED_LPLL_LVDS-1ch_37.5to50MHz    NO.1
    3,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-2ch_200to300MHz    NO.12
    3,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-2ch_150to200MHz    NO.13
    3,           //E_PNL_SUPPORTED_LPLL_LVDS-4ch_225to450MHz    NO.5
    3,           //E_PNL_SUPPORTED_LPLL_LVDS-4ch_225to225MHz    NO.6
    32,           //E_PNL_SUPPORTED_LPLL_VBY1_1L_8b_225to450MHz    NO.15
    32,           //E_PNL_SUPPORTED_LPLL_VBY1_2L_8b_225to450MHz    NO.17
    32,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_225to450MHz    NO.19
    16,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_low_1_112.5to225MHz    NO.21
    8,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_low_2_56.25to112.5MHz    NO.23
    32,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_8b_225to450MHz    NO.25
    16,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_8b_low_112.5to225MHz    NO.27
    8,           //E_PNL_SUPPORTED_LPLL_VBY1_1L_10b_150to300MHz    NO.29
    8,           //E_PNL_SUPPORTED_LPLL_VBY1_2L_10b_150to300MHz    NO.31
    8,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_175to350MHz    NO.33
    4,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_low_1_87.5to175MHz    NO.35
    2,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_low_2_43.75to87.5MHz    NO.37
    16,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_337.5to450MHz    NO.39
    8,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_225to337.5MHz    NO.40
    8,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_low_150to225MHz    NO.42
    4,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_low_112.5to150MHz    NO.43
    8,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.45
    8,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.46
    8,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.47
    8,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.48
    8,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.49
    8,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.50
    4,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.51
    4,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.52
    4,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.53
    4,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.54
    4,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.55
    4,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.56
};

BYTE code u8LoopDiv[E_PNL_SUPPORTED_LPLL_MAX]=
{
    4,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-1ch_100to150MHz    NO.9
    4,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-1ch_75to100MHz    NO.10
    8,           //E_PNL_SUPPORTED_LPLL_LVDS-1ch_50to75MHz    NO.0
    8,           //E_PNL_SUPPORTED_LPLL_LVDS-1ch_37.5to50MHz    NO.1
    2,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-2ch_200to300MHz    NO.12
    2,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-2ch_150to200MHz    NO.13
    2,           //E_PNL_SUPPORTED_LPLL_LVDS-4ch_225to450MHz    NO.5
    2,           //E_PNL_SUPPORTED_LPLL_LVDS-4ch_225to225MHz    NO.6
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_1L_8b_225to450MHz    NO.15
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_2L_8b_225to450MHz    NO.17
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_225to450MHz    NO.19
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_low_1_112.5to225MHz    NO.21
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_low_2_56.25to112.5MHz    NO.23
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_8b_225to450MHz    NO.25
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_8b_low_112.5to225MHz    NO.27
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_1L_10b_150to300MHz    NO.29
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_2L_10b_150to300MHz    NO.31
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_175to350MHz    NO.33
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_low_1_87.5to175MHz    NO.35
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_low_2_43.75to87.5MHz    NO.37
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_337.5to450MHz    NO.39
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_225to337.5MHz    NO.40
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_low_150to225MHz    NO.42
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_low_112.5to150MHz    NO.43
    5,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.45
    5,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.46
    5,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.47
    5,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.48
    5,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.49
    5,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_0to0MHz    NO.50
    5,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.51
    5,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.52
    5,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.53
    5,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.54
    5,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.55
    5,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_0to0MHz    NO.56
};

BYTE u8EXT_LoopGain[E_PNL_SUPPORTED_LPLL_MAX]=
{
    3,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-1ch_100to150MHz    NO.9
    3,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-1ch_75to100MHz    NO.10
    3,           //E_PNL_SUPPORTED_LPLL_LVDS-1ch_50to75MHz    NO.0
    3,           //E_PNL_SUPPORTED_LPLL_LVDS-1ch_37.5to50MHz    NO.1
    3,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-2ch_200to300MHz    NO.12
    3,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-2ch_150to200MHz    NO.13
    3,           //E_PNL_SUPPORTED_LPLL_LVDS-4ch_225to450MHz    NO.5
    3,           //E_PNL_SUPPORTED_LPLL_LVDS-4ch_225to225MHz    NO.6
    32,           //E_PNL_SUPPORTED_LPLL_VBY1_1L_8b_225to450MHz    NO.15
    32,           //E_PNL_SUPPORTED_LPLL_VBY1_2L_8b_225to450MHz    NO.17
    32,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_225to450MHz    NO.19
    16,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_low_1_112.5to225MHz    NO.21
    8,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_low_2_56.25to112.5MHz    NO.23
    32,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_8b_225to450MHz    NO.25
    16,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_8b_low_112.5to225MHz    NO.27
    8,           //E_PNL_SUPPORTED_LPLL_VBY1_1L_10b_150to300MHz    NO.29
    8,           //E_PNL_SUPPORTED_LPLL_VBY1_2L_10b_150to300MHz    NO.31
    8,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_175to350MHz    NO.33
    4,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_low_1_87.5to175MHz    NO.35
    2,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_low_2_43.75to87.5MHz    NO.37
    16,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_337.5to450MHz    NO.39
    8,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_225to337.5MHz    NO.40
    8,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_low_150to225MHz    NO.42
    4,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_low_112.5to150MHz    NO.43
    3,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_150to0441MHz    NO.45
    3,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_75to150MHz    NO.46
    3,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_37.5to75MHz    NO.47
    1,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_25to37.5MHz    NO.48
    1,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_12.5to25MHz    NO.49
    1,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_12.5to12.5MHz    NO.50
    3,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_150to0441MHz    NO.51
    3,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_75to150MHz    NO.52
    3,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_37.5to75MHz    NO.53
    1,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_25to37.5MHz    NO.54
    1,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_12.5to25MHz    NO.55
    1,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_12.5to12.5MHz    NO.56
};

BYTE u8EXT_LoopDiv[E_PNL_SUPPORTED_LPLL_MAX]=
{
    4,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-1ch_100to150MHz    NO.9
    4,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-1ch_75to100MHz    NO.10
    8,           //E_PNL_SUPPORTED_LPLL_LVDS-1ch_50to75MHz    NO.0
    8,           //E_PNL_SUPPORTED_LPLL_LVDS-1ch_37.5to50MHz    NO.1
    2,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-2ch_200to300MHz    NO.12
    2,           //E_PNL_SUPPORTED_LPLL_HS-LVDS-2ch_150to200MHz    NO.13
    2,           //E_PNL_SUPPORTED_LPLL_LVDS-4ch_225to450MHz    NO.5
    2,           //E_PNL_SUPPORTED_LPLL_LVDS-4ch_225to225MHz    NO.6
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_1L_8b_225to450MHz    NO.15
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_2L_8b_225to450MHz    NO.17
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_225to450MHz    NO.19
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_low_1_112.5to225MHz    NO.21
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_8b_low_2_56.25to112.5MHz    NO.23
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_8b_225to450MHz    NO.25
    15,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_8b_low_112.5to225MHz    NO.27
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_1L_10b_150to300MHz    NO.29
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_2L_10b_150to300MHz    NO.31
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_175to350MHz    NO.33
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_low_1_87.5to175MHz    NO.35
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_4L_10b_low_2_43.75to87.5MHz    NO.37
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_337.5to450MHz    NO.39
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_225to337.5MHz    NO.40
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_low_150to225MHz    NO.42
    5,           //E_PNL_SUPPORTED_LPLL_VBY1_8L_10b_low_112.5to150MHz    NO.43
    2,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_150to0441MHz    NO.45
    4,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_75to150MHz    NO.46
    8,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_37.5to75MHz    NO.47
    4,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_25to37.5MHz    NO.48
    8,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_12.5to25MHz    NO.49
    8,           //E_PNL_SUPPORTED_LPLL_eDP High bit rate_12.5to12.5MHz    NO.50
    2,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_150to0441MHz    NO.51
    4,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_75to150MHz    NO.52
    8,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_37.5to75MHz    NO.53
    4,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_25to37.5MHz    NO.54
    8,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_12.5to25MHz    NO.55
    8,           //E_PNL_SUPPORTED_LPLL_eDP Reduce bit rate_12.5to12.5MHz    NO.56
};

#endif
