#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55744d0af530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55744d33c510 .scope module, "top_tb" "top_tb" 3 3;
 .timescale -9 -12;
v0x55744d450f50_0 .var "awaddr_reg", 31 0;
v0x55744d451050_0 .var "busy_now", 0 0;
v0x55744d451110_0 .var "busy_prev", 0 0;
v0x55744d4511b0_0 .var "clk", 0 0;
v0x55744d451250_0 .net "cs_n", 0 0, L_0x55744d47a630;  1 drivers
v0x55744d451340_0 .var "fstat", 31 0;
o0x7ff2b7fd1a58 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x55744d108a20 .island tran;
p0x7ff2b7fd1a58 .port I0x55744d108a20, o0x7ff2b7fd1a58;
v0x55744d451420_0 .net8 "io", 3 0, p0x7ff2b7fd1a58;  0 drivers, strength-aware
v0x55744d4514e0_0 .net "irq", 0 0, L_0x55744d469a00;  1 drivers
v0x55744d4515d0_0 .var/i "j", 31 0;
v0x55744d451690_0 .net "m_araddr", 31 0, L_0x55744d46d8f0;  1 drivers
v0x55744d451750_0 .var "m_arready", 0 0;
v0x55744d4517f0_0 .net "m_arvalid", 0 0, L_0x55744d46d9b0;  1 drivers
v0x55744d4518e0_0 .net "m_awaddr", 31 0, L_0x55744d46dd10;  1 drivers
v0x55744d4519f0_0 .var "m_awready", 0 0;
v0x55744d451a90_0 .net "m_awvalid", 0 0, L_0x55744d46dd80;  1 drivers
v0x55744d451b80_0 .net "m_bready", 0 0, L_0x55744d46e100;  1 drivers
v0x55744d451c70_0 .var "m_bvalid", 0 0;
L_0x7ff2b7f7f8d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55744d451d10_0 .net "m_rdata", 31 0, L_0x7ff2b7f7f8d8;  1 drivers
v0x55744d451dd0_0 .net "m_rready", 0 0, L_0x55744d46da70;  1 drivers
v0x55744d451ec0_0 .var "m_rvalid", 0 0;
v0x55744d451f60_0 .net "m_wdata", 31 0, L_0x55744d46deb0;  1 drivers
v0x55744d452070_0 .var "m_wready", 0 0;
v0x55744d452110_0 .net "m_wstrb", 3 0, L_0x55744d46de40;  1 drivers
v0x55744d452220_0 .net "m_wvalid", 0 0, L_0x55744d46df70;  1 drivers
v0x55744d452310 .array "mem", 3 0, 31 0;
v0x55744d4523d0_0 .var "paddr", 11 0;
v0x55744d4524e0_0 .var "penable", 0 0;
v0x55744d4525d0_0 .net "prdata", 31 0, v0x55744d3b0b50_0;  1 drivers
L_0x7ff2b7f7e018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55744d4526e0_0 .net "pready", 0 0, L_0x7ff2b7f7e018;  1 drivers
v0x55744d4527d0_0 .var "psel", 0 0;
v0x55744d4528c0_0 .net "pslverr", 0 0, v0x55744d3b01d0_0;  1 drivers
v0x55744d4529b0_0 .var "pstrb", 3 0;
v0x55744d452ac0_0 .var "pwdata", 31 0;
v0x55744d452de0_0 .var "pwrite", 0 0;
v0x55744d452ed0_0 .var "resetn", 0 0;
v0x55744d452f70_0 .var "rx_lvl_now", 3 0;
v0x55744d453050_0 .var "rx_lvl_prev", 3 0;
v0x55744d453130_0 .var "s_araddr", 31 0;
v0x55744d453240_0 .net "s_arready", 0 0, v0x55744d4436f0_0;  1 drivers
v0x55744d453330_0 .var "s_arvalid", 0 0;
v0x55744d453420_0 .net "s_rdata", 31 0, v0x55744d445630_0;  1 drivers
v0x55744d453530_0 .var "s_rready", 0 0;
v0x55744d453620_0 .net "s_rresp", 1 0, v0x55744d445810_0;  1 drivers
v0x55744d453730_0 .net "s_rvalid", 0 0, v0x55744d4458b0_0;  1 drivers
v0x55744d453820_0 .net "sclk", 0 0, L_0x55744d47a4f0;  1 drivers
v0x55744d453910_0 .var/i "sclk_edges", 31 0;
v0x55744d4539f0_0 .var "stat", 31 0;
p0x7ff2b7fd2ad8 .port I0x55744d108a20, L_0x55744d47aaa0;
 .tranvp 4 1 0, I0x55744d108a20, p0x7ff2b7fd1a58 p0x7ff2b7fd2ad8;
p0x7ff2b7fd2b08 .port I0x55744d108a20, L_0x55744d47adc0;
 .tranvp 4 1 1, I0x55744d108a20, p0x7ff2b7fd1a58 p0x7ff2b7fd2b08;
p0x7ff2b7fd2b38 .port I0x55744d108a20, L_0x55744d47b0e0;
 .tranvp 4 1 2, I0x55744d108a20, p0x7ff2b7fd1a58 p0x7ff2b7fd2b38;
p0x7ff2b7fd2b68 .port I0x55744d108a20, L_0x55744d47b4f0;
 .tranvp 4 1 3, I0x55744d108a20, p0x7ff2b7fd1a58 p0x7ff2b7fd2b68;
S_0x55744d3afda0 .scope task, "apb_read" "apb_read" 3 150, 3 150 0, S_0x55744d33c510;
 .timescale -9 -12;
v0x55744d3f9c30_0 .var "addr", 11 0;
v0x55744d3c0240_0 .var "data", 31 0;
E_0x55744d108290 .event posedge, v0x55744d38e6f0_0;
TD_top_tb.apb_read ;
    %wait E_0x55744d108290;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d4527d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d4524e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d452de0_0, 0;
    %load/vec4 v0x55744d3f9c30_0;
    %assign/vec4 v0x55744d4523d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d4529b0_0, 0;
    %wait E_0x55744d108290;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d4524e0_0, 0;
    %wait E_0x55744d108290;
    %load/vec4 v0x55744d4525d0_0;
    %store/vec4 v0x55744d3c0240_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d4527d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d4524e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55744d4523d0_0, 0;
    %end;
S_0x55744d3a20f0 .scope task, "apb_write" "apb_write" 3 141, 3 141 0, S_0x55744d33c510;
 .timescale -9 -12;
v0x55744d3bf0e0_0 .var "addr", 11 0;
v0x55744d3bdf80_0 .var "data", 31 0;
TD_top_tb.apb_write ;
    %wait E_0x55744d108290;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d4527d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d4524e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d452de0_0, 0;
    %load/vec4 v0x55744d3bf0e0_0;
    %assign/vec4 v0x55744d4523d0_0, 0;
    %load/vec4 v0x55744d3bdf80_0;
    %assign/vec4 v0x55744d452ac0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55744d4529b0_0, 0;
    %wait E_0x55744d108290;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d4524e0_0, 0;
    %wait E_0x55744d108290;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d4527d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d4524e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d452de0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55744d4523d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d452ac0_0, 0;
    %end;
S_0x55744d3a4d00 .scope module, "dut" "qspi_controller" 3 52, 4 7 0, S_0x55744d33c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 32 "m_axi_awaddr";
    .port_info 12 /OUTPUT 1 "m_axi_awvalid";
    .port_info 13 /INPUT 1 "m_axi_awready";
    .port_info 14 /OUTPUT 32 "m_axi_wdata";
    .port_info 15 /OUTPUT 1 "m_axi_wvalid";
    .port_info 16 /OUTPUT 4 "m_axi_wstrb";
    .port_info 17 /INPUT 1 "m_axi_wready";
    .port_info 18 /INPUT 1 "m_axi_bvalid";
    .port_info 19 /INPUT 2 "m_axi_bresp";
    .port_info 20 /OUTPUT 1 "m_axi_bready";
    .port_info 21 /OUTPUT 32 "m_axi_araddr";
    .port_info 22 /OUTPUT 1 "m_axi_arvalid";
    .port_info 23 /INPUT 1 "m_axi_arready";
    .port_info 24 /INPUT 32 "m_axi_rdata";
    .port_info 25 /INPUT 1 "m_axi_rvalid";
    .port_info 26 /INPUT 2 "m_axi_rresp";
    .port_info 27 /OUTPUT 1 "m_axi_rready";
    .port_info 28 /INPUT 32 "s_axi_awaddr";
    .port_info 29 /INPUT 1 "s_axi_awvalid";
    .port_info 30 /OUTPUT 1 "s_axi_awready";
    .port_info 31 /INPUT 32 "s_axi_wdata";
    .port_info 32 /INPUT 4 "s_axi_wstrb";
    .port_info 33 /INPUT 1 "s_axi_wvalid";
    .port_info 34 /OUTPUT 1 "s_axi_wready";
    .port_info 35 /OUTPUT 2 "s_axi_bresp";
    .port_info 36 /OUTPUT 1 "s_axi_bvalid";
    .port_info 37 /INPUT 1 "s_axi_bready";
    .port_info 38 /INPUT 32 "s_axi_araddr";
    .port_info 39 /INPUT 1 "s_axi_arvalid";
    .port_info 40 /OUTPUT 1 "s_axi_arready";
    .port_info 41 /OUTPUT 32 "s_axi_rdata";
    .port_info 42 /OUTPUT 2 "s_axi_rresp";
    .port_info 43 /OUTPUT 1 "s_axi_rvalid";
    .port_info 44 /INPUT 1 "s_axi_rready";
    .port_info 45 /OUTPUT 1 "sclk";
    .port_info 46 /OUTPUT 1 "cs_n";
    .port_info 47 /INOUT 4 "io";
    .port_info 48 /OUTPUT 1 "irq";
P_0x55744d3560b0 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55744d3560f0 .param/l "APB_ADDR_WIDTH" 0 4 9, +C4<00000000000000000000000000001100>;
P_0x55744d356130 .param/l "APB_WINDOW_LSB" 0 4 10, +C4<00000000000000000000000000001100>;
P_0x55744d356170 .param/l "FIFO_DEPTH" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x55744d3561b0 .param/l "HAS_PSTRB" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x55744d3561f0 .param/l "HAS_WP" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x55744d356230 .param/l "LEVEL_WIDTH" 1 4 131, +C4<00000000000000000000000000000101>;
L_0x55744d469cb0 .functor OR 1, v0x55744d3ab6a0_0, L_0x55744d46c080, C4<0>, C4<0>;
L_0x55744d469d70 .functor OR 1, L_0x55744d469cb0, v0x55744d443c90_0, C4<0>, C4<0>;
L_0x55744d46a010 .functor OR 1, L_0x55744d46dc40, L_0x55744d463e40, C4<0>, C4<0>;
L_0x55744d46aa80 .functor OR 1, L_0x55744d464060, L_0x55744d46e250, C4<0>, C4<0>;
L_0x55744d46aaf0 .functor OR 1, L_0x55744d46aa80, v0x55744d444eb0_0, C4<0>, C4<0>;
L_0x55744d46ac00 .functor NOT 1, L_0x55744d4663b0, C4<0>, C4<0>, C4<0>;
L_0x55744d46ad00 .functor AND 1, v0x55744d33a990_0, L_0x55744d46ac00, C4<1>, C4<1>;
L_0x55744d46ad70 .functor NOT 1, v0x55744d443c90_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46ae30 .functor AND 1, L_0x55744d46ad00, L_0x55744d46ad70, C4<1>, C4<1>;
L_0x55744d46e310 .functor NOT 1, L_0x55744d4663b0, C4<0>, C4<0>, C4<0>;
L_0x55744d46e380 .functor AND 1, L_0x55744d466b00, L_0x55744d46e310, C4<1>, C4<1>;
L_0x55744d46f7b0 .functor OR 1, v0x55744d106660_0, v0x55744d445950_0, C4<0>, C4<0>;
L_0x55744d470100 .functor BUFZ 1, v0x55744d106250_0, C4<0>, C4<0>, C4<0>;
L_0x55744d4701c0 .functor BUFZ 1, v0x55744cf8fb20_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46f910 .functor BUFZ 2, L_0x55744d4670e0, C4<00>, C4<00>, C4<00>;
L_0x55744d470460 .functor BUFZ 1, v0x55744d0505e0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d470e50 .functor BUFZ 1, v0x55744d050970_0, C4<0>, C4<0>, C4<0>;
L_0x55744d4711e0 .functor NOT 1, L_0x55744d46b450, C4<0>, C4<0>, C4<0>;
L_0x55744d471380 .functor AND 1, v0x55744d106660_0, L_0x55744d4711e0, C4<1>, C4<1>;
L_0x55744d471490 .functor AND 1, L_0x55744d471380, L_0x55744d4713f0, C4<1>, C4<1>;
L_0x55744d471650 .functor NOT 1, v0x55744d443c90_0, C4<0>, C4<0>, C4<0>;
L_0x55744d4716c0 .functor AND 1, L_0x55744d479cb0, L_0x55744d471650, C4<1>, C4<1>;
L_0x55744d471840 .functor OR 1, L_0x55744d4716c0, L_0x55744d471490, C4<0>, C4<0>;
L_0x55744d47a4f0 .functor BUFZ 1, L_0x55744d471e40, C4<0>, C4<0>, C4<0>;
L_0x55744d47a630 .functor BUFZ 1, v0x55744d440200_0, C4<0>, C4<0>, C4<0>;
v0x55744d446850_0 .net *"_ivl_100", 0 0, L_0x55744d471380;  1 drivers
L_0x7ff2b7f7ee28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55744d4468f0_0 .net/2u *"_ivl_102", 31 0, L_0x7ff2b7f7ee28;  1 drivers
v0x55744d446990_0 .net *"_ivl_104", 0 0, L_0x55744d4713f0;  1 drivers
v0x55744d446a30_0 .net *"_ivl_108", 0 0, L_0x55744d471650;  1 drivers
v0x55744d446ad0_0 .net *"_ivl_110", 0 0, L_0x55744d4716c0;  1 drivers
v0x55744d446b70_0 .net *"_ivl_28", 0 0, L_0x55744d46aa80;  1 drivers
v0x55744d446c10_0 .net *"_ivl_32", 0 0, L_0x55744d46ac00;  1 drivers
v0x55744d446cb0_0 .net *"_ivl_34", 0 0, L_0x55744d46ad00;  1 drivers
v0x55744d446d50_0 .net *"_ivl_36", 0 0, L_0x55744d46ad70;  1 drivers
v0x55744d446df0_0 .net *"_ivl_40", 0 0, L_0x55744d46e310;  1 drivers
L_0x7ff2b7f7ec78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55744d446e90_0 .net/2u *"_ivl_46", 1 0, L_0x7ff2b7f7ec78;  1 drivers
L_0x7ff2b7f7ecc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55744d446f30_0 .net/2u *"_ivl_50", 1 0, L_0x7ff2b7f7ecc0;  1 drivers
v0x55744d446fd0_0 .net *"_ivl_6", 0 0, L_0x55744d469cb0;  1 drivers
L_0x7ff2b7f7ed08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55744d447070_0 .net/2u *"_ivl_62", 0 0, L_0x7ff2b7f7ed08;  1 drivers
L_0x7ff2b7f7ed50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55744d447110_0 .net/2u *"_ivl_78", 31 0, L_0x7ff2b7f7ed50;  1 drivers
L_0x7ff2b7f7ed98 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55744d4471b0_0 .net/2u *"_ivl_82", 31 0, L_0x7ff2b7f7ed98;  1 drivers
L_0x7ff2b7f7ede0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55744d447250_0 .net/2u *"_ivl_86", 28 0, L_0x7ff2b7f7ede0;  1 drivers
v0x55744d4472f0_0 .net *"_ivl_98", 0 0, L_0x55744d4711e0;  1 drivers
v0x55744d447390_0 .net "addr_bytes_w", 1 0, L_0x55744d4682a0;  1 drivers
v0x55744d447430_0 .net "addr_lanes_w", 1 0, L_0x55744d468010;  1 drivers
v0x55744d4474d0_0 .net "burst_size_w", 3 0, L_0x55744d468dc0;  1 drivers
v0x55744d447570_0 .net "ce_addr_bytes_w", 1 0, v0x55744d098c00_0;  1 drivers
v0x55744d447610_0 .net "ce_addr_lanes_w", 1 0, v0x55744d43a500_0;  1 drivers
v0x55744d4476b0_0 .net "ce_addr_w", 31 0, v0x55744d43abf0_0;  1 drivers
v0x55744d447750_0 .net "ce_clk_div_w", 2 0, v0x55744cfa8480_0;  1 drivers
v0x55744d4477f0_0 .net "ce_cmd_lanes_w", 1 0, v0x55744d431ae0_0;  1 drivers
v0x55744d447890_0 .net "ce_cpha_w", 0 0, v0x55744d050970_0;  1 drivers
v0x55744d447930_0 .net "ce_cpol_w", 0 0, v0x55744d0505e0_0;  1 drivers
v0x55744d4479d0_0 .net "ce_cs_auto_w", 0 0, v0x55744cf8fb20_0;  1 drivers
v0x55744d447a70_0 .net "ce_data_lanes_w", 1 0, v0x55744cf85d30_0;  1 drivers
v0x55744d447b10_0 .net "ce_dir_w", 0 0, L_0x55744d46b450;  1 drivers
v0x55744d447bb0_0 .net "ce_dummy_cycles_w", 3 0, v0x55744d094a90_0;  1 drivers
v0x55744d447c50_0 .net "ce_len_w", 31 0, v0x55744d101660_0;  1 drivers
v0x55744d447cf0_0 .net "ce_mode_bits_w", 7 0, v0x55744d10b890_0;  1 drivers
v0x55744d447d90_0 .net "ce_mode_en_w", 0 0, v0x55744d10b570_0;  1 drivers
v0x55744d447e30_0 .net "ce_opcode_w", 7 0, v0x55744d106ad0_0;  1 drivers
v0x55744d447ed0_0 .net "ce_quad_en_w", 0 0, v0x55744d106250_0;  1 drivers
v0x55744d447f70_0 .net "ce_xip_cont_w", 0 0, v0x55744d102870_0;  1 drivers
v0x55744d448010_0 .net "clk", 0 0, v0x55744d4511b0_0;  1 drivers
v0x55744d4480b0_0 .net "clk_div_w", 2 0, L_0x55744d466e20;  1 drivers
v0x55744d448150_0 .net "cmd_addr_w", 31 0, L_0x55744d468b40;  1 drivers
v0x55744d4481f0_0 .net "cmd_busy_w", 0 0, v0x55744d3ab6a0_0;  1 drivers
v0x55744d448290_0 .net "cmd_done_set_w", 0 0, v0x55744cffc910_0;  1 drivers
v0x55744d448330_0 .net "cmd_lanes_w", 1 0, L_0x55744d467e30;  1 drivers
v0x55744d4483d0_0 .net "cmd_len_w", 31 0, L_0x55744d468bb0;  1 drivers
v0x55744d448470_0 .net "cmd_start_pulse", 0 0, L_0x55744d46ae30;  1 drivers
v0x55744d448510_0 .net "cmd_start_w", 0 0, v0x55744d33a990_0;  1 drivers
v0x55744d4485b0_0 .net "cmd_trigger_clr_w", 0 0, v0x55744d0a46f0_0;  1 drivers
v0x55744d448650_0 .net "cpha_w", 0 0, L_0x55744d4664e0;  1 drivers
v0x55744d4486f0_0 .net "cpol_w", 0 0, L_0x55744d466620;  1 drivers
v0x55744d448790_0 .net "cs_auto_w", 0 0, L_0x55744d466ec0;  1 drivers
v0x55744d448830_0 .net "cs_delay_w", 1 0, L_0x55744d4670e0;  1 drivers
v0x55744d4488d0_0 .net "cs_level_w", 1 0, L_0x55744d467040;  1 drivers
v0x55744d448970_0 .net "cs_n", 0 0, L_0x55744d47a630;  alias, 1 drivers
v0x55744d448a10_0 .net "cs_n_int", 0 0, v0x55744d440200_0;  1 drivers
v0x55744d448ab0_0 .net "data_lanes_w", 1 0, L_0x55744d4680b0;  1 drivers
v0x55744d448b50_0 .net "dma_addr_w", 31 0, L_0x55744d469320;  1 drivers
v0x55744d448bf0_0 .net "dma_axi_err_w", 0 0, v0x55744d371970_0;  1 drivers
v0x55744d448c90_0 .net "dma_busy_w", 0 0, L_0x55744d46c080;  1 drivers
v0x55744d448d30_0 .net "dma_dir_w", 0 0, L_0x55744d468ff0;  1 drivers
v0x55744d448dd0_0 .net "dma_done_set_w", 0 0, v0x55744d395df0_0;  1 drivers
v0x55744d448e70_0 .net "dma_en_w", 0 0, L_0x55744d466b00;  1 drivers
v0x55744d448f10_0 .net "dma_len_w", 31 0, L_0x55744d469390;  1 drivers
v0x55744d448fb0_0 .net "dummy_cycles_w", 3 0, L_0x55744d4685d0;  1 drivers
v0x55744d449050_0 .net "enable_w", 0 0, L_0x55744d4662c0;  1 drivers
v0x55744d449500_0 .net "extra_dummy_w", 7 0, L_0x55744d468d20;  1 drivers
v0x55744d4495a0_0 .net "fifo_rx_empty_w", 0 0, L_0x55744d46a7d0;  1 drivers
v0x55744d449640_0 .net "fifo_rx_full_w", 0 0, L_0x55744d46a6a0;  1 drivers
v0x55744d4496e0_0 .net "fifo_rx_level_w", 4 0, L_0x55744d46a980;  1 drivers
v0x55744d449780_0 .net "fifo_rx_rd_data_w", 31 0, L_0x55744d46a910;  1 drivers
v0x55744d449820_0 .net "fifo_rx_re_csr_w", 0 0, L_0x55744d464060;  1 drivers
v0x55744d4498c0_0 .net "fifo_rx_re_dma_w", 0 0, L_0x55744d46e250;  1 drivers
v0x55744d449960_0 .net "fifo_tx_data_csr_w", 31 0, L_0x55744d463fa0;  1 drivers
v0x55744d449a00_0 .net "fifo_tx_data_dma_w", 31 0, L_0x55744d46db80;  1 drivers
v0x55744d449aa0_0 .net "fifo_tx_data_w", 31 0, L_0x55744d46a120;  1 drivers
v0x55744d449b40_0 .net "fifo_tx_empty_w", 0 0, L_0x55744d46a3a0;  1 drivers
v0x55744d449be0_0 .net "fifo_tx_full_w", 0 0, L_0x55744d46a260;  1 drivers
v0x55744d449c80_0 .net "fifo_tx_level_w", 4 0, L_0x55744d46a5a0;  1 drivers
v0x55744d449d20_0 .net "fifo_tx_rd_data_w", 31 0, v0x55744d3be120_0;  1 drivers
v0x55744d449dc0_0 .net "fifo_tx_rd_en_w", 0 0, L_0x55744d471840;  1 drivers
v0x55744d449e60_0 .net "fifo_tx_we_csr_w", 0 0, L_0x55744d463e40;  1 drivers
v0x55744d449f00_0 .net "fifo_tx_we_dma_w", 0 0, L_0x55744d46dc40;  1 drivers
v0x55744d449fa0_0 .net "fifo_tx_we_w", 0 0, L_0x55744d46a010;  1 drivers
v0x55744d44a040_0 .net "fsm_addr_bytes_w", 1 0, L_0x55744d46fd10;  1 drivers
v0x55744d44a0e0_0 .net "fsm_addr_lanes_w", 1 0, L_0x55744d46fa50;  1 drivers
v0x55744d44a180_0 .net "fsm_addr_w", 31 0, L_0x55744d4706e0;  1 drivers
v0x55744d44a220_0 .net "fsm_clk_div_w", 31 0, L_0x55744d470ba0;  1 drivers
v0x55744d44a2c0_0 .net "fsm_cmd_lanes_w", 1 0, L_0x55744d46f350;  1 drivers
v0x55744d44a360_0 .net "fsm_cpha_w", 0 0, L_0x55744d470e50;  1 drivers
v0x55744d44a400_0 .net "fsm_cpol_w", 0 0, L_0x55744d470460;  1 drivers
v0x55744d44a4a0_0 .net "fsm_cs_auto_w", 0 0, L_0x55744d4701c0;  1 drivers
v0x55744d44a540_0 .net "fsm_cs_delay_w", 1 0, L_0x55744d46f910;  1 drivers
v0x55744d44a5e0_0 .net "fsm_data_lanes_w", 1 0, L_0x55744d46fb90;  1 drivers
v0x55744d44a680_0 .net "fsm_dir_w", 0 0, L_0x55744d470060;  1 drivers
v0x55744d44a720_0 .net "fsm_done_w", 0 0, L_0x55744d473cc0;  1 drivers
v0x55744d44a7c0_0 .net "fsm_dummy_cycles_w", 3 0, L_0x55744d46ff30;  1 drivers
v0x55744d44a860_0 .net "fsm_len_w", 31 0, L_0x55744d470850;  1 drivers
v0x55744d44a900_0 .net "fsm_mode_bits_w", 7 0, L_0x55744d4705b0;  1 drivers
v0x55744d44a9a0_0 .net "fsm_mode_en_w", 0 0, L_0x55744d46fdb0;  1 drivers
v0x55744d44aa40_0 .net "fsm_opcode_w", 7 0, L_0x55744d4703c0;  1 drivers
v0x55744d44aae0_0 .net "fsm_quad_en_w", 0 0, L_0x55744d470100;  1 drivers
v0x55744d44ab80_0 .net "fsm_rx_data_w", 31 0, v0x55744d441740_0;  1 drivers
v0x55744d44ac20_0 .net "fsm_rx_wen_w", 0 0, v0x55744d441880_0;  1 drivers
v0x55744d44acc0_0 .net "fsm_start_from_cmd", 0 0, v0x55744d106660_0;  1 drivers
v0x55744d44ad60_0 .net "fsm_start_w", 0 0, L_0x55744d46f7b0;  1 drivers
v0x55744d44ae00_0 .net "fsm_tx_data_w", 31 0, L_0x55744d470f10;  1 drivers
v0x55744d44aea0_0 .net "fsm_tx_empty_w", 0 0, L_0x55744d471050;  1 drivers
v0x55744d44af40_0 .net "fsm_tx_ren_w", 0 0, L_0x55744d479cb0;  1 drivers
v0x55744d44afe0_0 .net "fsm_xip_cont_w", 0 0, L_0x55744d4702d0;  1 drivers
v0x55744d44b080_0 .net "hold_en_w", 0 0, L_0x55744d466ba0;  1 drivers
v0x55744d44b120_0 .net "incr_addr_w", 0 0, L_0x55744d4690e0;  1 drivers
v0x55744d44b1c0_0 .net8 "io", 3 0, p0x7ff2b7fd1a58;  alias, 0 drivers, strength-aware
v0x55744d44b260_0 .net "irq", 0 0, L_0x55744d469a00;  alias, 1 drivers
v0x55744d44b300_0 .net "is_write_w", 0 0, L_0x55744d468670;  1 drivers
v0x55744d44b3a0_0 .net "m_axi_araddr", 31 0, L_0x55744d46d8f0;  alias, 1 drivers
v0x55744d44b440_0 .net "m_axi_arready", 0 0, v0x55744d451750_0;  1 drivers
v0x55744d44b4e0_0 .net "m_axi_arvalid", 0 0, L_0x55744d46d9b0;  alias, 1 drivers
v0x55744d44b580_0 .net "m_axi_awaddr", 31 0, L_0x55744d46dd10;  alias, 1 drivers
v0x55744d44b620_0 .net "m_axi_awready", 0 0, v0x55744d4519f0_0;  1 drivers
v0x55744d44b6c0_0 .net "m_axi_awvalid", 0 0, L_0x55744d46dd80;  alias, 1 drivers
v0x55744d44b760_0 .net "m_axi_bready", 0 0, L_0x55744d46e100;  alias, 1 drivers
L_0x7ff2b7f7f770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55744d44b800_0 .net "m_axi_bresp", 1 0, L_0x7ff2b7f7f770;  1 drivers
v0x55744d44b8a0_0 .net "m_axi_bvalid", 0 0, v0x55744d451c70_0;  1 drivers
v0x55744d44b940_0 .net "m_axi_rdata", 31 0, L_0x7ff2b7f7f8d8;  alias, 1 drivers
v0x55744d44b9e0_0 .net "m_axi_rready", 0 0, L_0x55744d46da70;  alias, 1 drivers
L_0x7ff2b7f7f7b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55744d44ba80_0 .net "m_axi_rresp", 1 0, L_0x7ff2b7f7f7b8;  1 drivers
v0x55744d44bb20_0 .net "m_axi_rvalid", 0 0, v0x55744d451ec0_0;  1 drivers
v0x55744d44bbc0_0 .net "m_axi_wdata", 31 0, L_0x55744d46deb0;  alias, 1 drivers
v0x55744d44bc60_0 .net "m_axi_wready", 0 0, v0x55744d452070_0;  1 drivers
v0x55744d34fba0_0 .net "m_axi_wstrb", 3 0, L_0x55744d46de40;  alias, 1 drivers
v0x55744d44c510_0 .net "m_axi_wvalid", 0 0, L_0x55744d46df70;  alias, 1 drivers
v0x55744d44c5b0_0 .net "mode_bits_w", 7 0, L_0x55744d468920;  1 drivers
v0x55744d44c650_0 .net "mode_en_cfg_w", 0 0, L_0x55744d4683d0;  1 drivers
v0x55744d44c6f0_0 .net "opcode_w", 7 0, L_0x55744d468880;  1 drivers
v0x55744d44c790_0 .net "paddr", 11 0, v0x55744d4523d0_0;  1 drivers
v0x55744d44c830_0 .net "penable", 0 0, v0x55744d4524e0_0;  1 drivers
v0x55744d44c8d0_0 .net "prdata", 31 0, v0x55744d3b0b50_0;  alias, 1 drivers
v0x55744d44c970_0 .net "pready", 0 0, L_0x7ff2b7f7e018;  alias, 1 drivers
v0x55744d44ca10_0 .net "prefetch_tx_w", 0 0, L_0x55744d471490;  1 drivers
v0x55744d44cab0_0 .net "psel", 0 0, v0x55744d4527d0_0;  1 drivers
v0x55744d44cb50_0 .net "pslverr", 0 0, v0x55744d3b01d0_0;  alias, 1 drivers
v0x55744d44cbf0_0 .net "pstrb", 3 0, v0x55744d4529b0_0;  1 drivers
v0x55744d44cc90_0 .net "pwdata", 31 0, v0x55744d452ac0_0;  1 drivers
v0x55744d44cd30_0 .net "pwrite", 0 0, v0x55744d452de0_0;  1 drivers
v0x55744d44cdd0_0 .net "quad_en_w", 0 0, L_0x55744d466580;  1 drivers
v0x55744d44ce70_0 .net "resetn", 0 0, v0x55744d452ed0_0;  1 drivers
v0x55744d44cf10_0 .net "s_axi_araddr", 31 0, v0x55744d453130_0;  1 drivers
v0x55744d44cfb0_0 .net "s_axi_arready", 0 0, v0x55744d4436f0_0;  alias, 1 drivers
v0x55744d44d050_0 .net "s_axi_arvalid", 0 0, v0x55744d453330_0;  1 drivers
o0x7ff2b7fd0228 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55744d44d0f0_0 .net "s_axi_awaddr", 31 0, o0x7ff2b7fd0228;  0 drivers
v0x55744d44d190_0 .net "s_axi_awready", 0 0, v0x55744d443970_0;  1 drivers
L_0x7ff2b7f7f800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d44d230_0 .net "s_axi_awvalid", 0 0, L_0x7ff2b7f7f800;  1 drivers
L_0x7ff2b7f7f890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d44d2d0_0 .net "s_axi_bready", 0 0, L_0x7ff2b7f7f890;  1 drivers
v0x55744d44d370_0 .net "s_axi_bresp", 1 0, v0x55744d443b50_0;  1 drivers
v0x55744d44d410_0 .net "s_axi_bvalid", 0 0, v0x55744d443d30_0;  1 drivers
v0x55744d44d4b0_0 .net "s_axi_rdata", 31 0, v0x55744d445630_0;  alias, 1 drivers
v0x55744d44d550_0 .net "s_axi_rready", 0 0, v0x55744d453530_0;  1 drivers
v0x55744d44d5f0_0 .net "s_axi_rresp", 1 0, v0x55744d445810_0;  alias, 1 drivers
v0x55744d44d690_0 .net "s_axi_rvalid", 0 0, v0x55744d4458b0_0;  alias, 1 drivers
o0x7ff2b7fd0a08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55744d44d730_0 .net "s_axi_wdata", 31 0, o0x7ff2b7fd0a08;  0 drivers
v0x55744d44d7d0_0 .net "s_axi_wready", 0 0, v0x55744d445e50_0;  1 drivers
o0x7ff2b7fd0a98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55744d44d870_0 .net "s_axi_wstrb", 3 0, o0x7ff2b7fd0a98;  0 drivers
L_0x7ff2b7f7f848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d44d910_0 .net "s_axi_wvalid", 0 0, L_0x7ff2b7f7f848;  1 drivers
v0x55744d44d9b0_0 .net "sclk", 0 0, L_0x55744d47a4f0;  alias, 1 drivers
v0x55744d44da50_0 .net "sclk_int", 0 0, L_0x55744d471e40;  1 drivers
L_0x7ff2b7f7e498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d44daf0_0 .net "wp_en_w", 0 0, L_0x7ff2b7f7e498;  1 drivers
v0x55744d44db90_0 .net "xip_active_w", 0 0, v0x55744d446030_0;  1 drivers
v0x55744d44dc30_0 .net "xip_addr_bytes_w", 1 0, L_0x55744d4672c0;  1 drivers
v0x55744d44dcd0_0 .net "xip_busy_w", 0 0, v0x55744d443c90_0;  1 drivers
v0x55744d44dd70_0 .net "xip_cont_read_w", 0 0, L_0x55744d4675f0;  1 drivers
v0x55744d44de10_0 .net "xip_data_lanes_w", 1 0, L_0x55744d467360;  1 drivers
v0x55744d44deb0_0 .net "xip_dummy_cycles_w", 3 0, L_0x55744d467550;  1 drivers
v0x55744d44df50_0 .net "xip_en_w", 0 0, L_0x55744d4663b0;  1 drivers
v0x55744d44dff0_0 .net "xip_fifo_rx_re_w", 0 0, v0x55744d444eb0_0;  1 drivers
v0x55744d44e090_0 .net "xip_mode_bits_w", 7 0, L_0x55744d467d90;  1 drivers
v0x55744d44e130_0 .net "xip_mode_en_w", 0 0, L_0x55744d4678c0;  1 drivers
v0x55744d44e1d0_0 .net "xip_read_op_w", 7 0, L_0x55744d467b20;  1 drivers
v0x55744d44e270_0 .net "xip_start_w", 0 0, v0x55744d445950_0;  1 drivers
v0x55744d44e310_0 .net "xip_tx_data_w", 31 0, v0x55744d445a90_0;  1 drivers
v0x55744d44e3b0_0 .net "xip_tx_empty_w", 0 0, v0x55744d445b30_0;  1 drivers
v0x55744d44e450_0 .net "xip_write_en_w", 0 0, L_0x55744d467960;  1 drivers
v0x55744d44e4f0_0 .net "xip_write_op_w", 7 0, L_0x55744d467bc0;  1 drivers
L_0x55744d469ed0 .part L_0x55744d46a5a0, 0, 4;
L_0x55744d469f70 .part L_0x55744d46a980, 0, 4;
L_0x55744d46a120 .functor MUXZ 32, L_0x55744d463fa0, L_0x55744d46db80, L_0x55744d46dc40, C4<>;
L_0x55744d46f350 .functor MUXZ 2, v0x55744d431ae0_0, L_0x7ff2b7f7ec78, v0x55744d443c90_0, C4<>;
L_0x55744d46fa50 .functor MUXZ 2, v0x55744d43a500_0, L_0x7ff2b7f7ecc0, v0x55744d443c90_0, C4<>;
L_0x55744d46fb90 .functor MUXZ 2, v0x55744cf85d30_0, L_0x55744d467360, v0x55744d443c90_0, C4<>;
L_0x55744d46fd10 .functor MUXZ 2, v0x55744d098c00_0, L_0x55744d4672c0, v0x55744d443c90_0, C4<>;
L_0x55744d46fdb0 .functor MUXZ 1, v0x55744d10b570_0, L_0x55744d4678c0, v0x55744d443c90_0, C4<>;
L_0x55744d46ff30 .functor MUXZ 4, v0x55744d094a90_0, L_0x55744d467550, v0x55744d443c90_0, C4<>;
L_0x55744d470060 .functor MUXZ 1, L_0x55744d46b450, L_0x7ff2b7f7ed08, v0x55744d443c90_0, C4<>;
L_0x55744d4702d0 .functor MUXZ 1, v0x55744d102870_0, L_0x55744d4675f0, v0x55744d443c90_0, C4<>;
L_0x55744d4703c0 .functor MUXZ 8, v0x55744d106ad0_0, L_0x55744d467b20, v0x55744d443c90_0, C4<>;
L_0x55744d4705b0 .functor MUXZ 8, v0x55744d10b890_0, L_0x55744d467d90, v0x55744d443c90_0, C4<>;
L_0x55744d4706e0 .functor MUXZ 32, v0x55744d43abf0_0, L_0x7ff2b7f7ed50, v0x55744d443c90_0, C4<>;
L_0x55744d470850 .functor MUXZ 32, v0x55744d101660_0, L_0x7ff2b7f7ed98, v0x55744d443c90_0, C4<>;
L_0x55744d470ba0 .concat [ 3 29 0 0], v0x55744cfa8480_0, L_0x7ff2b7f7ede0;
L_0x55744d470f10 .functor MUXZ 32, v0x55744d3be120_0, v0x55744d445a90_0, v0x55744d443c90_0, C4<>;
L_0x55744d471050 .functor MUXZ 1, L_0x55744d46a3a0, v0x55744d445b30_0, v0x55744d443c90_0, C4<>;
L_0x55744d4713f0 .cmp/ne 32, v0x55744d101660_0, L_0x7ff2b7f7ee28;
p0x7ff2b7fcf028 .port I0x55744d108a20, L_0x55744d472780;
 .tranvp 4 1 0, I0x55744d108a20, p0x7ff2b7fd1a58 p0x7ff2b7fcf028;
p0x7ff2b7fcf058 .port I0x55744d108a20, L_0x55744d472b10;
 .tranvp 4 1 1, I0x55744d108a20, p0x7ff2b7fd1a58 p0x7ff2b7fcf058;
p0x7ff2b7fcf088 .port I0x55744d108a20, L_0x55744d472e70;
 .tranvp 4 1 2, I0x55744d108a20, p0x7ff2b7fd1a58 p0x7ff2b7fcf088;
p0x7ff2b7fcf0b8 .port I0x55744d108a20, L_0x55744d473270;
 .tranvp 4 1 3, I0x55744d108a20, p0x7ff2b7fd1a58 p0x7ff2b7fcf0b8;
S_0x55744d39eda0 .scope module, "u_cmd_engine" "cmd_engine" 4 391, 5 6 0, S_0x55744d3a4d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 3 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x55744cef7650 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x55744cef7690 .param/l "S_IDLE" 1 5 76, C4<0>;
P_0x55744cef76d0 .param/l "S_RUN" 1 5 76, C4<1>;
L_0x55744d46b450 .functor NOT 1, v0x55744cee6530_0, C4<0>, C4<0>, C4<0>;
v0x55744d3bce20_0 .net "addr_bytes_i", 1 0, L_0x55744d4682a0;  alias, 1 drivers
v0x55744d0418c0_0 .net "addr_bytes_o", 1 0, v0x55744d098c00_0;  alias, 1 drivers
v0x55744d098c00_0 .var "addr_bytes_r", 1 0;
v0x55744d393c50_0 .net "addr_lanes_i", 1 0, L_0x55744d468010;  alias, 1 drivers
v0x55744d43a2b0_0 .net "addr_lanes_o", 1 0, v0x55744d43a500_0;  alias, 1 drivers
v0x55744d43a500_0 .var "addr_lanes_r", 1 0;
v0x55744d43a9a0_0 .net "addr_o", 31 0, v0x55744d43abf0_0;  alias, 1 drivers
v0x55744d43abf0_0 .var "addr_r", 31 0;
v0x55744d3ab6a0_0 .var "busy_o", 0 0;
v0x55744d38e6f0_0 .net "clk", 0 0, v0x55744d4511b0_0;  alias, 1 drivers
v0x55744d39d060_0 .net "clk_div_i", 2 0, L_0x55744d466e20;  alias, 1 drivers
v0x55744d439410_0 .net "clk_div_o", 2 0, v0x55744cfa8480_0;  alias, 1 drivers
v0x55744cfa8480_0 .var "clk_div_r", 2 0;
v0x55744d0eb1a0_0 .net "cmd_addr_i", 31 0, L_0x55744d468b40;  alias, 1 drivers
v0x55744cffc910_0 .var "cmd_done_set_o", 0 0;
v0x55744cfedb20_0 .net "cmd_lanes_i", 1 0, L_0x55744d467e30;  alias, 1 drivers
v0x55744d42fa80_0 .net "cmd_lanes_o", 1 0, v0x55744d431ae0_0;  alias, 1 drivers
v0x55744d431ae0_0 .var "cmd_lanes_r", 1 0;
v0x55744d4329d0_0 .net "cmd_len_i", 31 0, L_0x55744d468bb0;  alias, 1 drivers
v0x55744cfb0f20_0 .net "cmd_start_i", 0 0, L_0x55744d46ae30;  alias, 1 drivers
v0x55744d0a46f0_0 .var "cmd_trigger_clr_o", 0 0;
v0x55744d0a4340_0 .net "cpha_i", 0 0, L_0x55744d4664e0;  alias, 1 drivers
v0x55744d050d40_0 .net "cpha_o", 0 0, v0x55744d050970_0;  alias, 1 drivers
v0x55744d050970_0 .var "cpha_r", 0 0;
v0x55744d050200_0 .net "cpol_i", 0 0, L_0x55744d466620;  alias, 1 drivers
v0x55744d051100_0 .net "cpol_o", 0 0, v0x55744d0505e0_0;  alias, 1 drivers
v0x55744d0505e0_0 .var "cpol_r", 0 0;
v0x55744d0a4aa0_0 .net "cs_auto_i", 0 0, L_0x55744d466ec0;  alias, 1 drivers
v0x55744d00f540_0 .net "cs_auto_o", 0 0, v0x55744cf8fb20_0;  alias, 1 drivers
v0x55744cf8fb20_0 .var "cs_auto_r", 0 0;
v0x55744cf8fed0_0 .net "data_lanes_i", 1 0, L_0x55744d4680b0;  alias, 1 drivers
v0x55744cf85980_0 .net "data_lanes_o", 1 0, v0x55744cf85d30_0;  alias, 1 drivers
v0x55744cf85d30_0 .var "data_lanes_r", 1 0;
v0x55744d0be500_0 .net "dir_o", 0 0, L_0x55744d46b450;  alias, 1 drivers
v0x55744d0a55b0_0 .net "done_i", 0 0, L_0x55744d473cc0;  alias, 1 drivers
v0x55744d00f8f0_0 .net "dummy_cycles_i", 3 0, L_0x55744d4685d0;  alias, 1 drivers
v0x55744d0dbb10_0 .net "dummy_cycles_o", 3 0, v0x55744d094a90_0;  alias, 1 drivers
v0x55744d094a90_0 .var "dummy_cycles_r", 3 0;
v0x55744d0946e0_0 .net "extra_dummy_i", 7 0, L_0x55744d468d20;  alias, 1 drivers
v0x55744cf6e7a0_0 .var "extra_dummy_r", 7 0;
v0x55744cf50000_0 .net "is_write_i", 0 0, L_0x55744d468670;  alias, 1 drivers
v0x55744cee6530_0 .var "is_write_r", 0 0;
v0x55744d019220_0 .net "len_o", 31 0, v0x55744d101660_0;  alias, 1 drivers
v0x55744d101660_0 .var "len_r", 31 0;
v0x55744d10bbb0_0 .net "mode_bits_i", 7 0, L_0x55744d468920;  alias, 1 drivers
v0x55744d105a60_0 .net "mode_bits_o", 7 0, v0x55744d10b890_0;  alias, 1 drivers
v0x55744d10b890_0 .var "mode_bits_r", 7 0;
v0x55744d10b700_0 .net "mode_en_i", 0 0, L_0x55744d4683d0;  alias, 1 drivers
v0x55744d101950_0 .net "mode_en_o", 0 0, v0x55744d10b570_0;  alias, 1 drivers
v0x55744d10b570_0 .var "mode_en_r", 0 0;
v0x55744d10c1f0_0 .net "opcode_i", 7 0, L_0x55744d468880;  alias, 1 drivers
v0x55744d10d000_0 .net "opcode_o", 7 0, v0x55744d106ad0_0;  alias, 1 drivers
v0x55744d106ad0_0 .var "opcode_r", 7 0;
v0x55744d10c6a0_0 .net "quad_en_i", 0 0, L_0x55744d466580;  alias, 1 drivers
v0x55744d10d640_0 .net "quad_en_o", 0 0, v0x55744d106250_0;  alias, 1 drivers
v0x55744d106250_0 .var "quad_en_r", 0 0;
v0x55744d105e40_0 .net "resetn", 0 0, v0x55744d452ed0_0;  alias, 1 drivers
v0x55744d106660_0 .var "start_o", 0 0;
v0x55744d10c510_0 .var "state", 0 0;
v0x55744d10b250_0 .net "xip_cont_read_i", 0 0, L_0x55744d4675f0;  alias, 1 drivers
v0x55744d102480_0 .net "xip_cont_read_o", 0 0, v0x55744d102870_0;  alias, 1 drivers
v0x55744d102870_0 .var "xip_cont_read_r", 0 0;
E_0x55744d100480/0 .event negedge, v0x55744d105e40_0;
E_0x55744d100480/1 .event posedge, v0x55744d38e6f0_0;
E_0x55744d100480 .event/or E_0x55744d100480/0, E_0x55744d100480/1;
S_0x55744d36cd60 .scope module, "u_csr" "csr" 4 255, 6 10 0, S_0x55744d3a4d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "hold_en_o";
    .port_info 20 /OUTPUT 1 "wp_en_o";
    .port_info 21 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 22 /OUTPUT 3 "clk_div_o";
    .port_info 23 /OUTPUT 1 "cs_auto_o";
    .port_info 24 /OUTPUT 2 "cs_level_o";
    .port_info 25 /OUTPUT 2 "cs_delay_o";
    .port_info 26 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 27 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 28 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 29 /OUTPUT 1 "xip_cont_read_o";
    .port_info 30 /OUTPUT 1 "xip_mode_en_o";
    .port_info 31 /OUTPUT 1 "xip_write_en_o";
    .port_info 32 /OUTPUT 8 "xip_read_op_o";
    .port_info 33 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 34 /OUTPUT 8 "xip_write_op_o";
    .port_info 35 /OUTPUT 2 "cmd_lanes_o";
    .port_info 36 /OUTPUT 2 "addr_lanes_o";
    .port_info 37 /OUTPUT 2 "data_lanes_o";
    .port_info 38 /OUTPUT 2 "addr_bytes_o";
    .port_info 39 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 40 /OUTPUT 4 "dummy_cycles_o";
    .port_info 41 /OUTPUT 1 "is_write_o";
    .port_info 42 /OUTPUT 8 "opcode_o";
    .port_info 43 /OUTPUT 8 "mode_bits_o";
    .port_info 44 /OUTPUT 32 "cmd_addr_o";
    .port_info 45 /OUTPUT 32 "cmd_len_o";
    .port_info 46 /OUTPUT 8 "extra_dummy_o";
    .port_info 47 /OUTPUT 4 "burst_size_o";
    .port_info 48 /OUTPUT 1 "dma_dir_o";
    .port_info 49 /OUTPUT 1 "incr_addr_o";
    .port_info 50 /OUTPUT 32 "dma_addr_o";
    .port_info 51 /OUTPUT 32 "dma_len_o";
    .port_info 52 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 53 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 54 /INPUT 32 "fifo_rx_data_i";
    .port_info 55 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 56 /OUTPUT 5 "int_en_o";
    .port_info 57 /INPUT 1 "cmd_done_set_i";
    .port_info 58 /INPUT 1 "dma_done_set_i";
    .port_info 59 /INPUT 1 "err_set_i";
    .port_info 60 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 61 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 62 /INPUT 1 "busy_i";
    .port_info 63 /INPUT 1 "xip_active_i";
    .port_info 64 /INPUT 1 "cmd_done_i";
    .port_info 65 /INPUT 1 "dma_done_i";
    .port_info 66 /INPUT 4 "tx_level_i";
    .port_info 67 /INPUT 4 "rx_level_i";
    .port_info 68 /INPUT 1 "tx_empty_i";
    .port_info 69 /INPUT 1 "rx_full_i";
    .port_info 70 /INPUT 1 "timeout_i";
    .port_info 71 /INPUT 1 "overrun_i";
    .port_info 72 /INPUT 1 "underrun_i";
    .port_info 73 /INPUT 1 "axi_err_i";
    .port_info 74 /OUTPUT 1 "irq";
P_0x55744d43cb00 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x55744d43cb40 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x55744d43cb80 .param/l "CLK_DIV_ADDR" 1 6 130, C4<000000010100>;
P_0x55744d43cbc0 .param/l "CMD_ADDR_ADDR" 1 6 136, C4<000000101100>;
P_0x55744d43cc00 .param/l "CMD_CFG_ADDR" 1 6 134, C4<000000100100>;
P_0x55744d43cc40 .param/l "CMD_DUMMY_ADDR" 1 6 138, C4<000000110100>;
P_0x55744d43cc80 .param/l "CMD_LEN_ADDR" 1 6 137, C4<000000110000>;
P_0x55744d43ccc0 .param/l "CMD_OP_ADDR" 1 6 135, C4<000000101000>;
P_0x55744d43cd00 .param/l "CS_CTRL_ADDR" 1 6 131, C4<000000011000>;
P_0x55744d43cd40 .param/l "CTRL_ADDR" 1 6 126, C4<000000000100>;
P_0x55744d43cd80 .param/l "DMA_CFG_ADDR" 1 6 139, C4<000000111000>;
P_0x55744d43cdc0 .param/l "DMA_DST_ADDR" 1 6 140, C4<000000111100>;
P_0x55744d43ce00 .param/l "DMA_LEN_ADDR" 1 6 141, C4<000001000000>;
P_0x55744d43ce40 .param/l "ERR_STAT_ADDR" 1 6 145, C4<000001010000>;
P_0x55744d43ce80 .param/l "FIFO_RX_ADDR" 1 6 143, C4<000001001000>;
P_0x55744d43cec0 .param/l "FIFO_STAT_ADDR" 1 6 144, C4<000001001100>;
P_0x55744d43cf00 .param/l "FIFO_TX_ADDR" 1 6 142, C4<000001000100>;
P_0x55744d43cf40 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x55744d43cf80 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x55744d43cfc0 .param/l "ID_ADDR" 1 6 125, C4<000000000000>;
P_0x55744d43d000 .param/l "ID_VALUE" 1 6 157, C4<00011010000000000001000010000001>;
P_0x55744d43d040 .param/l "INT_EN_ADDR" 1 6 128, C4<000000001100>;
P_0x55744d43d080 .param/l "INT_STAT_ADDR" 1 6 129, C4<000000010000>;
P_0x55744d43d0c0 .param/l "STATUS_ADDR" 1 6 127, C4<000000001000>;
P_0x55744d43d100 .param/l "WIN" 1 6 122, +C4<00000000000000000000000000001100>;
P_0x55744d43d140 .param/l "XIP_CFG_ADDR" 1 6 132, C4<000000011100>;
P_0x55744d43d180 .param/l "XIP_CMD_ADDR" 1 6 133, C4<000000100000>;
L_0x55744d33b1f0 .functor NOT 1, v0x55744d4524e0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d33baa0 .functor AND 1, v0x55744d4527d0_0, L_0x55744d33b1f0, C4<1>, C4<1>;
L_0x55744d33be00 .functor AND 1, v0x55744d4527d0_0, v0x55744d4524e0_0, C4<1>, C4<1>;
L_0x55744cf184d0 .functor AND 1, L_0x55744d33be00, v0x55744d452de0_0, C4<1>, C4<1>;
L_0x55744d33a830 .functor NOT 1, v0x55744d452de0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d43ba60 .functor AND 1, L_0x55744d33be00, L_0x55744d33a830, C4<1>, C4<1>;
L_0x55744d43b7c0 .functor BUFZ 12, v0x55744d4523d0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x55744d453ba0 .functor AND 1, L_0x55744cf184d0, v0x55744d36f890_0, C4<1>, C4<1>;
L_0x55744d453c10 .functor NOT 1, v0x55744d3adc40_0, C4<0>, C4<0>, C4<0>;
L_0x55744d453c80 .functor AND 1, L_0x55744d453ba0, L_0x55744d453c10, C4<1>, C4<1>;
L_0x55744d463e40 .functor AND 1, L_0x55744d453c80, L_0x55744d463d00, C4<1>, C4<1>;
L_0x55744d463fa0 .functor BUFZ 32, v0x55744d452ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55744d4640d0 .functor AND 1, L_0x55744d43ba60, v0x55744d36f890_0, C4<1>, C4<1>;
L_0x55744d4642d0 .functor AND 1, L_0x55744d4640d0, L_0x55744d4641e0, C4<1>, C4<1>;
L_0x55744d464060 .functor AND 1, L_0x55744d4642d0, L_0x55744d464460, C4<1>, C4<1>;
L_0x55744d4646e0 .functor AND 1, L_0x55744d453c80, L_0x55744d464640, C4<1>, C4<1>;
L_0x55744d4648d0 .functor AND 1, L_0x55744d4646e0, L_0x55744d4647e0, C4<1>, C4<1>;
L_0x55744d464ac0 .functor AND 1, L_0x55744d4648d0, L_0x55744d4649e0, C4<1>, C4<1>;
L_0x55744d464d10 .functor AND 1, L_0x55744d453c80, L_0x55744d464c20, C4<1>, C4<1>;
L_0x55744d464e70 .functor AND 1, L_0x55744d464d10, L_0x55744d464d80, C4<1>, C4<1>;
L_0x55744d4653d0 .functor AND 1, L_0x55744d453c80, L_0x55744d465270, C4<1>, C4<1>;
L_0x55744d4655c0 .functor AND 1, L_0x55744d4653d0, L_0x55744d465490, C4<1>, C4<1>;
L_0x55744d465360 .functor AND 1, L_0x55744d464ac0, L_0x55744d465130, C4<1>, C4<1>;
L_0x55744d465c10 .functor NOT 1, L_0x55744d465950, C4<0>, C4<0>, C4<0>;
L_0x55744d465da0 .functor AND 1, L_0x55744d465360, L_0x55744d465c10, C4<1>, C4<1>;
L_0x55744d465eb0 .functor NOT 1, L_0x55744d469d70, C4<0>, C4<0>, C4<0>;
L_0x55744d466000 .functor AND 1, L_0x55744d465da0, L_0x55744d465eb0, C4<1>, C4<1>;
L_0x55744d468b40 .functor BUFZ 32, v0x55744d39e720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55744d468bb0 .functor BUFZ 32, v0x55744d031030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55744d469320 .functor BUFZ 32, v0x55744d3fc090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55744d469390 .functor BUFZ 32, v0x55744d377b70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55744d4698f0 .functor AND 5, L_0x55744d4695b0, L_0x55744d469850, C4<11111>, C4<11111>;
L_0x7ff2b7f7e180 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55744d10cce0_0 .net "CLKDIV_WMASK", 31 0, L_0x7ff2b7f7e180;  1 drivers
L_0x7ff2b7f7e2a0 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55744d10dfa0_0 .net "CMDCFG_WMASK", 31 0, L_0x7ff2b7f7e2a0;  1 drivers
L_0x7ff2b7f7e330 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55744d10c9c0_0 .net "CMDDMY_WMASK", 31 0, L_0x7ff2b7f7e330;  1 drivers
L_0x7ff2b7f7e2e8 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55744d10bd40_0 .net "CMDOP_WMASK", 31 0, L_0x7ff2b7f7e2e8;  1 drivers
L_0x7ff2b7f7e1c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55744d10aa80_0 .net "CSCTRL_WMASK", 31 0, L_0x7ff2b7f7e1c8;  1 drivers
L_0x7ff2b7f7e138 .functor BUFT 1, C4<00000000000000000000001001111111>, C4<0>, C4<0>, C4<0>;
v0x55744d10daf0_0 .net "CTRL_WMASK", 31 0, L_0x7ff2b7f7e138;  1 drivers
L_0x7ff2b7f7e378 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x55744d10af30_0 .net "DMACFG_WMASK", 31 0, L_0x7ff2b7f7e378;  1 drivers
L_0x7ff2b7f7e210 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55744d10d190_0 .net "XIPCFG_WMASK", 31 0, L_0x7ff2b7f7e210;  1 drivers
L_0x7ff2b7f7e258 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55744d10ba20_0 .net "XIPCMD_WMASK", 31 0, L_0x7ff2b7f7e258;  1 drivers
v0x55744d10d7d0_0 .net *"_ivl_0", 0 0, L_0x55744d33b1f0;  1 drivers
v0x55744d10e770_0 .net *"_ivl_101", 0 0, L_0x55744d4655c0;  1 drivers
v0x55744d10bed0_0 .net *"_ivl_103", 0 0, L_0x55744d465740;  1 drivers
v0x55744d10c060_0 .net *"_ivl_105", 0 0, L_0x55744d465860;  1 drivers
v0x55744d10cb50_0 .net *"_ivl_108", 0 0, L_0x55744d465360;  1 drivers
v0x55744d10c380_0 .net *"_ivl_110", 0 0, L_0x55744d465c10;  1 drivers
v0x55744d10b0c0_0 .net *"_ivl_112", 0 0, L_0x55744d465da0;  1 drivers
v0x55744d10ac10_0 .net *"_ivl_114", 0 0, L_0x55744d465eb0;  1 drivers
v0x55744d10e2c0_0 .net *"_ivl_18", 0 0, L_0x55744d453ba0;  1 drivers
v0x55744d10a8f0_0 .net *"_ivl_20", 0 0, L_0x55744d453c10;  1 drivers
v0x55744d10d320_0 .net *"_ivl_201", 4 0, L_0x55744d4695b0;  1 drivers
v0x55744d10e5e0_0 .net *"_ivl_203", 4 0, L_0x55744d469850;  1 drivers
v0x55744d10e450_0 .net *"_ivl_204", 4 0, L_0x55744d4698f0;  1 drivers
L_0x7ff2b7f7e0a8 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x55744d10ce70_0 .net/2u *"_ivl_24", 11 0, L_0x7ff2b7f7e0a8;  1 drivers
v0x55744d10b3e0_0 .net *"_ivl_26", 0 0, L_0x55744d463d00;  1 drivers
v0x55744d10e130_0 .net *"_ivl_33", 0 0, L_0x55744d4640d0;  1 drivers
L_0x7ff2b7f7e0f0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x55744d10d960_0 .net/2u *"_ivl_34", 11 0, L_0x7ff2b7f7e0f0;  1 drivers
v0x55744d103100_0 .net *"_ivl_36", 0 0, L_0x55744d4641e0;  1 drivers
v0x55744d1036d0_0 .net *"_ivl_39", 0 0, L_0x55744d4642d0;  1 drivers
v0x55744d1034f0_0 .net *"_ivl_41", 0 0, L_0x55744d464460;  1 drivers
L_0x7ff2b7f7e3c0 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55744d10ada0_0 .net/2u *"_ivl_62", 11 0, L_0x7ff2b7f7e3c0;  1 drivers
v0x55744d10d4b0_0 .net *"_ivl_64", 0 0, L_0x55744d464640;  1 drivers
v0x55744d10c830_0 .net *"_ivl_66", 0 0, L_0x55744d4646e0;  1 drivers
v0x55744d10a760_0 .net *"_ivl_69", 0 0, L_0x55744d4647e0;  1 drivers
v0x55744d103880_0 .net *"_ivl_70", 0 0, L_0x55744d4648d0;  1 drivers
v0x55744d105710_0 .net *"_ivl_73", 0 0, L_0x55744d4649e0;  1 drivers
L_0x7ff2b7f7e408 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55744d103ab0_0 .net/2u *"_ivl_76", 11 0, L_0x7ff2b7f7e408;  1 drivers
v0x55744d1050a0_0 .net *"_ivl_78", 0 0, L_0x55744d464c20;  1 drivers
v0x55744d1053b0_0 .net *"_ivl_8", 0 0, L_0x55744d33a830;  1 drivers
v0x55744d105200_0 .net *"_ivl_81", 0 0, L_0x55744d464d10;  1 drivers
v0x55744d1058d0_0 .net *"_ivl_83", 0 0, L_0x55744d464d80;  1 drivers
v0x55744d102df0_0 .net *"_ivl_85", 0 0, L_0x55744d464e70;  1 drivers
v0x55744d105560_0 .net *"_ivl_87", 0 0, L_0x55744d464b80;  1 drivers
v0x55744d103c90_0 .net *"_ivl_89", 0 0, L_0x55744d465030;  1 drivers
L_0x7ff2b7f7e450 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55744d104eb0_0 .net/2u *"_ivl_92", 11 0, L_0x7ff2b7f7e450;  1 drivers
v0x55744d102c70_0 .net *"_ivl_94", 0 0, L_0x55744d465270;  1 drivers
v0x55744d1032f0_0 .net *"_ivl_97", 0 0, L_0x55744d4653d0;  1 drivers
v0x55744d1043d0_0 .net *"_ivl_99", 0 0, L_0x55744d465490;  1 drivers
v0x55744d104580_0 .net "a", 11 0, L_0x55744d43b7c0;  1 drivers
v0x55744d1046e0_0 .net "access_phase", 0 0, L_0x55744d33be00;  1 drivers
v0x55744d104080_0 .net "addr_bytes_o", 1 0, L_0x55744d4682a0;  alias, 1 drivers
v0x55744d2b86d0_0 .net "addr_lanes_o", 1 0, L_0x55744d468010;  alias, 1 drivers
v0x55744d103ed0_0 .net "axi_err_i", 0 0, v0x55744d371970_0;  alias, 1 drivers
v0x55744d104270_0 .net "burst_size_o", 3 0, L_0x55744d468dc0;  alias, 1 drivers
v0x55744d374280_0 .net "busy_i", 0 0, L_0x55744d469d70;  1 drivers
v0x55744d094310_0 .net "clk_div_o", 2 0, L_0x55744d466e20;  alias, 1 drivers
v0x55744d3f42f0_0 .var "clk_div_reg", 31 0;
v0x55744d3a1690_0 .net "cmd_addr_o", 31 0, L_0x55744d468b40;  alias, 1 drivers
v0x55744d39e720_0 .var "cmd_addr_reg", 31 0;
v0x55744d3bad80_0 .var "cmd_cfg_reg", 31 0;
L_0x7ff2b7f7e5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d000300_0 .net "cmd_done_i", 0 0, L_0x7ff2b7f7e5b8;  1 drivers
v0x55744d04fd50_0 .var "cmd_done_latched", 0 0;
v0x55744d100df0_0 .net "cmd_done_set_i", 0 0, v0x55744cffc910_0;  alias, 1 drivers
v0x55744d101c60_0 .var "cmd_dummy_reg", 31 0;
v0x55744d1014c0_0 .net "cmd_lanes_o", 1 0, L_0x55744d467e30;  alias, 1 drivers
v0x55744d33b390_0 .net "cmd_len_o", 31 0, L_0x55744d468bb0;  alias, 1 drivers
v0x55744d031030_0 .var "cmd_len_reg", 31 0;
v0x55744d33a1e0_0 .var "cmd_op_reg", 31 0;
v0x55744d33bf60_0 .net "cmd_start_o", 0 0, v0x55744d33a990_0;  alias, 1 drivers
v0x55744d33bc00_0 .net "cmd_trig_ok", 0 0, L_0x55744d466000;  1 drivers
v0x55744d33a990_0 .var "cmd_trig_q", 0 0;
v0x55744d379350_0 .net "cmd_trig_wr", 0 0, L_0x55744d464ac0;  1 drivers
v0x55744d10a560_0 .net "cmd_trigger_clr_i", 0 0, v0x55744d0a46f0_0;  alias, 1 drivers
v0x55744d101f40_0 .net "cpha_o", 0 0, L_0x55744d4664e0;  alias, 1 drivers
v0x55744d33ff00_0 .net "cpol_o", 0 0, L_0x55744d466620;  alias, 1 drivers
v0x55744d381f10_0 .net "cs_auto_o", 0 0, L_0x55744d466ec0;  alias, 1 drivers
v0x55744d36c660_0 .var "cs_ctrl_reg", 31 0;
v0x55744d3f7180_0 .net "cs_delay_o", 1 0, L_0x55744d4670e0;  alias, 1 drivers
v0x55744d3f7350_0 .net "cs_level_o", 1 0, L_0x55744d467040;  alias, 1 drivers
v0x55744d3b5710_0 .net "ctrl_enable_n", 0 0, L_0x55744d465130;  1 drivers
v0x55744d3f7520_0 .var "ctrl_reg", 31 0;
v0x55744d36fe70_0 .net "ctrl_xip_n", 0 0, L_0x55744d465950;  1 drivers
v0x55744d3ac7d0_0 .net "data_lanes_o", 1 0, L_0x55744d4680b0;  alias, 1 drivers
v0x55744d3b1d30_0 .net "dma_addr_o", 31 0, L_0x55744d469320;  alias, 1 drivers
v0x55744d3fc090_0 .var "dma_addr_reg", 31 0;
v0x55744d3fd1f0_0 .var "dma_cfg_reg", 31 0;
v0x55744d3f8620_0 .net "dma_dir_o", 0 0, L_0x55744d468ff0;  alias, 1 drivers
L_0x7ff2b7f7e600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d3f7b80_0 .net "dma_done_i", 0 0, L_0x7ff2b7f7e600;  1 drivers
v0x55744d3695d0_0 .var "dma_done_latched", 0 0;
v0x55744d35fa90_0 .net "dma_done_set_i", 0 0, v0x55744d395df0_0;  alias, 1 drivers
v0x55744d35f0e0_0 .net "dma_en_o", 0 0, L_0x55744d466b00;  alias, 1 drivers
v0x55744d35e840_0 .net "dma_len_o", 31 0, L_0x55744d469390;  alias, 1 drivers
v0x55744d377b70_0 .var "dma_len_reg", 31 0;
v0x55744d373f70_0 .net "dummy_cycles_o", 3 0, L_0x55744d4685d0;  alias, 1 drivers
v0x55744d3e00a0_0 .net "enable_o", 0 0, L_0x55744d4662c0;  alias, 1 drivers
L_0x7ff2b7f7e4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d3e0140_0 .net "err_set_i", 0 0, L_0x7ff2b7f7e4e0;  1 drivers
v0x55744d3dc4d0_0 .var "err_stat_reg", 31 0;
v0x55744d3b2d90_0 .net "extra_dummy_o", 7 0, L_0x55744d468d20;  alias, 1 drivers
v0x55744d3b3120_0 .net "fifo_rx_data_i", 31 0, L_0x55744d46a910;  alias, 1 drivers
v0x55744d3b35e0_0 .var "fifo_rx_data_q", 31 0;
L_0x7ff2b7f7e570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d3f9dd0_0 .net "fifo_rx_full_set_i", 0 0, L_0x7ff2b7f7e570;  1 drivers
v0x55744d370320_0 .var "fifo_rx_pop_seen", 0 0;
v0x55744d370cf0_0 .net "fifo_rx_re_o", 0 0, L_0x55744d464060;  alias, 1 drivers
v0x55744d3746d0_0 .var "fifo_rx_re_q", 0 0;
v0x55744d389640_0 .net "fifo_tx_data_o", 31 0, L_0x55744d463fa0;  alias, 1 drivers
L_0x7ff2b7f7e528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d382300_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7ff2b7f7e528;  1 drivers
v0x55744d33f710_0 .net "fifo_tx_we_o", 0 0, L_0x55744d463e40;  alias, 1 drivers
v0x55744d34fb00_0 .net "hold_en_o", 0 0, L_0x55744d466ba0;  alias, 1 drivers
v0x55744d3f6290_0 .net "incr_addr_o", 0 0, L_0x55744d4690e0;  alias, 1 drivers
v0x55744d394d40_0 .net "int_en_o", 4 0, L_0x55744d469510;  1 drivers
v0x55744d394b00_0 .var "int_en_reg", 31 0;
v0x55744d3393f0_0 .var "int_stat_reg", 31 0;
v0x55744d3b2570_0 .net "irq", 0 0, L_0x55744d469a00;  alias, 1 drivers
v0x55744d3b2630_0 .net "is_write_o", 0 0, L_0x55744d468670;  alias, 1 drivers
v0x55744d3f8b10_0 .net "lsb_first_o", 0 0, L_0x55744d466890;  1 drivers
v0x55744d3f8bb0_0 .net "mode_bits_o", 7 0, L_0x55744d468920;  alias, 1 drivers
v0x55744d3f7d40_0 .net "mode_en_cfg_o", 0 0, L_0x55744d4683d0;  alias, 1 drivers
v0x55744d42e6e0_0 .net "opcode_o", 7 0, L_0x55744d468880;  alias, 1 drivers
L_0x7ff2b7f7e690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d3b1440_0 .net "overrun_i", 0 0, L_0x7ff2b7f7e690;  1 drivers
v0x55744d3b14e0_0 .net "paddr", 11 0, v0x55744d4523d0_0;  alias, 1 drivers
v0x55744d36e350_0 .net "pclk", 0 0, v0x55744d4511b0_0;  alias, 1 drivers
v0x55744d3b0ab0_0 .net "penable", 0 0, v0x55744d4524e0_0;  alias, 1 drivers
v0x55744d3b0b50_0 .var "prdata", 31 0;
v0x55744d3b05f0_0 .net "pready", 0 0, L_0x7ff2b7f7e018;  alias, 1 drivers
v0x55744d3b06b0_0 .net "presetn", 0 0, v0x55744d452ed0_0;  alias, 1 drivers
v0x55744d3b0130_0 .net "psel", 0 0, v0x55744d4527d0_0;  alias, 1 drivers
v0x55744d3b01d0_0 .var "pslverr", 0 0;
v0x55744d3af1b0_0 .net "pstrb", 3 0, v0x55744d4529b0_0;  alias, 1 drivers
L_0x7ff2b7f7e060 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55744d3ae9e0_0 .net "pstrb_eff", 3 0, L_0x7ff2b7f7e060;  1 drivers
v0x55744d3ae520_0 .net "pwdata", 31 0, v0x55744d452ac0_0;  alias, 1 drivers
v0x55744d3ae5c0_0 .net "pwrite", 0 0, v0x55744d452de0_0;  alias, 1 drivers
v0x55744d3ae060_0 .net "quad_en_o", 0 0, L_0x55744d466580;  alias, 1 drivers
v0x55744d3adba0_0 .net "read_phase", 0 0, L_0x55744d43ba60;  1 drivers
v0x55744d3adc40_0 .var "ro_addr", 0 0;
v0x55744d3ad6a0_0 .net "rx_full_i", 0 0, L_0x55744d46a6a0;  alias, 1 drivers
v0x55744d3ad760_0 .net "rx_level_i", 3 0, L_0x55744d469f70;  1 drivers
v0x55744d3acf20_0 .net "setup_phase", 0 0, L_0x55744d33baa0;  1 drivers
L_0x7ff2b7f7e648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d3acfe0_0 .net "timeout_i", 0 0, L_0x7ff2b7f7e648;  1 drivers
v0x55744d378290_0 .net "tx_empty_i", 0 0, L_0x55744d46a3a0;  alias, 1 drivers
v0x55744d378350_0 .net "tx_level_i", 3 0, L_0x55744d469ed0;  1 drivers
L_0x7ff2b7f7e6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d36f7d0_0 .net "underrun_i", 0 0, L_0x7ff2b7f7e6d8;  1 drivers
v0x55744d36f890_0 .var "valid_addr", 0 0;
v0x55744d36f4d0_0 .net "wp_en_o", 0 0, L_0x7ff2b7f7e498;  alias, 1 drivers
v0x55744d36f590_0 .net "wr_ok", 0 0, L_0x55744d453c80;  1 drivers
v0x55744d36efc0_0 .net "write_phase", 0 0, L_0x55744cf184d0;  1 drivers
v0x55744d36f060_0 .net "xip_active_i", 0 0, v0x55744d446030_0;  alias, 1 drivers
v0x55744d36ea00_0 .net "xip_addr_bytes_o", 1 0, L_0x55744d4672c0;  alias, 1 drivers
v0x55744d36e700_0 .var "xip_cfg_reg", 31 0;
v0x55744d39e470_0 .var "xip_cmd_reg", 31 0;
v0x55744d3a1400_0 .net "xip_cont_read_o", 0 0, L_0x55744d4675f0;  alias, 1 drivers
v0x55744d39e0d0_0 .net "xip_data_lanes_o", 1 0, L_0x55744d467360;  alias, 1 drivers
v0x55744d39e190_0 .net "xip_dummy_cycles_o", 3 0, L_0x55744d467550;  alias, 1 drivers
v0x55744d39f800_0 .net "xip_en_o", 0 0, L_0x55744d4663b0;  alias, 1 drivers
v0x55744d39f8a0_0 .net "xip_mode_bits_o", 7 0, L_0x55744d467d90;  alias, 1 drivers
v0x55744d3bbdb0_0 .net "xip_mode_en_o", 0 0, L_0x55744d4678c0;  alias, 1 drivers
v0x55744d3bbe70_0 .net "xip_read_op_o", 7 0, L_0x55744d467b20;  alias, 1 drivers
v0x55744d3bb4c0_0 .net "xip_write_en_o", 0 0, L_0x55744d467960;  alias, 1 drivers
v0x55744d3bb580_0 .net "xip_write_op_o", 7 0, L_0x55744d467bc0;  alias, 1 drivers
E_0x55744cf0a250/0 .event edge, v0x55744d3adba0_0, v0x55744d36f890_0, v0x55744d104580_0, v0x55744d3f7520_0;
E_0x55744cf0a250/1 .event edge, v0x55744d3ad760_0, v0x55744d378350_0, v0x55744d374280_0, v0x55744d36f060_0;
E_0x55744cf0a250/2 .event edge, v0x55744d04fd50_0, v0x55744d3695d0_0, v0x55744d394b00_0, v0x55744d3393f0_0;
E_0x55744cf0a250/3 .event edge, v0x55744d3f42f0_0, v0x55744d36c660_0, v0x55744d36e700_0, v0x55744d39e470_0;
E_0x55744cf0a250/4 .event edge, v0x55744d3bad80_0, v0x55744d33a1e0_0, v0x55744d39e720_0, v0x55744d031030_0;
E_0x55744cf0a250/5 .event edge, v0x55744d101c60_0, v0x55744d3fd1f0_0, v0x55744d3fc090_0, v0x55744d377b70_0;
E_0x55744cf0a250/6 .event edge, v0x55744d3b35e0_0, v0x55744d3ad6a0_0, v0x55744d378290_0, v0x55744d3dc4d0_0;
E_0x55744cf0a250 .event/or E_0x55744cf0a250/0, E_0x55744cf0a250/1, E_0x55744cf0a250/2, E_0x55744cf0a250/3, E_0x55744cf0a250/4, E_0x55744cf0a250/5, E_0x55744cf0a250/6;
E_0x55744d43b8e0/0 .event edge, v0x55744d36efc0_0, v0x55744d36f890_0, v0x55744d3adc40_0, v0x55744d104580_0;
E_0x55744d43b8e0/1 .event edge, v0x55744d3ae9e0_0, v0x55744d3ae520_0, v0x55744d374280_0;
E_0x55744d43b8e0 .event/or E_0x55744d43b8e0/0, E_0x55744d43b8e0/1;
E_0x55744d43b920 .event edge, v0x55744d104580_0;
L_0x55744d463d00 .cmp/eq 12, L_0x55744d43b7c0, L_0x7ff2b7f7e0a8;
L_0x55744d4641e0 .cmp/eq 12, L_0x55744d43b7c0, L_0x7ff2b7f7e0f0;
L_0x55744d464460 .reduce/nor v0x55744d370320_0;
L_0x55744d464640 .cmp/eq 12, L_0x55744d43b7c0, L_0x7ff2b7f7e3c0;
L_0x55744d4647e0 .part L_0x7ff2b7f7e060, 1, 1;
L_0x55744d4649e0 .part v0x55744d452ac0_0, 8, 1;
L_0x55744d464c20 .cmp/eq 12, L_0x55744d43b7c0, L_0x7ff2b7f7e408;
L_0x55744d464d80 .part L_0x7ff2b7f7e060, 0, 1;
L_0x55744d464b80 .part v0x55744d452ac0_0, 0, 1;
L_0x55744d465030 .part v0x55744d3f7520_0, 0, 1;
L_0x55744d465130 .functor MUXZ 1, L_0x55744d465030, L_0x55744d464b80, L_0x55744d464e70, C4<>;
L_0x55744d465270 .cmp/eq 12, L_0x55744d43b7c0, L_0x7ff2b7f7e450;
L_0x55744d465490 .part L_0x7ff2b7f7e060, 0, 1;
L_0x55744d465740 .part v0x55744d452ac0_0, 1, 1;
L_0x55744d465860 .part v0x55744d3f7520_0, 1, 1;
L_0x55744d465950 .functor MUXZ 1, L_0x55744d465860, L_0x55744d465740, L_0x55744d4655c0, C4<>;
L_0x55744d4662c0 .part v0x55744d3f7520_0, 0, 1;
L_0x55744d4663b0 .part v0x55744d3f7520_0, 1, 1;
L_0x55744d466580 .part v0x55744d3f7520_0, 2, 1;
L_0x55744d466620 .part v0x55744d3f7520_0, 3, 1;
L_0x55744d4664e0 .part v0x55744d3f7520_0, 4, 1;
L_0x55744d466890 .part v0x55744d3f7520_0, 5, 1;
L_0x55744d466b00 .part v0x55744d3f7520_0, 6, 1;
L_0x55744d466ba0 .part v0x55744d3f7520_0, 9, 1;
L_0x55744d466e20 .part v0x55744d3f42f0_0, 0, 3;
L_0x55744d466ec0 .part v0x55744d36c660_0, 0, 1;
L_0x55744d467040 .part v0x55744d36c660_0, 1, 2;
L_0x55744d4670e0 .part v0x55744d36c660_0, 3, 2;
L_0x55744d4672c0 .part v0x55744d36e700_0, 0, 2;
L_0x55744d467360 .part v0x55744d36e700_0, 2, 2;
L_0x55744d467550 .part v0x55744d36e700_0, 4, 4;
L_0x55744d4675f0 .part v0x55744d36e700_0, 8, 1;
L_0x55744d4678c0 .part v0x55744d36e700_0, 9, 1;
L_0x55744d467960 .part v0x55744d36e700_0, 10, 1;
L_0x55744d467b20 .part v0x55744d39e470_0, 0, 8;
L_0x55744d467bc0 .part v0x55744d39e470_0, 8, 8;
L_0x55744d467d90 .part v0x55744d39e470_0, 16, 8;
L_0x55744d467e30 .part v0x55744d3bad80_0, 0, 2;
L_0x55744d468010 .part v0x55744d3bad80_0, 2, 2;
L_0x55744d4680b0 .part v0x55744d3bad80_0, 4, 2;
L_0x55744d4682a0 .part v0x55744d3bad80_0, 6, 2;
L_0x55744d4683d0 .part v0x55744d3bad80_0, 13, 1;
L_0x55744d4685d0 .part v0x55744d3bad80_0, 8, 4;
L_0x55744d468670 .part v0x55744d3bad80_0, 12, 1;
L_0x55744d468880 .part v0x55744d33a1e0_0, 0, 8;
L_0x55744d468920 .part v0x55744d33a1e0_0, 8, 8;
L_0x55744d468d20 .part v0x55744d101c60_0, 0, 8;
L_0x55744d468dc0 .part v0x55744d3fd1f0_0, 0, 4;
L_0x55744d468ff0 .part v0x55744d3fd1f0_0, 4, 1;
L_0x55744d4690e0 .part v0x55744d3fd1f0_0, 5, 1;
L_0x55744d469510 .part v0x55744d394b00_0, 0, 5;
L_0x55744d4695b0 .part v0x55744d394b00_0, 0, 5;
L_0x55744d469850 .part v0x55744d3393f0_0, 0, 5;
L_0x55744d469a00 .reduce/or L_0x55744d4698f0;
S_0x55744d3af6a0 .scope begin, "$unm_blk_38" "$unm_blk_38" 6 323, 6 323 0, S_0x55744d36cd60;
 .timescale 0 0;
v0x55744d1029d0_0 .var "next_ctrl", 31 0;
S_0x55744d3afa20 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 242, 6 242 0, S_0x55744d36cd60;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x55744d3afa20
v0x55744d10de10_0 .var "cur", 31 0;
v0x55744d10dc80_0 .var "data", 31 0;
TD_top_tb.dut.u_csr.apply_strb ;
    %load/vec4 v0x55744d3ae9e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x55744d10dc80_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x55744d10de10_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %load/vec4 v0x55744d3ae9e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x55744d10dc80_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x55744d10de10_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d3ae9e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x55744d10dc80_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x55744d10de10_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d3ae9e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0x55744d10dc80_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0x55744d10de10_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x55744d3a1d10 .scope module, "u_dma_engine" "dma_engine" 4 444, 7 16 0, S_0x55744d3a4d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x55744d4300f0 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x55744d430130 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x55744d430170 .param/l "S_DONE" 1 7 219, C4<101>;
P_0x55744d4301b0 .param/l "S_IDLE" 1 7 214, C4<000>;
P_0x55744d4301f0 .param/l "S_RUN_RD" 1 7 216, C4<010>;
P_0x55744d430230 .param/l "S_RUN_WR" 1 7 218, C4<100>;
P_0x55744d430270 .param/l "S_WAIT_RD" 1 7 215, C4<001>;
P_0x55744d4302b0 .param/l "S_WAIT_WR" 1 7 217, C4<011>;
P_0x55744d4302f0 .param/l "TX_DEPTH_LEVEL" 1 7 104, C4<10000>;
P_0x55744d430330 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x55744d46c080 .functor AND 1, v0x55744d396870_0, L_0x55744d46e380, C4<1>, C4<1>;
L_0x55744d46c0f0 .functor NOT 1, v0x55744d395ec0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46c160 .functor AND 1, L_0x55744d46e380, L_0x55744d46c0f0, C4<1>, C4<1>;
L_0x55744d46cfd0 .functor NOT 1, v0x55744d452ed0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46d790 .functor NOT 1, v0x55744d452ed0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46d8f0 .functor BUFZ 32, v0x55744d382f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55744d46d9b0 .functor BUFZ 1, v0x55744d3944c0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46da70 .functor BUFZ 1, v0x55744d3453a0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46db80 .functor BUFZ 32, v0x55744d388790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55744d46dc40 .functor BUFZ 1, v0x55744d344560_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46dd10 .functor BUFZ 32, v0x55744d343d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55744d46dd80 .functor BUFZ 1, v0x55744d3438a0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46deb0 .functor BUFZ 32, v0x55744d3540f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55744d46df70 .functor BUFZ 1, v0x55744d3533d0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46de40 .functor BUFZ 4, v0x55744d3538d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55744d46e100 .functor BUFZ 1, v0x55744d343420_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46e250 .functor BUFZ 1, v0x55744d356d70_0, C4<0>, C4<0>, C4<0>;
L_0x7ff2b7f7e840 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55744d3440e0_0 .net/2u *"_ivl_0", 4 0, L_0x7ff2b7f7e840;  1 drivers
v0x55744d351bc0_0 .net *"_ivl_10", 0 0, L_0x55744d46c0f0;  1 drivers
v0x55744d351780_0 .net *"_ivl_16", 29 0, L_0x55744d46c270;  1 drivers
L_0x7ff2b7f7e8d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55744d351840_0 .net *"_ivl_18", 1 0, L_0x7ff2b7f7e8d0;  1 drivers
L_0x7ff2b7f7e918 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55744d3512e0_0 .net/2u *"_ivl_20", 3 0, L_0x7ff2b7f7e918;  1 drivers
v0x55744d3513a0_0 .net *"_ivl_22", 0 0, L_0x55744d46c660;  1 drivers
L_0x7ff2b7f7e960 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55744d350ea0_0 .net/2u *"_ivl_24", 3 0, L_0x7ff2b7f7e960;  1 drivers
v0x55744d350a60_0 .net *"_ivl_28", 31 0, L_0x55744d46c8e0;  1 drivers
L_0x7ff2b7f7e9a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55744d3504f0_0 .net *"_ivl_31", 27 0, L_0x7ff2b7f7e9a8;  1 drivers
v0x55744d350050_0 .net *"_ivl_35", 3 0, L_0x55744d46cbb0;  1 drivers
L_0x7ff2b7f7e9f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55744d33f2a0_0 .net/2u *"_ivl_38", 27 0, L_0x7ff2b7f7e9f0;  1 drivers
L_0x7ff2b7f7e888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55744d42e440_0 .net/2u *"_ivl_4", 4 0, L_0x7ff2b7f7e888;  1 drivers
v0x55744d393dd0_0 .net *"_ivl_40", 31 0, L_0x55744d46cda0;  1 drivers
v0x55744d393eb0_0 .net *"_ivl_44", 29 0, L_0x55744d46cee0;  1 drivers
L_0x7ff2b7f7ea38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55744d3f53f0_0 .net *"_ivl_46", 1 0, L_0x7ff2b7f7ea38;  1 drivers
L_0x7ff2b7f7ea80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55744d3f54b0_0 .net/2u *"_ivl_48", 0 0, L_0x7ff2b7f7ea80;  1 drivers
L_0x7ff2b7f7eac8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55744d374ff0_0 .net/2u *"_ivl_52", 4 0, L_0x7ff2b7f7eac8;  1 drivers
v0x55744d375090_0 .net *"_ivl_54", 4 0, L_0x55744d46d2f0;  1 drivers
v0x55744d3891c0_0 .var "addr_r", 31 0;
v0x55744d389260_0 .net "araddr_o", 31 0, L_0x55744d46d8f0;  alias, 1 drivers
v0x55744d385f10_0 .net "araddr_w", 31 0, v0x55744d382f70_0;  1 drivers
v0x55744d385fd0_0 .net "arready_i", 0 0, v0x55744d451750_0;  alias, 1 drivers
v0x55744d39f560_0 .net "arvalid_o", 0 0, L_0x55744d46d9b0;  alias, 1 drivers
v0x55744d39f600_0 .net "arvalid_w", 0 0, v0x55744d3944c0_0;  1 drivers
v0x55744d39f180_0 .net "awaddr_o", 31 0, L_0x55744d46dd10;  alias, 1 drivers
v0x55744d39f220_0 .net "awaddr_w", 31 0, v0x55744d343d20_0;  1 drivers
v0x55744d3bb970_0 .net "awready_i", 0 0, v0x55744d4519f0_0;  alias, 1 drivers
v0x55744d3bba10_0 .net "awvalid_o", 0 0, L_0x55744d46dd80;  alias, 1 drivers
v0x55744d3718a0_0 .net "awvalid_w", 0 0, v0x55744d3438a0_0;  1 drivers
v0x55744d371970_0 .var "axi_err_o", 0 0;
v0x55744d371b90_0 .net "beats_level", 4 0, L_0x55744d46d180;  1 drivers
v0x55744d371c30_0 .net "beats_w", 3 0, L_0x55744d46cc50;  1 drivers
v0x55744d3754a0_0 .net "bready_o", 0 0, L_0x55744d46e100;  alias, 1 drivers
v0x55744d375560_0 .net "bready_w", 0 0, v0x55744d343420_0;  1 drivers
v0x55744d375790_0 .net "bresp_i", 1 0, L_0x7ff2b7f7f770;  alias, 1 drivers
v0x55744d375850_0 .var "burst_len_r", 31 0;
v0x55744d396f70_0 .net "burst_size_i", 3 0, L_0x55744d468dc0;  alias, 1 drivers
v0x55744d397030_0 .var "burst_size_r", 3 0;
v0x55744d396bf0_0 .net "burst_words_w", 3 0, L_0x55744d46c750;  1 drivers
v0x55744d396cd0_0 .net "busy_o", 0 0, L_0x55744d46c080;  alias, 1 drivers
v0x55744d396870_0 .var "busy_r", 0 0;
v0x55744d396930_0 .net "bvalid_i", 0 0, v0x55744d451c70_0;  alias, 1 drivers
v0x55744d3964f0_0 .net "clk", 0 0, v0x55744d4511b0_0;  alias, 1 drivers
v0x55744d396590_0 .net "data_out_w", 31 0, v0x55744d388790_0;  1 drivers
v0x55744d396170_0 .net "dma_addr_i", 31 0, L_0x55744d469320;  alias, 1 drivers
v0x55744d396240_0 .net "dma_dir_i", 0 0, L_0x55744d468ff0;  alias, 1 drivers
v0x55744d395df0_0 .var "dma_done_set_o", 0 0;
v0x55744d395ec0_0 .var "dma_en_d", 0 0;
v0x55744d395a70_0 .net "dma_en_i", 0 0, L_0x55744d46e380;  1 drivers
v0x55744d395b10_0 .net "dma_len_i", 31 0, L_0x55744d469390;  alias, 1 drivers
v0x55744d3956f0_0 .net "fifo_rx_data_i", 31 0, L_0x55744d46a910;  alias, 1 drivers
v0x55744d395790_0 .net "fifo_rx_re_o", 0 0, L_0x55744d46e250;  alias, 1 drivers
v0x55744d395370_0 .net "fifo_tx_data_o", 31 0, L_0x55744d46db80;  alias, 1 drivers
v0x55744d395410_0 .net "fifo_tx_we_o", 0 0, L_0x55744d46dc40;  alias, 1 drivers
v0x55744d394ff0_0 .net "incr_addr_i", 0 0, L_0x55744d4690e0;  alias, 1 drivers
v0x55744d395090_0 .var "incr_addr_r", 0 0;
v0x55744d341780_0 .net "len_w", 31 0, L_0x55744d46d040;  1 drivers
v0x55744d341860_0 .net "rd_done", 0 0, v0x55744d386a40_0;  1 drivers
v0x55744d358170_0 .net "rd_en_w", 0 0, v0x55744d356d70_0;  1 drivers
v0x55744d358240_0 .var "rd_start", 0 0;
v0x55744d357d90_0 .net "rdata_i", 31 0, L_0x7ff2b7f7f8d8;  alias, 1 drivers
v0x55744d357e60_0 .var "rem_bytes_r", 31 0;
v0x55744d3566e0_0 .net "rem_lt_burst", 0 0, L_0x55744d46ca20;  1 drivers
v0x55744d356780_0 .net "rem_words_w", 31 0, L_0x55744d46c310;  1 drivers
v0x55744d356390_0 .net "resetn", 0 0, v0x55744d452ed0_0;  alias, 1 drivers
v0x55744d356430_0 .net "rready_o", 0 0, L_0x55744d46da70;  alias, 1 drivers
v0x55744d34cd70_0 .net "rready_w", 0 0, v0x55744d3453a0_0;  1 drivers
v0x55744d34ce10_0 .net "rresp_i", 1 0, L_0x7ff2b7f7f7b8;  alias, 1 drivers
v0x55744d37a3e0_0 .net "rvalid_i", 0 0, v0x55744d451ec0_0;  alias, 1 drivers
v0x55744d37a4b0_0 .net "rx_data_ok", 0 0, L_0x55744d46d5b0;  1 drivers
v0x55744d37a000_0 .net "rx_empty", 0 0, L_0x55744d46bf40;  1 drivers
v0x55744d37a0d0_0 .net "rx_level_i", 4 0, L_0x55744d46a980;  alias, 1 drivers
v0x55744d379c20_0 .net "start_pulse", 0 0, L_0x55744d46c160;  1 drivers
v0x55744d379cc0_0 .var "state", 2 0;
v0x55744d37d2b0_0 .net "tx_full", 0 0, L_0x55744d46be00;  1 drivers
v0x55744d37d380_0 .net "tx_level_i", 4 0, L_0x55744d46a5a0;  alias, 1 drivers
v0x55744d37ced0_0 .net "tx_space_ok", 0 0, L_0x55744d46d430;  1 drivers
v0x55744d37cf90_0 .net "wdata_o", 31 0, L_0x55744d46deb0;  alias, 1 drivers
v0x55744d3798d0_0 .net "wdata_w", 31 0, v0x55744d3540f0_0;  1 drivers
v0x55744d379990_0 .net "wr_done", 0 0, v0x55744d358870_0;  1 drivers
v0x55744d37caf0_0 .net "wr_en_w", 0 0, v0x55744d344560_0;  1 drivers
v0x55744d37cbc0_0 .var "wr_start", 0 0;
v0x55744d37c710_0 .net "wready_i", 0 0, v0x55744d452070_0;  alias, 1 drivers
v0x55744d37c7e0_0 .net "wstrb_o", 3 0, L_0x55744d46de40;  alias, 1 drivers
v0x55744d37c330_0 .net "wstrb_w", 3 0, v0x55744d3538d0_0;  1 drivers
v0x55744d37c400_0 .net "wvalid_o", 0 0, L_0x55744d46df70;  alias, 1 drivers
v0x55744d37bf50_0 .net "wvalid_w", 0 0, v0x55744d3533d0_0;  1 drivers
L_0x55744d46be00 .cmp/eq 5, L_0x55744d46a5a0, L_0x7ff2b7f7e840;
L_0x55744d46bf40 .cmp/eq 5, L_0x55744d46a980, L_0x7ff2b7f7e888;
L_0x55744d46c270 .part v0x55744d357e60_0, 2, 30;
L_0x55744d46c310 .concat [ 30 2 0 0], L_0x55744d46c270, L_0x7ff2b7f7e8d0;
L_0x55744d46c660 .cmp/eq 4, v0x55744d397030_0, L_0x7ff2b7f7e918;
L_0x55744d46c750 .functor MUXZ 4, v0x55744d397030_0, L_0x7ff2b7f7e960, L_0x55744d46c660, C4<>;
L_0x55744d46c8e0 .concat [ 4 28 0 0], L_0x55744d46c750, L_0x7ff2b7f7e9a8;
L_0x55744d46ca20 .cmp/gt 32, L_0x55744d46c8e0, L_0x55744d46c310;
L_0x55744d46cbb0 .part L_0x55744d46c310, 0, 4;
L_0x55744d46cc50 .functor MUXZ 4, L_0x55744d46c750, L_0x55744d46cbb0, L_0x55744d46ca20, C4<>;
L_0x55744d46cda0 .concat [ 4 28 0 0], L_0x55744d46cc50, L_0x7ff2b7f7e9f0;
L_0x55744d46cee0 .part L_0x55744d46cda0, 0, 30;
L_0x55744d46d040 .concat [ 2 30 0 0], L_0x7ff2b7f7ea38, L_0x55744d46cee0;
L_0x55744d46d180 .concat [ 4 1 0 0], L_0x55744d46cc50, L_0x7ff2b7f7ea80;
L_0x55744d46d2f0 .arith/sub 5, L_0x7ff2b7f7eac8, L_0x55744d46d180;
L_0x55744d46d430 .cmp/ge 5, L_0x55744d46d2f0, L_0x55744d46a5a0;
L_0x55744d46d5b0 .cmp/ge 5, L_0x55744d46a980, L_0x55744d46d180;
L_0x55744d46d650 .part v0x55744d375850_0, 0, 16;
L_0x55744d46d800 .part v0x55744d375850_0, 0, 16;
S_0x55744d39fd70 .scope module, "u_axi_read_block" "axi_read_block" 7 156, 7 338 0, S_0x55744d3a1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x55744d041230 .param/l "ADDR" 1 7 360, C4<01>;
P_0x55744d041270 .param/l "DATA" 1 7 360, C4<10>;
P_0x55744d0412b0 .param/l "IDLE" 1 7 360, C4<00>;
P_0x55744d0412f0 .param/l "RESP" 1 7 360, C4<11>;
v0x55744d3bafd0_0 .net "addr", 31 0, v0x55744d3891c0_0;  1 drivers
v0x55744d3b9980_0 .var "addr_reg", 31 0;
v0x55744d382f70_0 .var "araddr", 31 0;
v0x55744d383030_0 .net "arready", 0 0, v0x55744d451750_0;  alias, 1 drivers
v0x55744d3944c0_0 .var "arvalid", 0 0;
v0x55744d38e280_0 .var "arvalid_r", 0 0;
v0x55744d38e340_0 .var "busy", 0 0;
v0x55744d38daf0_0 .net "clk", 0 0, v0x55744d4511b0_0;  alias, 1 drivers
v0x55744d38db90_0 .var "count", 15 0;
v0x55744d388790_0 .var "data_out", 31 0;
v0x55744d386a40_0 .var "done", 0 0;
v0x55744d386b00_0 .net "full", 0 0, L_0x55744d46be00;  alias, 1 drivers
v0x55744d383ea0_0 .net "rdata", 31 0, L_0x7ff2b7f7f8d8;  alias, 1 drivers
v0x55744d3452e0_0 .net "reset", 0 0, L_0x55744d46cfd0;  1 drivers
v0x55744d3453a0_0 .var "rready", 0 0;
v0x55744d33e730_0 .net "rvalid", 0 0, v0x55744d451ec0_0;  alias, 1 drivers
v0x55744d33e7d0_0 .net "start", 0 0, v0x55744d358240_0;  1 drivers
v0x55744d344e60_0 .var "state", 1 0;
v0x55744d3449e0_0 .net "transfer_size", 15 0, L_0x55744d46d650;  1 drivers
v0x55744d344560_0 .var "wr_en", 0 0;
S_0x55744d3a0530 .scope module, "u_axi_write_block" "axi_write_block" 7 175, 7 431 0, S_0x55744d3a1d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x55744d3f5940 .param/l "ADDR" 1 7 460, C4<01>;
P_0x55744d3f5980 .param/l "DATA" 1 7 460, C4<10>;
P_0x55744d3f59c0 .param/l "IDLE" 1 7 460, C4<00>;
P_0x55744d3f5a00 .param/l "RESP" 1 7 460, C4<11>;
v0x55744d344180_0 .net "addr", 31 0, v0x55744d3891c0_0;  alias, 1 drivers
v0x55744d343c60_0 .var "addr_reg", 31 0;
v0x55744d343d20_0 .var "awaddr", 31 0;
v0x55744d3437e0_0 .net "awready", 0 0, v0x55744d4519f0_0;  alias, 1 drivers
v0x55744d3438a0_0 .var "awvalid", 0 0;
v0x55744d343360_0 .var "awvalid_r", 0 0;
v0x55744d343420_0 .var "bready", 0 0;
v0x55744d342f70_0 .var "busy", 0 0;
v0x55744d343030_0 .net "bvalid", 0 0, v0x55744d451c70_0;  alias, 1 drivers
v0x55744d33e2f0_0 .net "clk", 0 0, v0x55744d4511b0_0;  alias, 1 drivers
v0x55744d33e390_0 .var "count", 15 0;
v0x55744d3587d0_0 .net "data_in", 31 0, L_0x55744d46a910;  alias, 1 drivers
v0x55744d358870_0 .var "done", 0 0;
v0x55744d357150_0 .net "empty", 0 0, L_0x55744d46bf40;  alias, 1 drivers
v0x55744d3571f0_0 .var "have_word", 0 0;
v0x55744d356cb0_0 .var "hold_bready", 0 0;
v0x55744d356d70_0 .var "rd_en", 0 0;
v0x55744d3552c0_0 .var "rd_pending", 0 0;
v0x55744d355380_0 .net "reset", 0 0, L_0x55744d46d790;  1 drivers
v0x55744d354970_0 .net "start", 0 0, v0x55744d37cbc0_0;  1 drivers
v0x55744d354a30_0 .var "state", 1 0;
v0x55744d354530_0 .net "transfer_size", 15 0, L_0x55744d46d800;  1 drivers
v0x55744d3540f0_0 .var "wdata", 31 0;
v0x55744d353c50_0 .var "word_q", 31 0;
v0x55744d353810_0 .net "wready", 0 0, v0x55744d452070_0;  alias, 1 drivers
v0x55744d3538d0_0 .var "wstrb", 3 0;
v0x55744d3533d0_0 .var "wvalid", 0 0;
v0x55744d353490_0 .var "wvalid_r", 0 0;
S_0x55744d3a0910 .scope module, "u_fifo_rx" "fifo_rx" 4 360, 8 2 0, S_0x55744d3a4d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55744d4377a0 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x55744d4377e0 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
L_0x55744d46a910 .functor BUFZ 32, v0x55744d36d080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55744d46a980 .functor BUFZ 5, v0x55744d3f82c0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7ff2b7f7e7b0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55744d37bc50_0 .net/2u *"_ivl_0", 4 0, L_0x7ff2b7f7e7b0;  1 drivers
L_0x7ff2b7f7e7f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55744d37b790_0 .net/2u *"_ivl_4", 4 0, L_0x7ff2b7f7e7f8;  1 drivers
v0x55744d3f8220_0 .net "clk", 0 0, v0x55744d4511b0_0;  alias, 1 drivers
v0x55744d3f82c0_0 .var "count", 4 0;
v0x55744d3f7fa0_0 .net "empty_o", 0 0, L_0x55744d46a7d0;  alias, 1 drivers
v0x55744d3faf30_0 .net "full_o", 0 0, L_0x55744d46a6a0;  alias, 1 drivers
v0x55744d3fafd0_0 .net "level_o", 4 0, L_0x55744d46a980;  alias, 1 drivers
v0x55744d39d7e0 .array "mem", 15 0, 31 0;
v0x55744d39d880_0 .net "rd_data_o", 31 0, L_0x55744d46a910;  alias, 1 drivers
v0x55744d36d080_0 .var "rd_data_r", 31 0;
v0x55744d36d160_0 .net "rd_en_i", 0 0, L_0x55744d46aaf0;  1 drivers
v0x55744d378ec0_0 .var "rd_ptr", 3 0;
v0x55744d378fa0_0 .net "resetn", 0 0, v0x55744d452ed0_0;  alias, 1 drivers
v0x55744d36fad0_0 .net "wr_data_i", 31 0, v0x55744d441740_0;  alias, 1 drivers
v0x55744d36fb90_0 .net "wr_en_i", 0 0, v0x55744d441880_0;  alias, 1 drivers
v0x55744d36f300_0 .var "wr_ptr", 3 0;
L_0x55744d46a6a0 .cmp/eq 5, v0x55744d3f82c0_0, L_0x7ff2b7f7e7b0;
L_0x55744d46a7d0 .cmp/eq 5, v0x55744d3f82c0_0, L_0x7ff2b7f7e7f8;
S_0x55744d3a0cf0 .scope module, "u_fifo_tx" "fifo_tx" 4 342, 9 2 0, S_0x55744d3a4d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55744d3f6350 .param/l "DEPTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x55744d3f6390 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
L_0x55744d46a5a0 .functor BUFZ 5, v0x55744d3c1150_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7ff2b7f7e720 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55744d3b54e0_0 .net/2u *"_ivl_0", 4 0, L_0x7ff2b7f7e720;  1 drivers
L_0x7ff2b7f7e768 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55744d3b4850_0 .net/2u *"_ivl_4", 4 0, L_0x7ff2b7f7e768;  1 drivers
v0x55744d3b4930_0 .net "clk", 0 0, v0x55744d4511b0_0;  alias, 1 drivers
v0x55744d3c1150_0 .var "count", 4 0;
v0x55744d3c11f0_0 .net "empty_o", 0 0, L_0x55744d46a3a0;  alias, 1 drivers
v0x55744d3c03e0_0 .net "full_o", 0 0, L_0x55744d46a260;  alias, 1 drivers
v0x55744d3c0480_0 .net "level_o", 4 0, L_0x55744d46a5a0;  alias, 1 drivers
v0x55744d3bf280 .array "mem", 15 0, 31 0;
v0x55744d3bf320_0 .net "rd_data_o", 31 0, v0x55744d3be120_0;  alias, 1 drivers
v0x55744d3be120_0 .var "rd_data_r", 31 0;
v0x55744d3be1e0_0 .net "rd_en_i", 0 0, L_0x55744d471840;  alias, 1 drivers
v0x55744d3bcfc0_0 .var "rd_ptr", 3 0;
v0x55744d3bd080_0 .net "resetn", 0 0, v0x55744d452ed0_0;  alias, 1 drivers
v0x55744d3baa70_0 .net "wr_data_i", 31 0, L_0x55744d46a120;  alias, 1 drivers
v0x55744d3bab50_0 .net "wr_en_i", 0 0, L_0x55744d46a010;  alias, 1 drivers
v0x55744d3ba220_0 .var "wr_ptr", 3 0;
L_0x55744d46a260 .cmp/eq 5, v0x55744d3c1150_0, L_0x7ff2b7f7e720;
L_0x55744d46a3a0 .cmp/eq 5, v0x55744d3c1150_0, L_0x7ff2b7f7e768;
S_0x55744d3a10d0 .scope module, "u_qspi_fsm" "qspi_fsm" 4 581, 10 7 0, S_0x55744d3a4d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x55744d03d710 .param/l "ADDR_BIT" 1 10 229, C4<0011>;
P_0x55744d03d750 .param/l "ADDR_WIDTH" 0 10 8, +C4<00000000000000000000000000100000>;
P_0x55744d03d790 .param/l "CMD_BIT" 1 10 228, C4<0010>;
P_0x55744d03d7d0 .param/l "CS_DELAY_SHIFT" 1 10 256, +C4<00000000000000000000000000000100>;
P_0x55744d03d810 .param/l "CS_DONE" 1 10 234, C4<1000>;
P_0x55744d03d850 .param/l "CS_HOLD" 1 10 233, C4<0111>;
P_0x55744d03d890 .param/l "CS_SETUP" 1 10 227, C4<0001>;
P_0x55744d03d8d0 .param/l "DATA_BIT" 1 10 232, C4<0110>;
P_0x55744d03d910 .param/l "DUMMY_BIT" 1 10 231, C4<0101>;
P_0x55744d03d950 .param/l "ERASE" 1 10 235, C4<1001>;
P_0x55744d03d990 .param/l "IDLE" 1 10 226, C4<0000>;
P_0x55744d03d9d0 .param/l "MODE_BIT" 1 10 230, C4<0100>;
P_0x55744d03da10 .param/l "POST_WRITE_HOLD_CYCLES" 1 10 252, +C4<00000000000000000000000001000000>;
P_0x55744d03da50 .param/l "RD_SETUP" 1 10 237, C4<1011>;
P_0x55744d03da90 .param/l "WR_SETUP" 1 10 236, C4<1010>;
L_0x55744d471f30 .functor XNOR 1, v0x55744d441e20_0, L_0x55744d470460, C4<0>, C4<0>;
L_0x55744d472030 .functor AND 1, v0x55744d441ba0_0, L_0x55744d471f30, C4<1>, C4<1>;
L_0x55744d4720a0 .functor XOR 1, v0x55744d441e20_0, L_0x55744d470460, C4<0>, C4<0>;
L_0x55744d472160 .functor AND 1, v0x55744d441ba0_0, L_0x55744d4720a0, C4<1>, C4<1>;
L_0x55744d4724e0 .functor BUFZ 1, L_0x55744d472270, C4<0>, C4<0>, C4<0>;
L_0x55744d4729b0 .functor AND 1, L_0x55744d473750, L_0x55744d473910, C4<1>, C4<1>;
L_0x55744d473cc0 .functor OR 1, L_0x55744d4729b0, L_0x55744d473aa0, C4<0>, C4<0>;
L_0x55744d4741d0 .functor AND 1, L_0x55744d473eb0, L_0x55744d474090, C4<1>, C4<1>;
L_0x55744d4744d0 .functor AND 1, L_0x55744d4741d0, L_0x55744d474330, C4<1>, C4<1>;
L_0x55744d4746d0 .functor AND 1, L_0x55744d4744d0, L_0x55744d4745e0, C4<1>, C4<1>;
L_0x55744d46ec50 .functor AND 1, L_0x55744d4746d0, L_0x55744d474bf0, C4<1>, C4<1>;
L_0x55744d470780 .functor AND 1, L_0x55744d46ec50, L_0x55744d4724e0, C4<1>, C4<1>;
L_0x55744d474ff0 .functor AND 1, L_0x55744d470780, L_0x55744d4751d0, C4<1>, C4<1>;
L_0x55744d475580 .functor AND 1, L_0x55744d474ff0, L_0x55744d4753b0, C4<1>, C4<1>;
L_0x55744d474df0 .functor AND 1, L_0x55744d475710, L_0x55744d4724e0, C4<1>, C4<1>;
L_0x55744d475bb0 .functor AND 1, L_0x55744d474df0, L_0x55744d475cc0, C4<1>, C4<1>;
L_0x55744d476160 .functor AND 1, L_0x55744d475bb0, L_0x55744d476030, C4<1>, C4<1>;
L_0x55744d4764b0 .functor AND 1, L_0x55744d476160, L_0x55744d476220, C4<1>, C4<1>;
L_0x55744d476700 .functor AND 1, L_0x55744d4764b0, L_0x55744d476660, C4<1>, C4<1>;
L_0x55744d476ab0 .functor AND 1, L_0x55744d476700, L_0x55744d476810, C4<1>, C4<1>;
L_0x55744d476c20 .functor OR 1, L_0x55744d475580, L_0x55744d476ab0, C4<0>, C4<0>;
L_0x55744d476d80 .functor AND 1, L_0x55744d4765c0, L_0x55744d4724e0, C4<1>, C4<1>;
L_0x55744d477250 .functor AND 1, L_0x55744d476d80, L_0x55744d477310, C4<1>, C4<1>;
L_0x55744d477770 .functor AND 1, L_0x55744d477250, L_0x55744d477680, C4<1>, C4<1>;
L_0x55744d477be0 .functor AND 1, L_0x55744d477770, L_0x55744d477950, C4<1>, C4<1>;
L_0x55744d477d90 .functor AND 1, L_0x55744d477be0, L_0x55744d477cf0, C4<1>, C4<1>;
L_0x55744d477f80 .functor OR 1, L_0x55744d476c20, L_0x55744d477d90, C4<0>, C4<0>;
L_0x55744d478330 .functor AND 1, L_0x55744d478090, L_0x55744d4724e0, C4<1>, C4<1>;
L_0x55744d4785d0 .functor AND 1, L_0x55744d478330, L_0x55744d4784e0, C4<1>, C4<1>;
L_0x55744d478990 .functor AND 1, L_0x55744d4785d0, L_0x55744d4786e0, C4<1>, C4<1>;
L_0x55744d478ba0 .functor AND 1, L_0x55744d478990, L_0x55744d4783f0, C4<1>, C4<1>;
L_0x55744d478c60 .functor OR 1, L_0x55744d477f80, L_0x55744d478ba0, C4<0>, C4<0>;
L_0x55744d479310 .functor AND 1, L_0x55744d478e80, L_0x55744d4795f0, C4<1>, C4<1>;
L_0x55744d479870 .functor AND 1, L_0x55744d479310, L_0x55744d479b20, C4<1>, C4<1>;
L_0x55744d47a070 .functor AND 1, L_0x55744d479870, L_0x55744d479dd0, C4<1>, C4<1>;
L_0x55744d47a180 .functor OR 1, L_0x55744d478c60, L_0x55744d47a070, C4<0>, C4<0>;
L_0x55744d479cb0 .functor AND 1, L_0x55744d473e10, L_0x55744d47a180, C4<1>, C4<1>;
L_0x7ff2b7f7ee70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55744d346f90_0 .net/2u *"_ivl_0", 1 0, L_0x7ff2b7f7ee70;  1 drivers
L_0x7ff2b7f7ef48 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55744d347090_0 .net/2u *"_ivl_10", 5 0, L_0x7ff2b7f7ef48;  1 drivers
L_0x7ff2b7f7f188 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55744d341290_0 .net/2u *"_ivl_100", 5 0, L_0x7ff2b7f7f188;  1 drivers
v0x55744d341330_0 .net *"_ivl_102", 0 0, L_0x55744d474090;  1 drivers
v0x55744d340810_0 .net *"_ivl_105", 0 0, L_0x55744d4741d0;  1 drivers
v0x55744d33de00_0 .net *"_ivl_107", 0 0, L_0x55744d474330;  1 drivers
v0x55744d33dec0_0 .net *"_ivl_109", 0 0, L_0x55744d4744d0;  1 drivers
L_0x7ff2b7f7f1d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55744d3575f0_0 .net/2u *"_ivl_110", 3 0, L_0x7ff2b7f7f1d0;  1 drivers
v0x55744d3576b0_0 .net *"_ivl_112", 0 0, L_0x55744d4745e0;  1 drivers
v0x55744d355700_0 .net *"_ivl_115", 0 0, L_0x55744d4746d0;  1 drivers
L_0x7ff2b7f7f218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55744d3557a0_0 .net/2u *"_ivl_116", 31 0, L_0x7ff2b7f7f218;  1 drivers
v0x55744d354db0_0 .net *"_ivl_118", 0 0, L_0x55744d474bf0;  1 drivers
L_0x7ff2b7f7ef90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55744d354e50_0 .net/2u *"_ivl_12", 5 0, L_0x7ff2b7f7ef90;  1 drivers
v0x55744d352990_0 .net *"_ivl_121", 0 0, L_0x55744d46ec50;  1 drivers
v0x55744d352a30_0 .net *"_ivl_123", 0 0, L_0x55744d470780;  1 drivers
L_0x7ff2b7f7f260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55744d352480_0 .net/2u *"_ivl_124", 2 0, L_0x7ff2b7f7f260;  1 drivers
v0x55744d352560_0 .net *"_ivl_126", 5 0, L_0x55744d474e60;  1 drivers
v0x55744d352000_0 .net *"_ivl_128", 5 0, L_0x55744d474f50;  1 drivers
L_0x7ff2b7f7f2a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55744d3520c0_0 .net/2u *"_ivl_130", 5 0, L_0x7ff2b7f7f2a8;  1 drivers
v0x55744d34f6b0_0 .net *"_ivl_132", 0 0, L_0x55744d4751d0;  1 drivers
v0x55744d34f770_0 .net *"_ivl_135", 0 0, L_0x55744d474ff0;  1 drivers
v0x55744d34f1a0_0 .net *"_ivl_137", 0 0, L_0x55744d4753b0;  1 drivers
v0x55744d34f240_0 .net *"_ivl_139", 0 0, L_0x55744d475580;  1 drivers
v0x55744d34ec90_0 .net *"_ivl_14", 5 0, L_0x55744d471b20;  1 drivers
L_0x7ff2b7f7f2f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55744d34ed70_0 .net/2u *"_ivl_140", 3 0, L_0x7ff2b7f7f2f0;  1 drivers
v0x55744d34e780_0 .net *"_ivl_142", 0 0, L_0x55744d475710;  1 drivers
v0x55744d34e820_0 .net *"_ivl_145", 0 0, L_0x55744d474df0;  1 drivers
L_0x7ff2b7f7f338 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55744d34e270_0 .net/2u *"_ivl_146", 2 0, L_0x7ff2b7f7f338;  1 drivers
v0x55744d34e350_0 .net *"_ivl_148", 5 0, L_0x55744d475890;  1 drivers
v0x55744d34dd60_0 .net *"_ivl_150", 5 0, L_0x55744d475b10;  1 drivers
v0x55744d34de20_0 .net *"_ivl_152", 0 0, L_0x55744d475cc0;  1 drivers
v0x55744d34d850_0 .net *"_ivl_155", 0 0, L_0x55744d475bb0;  1 drivers
v0x55744d34d8f0_0 .net *"_ivl_157", 0 0, L_0x55744d476030;  1 drivers
v0x55744d34d340_0 .net *"_ivl_159", 0 0, L_0x55744d476160;  1 drivers
L_0x7ff2b7f7f380 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55744d34d400_0 .net/2u *"_ivl_160", 3 0, L_0x7ff2b7f7f380;  1 drivers
v0x55744d34c7c0_0 .net *"_ivl_162", 0 0, L_0x55744d476220;  1 drivers
v0x55744d34c880_0 .net *"_ivl_165", 0 0, L_0x55744d4764b0;  1 drivers
L_0x7ff2b7f7f3c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55744d34b450_0 .net/2u *"_ivl_166", 31 0, L_0x7ff2b7f7f3c8;  1 drivers
v0x55744d34b510_0 .net *"_ivl_168", 0 0, L_0x55744d476660;  1 drivers
v0x55744d33eea0_0 .net *"_ivl_171", 0 0, L_0x55744d476700;  1 drivers
v0x55744d33ef40_0 .net *"_ivl_173", 0 0, L_0x55744d476810;  1 drivers
v0x55744d3a48e0_0 .net *"_ivl_175", 0 0, L_0x55744d476ab0;  1 drivers
v0x55744d3a49a0_0 .net *"_ivl_177", 0 0, L_0x55744d476c20;  1 drivers
L_0x7ff2b7f7f410 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55744d3a3280_0 .net/2u *"_ivl_178", 3 0, L_0x7ff2b7f7f410;  1 drivers
v0x55744d3a3360_0 .net *"_ivl_180", 0 0, L_0x55744d4765c0;  1 drivers
v0x55744d3c3690_0 .net *"_ivl_183", 0 0, L_0x55744d476d80;  1 drivers
L_0x7ff2b7f7f458 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55744d3c3750_0 .net/2u *"_ivl_184", 2 0, L_0x7ff2b7f7f458;  1 drivers
v0x55744d3d8720_0 .net *"_ivl_186", 5 0, L_0x55744d476f90;  1 drivers
v0x55744d3d8800_0 .net *"_ivl_188", 5 0, L_0x55744d4771b0;  1 drivers
L_0x7ff2b7f7f4a0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55744d371500_0 .net/2u *"_ivl_190", 5 0, L_0x7ff2b7f7f4a0;  1 drivers
v0x55744d3715e0_0 .net *"_ivl_192", 0 0, L_0x55744d477310;  1 drivers
v0x55744d342b80_0 .net *"_ivl_195", 0 0, L_0x55744d477250;  1 drivers
L_0x7ff2b7f7f4e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55744d342c40_0 .net/2u *"_ivl_196", 3 0, L_0x7ff2b7f7f4e8;  1 drivers
v0x55744d359640_0 .net *"_ivl_198", 0 0, L_0x55744d477680;  1 drivers
v0x55744d359700_0 .net *"_ivl_2", 0 0, L_0x55744d4712e0;  1 drivers
v0x55744d00eda0_0 .net *"_ivl_20", 0 0, L_0x55744d471f30;  1 drivers
v0x55744d00ee60_0 .net *"_ivl_201", 0 0, L_0x55744d477770;  1 drivers
L_0x7ff2b7f7f530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55744d00ef20_0 .net/2u *"_ivl_202", 31 0, L_0x7ff2b7f7f530;  1 drivers
v0x55744d00f000_0 .net *"_ivl_204", 0 0, L_0x55744d477950;  1 drivers
v0x55744d00f0c0_0 .net *"_ivl_207", 0 0, L_0x55744d477be0;  1 drivers
v0x55744d00f180_0 .net *"_ivl_209", 0 0, L_0x55744d477cf0;  1 drivers
v0x55744cf8f360_0 .net *"_ivl_211", 0 0, L_0x55744d477d90;  1 drivers
v0x55744cf8f420_0 .net *"_ivl_213", 0 0, L_0x55744d477f80;  1 drivers
L_0x7ff2b7f7f578 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55744cf8f4e0_0 .net/2u *"_ivl_214", 3 0, L_0x7ff2b7f7f578;  1 drivers
v0x55744cf8f5c0_0 .net *"_ivl_216", 0 0, L_0x55744d478090;  1 drivers
v0x55744cf85590_0 .net *"_ivl_219", 0 0, L_0x55744d478330;  1 drivers
L_0x7ff2b7f7f5c0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55744cf8f660_0 .net/2u *"_ivl_220", 3 0, L_0x7ff2b7f7f5c0;  1 drivers
v0x55744cf8f740_0 .net *"_ivl_222", 0 0, L_0x55744d4784e0;  1 drivers
v0x55744d0a3bd0_0 .net *"_ivl_225", 0 0, L_0x55744d4785d0;  1 drivers
L_0x7ff2b7f7f608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55744d0a3c70_0 .net/2u *"_ivl_226", 31 0, L_0x7ff2b7f7f608;  1 drivers
v0x55744d0a3d50_0 .net *"_ivl_228", 0 0, L_0x55744d4786e0;  1 drivers
v0x55744d0a3e10_0 .net *"_ivl_231", 0 0, L_0x55744d478990;  1 drivers
v0x55744d0a3ed0_0 .net *"_ivl_233", 0 0, L_0x55744d4783f0;  1 drivers
v0x55744d0a3f90_0 .net *"_ivl_235", 0 0, L_0x55744d478ba0;  1 drivers
v0x55744d04eb70_0 .net *"_ivl_237", 0 0, L_0x55744d478c60;  1 drivers
L_0x7ff2b7f7f650 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55744d04ec30_0 .net/2u *"_ivl_238", 3 0, L_0x7ff2b7f7f650;  1 drivers
v0x55744d04ed10_0 .net *"_ivl_24", 0 0, L_0x55744d4720a0;  1 drivers
v0x55744d04edd0_0 .net *"_ivl_240", 0 0, L_0x55744d478e80;  1 drivers
L_0x7ff2b7f7f698 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55744d04ee90_0 .net/2u *"_ivl_242", 2 0, L_0x7ff2b7f7f698;  1 drivers
v0x55744d04ef70_0 .net *"_ivl_244", 5 0, L_0x55744d479140;  1 drivers
v0x55744cf99550_0 .net *"_ivl_246", 5 0, L_0x55744d479270;  1 drivers
L_0x7ff2b7f7f6e0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55744cf99610_0 .net/2u *"_ivl_248", 5 0, L_0x7ff2b7f7f6e0;  1 drivers
v0x55744cf996f0_0 .net *"_ivl_250", 0 0, L_0x55744d4795f0;  1 drivers
v0x55744cf997b0_0 .net *"_ivl_253", 0 0, L_0x55744d479310;  1 drivers
L_0x7ff2b7f7f728 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55744cf99870_0 .net/2u *"_ivl_254", 31 0, L_0x7ff2b7f7f728;  1 drivers
v0x55744cf99950_0 .net *"_ivl_256", 31 0, L_0x55744d4797d0;  1 drivers
v0x55744d0e26b0_0 .net *"_ivl_258", 0 0, L_0x55744d479b20;  1 drivers
v0x55744d0e2750_0 .net *"_ivl_261", 0 0, L_0x55744d479870;  1 drivers
v0x55744d0e2810_0 .net *"_ivl_263", 0 0, L_0x55744d479dd0;  1 drivers
v0x55744d0e28d0_0 .net *"_ivl_265", 0 0, L_0x55744d47a070;  1 drivers
v0x55744d0e2990_0 .net *"_ivl_267", 0 0, L_0x55744d47a180;  1 drivers
v0x55744d0e2a50_0 .net *"_ivl_37", 0 0, L_0x55744d472640;  1 drivers
v0x55744cfed580_0 .net *"_ivl_39", 0 0, L_0x55744d4726e0;  1 drivers
L_0x7ff2b7f7eeb8 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x55744cfed660_0 .net/2u *"_ivl_4", 5 0, L_0x7ff2b7f7eeb8;  1 drivers
o0x7ff2b7fce5a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55744cfed740_0 name=_ivl_40
v0x55744cfed820_0 .net *"_ivl_45", 0 0, L_0x55744d4728c0;  1 drivers
v0x55744cfed900_0 .net *"_ivl_47", 0 0, L_0x55744d472a20;  1 drivers
o0x7ff2b7fce638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55744d0ff9e0_0 name=_ivl_48
v0x55744d0ffac0_0 .net *"_ivl_53", 0 0, L_0x55744d472ca0;  1 drivers
v0x55744d0ffba0_0 .net *"_ivl_55", 0 0, L_0x55744d472d40;  1 drivers
o0x7ff2b7fce6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55744d0ffc80_0 name=_ivl_56
L_0x7ff2b7f7ef00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55744d0ffd60_0 .net/2u *"_ivl_6", 1 0, L_0x7ff2b7f7ef00;  1 drivers
v0x55744d43e0f0_0 .net *"_ivl_61", 0 0, L_0x55744d473000;  1 drivers
v0x55744d43e190_0 .net *"_ivl_63", 0 0, L_0x55744d4731d0;  1 drivers
o0x7ff2b7fce788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55744d43e230_0 name=_ivl_64
L_0x7ff2b7f7efd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55744d43e2d0_0 .net/2u *"_ivl_68", 5 0, L_0x7ff2b7f7efd8;  1 drivers
v0x55744d43e370_0 .net *"_ivl_70", 7 0, L_0x55744d473130;  1 drivers
v0x55744d43e410_0 .net *"_ivl_74", 3 0, L_0x55744d473460;  1 drivers
L_0x7ff2b7f7f020 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55744d43e4b0_0 .net *"_ivl_76", 3 0, L_0x7ff2b7f7f020;  1 drivers
L_0x7ff2b7f7f068 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55744d43e550_0 .net/2u *"_ivl_78", 3 0, L_0x7ff2b7f7f068;  1 drivers
v0x55744d43e5f0_0 .net *"_ivl_8", 0 0, L_0x55744d4719f0;  1 drivers
v0x55744d43e690_0 .net *"_ivl_80", 0 0, L_0x55744d473750;  1 drivers
L_0x7ff2b7f7f0b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55744d43e730_0 .net/2u *"_ivl_82", 7 0, L_0x7ff2b7f7f0b0;  1 drivers
v0x55744d43e7d0_0 .net *"_ivl_84", 0 0, L_0x55744d473910;  1 drivers
v0x55744d43e870_0 .net *"_ivl_87", 0 0, L_0x55744d4729b0;  1 drivers
L_0x7ff2b7f7f0f8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55744d43e910_0 .net/2u *"_ivl_88", 3 0, L_0x7ff2b7f7f0f8;  1 drivers
v0x55744d43e9b0_0 .net *"_ivl_90", 0 0, L_0x55744d473aa0;  1 drivers
v0x55744d43ea50_0 .net *"_ivl_95", 0 0, L_0x55744d473e10;  1 drivers
L_0x7ff2b7f7f140 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55744d43eaf0_0 .net/2u *"_ivl_96", 3 0, L_0x7ff2b7f7f140;  1 drivers
v0x55744d43eb90_0 .net *"_ivl_98", 0 0, L_0x55744d473eb0;  1 drivers
v0x55744d43ec30_0 .net "addr", 31 0, L_0x55744d4706e0;  alias, 1 drivers
v0x55744d43ecd0_0 .net "addr_bits", 5 0, L_0x55744d471cb0;  1 drivers
v0x55744d43ed70_0 .net "addr_bytes_sel", 1 0, L_0x55744d46fd10;  alias, 1 drivers
v0x55744d43ee10_0 .var "addr_lanes_eff", 2 0;
v0x55744d43eeb0_0 .net "addr_lanes_sel", 1 0, L_0x55744d46fa50;  alias, 1 drivers
v0x55744d43ef50_0 .var "bit_cnt", 5 0;
v0x55744d43eff0_0 .var "bit_cnt_n", 5 0;
v0x55744d43f090_0 .net "bit_tick", 0 0, L_0x55744d4724e0;  1 drivers
v0x55744d43f130_0 .var "byte_cnt", 31 0;
v0x55744d43f9e0_0 .var "byte_cnt_n", 31 0;
v0x55744d43fa80_0 .net "clk", 0 0, v0x55744d4511b0_0;  alias, 1 drivers
v0x55744d43fb20_0 .net "clk_div", 31 0, L_0x55744d470ba0;  alias, 1 drivers
v0x55744d43fbc0_0 .var "cmd_lanes_eff", 2 0;
v0x55744d43fc60_0 .net "cmd_lanes_sel", 1 0, L_0x55744d46f350;  alias, 1 drivers
v0x55744d43fd00_0 .net "cmd_opcode", 7 0, L_0x55744d4703c0;  alias, 1 drivers
v0x55744d43fda0_0 .net "cpha", 0 0, L_0x55744d470e50;  alias, 1 drivers
v0x55744d43fe40_0 .net "cpol", 0 0, L_0x55744d470460;  alias, 1 drivers
v0x55744d43fee0_0 .net "cs_auto", 0 0, L_0x55744d4701c0;  alias, 1 drivers
v0x55744d43ff80_0 .var "cs_cnt", 7 0;
v0x55744d440020_0 .var "cs_cnt_n", 7 0;
v0x55744d4400c0_0 .net "cs_delay", 1 0, L_0x55744d46f910;  alias, 1 drivers
v0x55744d440160_0 .net "cs_delay_cycles", 7 0, L_0x55744d473610;  1 drivers
v0x55744d440200_0 .var "cs_n", 0 0;
v0x55744d4402a0_0 .var "cs_n_n", 0 0;
v0x55744d440340_0 .var "data_lanes_eff", 2 0;
v0x55744d4403e0_0 .net "data_lanes_sel", 1 0, L_0x55744d46fb90;  alias, 1 drivers
v0x55744d440480_0 .net "dir", 0 0, L_0x55744d470060;  alias, 1 drivers
v0x55744d440520_0 .net "done", 0 0, L_0x55744d473cc0;  alias, 1 drivers
v0x55744d4405c0_0 .var "dummy_cnt", 3 0;
v0x55744d440660_0 .var "dummy_cnt_n", 3 0;
v0x55744d440700_0 .net "dummy_cycles", 3 0, L_0x55744d46ff30;  alias, 1 drivers
v0x55744d4407a0_0 .var "in_bits", 3 0;
v0x55744d440840_0 .net8 "io0", 0 0, p0x7ff2b7fcf028;  1 drivers, strength-aware
v0x55744d4408e0_0 .net8 "io1", 0 0, p0x7ff2b7fcf058;  1 drivers, strength-aware
v0x55744d440980_0 .net8 "io2", 0 0, p0x7ff2b7fcf088;  1 drivers, strength-aware
v0x55744d440a20_0 .net8 "io3", 0 0, p0x7ff2b7fcf0b8;  1 drivers, strength-aware
v0x55744d440ac0_0 .net "io_di", 3 0, L_0x55744d472550;  1 drivers
v0x55744d440b60_0 .var "io_oe", 3 0;
v0x55744d440c00_0 .var "io_oe_n", 3 0;
v0x55744d440ca0_0 .var "is_write_cmd", 0 0;
v0x55744d440d40_0 .var "is_write_cmd_n", 0 0;
v0x55744d440de0_0 .var "lanes", 2 0;
v0x55744d440e80_0 .var "lanes_n", 2 0;
v0x55744d440f20_0 .net "leading_edge", 0 0, L_0x55744d472030;  1 drivers
v0x55744d440fc0_0 .net "len_bytes", 31 0, L_0x55744d470850;  alias, 1 drivers
v0x55744d441060_0 .net "mode_bits", 7 0, L_0x55744d4705b0;  alias, 1 drivers
v0x55744d441100_0 .net "mode_en", 0 0, L_0x55744d46fdb0;  alias, 1 drivers
v0x55744d4411a0_0 .var "out_bits", 3 0;
v0x55744d441240_0 .var "post_hold_write", 0 0;
v0x55744d4412e0_0 .var "post_hold_write_n", 0 0;
v0x55744d441380_0 .net "quad_en", 0 0, L_0x55744d470100;  alias, 1 drivers
v0x55744d441420_0 .var "rd_warmup", 0 0;
v0x55744d4414c0_0 .var "rd_warmup_cnt", 3 0;
v0x55744d441560_0 .var "rd_warmup_cnt_n", 3 0;
v0x55744d441600_0 .var "rd_warmup_n", 0 0;
v0x55744d4416a0_0 .net "resetn", 0 0, v0x55744d452ed0_0;  alias, 1 drivers
v0x55744d441740_0 .var "rx_data_fifo", 31 0;
v0x55744d4417e0_0 .net "rx_full", 0 0, L_0x55744d46a6a0;  alias, 1 drivers
v0x55744d441880_0 .var "rx_wen", 0 0;
v0x55744d441920_0 .net "sample_pulse", 0 0, L_0x55744d472270;  1 drivers
v0x55744d4419c0_0 .net "sclk", 0 0, L_0x55744d471e40;  alias, 1 drivers
v0x55744d441a60_0 .var "sclk_armed", 0 0;
v0x55744d441b00_0 .var "sclk_cnt", 31 0;
v0x55744d441ba0_0 .var "sclk_edge", 0 0;
v0x55744d441c40_0 .var "sclk_en", 0 0;
v0x55744d441ce0_0 .var "sclk_en_n", 0 0;
v0x55744d441d80_0 .var "sclk_q", 0 0;
v0x55744d441e20_0 .var "sclk_q_prev", 0 0;
v0x55744d441ec0_0 .net "shift_pulse", 0 0, L_0x55744d4723b0;  1 drivers
v0x55744d441f60_0 .var "shreg", 31 0;
v0x55744d442000_0 .var "shreg_n", 31 0;
v0x55744d4420a0_0 .net "start", 0 0, L_0x55744d46f7b0;  alias, 1 drivers
v0x55744d442140_0 .var "state", 3 0;
v0x55744d4421e0_0 .var "state_n", 3 0;
v0x55744d442280_0 .net "trailing_edge", 0 0, L_0x55744d472160;  1 drivers
v0x55744d442320_0 .net "tx_data_fifo", 31 0, L_0x55744d470f10;  alias, 1 drivers
v0x55744d4423c0_0 .net "tx_empty", 0 0, L_0x55744d471050;  alias, 1 drivers
v0x55744d442460_0 .net "tx_ren", 0 0, L_0x55744d479cb0;  alias, 1 drivers
v0x55744d442500_0 .net "xip_cont_read", 0 0, L_0x55744d4702d0;  alias, 1 drivers
E_0x55744d3ba380/0 .event edge, v0x55744d442140_0, v0x55744d440de0_0, v0x55744d441f60_0, v0x55744d43ef50_0;
E_0x55744d3ba380/1 .event edge, v0x55744d43f130_0, v0x55744d4405c0_0, v0x55744d440200_0, v0x55744d43ff80_0;
E_0x55744d3ba380/2 .event edge, v0x55744d440ca0_0, v0x55744d441240_0, v0x55744d441420_0, v0x55744d4414c0_0;
E_0x55744d3ba380/3 .event edge, v0x55744d4420a0_0, v0x55744d43fbc0_0, v0x55744d43fd00_0, v0x55744d4400c0_0;
E_0x55744d3ba380/4 .event edge, v0x55744d440480_0, v0x55744d441920_0, v0x55744d43f090_0, v0x55744d43eff0_0;
E_0x55744d3ba380/5 .event edge, v0x55744d43ecd0_0, v0x55744d43ee10_0, v0x55744d43ed70_0, v0x55744d43ec30_0;
E_0x55744d3ba380/6 .event edge, v0x55744d441100_0, v0x55744d440340_0, v0x55744d441060_0, v0x55744d440700_0;
E_0x55744d3ba380/7 .event edge, v0x55744d440fc0_0, v0x55744d440160_0, v0x55744d441ec0_0, v0x55744d442320_0;
E_0x55744d3ba380/8 .event edge, v0x55744d4407a0_0, v0x55744d3ad6a0_0, v0x55744d442000_0, v0x55744d43f9e0_0;
E_0x55744d3ba380/9 .event edge, v0x55744d442500_0, v0x55744d43fee0_0, v0x55744d4423c0_0;
E_0x55744d3ba380 .event/or E_0x55744d3ba380/0, E_0x55744d3ba380/1, E_0x55744d3ba380/2, E_0x55744d3ba380/3, E_0x55744d3ba380/4, E_0x55744d3ba380/5, E_0x55744d3ba380/6, E_0x55744d3ba380/7, E_0x55744d3ba380/8, E_0x55744d3ba380/9;
E_0x55744cf6e420 .event edge, v0x55744d440de0_0, v0x55744d441f60_0, v0x55744d440ac0_0;
E_0x55744d116350/0 .event edge, v0x55744d43fd00_0, v0x55744d441380_0, v0x55744d43fc60_0, v0x55744d43eeb0_0;
E_0x55744d116350/1 .event edge, v0x55744d4403e0_0;
E_0x55744d116350 .event/or E_0x55744d116350/0, E_0x55744d116350/1;
L_0x55744d4712e0 .cmp/eq 2, L_0x55744d46fd10, L_0x7ff2b7f7ee70;
L_0x55744d4719f0 .cmp/eq 2, L_0x55744d46fd10, L_0x7ff2b7f7ef00;
L_0x55744d471b20 .functor MUXZ 6, L_0x7ff2b7f7ef90, L_0x7ff2b7f7ef48, L_0x55744d4719f0, C4<>;
L_0x55744d471cb0 .functor MUXZ 6, L_0x55744d471b20, L_0x7ff2b7f7eeb8, L_0x55744d4712e0, C4<>;
L_0x55744d471e40 .functor MUXZ 1, L_0x55744d470460, v0x55744d441d80_0, v0x55744d441c40_0, C4<>;
L_0x55744d472270 .functor MUXZ 1, L_0x55744d472030, L_0x55744d472160, L_0x55744d470e50, C4<>;
L_0x55744d4723b0 .functor MUXZ 1, L_0x55744d472160, L_0x55744d472030, L_0x55744d470e50, C4<>;
L_0x55744d472550 .concat [ 1 1 1 1], p0x7ff2b7fcf028, p0x7ff2b7fcf058, p0x7ff2b7fcf088, p0x7ff2b7fcf0b8;
L_0x55744d472640 .part v0x55744d440b60_0, 0, 1;
L_0x55744d4726e0 .part v0x55744d4411a0_0, 0, 1;
L_0x55744d472780 .functor MUXZ 1, o0x7ff2b7fce5a8, L_0x55744d4726e0, L_0x55744d472640, C4<>;
L_0x55744d4728c0 .part v0x55744d440b60_0, 1, 1;
L_0x55744d472a20 .part v0x55744d4411a0_0, 1, 1;
L_0x55744d472b10 .functor MUXZ 1, o0x7ff2b7fce638, L_0x55744d472a20, L_0x55744d4728c0, C4<>;
L_0x55744d472ca0 .part v0x55744d440b60_0, 2, 1;
L_0x55744d472d40 .part v0x55744d4411a0_0, 2, 1;
L_0x55744d472e70 .functor MUXZ 1, o0x7ff2b7fce6c8, L_0x55744d472d40, L_0x55744d472ca0, C4<>;
L_0x55744d473000 .part v0x55744d440b60_0, 3, 1;
L_0x55744d4731d0 .part v0x55744d4411a0_0, 3, 1;
L_0x55744d473270 .functor MUXZ 1, o0x7ff2b7fce788, L_0x55744d4731d0, L_0x55744d473000, C4<>;
L_0x55744d473130 .concat [ 2 6 0 0], L_0x55744d46f910, L_0x7ff2b7f7efd8;
L_0x55744d473460 .part L_0x55744d473130, 0, 4;
L_0x55744d473610 .concat [ 4 4 0 0], L_0x7ff2b7f7f020, L_0x55744d473460;
L_0x55744d473750 .cmp/eq 4, v0x55744d442140_0, L_0x7ff2b7f7f068;
L_0x55744d473910 .cmp/eq 8, v0x55744d43ff80_0, L_0x7ff2b7f7f0b0;
L_0x55744d473aa0 .cmp/eq 4, v0x55744d442140_0, L_0x7ff2b7f7f0f8;
L_0x55744d473e10 .reduce/nor L_0x55744d470060;
L_0x55744d473eb0 .cmp/eq 4, v0x55744d442140_0, L_0x7ff2b7f7f140;
L_0x55744d474090 .cmp/eq 6, L_0x55744d471cb0, L_0x7ff2b7f7f188;
L_0x55744d474330 .reduce/nor L_0x55744d46fdb0;
L_0x55744d4745e0 .cmp/eq 4, L_0x55744d46ff30, L_0x7ff2b7f7f1d0;
L_0x55744d474bf0 .cmp/ne 32, L_0x55744d470850, L_0x7ff2b7f7f218;
L_0x55744d474e60 .concat [ 3 3 0 0], v0x55744d440de0_0, L_0x7ff2b7f7f260;
L_0x55744d474f50 .arith/sum 6, v0x55744d43ef50_0, L_0x55744d474e60;
L_0x55744d4751d0 .cmp/ge 6, L_0x55744d474f50, L_0x7ff2b7f7f2a8;
L_0x55744d4753b0 .reduce/nor L_0x55744d471050;
L_0x55744d475710 .cmp/eq 4, v0x55744d442140_0, L_0x7ff2b7f7f2f0;
L_0x55744d475890 .concat [ 3 3 0 0], v0x55744d440de0_0, L_0x7ff2b7f7f338;
L_0x55744d475b10 .arith/sum 6, v0x55744d43ef50_0, L_0x55744d475890;
L_0x55744d475cc0 .cmp/ge 6, L_0x55744d475b10, L_0x55744d471cb0;
L_0x55744d476030 .reduce/nor L_0x55744d46fdb0;
L_0x55744d476220 .cmp/eq 4, L_0x55744d46ff30, L_0x7ff2b7f7f380;
L_0x55744d476660 .cmp/ne 32, L_0x55744d470850, L_0x7ff2b7f7f3c8;
L_0x55744d476810 .reduce/nor L_0x55744d471050;
L_0x55744d4765c0 .cmp/eq 4, v0x55744d442140_0, L_0x7ff2b7f7f410;
L_0x55744d476f90 .concat [ 3 3 0 0], v0x55744d440de0_0, L_0x7ff2b7f7f458;
L_0x55744d4771b0 .arith/sum 6, v0x55744d43ef50_0, L_0x55744d476f90;
L_0x55744d477310 .cmp/ge 6, L_0x55744d4771b0, L_0x7ff2b7f7f4a0;
L_0x55744d477680 .cmp/eq 4, L_0x55744d46ff30, L_0x7ff2b7f7f4e8;
L_0x55744d477950 .cmp/ne 32, L_0x55744d470850, L_0x7ff2b7f7f530;
L_0x55744d477cf0 .reduce/nor L_0x55744d471050;
L_0x55744d478090 .cmp/eq 4, v0x55744d442140_0, L_0x7ff2b7f7f578;
L_0x55744d4784e0 .cmp/eq 4, v0x55744d4405c0_0, L_0x7ff2b7f7f5c0;
L_0x55744d4786e0 .cmp/ne 32, L_0x55744d470850, L_0x7ff2b7f7f608;
L_0x55744d4783f0 .reduce/nor L_0x55744d471050;
L_0x55744d478e80 .cmp/eq 4, v0x55744d442140_0, L_0x7ff2b7f7f650;
L_0x55744d479140 .concat [ 3 3 0 0], v0x55744d440de0_0, L_0x7ff2b7f7f698;
L_0x55744d479270 .arith/sum 6, v0x55744d43ef50_0, L_0x55744d479140;
L_0x55744d4795f0 .cmp/ge 6, L_0x55744d479270, L_0x7ff2b7f7f6e0;
L_0x55744d4797d0 .arith/sum 32, v0x55744d43f130_0, L_0x7ff2b7f7f728;
L_0x55744d479b20 .cmp/gt 32, L_0x55744d470850, L_0x55744d4797d0;
L_0x55744d479dd0 .reduce/nor L_0x55744d471050;
S_0x55744d3a1930 .scope function.vec4.s3, "lane_decode" "lane_decode" 10 63, 10 63 0, S_0x55744d3a10d0;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x55744d3a1930
v0x55744d3b9500_0 .var "sel", 1 0;
TD_top_tb.dut.u_qspi_fsm.lane_decode ;
    %load/vec4 v0x55744d3b9500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v0x55744d441380_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %end;
S_0x55744d387600 .scope function.vec4.s4, "lane_mask" "lane_mask" 10 74, 10 74 0, S_0x55744d3a10d0;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x55744d387600
v0x55744d385480_0 .var "lanes", 2 0;
TD_top_tb.dut.u_qspi_fsm.lane_mask ;
    %load/vec4 v0x55744d385480_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %end;
S_0x55744d3837a0 .scope function.vec4.s8, "rev8" "rev8" 10 185, 10 185 0, S_0x55744d3a10d0;
 .timescale 0 0;
v0x55744d349210_0 .var "b", 7 0;
; Variable rev8 is vec4 return value of scope S_0x55744d3837a0
TD_top_tb.dut.u_qspi_fsm.rev8 ;
    %load/vec4 v0x55744d349210_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55744d349210_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d349210_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d349210_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d349210_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d349210_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d349210_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d349210_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to rev8 (store_vec4_to_lval)
    %end;
S_0x55744d4425a0 .scope module, "u_xip_engine" "xip_engine" 4 486, 11 18 0, S_0x55744d3a4d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "xip_en_i";
    .port_info 3 /INPUT 2 "xip_addr_bytes_i";
    .port_info 4 /INPUT 2 "xip_data_lanes_i";
    .port_info 5 /INPUT 4 "xip_dummy_cycles_i";
    .port_info 6 /INPUT 1 "xip_cont_read_i";
    .port_info 7 /INPUT 1 "xip_mode_en_i";
    .port_info 8 /INPUT 1 "xip_write_en_i";
    .port_info 9 /INPUT 8 "xip_read_op_i";
    .port_info 10 /INPUT 8 "xip_mode_bits_i";
    .port_info 11 /INPUT 8 "xip_write_op_i";
    .port_info 12 /INPUT 3 "clk_div_i";
    .port_info 13 /INPUT 1 "cpol_i";
    .port_info 14 /INPUT 1 "cpha_i";
    .port_info 15 /INPUT 1 "quad_en_i";
    .port_info 16 /INPUT 1 "cs_auto_i";
    .port_info 17 /INPUT 1 "cmd_busy_i";
    .port_info 18 /INPUT 32 "awaddr_i";
    .port_info 19 /INPUT 1 "awvalid_i";
    .port_info 20 /OUTPUT 1 "awready_o";
    .port_info 21 /INPUT 32 "wdata_i";
    .port_info 22 /INPUT 4 "wstrb_i";
    .port_info 23 /INPUT 1 "wvalid_i";
    .port_info 24 /OUTPUT 1 "wready_o";
    .port_info 25 /OUTPUT 2 "bresp_o";
    .port_info 26 /OUTPUT 1 "bvalid_o";
    .port_info 27 /INPUT 1 "bready_i";
    .port_info 28 /INPUT 32 "araddr_i";
    .port_info 29 /INPUT 1 "arvalid_i";
    .port_info 30 /OUTPUT 1 "arready_o";
    .port_info 31 /OUTPUT 32 "rdata_o";
    .port_info 32 /OUTPUT 2 "rresp_o";
    .port_info 33 /OUTPUT 1 "rvalid_o";
    .port_info 34 /INPUT 1 "rready_i";
    .port_info 35 /INPUT 32 "fifo_rx_data_i";
    .port_info 36 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 37 /OUTPUT 1 "start_o";
    .port_info 38 /INPUT 1 "done_i";
    .port_info 39 /INPUT 1 "tx_ren_i";
    .port_info 40 /OUTPUT 32 "tx_data_o";
    .port_info 41 /OUTPUT 1 "tx_empty_o";
    .port_info 42 /OUTPUT 2 "cmd_lanes_o";
    .port_info 43 /OUTPUT 2 "addr_lanes_o";
    .port_info 44 /OUTPUT 2 "data_lanes_o";
    .port_info 45 /OUTPUT 2 "addr_bytes_o";
    .port_info 46 /OUTPUT 1 "mode_en_o";
    .port_info 47 /OUTPUT 4 "dummy_cycles_o";
    .port_info 48 /OUTPUT 1 "dir_o";
    .port_info 49 /OUTPUT 1 "quad_en_o";
    .port_info 50 /OUTPUT 1 "cs_auto_o";
    .port_info 51 /OUTPUT 1 "xip_cont_read_o";
    .port_info 52 /OUTPUT 8 "opcode_o";
    .port_info 53 /OUTPUT 8 "mode_bits_o";
    .port_info 54 /OUTPUT 32 "addr_o";
    .port_info 55 /OUTPUT 32 "len_o";
    .port_info 56 /OUTPUT 32 "clk_div_o";
    .port_info 57 /OUTPUT 1 "cpol_o";
    .port_info 58 /OUTPUT 1 "cpha_o";
    .port_info 59 /OUTPUT 1 "busy_o";
    .port_info 60 /OUTPUT 1 "xip_active_o";
P_0x55744d42e160 .param/l "ADDR_WIDTH" 0 11 19, +C4<00000000000000000000000000100000>;
P_0x55744d42e1a0 .param/l "S_IDLE" 1 11 136, C4<000>;
P_0x55744d42e1e0 .param/l "S_RD_CAP" 1 11 142, C4<110>;
P_0x55744d42e220 .param/l "S_RD_POP" 1 11 138, C4<010>;
P_0x55744d42e260 .param/l "S_RD_RESP" 1 11 139, C4<011>;
P_0x55744d42e2a0 .param/l "S_RD_WAIT" 1 11 137, C4<001>;
P_0x55744d42e2e0 .param/l "S_WR_RESP" 1 11 141, C4<101>;
P_0x55744d42e320 .param/l "S_WR_WAIT" 1 11 140, C4<100>;
L_0x55744d46e4f0 .functor BUFZ 2, v0x55744d444af0_0, C4<00>, C4<00>, C4<00>;
L_0x55744d46e560 .functor BUFZ 2, v0x55744d443330_0, C4<00>, C4<00>, C4<00>;
L_0x55744d46e5d0 .functor BUFZ 1, v0x55744d445270_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46e640 .functor BUFZ 4, v0x55744d444d70_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55744d46e6b0 .functor NOT 1, v0x55744d444f50_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46e720 .functor BUFZ 1, v0x55744d445590_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46e790 .functor BUFZ 1, v0x55744d4449b0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46e850 .functor BUFZ 1, v0x55744d4462b0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46e8c0 .functor BUFZ 8, v0x55744d4453b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55744d46e990 .functor BUFZ 8, v0x55744d445130_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55744d46ea00 .functor BUFZ 32, v0x55744d443510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55744d46eae0 .functor BUFZ 32, v0x55744d4440c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55744d46ebb0 .functor BUFZ 1, v0x55744d4447d0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46ea70 .functor BUFZ 1, v0x55744d4445f0_0, C4<0>, C4<0>, C4<0>;
L_0x55744d46ee30 .functor AND 1, L_0x55744d46ed30, L_0x55744d4663b0, C4<1>, C4<1>;
L_0x55744d46f060 .functor AND 1, L_0x55744d46ee30, L_0x55744d46ef30, C4<1>, C4<1>;
L_0x55744d46f290 .functor AND 1, L_0x55744d46f150, L_0x55744d4663b0, C4<1>, C4<1>;
L_0x55744d46f3f0 .functor AND 1, L_0x55744d46f290, L_0x55744d467960, C4<1>, C4<1>;
L_0x55744d46f580 .functor AND 1, L_0x55744d46f3f0, L_0x55744d46f4b0, C4<1>, C4<1>;
L_0x55744d46f6f0 .functor BUFZ 1, L_0x55744d46f580, C4<0>, C4<0>, C4<0>;
L_0x7ff2b7f7ebe8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55744d442cf0_0 .net/2u *"_ivl_36", 2 0, L_0x7ff2b7f7ebe8;  1 drivers
v0x55744d442d90_0 .net *"_ivl_38", 0 0, L_0x55744d46ed30;  1 drivers
v0x55744d442e30_0 .net *"_ivl_41", 0 0, L_0x55744d46ee30;  1 drivers
v0x55744d442ed0_0 .net *"_ivl_43", 0 0, L_0x55744d46ef30;  1 drivers
L_0x7ff2b7f7ec30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55744d442f70_0 .net/2u *"_ivl_46", 2 0, L_0x7ff2b7f7ec30;  1 drivers
v0x55744d443010_0 .net *"_ivl_48", 0 0, L_0x55744d46f150;  1 drivers
v0x55744d4430b0_0 .net *"_ivl_51", 0 0, L_0x55744d46f290;  1 drivers
v0x55744d443150_0 .net *"_ivl_53", 0 0, L_0x55744d46f3f0;  1 drivers
v0x55744d4431f0_0 .net *"_ivl_55", 0 0, L_0x55744d46f4b0;  1 drivers
v0x55744d443290_0 .net "addr_bytes_o", 1 0, L_0x55744d46e560;  1 drivers
v0x55744d443330_0 .var "addr_bytes_r", 1 0;
L_0x7ff2b7f7eb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55744d4433d0_0 .net "addr_lanes_o", 1 0, L_0x7ff2b7f7eb58;  1 drivers
v0x55744d443470_0 .net "addr_o", 31 0, L_0x55744d46ea00;  1 drivers
v0x55744d443510_0 .var "addr_r", 31 0;
v0x55744d4435b0_0 .net "ar_ready_w", 0 0, L_0x55744d46f060;  1 drivers
v0x55744d443650_0 .net "araddr_i", 31 0, v0x55744d453130_0;  alias, 1 drivers
v0x55744d4436f0_0 .var "arready_o", 0 0;
v0x55744d443790_0 .net "arvalid_i", 0 0, v0x55744d453330_0;  alias, 1 drivers
v0x55744d443830_0 .net "aw_ready_w", 0 0, L_0x55744d46f580;  1 drivers
v0x55744d4438d0_0 .net "awaddr_i", 31 0, o0x7ff2b7fd0228;  alias, 0 drivers
v0x55744d443970_0 .var "awready_o", 0 0;
v0x55744d443a10_0 .net "awvalid_i", 0 0, L_0x7ff2b7f7f800;  alias, 1 drivers
v0x55744d443ab0_0 .net "bready_i", 0 0, L_0x7ff2b7f7f890;  alias, 1 drivers
v0x55744d443b50_0 .var "bresp_o", 1 0;
v0x55744d443bf0_0 .net "busy_o", 0 0, v0x55744d443c90_0;  alias, 1 drivers
v0x55744d443c90_0 .var "busy_r", 0 0;
v0x55744d443d30_0 .var "bvalid_o", 0 0;
v0x55744d443dd0_0 .net "clk", 0 0, v0x55744d4511b0_0;  alias, 1 drivers
v0x55744d443f80_0 .net "clk_div_i", 2 0, L_0x55744d466e20;  alias, 1 drivers
v0x55744d444020_0 .net "clk_div_o", 31 0, L_0x55744d46eae0;  1 drivers
v0x55744d4440c0_0 .var "clk_div_r", 31 0;
v0x55744d444160_0 .net "cmd_busy_i", 0 0, v0x55744d3ab6a0_0;  alias, 1 drivers
L_0x7ff2b7f7eb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55744d444200_0 .net "cmd_lanes_o", 1 0, L_0x7ff2b7f7eb10;  1 drivers
v0x55744d4444b0_0 .net "cpha_i", 0 0, L_0x55744d4664e0;  alias, 1 drivers
v0x55744d444550_0 .net "cpha_o", 0 0, L_0x55744d46ea70;  1 drivers
v0x55744d4445f0_0 .var "cpha_r", 0 0;
v0x55744d444690_0 .net "cpol_i", 0 0, L_0x55744d466620;  alias, 1 drivers
v0x55744d444730_0 .net "cpol_o", 0 0, L_0x55744d46ebb0;  1 drivers
v0x55744d4447d0_0 .var "cpol_r", 0 0;
v0x55744d444870_0 .net "cs_auto_i", 0 0, L_0x55744d466ec0;  alias, 1 drivers
v0x55744d444910_0 .net "cs_auto_o", 0 0, L_0x55744d46e790;  1 drivers
v0x55744d4449b0_0 .var "cs_auto_r", 0 0;
v0x55744d444a50_0 .net "data_lanes_o", 1 0, L_0x55744d46e4f0;  1 drivers
v0x55744d444af0_0 .var "data_lanes_r", 1 0;
v0x55744d444b90_0 .net "dir_o", 0 0, L_0x55744d46e6b0;  1 drivers
v0x55744d444c30_0 .net "done_i", 0 0, L_0x55744d473cc0;  alias, 1 drivers
v0x55744d444cd0_0 .net "dummy_cycles_o", 3 0, L_0x55744d46e640;  1 drivers
v0x55744d444d70_0 .var "dummy_cycles_r", 3 0;
v0x55744d444e10_0 .net "fifo_rx_data_i", 31 0, L_0x55744d46a910;  alias, 1 drivers
v0x55744d444eb0_0 .var "fifo_rx_re_o", 0 0;
v0x55744d444f50_0 .var "is_write_r", 0 0;
L_0x7ff2b7f7eba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55744d444ff0_0 .net "len_o", 31 0, L_0x7ff2b7f7eba0;  1 drivers
v0x55744d445090_0 .net "mode_bits_o", 7 0, L_0x55744d46e990;  1 drivers
v0x55744d445130_0 .var "mode_bits_r", 7 0;
v0x55744d4451d0_0 .net "mode_en_o", 0 0, L_0x55744d46e5d0;  1 drivers
v0x55744d445270_0 .var "mode_en_r", 0 0;
v0x55744d445310_0 .net "opcode_o", 7 0, L_0x55744d46e8c0;  1 drivers
v0x55744d4453b0_0 .var "opcode_r", 7 0;
v0x55744d445450_0 .net "quad_en_i", 0 0, L_0x55744d466580;  alias, 1 drivers
v0x55744d4454f0_0 .net "quad_en_o", 0 0, L_0x55744d46e720;  1 drivers
v0x55744d445590_0 .var "quad_en_r", 0 0;
v0x55744d445630_0 .var "rdata_o", 31 0;
v0x55744d4456d0_0 .net "resetn", 0 0, v0x55744d452ed0_0;  alias, 1 drivers
v0x55744d445770_0 .net "rready_i", 0 0, v0x55744d453530_0;  alias, 1 drivers
v0x55744d445810_0 .var "rresp_o", 1 0;
v0x55744d4458b0_0 .var "rvalid_o", 0 0;
v0x55744d445950_0 .var "start_o", 0 0;
v0x55744d4459f0_0 .var "state", 2 0;
v0x55744d445a90_0 .var "tx_data_o", 31 0;
v0x55744d445b30_0 .var "tx_empty_o", 0 0;
v0x55744d445bd0_0 .net "tx_ren_i", 0 0, L_0x55744d479cb0;  alias, 1 drivers
v0x55744d445c70_0 .net "w_ready_w", 0 0, L_0x55744d46f6f0;  1 drivers
v0x55744d445d10_0 .net "wdata_i", 31 0, o0x7ff2b7fd0a08;  alias, 0 drivers
v0x55744d445db0_0 .var "wdata_r", 31 0;
v0x55744d445e50_0 .var "wready_o", 0 0;
v0x55744d445ef0_0 .net "wstrb_i", 3 0, o0x7ff2b7fd0a98;  alias, 0 drivers
v0x55744d445f90_0 .net "wvalid_i", 0 0, L_0x7ff2b7f7f848;  alias, 1 drivers
v0x55744d446030_0 .var "xip_active_o", 0 0;
v0x55744d4460d0_0 .net "xip_addr_bytes_i", 1 0, L_0x55744d4672c0;  alias, 1 drivers
v0x55744d446170_0 .net "xip_cont_read_i", 0 0, L_0x55744d4675f0;  alias, 1 drivers
v0x55744d446210_0 .net "xip_cont_read_o", 0 0, L_0x55744d46e850;  1 drivers
v0x55744d4462b0_0 .var "xip_cont_read_r", 0 0;
v0x55744d446350_0 .net "xip_data_lanes_i", 1 0, L_0x55744d467360;  alias, 1 drivers
v0x55744d4463f0_0 .net "xip_dummy_cycles_i", 3 0, L_0x55744d467550;  alias, 1 drivers
v0x55744d446490_0 .net "xip_en_i", 0 0, L_0x55744d4663b0;  alias, 1 drivers
v0x55744d446530_0 .net "xip_mode_bits_i", 7 0, L_0x55744d467d90;  alias, 1 drivers
v0x55744d4465d0_0 .net "xip_mode_en_i", 0 0, L_0x55744d4678c0;  alias, 1 drivers
v0x55744d446670_0 .net "xip_read_op_i", 7 0, L_0x55744d467b20;  alias, 1 drivers
v0x55744d446710_0 .net "xip_write_en_i", 0 0, L_0x55744d467960;  alias, 1 drivers
v0x55744d4467b0_0 .net "xip_write_op_i", 7 0, L_0x55744d467bc0;  alias, 1 drivers
L_0x55744d46ed30 .cmp/eq 3, v0x55744d4459f0_0, L_0x7ff2b7f7ebe8;
L_0x55744d46ef30 .reduce/nor v0x55744d3ab6a0_0;
L_0x55744d46f150 .cmp/eq 3, v0x55744d4459f0_0, L_0x7ff2b7f7ec30;
L_0x55744d46f4b0 .reduce/nor v0x55744d3ab6a0_0;
S_0x55744d39e9c0 .scope module, "flash" "qspi_device" 3 127, 12 10 0, S_0x55744d33c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x55744d4490f0 .param/l "ADDR_BITS" 0 12 20, +C4<00000000000000000000000000011000>;
P_0x55744d449130 .param/l "CS_HIGH_MIN_NS" 0 12 55, +C4<00000000000000000000000000000000>;
P_0x55744d449170 .param/l "ERASE_TIME" 0 12 23, +C4<00000000000000000000000001100100>;
P_0x55744d4491b0 .param/l "MEM_SIZE" 0 12 19, +C4<00000000000100000000000000000000>;
P_0x55744d4491f0 .param/l "PAGE_SIZE" 0 12 21, +C4<00000000000000000000000100000000>;
P_0x55744d449230 .param/l "SECTOR_SIZE" 0 12 22, +C4<00000000000000000001000000000000>;
P_0x55744d449270 .param/l "ST_ADDR" 1 12 65, C4<0010>;
P_0x55744d4492b0 .param/l "ST_CMD" 1 12 64, C4<0001>;
P_0x55744d4492f0 .param/l "ST_DATA_READ" 1 12 68, C4<0101>;
P_0x55744d449330 .param/l "ST_DATA_WRITE" 1 12 69, C4<0110>;
P_0x55744d449370 .param/l "ST_DUMMY" 1 12 67, C4<0100>;
P_0x55744d4493b0 .param/l "ST_ERASE" 1 12 70, C4<0111>;
P_0x55744d4493f0 .param/l "ST_IDLE" 1 12 63, C4<0000>;
P_0x55744d449430 .param/l "ST_ID_READ" 1 12 72, C4<1001>;
P_0x55744d449470 .param/l "ST_MODE" 1 12 66, C4<0011>;
P_0x55744d4494b0 .param/l "ST_STATUS" 1 12 71, C4<1000>;
v0x55744d44ee50_0 .net *"_ivl_11", 0 0, L_0x55744d47abe0;  1 drivers
v0x55744d44eef0_0 .net *"_ivl_13", 0 0, L_0x55744d47acd0;  1 drivers
o0x7ff2b7fd2508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55744d44ef90_0 name=_ivl_14
v0x55744d44f030_0 .net *"_ivl_19", 0 0, L_0x55744d47af50;  1 drivers
v0x55744d44f0d0_0 .net *"_ivl_21", 0 0, L_0x55744d47b040;  1 drivers
o0x7ff2b7fd2598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55744d44f170_0 name=_ivl_22
v0x55744d44f210_0 .net *"_ivl_27", 0 0, L_0x55744d47b220;  1 drivers
v0x55744d44f2b0_0 .net *"_ivl_29", 0 0, L_0x55744d47b350;  1 drivers
v0x55744d44f350_0 .net *"_ivl_3", 0 0, L_0x55744d47a960;  1 drivers
o0x7ff2b7fd2658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55744d44f3f0_0 name=_ivl_30
v0x55744d44f490_0 .net *"_ivl_5", 0 0, L_0x55744d47aa00;  1 drivers
o0x7ff2b7fd26b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55744d44f530_0 name=_ivl_6
v0x55744d44f5d0_0 .var "addr_reg", 23 0;
v0x55744d44f670_0 .var "bit_cnt", 31 0;
v0x55744d44f710_0 .var "byte_cnt", 31 0;
v0x55744d44f7b0_0 .var "cmd_reg", 7 0;
v0x55744d44f850_0 .var "continuous_read", 0 0;
v0x55744d44f8f0_0 .var "cs_high_accum_t", 63 0;
v0x55744d44f990_0 .var "cs_high_last_t", 63 0;
v0x55744d44fa30_0 .var "cs_high_start_t", 63 0;
v0x55744d44fad0_0 .var "dummy_cycles", 4 0;
v0x55744d44fb70_0 .var "erase_counter", 31 0;
v0x55744d44fc10_0 .var "id_idx", 1 0;
v0x55744d44fcb0_0 .var "id_reg", 23 0;
v0x55744d44fd90_0 .net "io_di", 3 0, L_0x55744d47a8c0;  1 drivers
v0x55744d44fe70_0 .var "io_do", 3 0;
v0x55744d44ff50_0 .var "io_oe", 3 0;
v0x55744d450030_0 .var "lanes", 3 0;
v0x55744d450110_0 .var "last_cmd_wren", 0 0;
v0x55744d4501d0 .array "memory", 1048575 0, 7 0;
v0x55744d450290_0 .var "mode_bits", 7 0;
v0x55744d450370_0 .var "nxt_addr_reg", 31 0;
v0x55744d450450_0 .var "nxt_bit_cnt", 31 0;
v0x55744d450530_0 .var "nxt_cmd_reg", 7 0;
v0x55744d450610_0 .net "qspi_cs_n", 0 0, L_0x55744d47a630;  alias, 1 drivers
v0x55744d4506b0_0 .net8 "qspi_io0", 0 0, p0x7ff2b7fd2ad8;  1 drivers, strength-aware
v0x55744d450750_0 .net8 "qspi_io1", 0 0, p0x7ff2b7fd2b08;  1 drivers, strength-aware
v0x55744d450810_0 .net8 "qspi_io2", 0 0, p0x7ff2b7fd2b38;  1 drivers, strength-aware
v0x55744d4508d0_0 .net8 "qspi_io3", 0 0, p0x7ff2b7fd2b68;  1 drivers, strength-aware
v0x55744d450990_0 .net "qspi_sclk", 0 0, L_0x55744d47a4f0;  alias, 1 drivers
v0x55744d450a30_0 .var "shift_in", 7 0;
v0x55744d450af0_0 .var "shift_out", 7 0;
v0x55744d450bd0_0 .var "state", 3 0;
v0x55744d450cb0_0 .var "status_reg", 7 0;
v0x55744d450d90_0 .var "wip", 0 0;
E_0x55744d3fc170/0 .event edge, v0x55744d450d90_0, v0x55744d450a30_0, v0x55744d44fd90_0, v0x55744d44f670_0;
E_0x55744d3fc170/1 .event edge, v0x55744d44f5d0_0, v0x55744d450030_0;
E_0x55744d3fc170 .event/or E_0x55744d3fc170/0, E_0x55744d3fc170/1;
E_0x55744d10a600 .event posedge, v0x55744d448970_0, v0x55744d44d9b0_0;
E_0x55744d36e800 .event negedge, v0x55744d448970_0;
E_0x55744d39e550 .event posedge, v0x55744d448970_0;
E_0x55744d3bb0b0 .event posedge, v0x55744d44d9b0_0;
L_0x55744d47a8c0 .concat [ 1 1 1 1], p0x7ff2b7fd2ad8, p0x7ff2b7fd2b08, p0x7ff2b7fd2b38, p0x7ff2b7fd2b68;
L_0x55744d47a960 .part v0x55744d44ff50_0, 0, 1;
L_0x55744d47aa00 .part v0x55744d44fe70_0, 0, 1;
L_0x55744d47aaa0 .functor MUXZ 1, o0x7ff2b7fd26b8, L_0x55744d47aa00, L_0x55744d47a960, C4<>;
L_0x55744d47abe0 .part v0x55744d44ff50_0, 1, 1;
L_0x55744d47acd0 .part v0x55744d44fe70_0, 1, 1;
L_0x55744d47adc0 .functor MUXZ 1, o0x7ff2b7fd2508, L_0x55744d47acd0, L_0x55744d47abe0, C4<>;
L_0x55744d47af50 .part v0x55744d44ff50_0, 2, 1;
L_0x55744d47b040 .part v0x55744d44fe70_0, 2, 1;
L_0x55744d47b0e0 .functor MUXZ 1, o0x7ff2b7fd2598, L_0x55744d47b040, L_0x55744d47af50, C4<>;
L_0x55744d47b220 .part v0x55744d44ff50_0, 3, 1;
L_0x55744d47b350 .part v0x55744d44fe70_0, 3, 1;
L_0x55744d47b4f0 .functor MUXZ 1, o0x7ff2b7fd2658, L_0x55744d47b350, L_0x55744d47b220, C4<>;
S_0x55744d44e7c0 .scope begin, "$unm_blk_214" "$unm_blk_214" 12 84, 12 84 0, S_0x55744d39e9c0;
 .timescale 0 0;
v0x55744d44e950_0 .var/i "i", 31 0;
S_0x55744d44e9f0 .scope begin, "$unm_blk_240" "$unm_blk_240" 12 210, 12 210 0, S_0x55744d39e9c0;
 .timescale 0 0;
v0x55744d44eb80_0 .var/i "j", 31 0;
S_0x55744d44ec20 .scope begin, "$unm_blk_251" "$unm_blk_251" 12 255, 12 255 0, S_0x55744d39e9c0;
 .timescale 0 0;
v0x55744d44edb0_0 .var/i "j", 31 0;
    .scope S_0x55744d36cd60;
T_6 ;
    %wait E_0x55744d43b920;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d3adc40_0, 0, 1;
    %load/vec4 v0x55744d104580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d3adc40_0, 0, 1;
    %jmp T_6.22;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d3adc40_0, 0, 1;
    %jmp T_6.22;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d3adc40_0, 0, 1;
    %jmp T_6.22;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d3adc40_0, 0, 1;
    %jmp T_6.22;
T_6.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d3adc40_0, 0, 1;
    %jmp T_6.22;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d36f890_0, 0, 1;
    %jmp T_6.22;
T_6.22 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55744d36cd60;
T_7 ;
    %wait E_0x55744d43b8e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d3b01d0_0, 0, 1;
    %load/vec4 v0x55744d36efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55744d36f890_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x55744d3adc40_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d3b01d0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55744d3ae9e0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x55744d3ae520_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x55744d374280_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d3b01d0_0, 0, 1;
T_7.4 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55744d36cd60;
T_8 ;
    %wait E_0x55744d100480;
    %load/vec4 v0x55744d3b06b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d370320_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55744d3adba0_0;
    %load/vec4 v0x55744d36f890_0;
    %and;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d370320_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55744d3b0130_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 72, 0, 12;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d370320_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55744d36cd60;
T_9 ;
    %wait E_0x55744d100480;
    %load/vec4 v0x55744d3b06b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d33a990_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55744d10a560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d33a990_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55744d33bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d33a990_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55744d379350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55744d36cd60;
T_10 ;
    %wait E_0x55744d100480;
    %load/vec4 v0x55744d3b06b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d3b35e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3746d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55744d370cf0_0;
    %assign/vec4 v0x55744d3746d0_0, 0;
    %load/vec4 v0x55744d3746d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55744d3b3120_0;
    %assign/vec4 v0x55744d3b35e0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55744d36cd60;
T_11 ;
    %wait E_0x55744d100480;
    %load/vec4 v0x55744d3b06b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d3f7520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d394b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d3393f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d3f42f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55744d36c660_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x55744d36e700_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x55744d39e470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d3bad80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d33a1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d39e720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d031030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d101c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d3fd1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d3fc090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d377b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d3dc4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d04fd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3695d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %fork t_1, S_0x55744d3af6a0;
    %jmp t_0;
    .scope S_0x55744d3af6a0;
t_1 ;
    %load/vec4 v0x55744d3f7520_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %store/vec4 v0x55744d1029d0_0, 0, 32;
    %load/vec4 v0x55744d1029d0_0;
    %load/vec4 v0x55744d10daf0_0;
    %and;
    %load/vec4 v0x55744d3f7520_0;
    %load/vec4 v0x55744d10daf0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x55744d1029d0_0, 0, 32;
    %load/vec4 v0x55744d374280_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55744d1029d0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.4, 9;
    %load/vec4 v0x55744d3f7520_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55744d1029d0_0, 4, 1;
T_11.4 ;
    %load/vec4 v0x55744d1029d0_0;
    %assign/vec4 v0x55744d3f7520_0, 0;
    %end;
    .scope S_0x55744d36cd60;
t_0 %join;
T_11.2 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x55744d3ae9e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_11.8, 8;
    %load/vec4 v0x55744d3ae520_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %load/vec4 v0x55744d394b00_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d394b00_0, 4, 5;
T_11.6 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x55744d3f42f0_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %load/vec4 v0x55744d10cce0_0;
    %and;
    %assign/vec4 v0x55744d3f42f0_0, 0;
T_11.10 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0x55744d36c660_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %load/vec4 v0x55744d10aa80_0;
    %and;
    %assign/vec4 v0x55744d36c660_0, 0;
T_11.12 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0x55744d36e700_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %load/vec4 v0x55744d10d190_0;
    %and;
    %assign/vec4 v0x55744d36e700_0, 0;
T_11.14 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x55744d39e470_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %load/vec4 v0x55744d10ba20_0;
    %and;
    %assign/vec4 v0x55744d39e470_0, 0;
T_11.16 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x55744d3bad80_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %load/vec4 v0x55744d10dfa0_0;
    %and;
    %assign/vec4 v0x55744d3bad80_0, 0;
T_11.18 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %load/vec4 v0x55744d33a1e0_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %load/vec4 v0x55744d10bd40_0;
    %and;
    %assign/vec4 v0x55744d33a1e0_0, 0;
T_11.20 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.22, 8;
    %load/vec4 v0x55744d39e720_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %assign/vec4 v0x55744d39e720_0, 0;
T_11.22 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %load/vec4 v0x55744d031030_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %assign/vec4 v0x55744d031030_0, 0;
T_11.24 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.26, 8;
    %load/vec4 v0x55744d101c60_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %load/vec4 v0x55744d10c9c0_0;
    %and;
    %assign/vec4 v0x55744d101c60_0, 0;
T_11.26 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %load/vec4 v0x55744d3fd1f0_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %load/vec4 v0x55744d10af30_0;
    %and;
    %assign/vec4 v0x55744d3fd1f0_0, 0;
T_11.28 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.30, 8;
    %load/vec4 v0x55744d3fc090_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %assign/vec4 v0x55744d3fc090_0, 0;
T_11.30 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.32, 8;
    %load/vec4 v0x55744d377b70_0;
    %load/vec4 v0x55744d3ae520_0;
    %store/vec4 v0x55744d10dc80_0, 0, 32;
    %store/vec4 v0x55744d10de10_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55744d3afa20;
    %assign/vec4 v0x55744d377b70_0, 0;
T_11.32 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.34, 8;
    %load/vec4 v0x55744d3393f0_0;
    %load/vec4 v0x55744d3ae520_0;
    %inv;
    %and;
    %assign/vec4 v0x55744d3393f0_0, 0;
T_11.34 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.36, 8;
    %load/vec4 v0x55744d3dc4d0_0;
    %load/vec4 v0x55744d3ae520_0;
    %inv;
    %and;
    %assign/vec4 v0x55744d3dc4d0_0, 0;
T_11.36 ;
    %load/vec4 v0x55744d100df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d3393f0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d04fd50_0, 0;
T_11.38 ;
    %load/vec4 v0x55744d35fa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d3393f0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d3695d0_0, 0;
T_11.40 ;
    %load/vec4 v0x55744d3e0140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d3393f0_0, 4, 5;
T_11.42 ;
    %load/vec4 v0x55744d382300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d3393f0_0, 4, 5;
T_11.44 ;
    %load/vec4 v0x55744d3f9dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d3393f0_0, 4, 5;
T_11.46 ;
    %load/vec4 v0x55744d3acfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d3dc4d0_0, 4, 5;
T_11.48 ;
    %load/vec4 v0x55744d3b1440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d3dc4d0_0, 4, 5;
T_11.50 ;
    %load/vec4 v0x55744d36f7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d3dc4d0_0, 4, 5;
T_11.52 ;
    %load/vec4 v0x55744d103ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d3dc4d0_0, 4, 5;
T_11.54 ;
    %load/vec4 v0x55744d36f590_0;
    %load/vec4 v0x55744d104580_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55744d3ae9e0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.56, 8;
    %load/vec4 v0x55744d3ae520_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d04fd50_0, 0;
T_11.58 ;
    %load/vec4 v0x55744d3ae520_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3695d0_0, 0;
T_11.60 ;
T_11.56 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55744d36cd60;
T_12 ;
    %wait E_0x55744cf0a250;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %load/vec4 v0x55744d3adba0_0;
    %load/vec4 v0x55744d36f890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55744d104580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.3 ;
    %load/vec4 v0x55744d3f7520_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x55744d3ad760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d378350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d374280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d36f060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d04fd50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d3695d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.5 ;
    %load/vec4 v0x55744d394b00_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.6 ;
    %load/vec4 v0x55744d3393f0_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.7 ;
    %load/vec4 v0x55744d3f42f0_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.8 ;
    %load/vec4 v0x55744d36c660_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.9 ;
    %load/vec4 v0x55744d36e700_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.10 ;
    %load/vec4 v0x55744d39e470_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.11 ;
    %load/vec4 v0x55744d3bad80_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.12 ;
    %load/vec4 v0x55744d33a1e0_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.13 ;
    %load/vec4 v0x55744d39e720_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.14 ;
    %load/vec4 v0x55744d031030_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.15 ;
    %load/vec4 v0x55744d101c60_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.16 ;
    %load/vec4 v0x55744d3fd1f0_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.17 ;
    %load/vec4 v0x55744d3fc090_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.18 ;
    %load/vec4 v0x55744d377b70_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.19 ;
    %load/vec4 v0x55744d3b35e0_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55744d3ad6a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d378290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d3ad760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d378350_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.21 ;
    %load/vec4 v0x55744d3dc4d0_0;
    %store/vec4 v0x55744d3b0b50_0, 0, 32;
    %jmp T_12.23;
T_12.23 ;
    %pop/vec4 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55744d3a0cf0;
T_13 ;
    %wait E_0x55744d100480;
    %load/vec4 v0x55744d3bd080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d3ba220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d3bcfc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55744d3c1150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d3be120_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55744d3bab50_0;
    %load/vec4 v0x55744d3c03e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55744d3baa70_0;
    %load/vec4 v0x55744d3ba220_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55744d3bf280, 0, 4;
    %load/vec4 v0x55744d3ba220_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55744d3ba220_0, 0;
T_13.2 ;
    %load/vec4 v0x55744d3be1e0_0;
    %load/vec4 v0x55744d3c11f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x55744d3bcfc0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55744d3bf280, 4;
    %assign/vec4 v0x55744d3be120_0, 0;
    %load/vec4 v0x55744d3bcfc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55744d3bcfc0_0, 0;
T_13.4 ;
    %load/vec4 v0x55744d3bab50_0;
    %load/vec4 v0x55744d3c03e0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55744d3be1e0_0;
    %load/vec4 v0x55744d3c11f0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %load/vec4 v0x55744d3c1150_0;
    %assign/vec4 v0x55744d3c1150_0, 0;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x55744d3c1150_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55744d3c1150_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x55744d3c1150_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55744d3c1150_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55744d3a0910;
T_14 ;
    %wait E_0x55744d100480;
    %load/vec4 v0x55744d378fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d36f300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d378ec0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55744d3f82c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d36d080_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55744d36fb90_0;
    %load/vec4 v0x55744d3faf30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55744d36fad0_0;
    %load/vec4 v0x55744d36f300_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55744d39d7e0, 0, 4;
    %load/vec4 v0x55744d36f300_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55744d36f300_0, 0;
T_14.2 ;
    %load/vec4 v0x55744d36d160_0;
    %load/vec4 v0x55744d3f7fa0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x55744d378ec0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55744d39d7e0, 4;
    %assign/vec4 v0x55744d36d080_0, 0;
    %load/vec4 v0x55744d378ec0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55744d378ec0_0, 0;
T_14.4 ;
    %load/vec4 v0x55744d36fb90_0;
    %load/vec4 v0x55744d3faf30_0;
    %nor/r;
    %and;
    %load/vec4 v0x55744d36d160_0;
    %load/vec4 v0x55744d3f7fa0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x55744d3f82c0_0;
    %assign/vec4 v0x55744d3f82c0_0, 0;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x55744d3f82c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55744d3f82c0_0, 0;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x55744d3f82c0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55744d3f82c0_0, 0;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55744d39eda0;
T_15 ;
    %wait E_0x55744d100480;
    %load/vec4 v0x55744d105e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d0a46f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744cffc910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d106660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3ab6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d10c510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55744d431ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55744d43a500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55744cf85d30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55744d098c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d10b570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d094a90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744cf6e7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744cee6530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d106ad0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d10b890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d43abf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d101660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d106250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744cf8fb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d102870_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55744cfa8480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d0505e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d050970_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d0a46f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744cffc910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d106660_0, 0;
    %load/vec4 v0x55744d10c510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3ab6a0_0, 0;
    %load/vec4 v0x55744cfb0f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %load/vec4 v0x55744cfedb20_0;
    %assign/vec4 v0x55744d431ae0_0, 0;
    %load/vec4 v0x55744d393c50_0;
    %assign/vec4 v0x55744d43a500_0, 0;
    %load/vec4 v0x55744cf8fed0_0;
    %assign/vec4 v0x55744cf85d30_0, 0;
    %load/vec4 v0x55744d3bce20_0;
    %assign/vec4 v0x55744d098c00_0, 0;
    %load/vec4 v0x55744d10b700_0;
    %assign/vec4 v0x55744d10b570_0, 0;
    %load/vec4 v0x55744d00f8f0_0;
    %assign/vec4 v0x55744d094a90_0, 0;
    %load/vec4 v0x55744d0946e0_0;
    %assign/vec4 v0x55744cf6e7a0_0, 0;
    %load/vec4 v0x55744cf50000_0;
    %assign/vec4 v0x55744cee6530_0, 0;
    %load/vec4 v0x55744d10c1f0_0;
    %assign/vec4 v0x55744d106ad0_0, 0;
    %load/vec4 v0x55744d10bbb0_0;
    %assign/vec4 v0x55744d10b890_0, 0;
    %load/vec4 v0x55744d0eb1a0_0;
    %assign/vec4 v0x55744d43abf0_0, 0;
    %load/vec4 v0x55744d4329d0_0;
    %assign/vec4 v0x55744d101660_0, 0;
    %load/vec4 v0x55744d10c6a0_0;
    %assign/vec4 v0x55744d106250_0, 0;
    %load/vec4 v0x55744d0a4aa0_0;
    %assign/vec4 v0x55744cf8fb20_0, 0;
    %load/vec4 v0x55744d10b250_0;
    %assign/vec4 v0x55744d102870_0, 0;
    %load/vec4 v0x55744d39d060_0;
    %assign/vec4 v0x55744cfa8480_0, 0;
    %load/vec4 v0x55744d050200_0;
    %assign/vec4 v0x55744d0505e0_0, 0;
    %load/vec4 v0x55744d0a4340_0;
    %assign/vec4 v0x55744d050970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d106660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d0a46f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d3ab6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d10c510_0, 0;
T_15.5 ;
    %jmp T_15.4;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d3ab6a0_0, 0;
    %load/vec4 v0x55744d0a55b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744cffc910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3ab6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d10c510_0, 0;
T_15.7 ;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55744d39fd70;
T_16 ;
    %wait E_0x55744d108290;
    %load/vec4 v0x55744d3452e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55744d344e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d382f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3944c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d38e280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3453a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d388790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d344560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d38e340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d386a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d3b9980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55744d38db90_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55744d38e280_0;
    %assign/vec4 v0x55744d3944c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3453a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d344560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d386a40_0, 0;
    %load/vec4 v0x55744d344e60_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55744d38e340_0, 0;
    %load/vec4 v0x55744d344e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x55744d33e7d0_0;
    %load/vec4 v0x55744d386b00_0;
    %nor/r;
    %and;
    %load/vec4 v0x55744d3449e0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x55744d3bafd0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55744d3b9980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55744d38db90_0, 0;
    %load/vec4 v0x55744d3bafd0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55744d382f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d38e280_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55744d344e60_0, 0;
T_16.7 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x55744d3944c0_0;
    %load/vec4 v0x55744d383030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d38e280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d3453a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55744d344e60_0, 0;
T_16.9 ;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x55744d33e730_0;
    %load/vec4 v0x55744d386b00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %load/vec4 v0x55744d383ea0_0;
    %assign/vec4 v0x55744d388790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d344560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d3453a0_0, 0;
    %load/vec4 v0x55744d38db90_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55744d38db90_0, 0;
    %load/vec4 v0x55744d38db90_0;
    %addi 4, 0, 16;
    %load/vec4 v0x55744d3449e0_0;
    %cmp/u;
    %jmp/0xz  T_16.13, 5;
    %load/vec4 v0x55744d3b9980_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55744d3b9980_0, 0;
    %load/vec4 v0x55744d3b9980_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55744d382f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d38e280_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55744d344e60_0, 0;
    %jmp T_16.14;
T_16.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55744d344e60_0, 0;
T_16.14 ;
T_16.11 ;
    %jmp T_16.6;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d386a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55744d344e60_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55744d3a0530;
T_17 ;
    %wait E_0x55744d108290;
    %load/vec4 v0x55744d355380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55744d354a30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d343d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3438a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d343360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d3540f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3533d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d353490_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55744d3538d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d343420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d356d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d342f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d358870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d343c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55744d33e390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3571f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3552c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d353c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d356cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55744d343360_0;
    %assign/vec4 v0x55744d3438a0_0, 0;
    %load/vec4 v0x55744d353490_0;
    %assign/vec4 v0x55744d3533d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d343420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d356d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d358870_0, 0;
    %load/vec4 v0x55744d354a30_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55744d342f70_0, 0;
    %load/vec4 v0x55744d354a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x55744d354970_0;
    %load/vec4 v0x55744d357150_0;
    %nor/r;
    %and;
    %load/vec4 v0x55744d354530_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %load/vec4 v0x55744d344180_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55744d343c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55744d33e390_0, 0;
    %load/vec4 v0x55744d344180_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55744d343d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d343360_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55744d354a30_0, 0;
T_17.7 ;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0x55744d3438a0_0;
    %load/vec4 v0x55744d3437e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d343360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3571f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d3552c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d356d70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55744d354a30_0, 0;
T_17.9 ;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x55744d3552c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3552c0_0, 0;
    %jmp T_17.12;
T_17.11 ;
    %load/vec4 v0x55744d3571f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.13, 8;
    %load/vec4 v0x55744d3587d0_0;
    %assign/vec4 v0x55744d353c50_0, 0;
    %load/vec4 v0x55744d3587d0_0;
    %assign/vec4 v0x55744d3540f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d353490_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55744d3538d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d3571f0_0, 0;
    %jmp T_17.14;
T_17.13 ;
    %load/vec4 v0x55744d353c50_0;
    %assign/vec4 v0x55744d3540f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d353490_0, 0;
T_17.14 ;
T_17.12 ;
    %load/vec4 v0x55744d3533d0_0;
    %load/vec4 v0x55744d353810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d343420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d356cb0_0, 0;
    %load/vec4 v0x55744d33e390_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55744d33e390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d353490_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55744d354a30_0, 0;
T_17.15 ;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v0x55744d356cb0_0;
    %assign/vec4 v0x55744d343420_0, 0;
    %load/vec4 v0x55744d343030_0;
    %load/vec4 v0x55744d343420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d356cb0_0, 0;
    %load/vec4 v0x55744d33e390_0;
    %load/vec4 v0x55744d354530_0;
    %cmp/u;
    %jmp/0xz  T_17.19, 5;
    %load/vec4 v0x55744d343c60_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55744d343d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d343360_0, 0;
    %load/vec4 v0x55744d343c60_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55744d343c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d3571f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55744d354a30_0, 0;
    %jmp T_17.20;
T_17.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d358870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55744d354a30_0, 0;
T_17.20 ;
T_17.17 ;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55744d3a1d10;
T_18 ;
    %wait E_0x55744d108290;
    %load/vec4 v0x55744d356390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d395ec0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55744d395a70_0;
    %assign/vec4 v0x55744d395ec0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55744d3a1d10;
T_19 ;
    %wait E_0x55744d108290;
    %load/vec4 v0x55744d356390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55744d379cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d395df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d371970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d396870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d395090_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d397030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d3891c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d357e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d375850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d358240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d37cbc0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d395df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d358240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d37cbc0_0, 0;
    %load/vec4 v0x55744d395a70_0;
    %nor/r;
    %load/vec4 v0x55744d396870_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55744d379cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d371970_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55744d379cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55744d379cc0_0, 0;
    %jmp T_19.11;
T_19.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d371970_0, 0;
    %load/vec4 v0x55744d379c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0x55744d394ff0_0;
    %assign/vec4 v0x55744d395090_0, 0;
    %load/vec4 v0x55744d396f70_0;
    %assign/vec4 v0x55744d397030_0, 0;
    %load/vec4 v0x55744d396170_0;
    %assign/vec4 v0x55744d3891c0_0, 0;
    %load/vec4 v0x55744d395b10_0;
    %assign/vec4 v0x55744d357e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d396870_0, 0;
    %load/vec4 v0x55744d396240_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_19.15, 8;
T_19.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_19.15, 8;
 ; End of false expr.
    %blend;
T_19.15;
    %assign/vec4 v0x55744d379cc0_0, 0;
T_19.12 ;
    %jmp T_19.11;
T_19.5 ;
    %load/vec4 v0x55744d357e60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.16, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55744d379cc0_0, 0;
    %jmp T_19.17;
T_19.16 ;
    %load/vec4 v0x55744d37ced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.18, 8;
    %load/vec4 v0x55744d341780_0;
    %assign/vec4 v0x55744d375850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d358240_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55744d379cc0_0, 0;
T_19.18 ;
T_19.17 ;
    %jmp T_19.11;
T_19.6 ;
    %load/vec4 v0x55744d37a3e0_0;
    %load/vec4 v0x55744d356430_0;
    %and;
    %load/vec4 v0x55744d34ce10_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d371970_0, 0;
T_19.20 ;
    %load/vec4 v0x55744d341860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.22, 8;
    %load/vec4 v0x55744d395090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.24, 8;
    %load/vec4 v0x55744d3891c0_0;
    %load/vec4 v0x55744d375850_0;
    %add;
    %assign/vec4 v0x55744d3891c0_0, 0;
T_19.24 ;
    %load/vec4 v0x55744d371970_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55744d357e60_0;
    %load/vec4 v0x55744d375850_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_19.26, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d357e60_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55744d379cc0_0, 0;
    %jmp T_19.27;
T_19.26 ;
    %load/vec4 v0x55744d357e60_0;
    %load/vec4 v0x55744d375850_0;
    %sub;
    %assign/vec4 v0x55744d357e60_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55744d379cc0_0, 0;
T_19.27 ;
T_19.22 ;
    %jmp T_19.11;
T_19.7 ;
    %load/vec4 v0x55744d357e60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.28, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55744d379cc0_0, 0;
    %jmp T_19.29;
T_19.28 ;
    %load/vec4 v0x55744d37a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.30, 8;
    %load/vec4 v0x55744d341780_0;
    %assign/vec4 v0x55744d375850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d37cbc0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55744d379cc0_0, 0;
T_19.30 ;
T_19.29 ;
    %jmp T_19.11;
T_19.8 ;
    %load/vec4 v0x55744d396930_0;
    %load/vec4 v0x55744d3754a0_0;
    %and;
    %load/vec4 v0x55744d375790_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d371970_0, 0;
T_19.32 ;
    %load/vec4 v0x55744d379990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.34, 8;
    %load/vec4 v0x55744d395090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.36, 8;
    %load/vec4 v0x55744d3891c0_0;
    %load/vec4 v0x55744d375850_0;
    %add;
    %assign/vec4 v0x55744d3891c0_0, 0;
T_19.36 ;
    %load/vec4 v0x55744d371970_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55744d357e60_0;
    %load/vec4 v0x55744d375850_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_19.38, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d357e60_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55744d379cc0_0, 0;
    %jmp T_19.39;
T_19.38 ;
    %load/vec4 v0x55744d357e60_0;
    %load/vec4 v0x55744d375850_0;
    %sub;
    %assign/vec4 v0x55744d357e60_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55744d379cc0_0, 0;
T_19.39 ;
T_19.34 ;
    %jmp T_19.11;
T_19.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d395df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d396870_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55744d379cc0_0, 0;
    %jmp T_19.11;
T_19.11 ;
    %pop/vec4 1;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55744d4425a0;
T_20 ;
    %wait E_0x55744d108290;
    %load/vec4 v0x55744d4456d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55744d4459f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d443c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d445950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d444eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d4436f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d443970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d445e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d4458b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d443d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d445630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55744d443b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55744d445810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d445a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d445b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d446030_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d445950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d444eb0_0, 0;
    %load/vec4 v0x55744d4459f0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55744d4458b0_0, 0;
    %load/vec4 v0x55744d4459f0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55744d443d30_0, 0;
    %load/vec4 v0x55744d4435b0_0;
    %assign/vec4 v0x55744d4436f0_0, 0;
    %load/vec4 v0x55744d443830_0;
    %assign/vec4 v0x55744d443970_0, 0;
    %load/vec4 v0x55744d445c70_0;
    %assign/vec4 v0x55744d445e50_0, 0;
    %load/vec4 v0x55744d4459f0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55744d446030_0, 0;
    %load/vec4 v0x55744d4459f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55744d4459f0_0, 0;
    %jmp T_20.10;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d443c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d445b30_0, 0;
    %load/vec4 v0x55744d443790_0;
    %load/vec4 v0x55744d4435b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %load/vec4 v0x55744d443650_0;
    %assign/vec4 v0x55744d443510_0, 0;
    %load/vec4 v0x55744d446670_0;
    %assign/vec4 v0x55744d4453b0_0, 0;
    %load/vec4 v0x55744d446530_0;
    %assign/vec4 v0x55744d445130_0, 0;
    %load/vec4 v0x55744d4460d0_0;
    %assign/vec4 v0x55744d443330_0, 0;
    %load/vec4 v0x55744d446350_0;
    %assign/vec4 v0x55744d444af0_0, 0;
    %load/vec4 v0x55744d4463f0_0;
    %assign/vec4 v0x55744d444d70_0, 0;
    %load/vec4 v0x55744d4465d0_0;
    %assign/vec4 v0x55744d445270_0, 0;
    %load/vec4 v0x55744d446170_0;
    %assign/vec4 v0x55744d4462b0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x55744d443f80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d4440c0_0, 0;
    %load/vec4 v0x55744d444690_0;
    %assign/vec4 v0x55744d4447d0_0, 0;
    %load/vec4 v0x55744d4444b0_0;
    %assign/vec4 v0x55744d4445f0_0, 0;
    %load/vec4 v0x55744d445450_0;
    %assign/vec4 v0x55744d445590_0, 0;
    %load/vec4 v0x55744d444870_0;
    %assign/vec4 v0x55744d4449b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d444f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d443c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d445950_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55744d4459f0_0, 0;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v0x55744d443a10_0;
    %load/vec4 v0x55744d445f90_0;
    %and;
    %load/vec4 v0x55744d443830_0;
    %and;
    %load/vec4 v0x55744d445c70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %load/vec4 v0x55744d4438d0_0;
    %assign/vec4 v0x55744d443510_0, 0;
    %load/vec4 v0x55744d445d10_0;
    %assign/vec4 v0x55744d445db0_0, 0;
    %load/vec4 v0x55744d4467b0_0;
    %assign/vec4 v0x55744d4453b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d445130_0, 0;
    %load/vec4 v0x55744d4460d0_0;
    %assign/vec4 v0x55744d443330_0, 0;
    %load/vec4 v0x55744d446350_0;
    %assign/vec4 v0x55744d444af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d444d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d445270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d4462b0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x55744d443f80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d4440c0_0, 0;
    %load/vec4 v0x55744d444690_0;
    %assign/vec4 v0x55744d4447d0_0, 0;
    %load/vec4 v0x55744d4444b0_0;
    %assign/vec4 v0x55744d4445f0_0, 0;
    %load/vec4 v0x55744d445450_0;
    %assign/vec4 v0x55744d445590_0, 0;
    %load/vec4 v0x55744d444870_0;
    %assign/vec4 v0x55744d4449b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d444f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d443c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d445950_0, 0;
    %load/vec4 v0x55744d445d10_0;
    %assign/vec4 v0x55744d445a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d445b30_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55744d4459f0_0, 0;
T_20.13 ;
T_20.12 ;
    %jmp T_20.10;
T_20.3 ;
    %load/vec4 v0x55744d444c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55744d4459f0_0, 0;
T_20.15 ;
    %jmp T_20.10;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d444eb0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55744d4459f0_0, 0;
    %jmp T_20.10;
T_20.5 ;
    %load/vec4 v0x55744d444e10_0;
    %assign/vec4 v0x55744d445630_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55744d4459f0_0, 0;
    %jmp T_20.10;
T_20.6 ;
    %load/vec4 v0x55744d4458b0_0;
    %load/vec4 v0x55744d445770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d443c90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55744d4459f0_0, 0;
T_20.17 ;
    %jmp T_20.10;
T_20.7 ;
    %load/vec4 v0x55744d445bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d445b30_0, 0;
T_20.19 ;
    %load/vec4 v0x55744d444c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.21, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55744d443b50_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55744d4459f0_0, 0;
T_20.21 ;
    %jmp T_20.10;
T_20.8 ;
    %load/vec4 v0x55744d443d30_0;
    %load/vec4 v0x55744d443ab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d443c90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55744d4459f0_0, 0;
T_20.23 ;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55744d3a10d0;
T_21 ;
    %wait E_0x55744d116350;
    %load/vec4 v0x55744d43fd00_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %load/vec4 v0x55744d43fc60_0;
    %store/vec4 v0x55744d3b9500_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x55744d3a1930;
    %store/vec4 v0x55744d43fbc0_0, 0, 3;
    %load/vec4 v0x55744d43eeb0_0;
    %store/vec4 v0x55744d3b9500_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x55744d3a1930;
    %store/vec4 v0x55744d43ee10_0, 0, 3;
    %load/vec4 v0x55744d4403e0_0;
    %store/vec4 v0x55744d3b9500_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x55744d3a1930;
    %store/vec4 v0x55744d440340_0, 0, 3;
    %jmp T_21.5;
T_21.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55744d43fbc0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55744d43ee10_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55744d440340_0, 0, 3;
    %jmp T_21.5;
T_21.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55744d43fbc0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55744d43ee10_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55744d440340_0, 0, 3;
    %jmp T_21.5;
T_21.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55744d43fbc0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55744d43ee10_0, 0, 3;
    %load/vec4 v0x55744d441380_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_21.7, 8;
T_21.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_21.7, 8;
 ; End of false expr.
    %blend;
T_21.7;
    %store/vec4 v0x55744d440340_0, 0, 3;
    %jmp T_21.5;
T_21.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55744d43fbc0_0, 0, 3;
    %load/vec4 v0x55744d441380_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_21.9, 8;
T_21.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_21.9, 8;
 ; End of false expr.
    %blend;
T_21.9;
    %store/vec4 v0x55744d43ee10_0, 0, 3;
    %load/vec4 v0x55744d441380_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_21.11, 8;
T_21.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_21.11, 8;
 ; End of false expr.
    %blend;
T_21.11;
    %store/vec4 v0x55744d440340_0, 0, 3;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55744d3a10d0;
T_22 ;
    %wait E_0x55744d100480;
    %load/vec4 v0x55744d4416a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d441b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d441d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d441e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d441ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d441a60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d441ba0_0, 0;
    %load/vec4 v0x55744d441c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d441b00_0, 0;
    %load/vec4 v0x55744d43fe40_0;
    %assign/vec4 v0x55744d441d80_0, 0;
    %load/vec4 v0x55744d43fe40_0;
    %assign/vec4 v0x55744d441e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d441a60_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55744d441a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d441a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d441b00_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x55744d43fb20_0;
    %load/vec4 v0x55744d441b00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d441b00_0, 0;
    %load/vec4 v0x55744d441d80_0;
    %assign/vec4 v0x55744d441e20_0, 0;
    %load/vec4 v0x55744d441d80_0;
    %inv;
    %assign/vec4 v0x55744d441d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d441ba0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x55744d441b00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55744d441b00_0, 0;
T_22.7 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55744d3a10d0;
T_23 ;
    %wait E_0x55744cf6e420;
    %load/vec4 v0x55744d440de0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d4411a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d4407a0_0, 0, 4;
    %jmp T_23.4;
T_23.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55744d441f60_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55744d4411a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55744d440ac0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55744d4407a0_0, 0, 4;
    %jmp T_23.4;
T_23.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55744d441f60_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d441f60_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55744d4411a0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55744d440ac0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55744d4407a0_0, 0, 4;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v0x55744d441f60_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x55744d4411a0_0, 0, 4;
    %load/vec4 v0x55744d440ac0_0;
    %store/vec4 v0x55744d4407a0_0, 0, 4;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55744d3a10d0;
T_24 ;
    %wait E_0x55744d100480;
    %load/vec4 v0x55744d4416a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d442140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d440200_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55744d440de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d441f60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55744d43ef50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d43f130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d4405c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d440b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d441c40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d43ff80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d441420_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d4414c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d440ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d441240_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55744d4421e0_0;
    %assign/vec4 v0x55744d442140_0, 0;
    %load/vec4 v0x55744d4402a0_0;
    %assign/vec4 v0x55744d440200_0, 0;
    %load/vec4 v0x55744d440e80_0;
    %assign/vec4 v0x55744d440de0_0, 0;
    %load/vec4 v0x55744d442000_0;
    %assign/vec4 v0x55744d441f60_0, 0;
    %load/vec4 v0x55744d43eff0_0;
    %assign/vec4 v0x55744d43ef50_0, 0;
    %load/vec4 v0x55744d43f9e0_0;
    %assign/vec4 v0x55744d43f130_0, 0;
    %load/vec4 v0x55744d440660_0;
    %assign/vec4 v0x55744d4405c0_0, 0;
    %load/vec4 v0x55744d440c00_0;
    %assign/vec4 v0x55744d440b60_0, 0;
    %load/vec4 v0x55744d441ce0_0;
    %assign/vec4 v0x55744d441c40_0, 0;
    %load/vec4 v0x55744d440020_0;
    %assign/vec4 v0x55744d43ff80_0, 0;
    %load/vec4 v0x55744d441600_0;
    %assign/vec4 v0x55744d441420_0, 0;
    %load/vec4 v0x55744d441560_0;
    %assign/vec4 v0x55744d4414c0_0, 0;
    %load/vec4 v0x55744d440d40_0;
    %assign/vec4 v0x55744d440ca0_0, 0;
    %load/vec4 v0x55744d4412e0_0;
    %assign/vec4 v0x55744d441240_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55744d3a10d0;
T_25 ;
    %wait E_0x55744d3ba380;
    %load/vec4 v0x55744d442140_0;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d440de0_0;
    %store/vec4 v0x55744d440e80_0, 0, 3;
    %load/vec4 v0x55744d441f60_0;
    %store/vec4 v0x55744d442000_0, 0, 32;
    %load/vec4 v0x55744d43ef50_0;
    %store/vec4 v0x55744d43eff0_0, 0, 6;
    %load/vec4 v0x55744d43f130_0;
    %store/vec4 v0x55744d43f9e0_0, 0, 32;
    %load/vec4 v0x55744d4405c0_0;
    %store/vec4 v0x55744d440660_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d441ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d441880_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d441740_0, 0, 32;
    %load/vec4 v0x55744d440200_0;
    %store/vec4 v0x55744d4402a0_0, 0, 1;
    %load/vec4 v0x55744d43ff80_0;
    %store/vec4 v0x55744d440020_0, 0, 8;
    %load/vec4 v0x55744d440ca0_0;
    %store/vec4 v0x55744d440d40_0, 0, 1;
    %load/vec4 v0x55744d441240_0;
    %store/vec4 v0x55744d4412e0_0, 0, 1;
    %load/vec4 v0x55744d441420_0;
    %store/vec4 v0x55744d441600_0, 0, 1;
    %load/vec4 v0x55744d4414c0_0;
    %store/vec4 v0x55744d441560_0, 0, 4;
    %load/vec4 v0x55744d442140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %jmp T_25.13;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d4402a0_0, 0, 1;
    %load/vec4 v0x55744d4420a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d43fbc0_0;
    %store/vec4 v0x55744d440e80_0, 0, 3;
    %load/vec4 v0x55744d43fd00_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55744d442000_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55744d43eff0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55744d4400c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55744d440020_0, 0, 8;
    %load/vec4 v0x55744d440480_0;
    %inv;
    %store/vec4 v0x55744d440d40_0, 0, 1;
    %load/vec4 v0x55744d440480_0;
    %inv;
    %load/vec4 v0x55744d43fd00_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55744d43fd00_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55744d43fd00_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55744d43fd00_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55744d43fd00_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55744d43fd00_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55744d43fd00_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x55744d4412e0_0, 0, 1;
T_25.14 ;
    %jmp T_25.13;
T_25.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d4402a0_0, 0, 1;
    %load/vec4 v0x55744d43ff80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.16, 4;
    %load/vec4 v0x55744d43ff80_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55744d440020_0, 0, 8;
    %jmp T_25.17;
T_25.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
T_25.17 ;
    %jmp T_25.13;
T_25.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d441ce0_0, 0, 1;
    %load/vec4 v0x55744d440de0_0;
    %store/vec4 v0x55744d385480_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55744d387600;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %load/vec4 v0x55744d441920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %load/vec4 v0x55744d441f60_0;
    %ix/getv 4, v0x55744d440de0_0;
    %shiftl 4;
    %store/vec4 v0x55744d442000_0, 0, 32;
T_25.18 ;
    %load/vec4 v0x55744d43f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.20, 8;
    %load/vec4 v0x55744d43ef50_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55744d440de0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55744d43eff0_0, 0, 6;
    %load/vec4 v0x55744d43eff0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55744d43eff0_0, 0, 6;
    %load/vec4 v0x55744d43ecd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d43ee10_0;
    %store/vec4 v0x55744d440e80_0, 0, 3;
    %load/vec4 v0x55744d43ed70_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_25.26, 8;
    %load/vec4 v0x55744d43ec30_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_25.27, 8;
T_25.26 ; End of true expr.
    %load/vec4 v0x55744d43ed70_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_25.28, 9;
    %load/vec4 v0x55744d43ec30_0;
    %jmp/1 T_25.29, 9;
T_25.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_25.29, 9;
 ; End of false expr.
    %blend;
T_25.29;
    %jmp/0 T_25.27, 8;
 ; End of false expr.
    %blend;
T_25.27;
    %store/vec4 v0x55744d442000_0, 0, 32;
    %jmp T_25.25;
T_25.24 ;
    %load/vec4 v0x55744d441100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d440e80_0, 0, 3;
    %load/vec4 v0x55744d441060_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55744d442000_0, 0, 32;
    %jmp T_25.31;
T_25.30 ;
    %load/vec4 v0x55744d440700_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d440e80_0, 0, 3;
    %load/vec4 v0x55744d440700_0;
    %store/vec4 v0x55744d440660_0, 0, 4;
    %jmp T_25.33;
T_25.32 ;
    %load/vec4 v0x55744d440fc0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.34, 4;
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d440e80_0, 0, 3;
    %load/vec4 v0x55744d440480_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.37, 8;
T_25.36 ; End of true expr.
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d385480_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55744d387600;
    %jmp/0 T_25.37, 8;
 ; End of false expr.
    %blend;
T_25.37;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d43f9e0_0, 0, 32;
    %load/vec4 v0x55744d440480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d441600_0, 0, 1;
    %jmp T_25.39;
T_25.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
T_25.39 ;
    %jmp T_25.35;
T_25.34 ;
    %load/vec4 v0x55744d43fd00_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d43fd00_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d43fd00_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d43fd00_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_25.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %jmp T_25.41;
T_25.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d440160_0;
    %load/vec4 v0x55744d441240_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.42, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.43, 8;
T_25.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.43, 8;
 ; End of false expr.
    %blend;
T_25.43;
    %add;
    %store/vec4 v0x55744d440020_0, 0, 8;
T_25.41 ;
T_25.35 ;
T_25.33 ;
T_25.31 ;
T_25.25 ;
T_25.22 ;
T_25.20 ;
    %jmp T_25.13;
T_25.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d441ce0_0, 0, 1;
    %load/vec4 v0x55744d440de0_0;
    %store/vec4 v0x55744d385480_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55744d387600;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %load/vec4 v0x55744d441ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.44, 8;
    %load/vec4 v0x55744d441f60_0;
    %ix/getv 4, v0x55744d440de0_0;
    %shiftl 4;
    %store/vec4 v0x55744d442000_0, 0, 32;
T_25.44 ;
    %load/vec4 v0x55744d43f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.46, 8;
    %load/vec4 v0x55744d43ef50_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55744d440de0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55744d43eff0_0, 0, 6;
    %load/vec4 v0x55744d43ecd0_0;
    %load/vec4 v0x55744d43eff0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55744d43eff0_0, 0, 6;
    %load/vec4 v0x55744d441100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d440e80_0, 0, 3;
    %load/vec4 v0x55744d441060_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55744d442000_0, 0, 32;
    %jmp T_25.51;
T_25.50 ;
    %load/vec4 v0x55744d440700_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d440e80_0, 0, 3;
    %load/vec4 v0x55744d440700_0;
    %store/vec4 v0x55744d440660_0, 0, 4;
    %jmp T_25.53;
T_25.52 ;
    %load/vec4 v0x55744d440fc0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.54, 4;
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d440e80_0, 0, 3;
    %load/vec4 v0x55744d440480_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.57, 8;
T_25.56 ; End of true expr.
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d385480_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55744d387600;
    %jmp/0 T_25.57, 8;
 ; End of false expr.
    %blend;
T_25.57;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d43f9e0_0, 0, 32;
    %load/vec4 v0x55744d440480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d441600_0, 0, 1;
    %jmp T_25.59;
T_25.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
T_25.59 ;
    %jmp T_25.55;
T_25.54 ;
    %load/vec4 v0x55744d43fd00_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d43fd00_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_25.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %jmp T_25.61;
T_25.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d440160_0;
    %load/vec4 v0x55744d441240_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.62, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.63, 8;
T_25.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.63, 8;
 ; End of false expr.
    %blend;
T_25.63;
    %add;
    %store/vec4 v0x55744d440020_0, 0, 8;
T_25.61 ;
T_25.55 ;
T_25.53 ;
T_25.51 ;
T_25.48 ;
T_25.46 ;
    %jmp T_25.13;
T_25.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d441ce0_0, 0, 1;
    %load/vec4 v0x55744d440de0_0;
    %store/vec4 v0x55744d385480_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55744d387600;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %load/vec4 v0x55744d441ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.64, 8;
    %load/vec4 v0x55744d441f60_0;
    %ix/getv 4, v0x55744d440de0_0;
    %shiftl 4;
    %store/vec4 v0x55744d442000_0, 0, 32;
T_25.64 ;
    %load/vec4 v0x55744d43f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.66, 8;
    %load/vec4 v0x55744d43ef50_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55744d440de0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55744d43eff0_0, 0, 6;
    %load/vec4 v0x55744d43eff0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55744d43eff0_0, 0, 6;
    %load/vec4 v0x55744d440700_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d440e80_0, 0, 3;
    %load/vec4 v0x55744d440700_0;
    %store/vec4 v0x55744d440660_0, 0, 4;
    %jmp T_25.71;
T_25.70 ;
    %load/vec4 v0x55744d440fc0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.72, 4;
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d440e80_0, 0, 3;
    %load/vec4 v0x55744d440480_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.75, 8;
T_25.74 ; End of true expr.
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d385480_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55744d387600;
    %jmp/0 T_25.75, 8;
 ; End of false expr.
    %blend;
T_25.75;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d43f9e0_0, 0, 32;
    %load/vec4 v0x55744d440480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d441600_0, 0, 1;
    %jmp T_25.77;
T_25.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
T_25.77 ;
    %jmp T_25.73;
T_25.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d440160_0;
    %load/vec4 v0x55744d441240_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.78, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.79, 8;
T_25.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.79, 8;
 ; End of false expr.
    %blend;
T_25.79;
    %add;
    %store/vec4 v0x55744d440020_0, 0, 8;
T_25.73 ;
T_25.71 ;
T_25.68 ;
T_25.66 ;
    %jmp T_25.13;
T_25.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d441ce0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %load/vec4 v0x55744d43fd00_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_25.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55744d441560_0, 0, 4;
    %jmp T_25.81;
T_25.80 ;
    %load/vec4 v0x55744d43fd00_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_25.82, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55744d441560_0, 0, 4;
    %jmp T_25.83;
T_25.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d441560_0, 0, 4;
T_25.83 ;
T_25.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %jmp T_25.13;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d441ce0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %load/vec4 v0x55744d43f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.84, 8;
    %load/vec4 v0x55744d4405c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.86, 4;
    %load/vec4 v0x55744d4405c0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55744d440660_0, 0, 4;
T_25.86 ;
    %load/vec4 v0x55744d4405c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.88, 4;
    %load/vec4 v0x55744d440fc0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d440e80_0, 0, 3;
    %load/vec4 v0x55744d440480_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_25.93, 8;
T_25.92 ; End of true expr.
    %load/vec4 v0x55744d442320_0;
    %jmp/0 T_25.93, 8;
 ; End of false expr.
    %blend;
T_25.93;
    %store/vec4 v0x55744d442000_0, 0, 32;
    %load/vec4 v0x55744d440480_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.95, 8;
T_25.94 ; End of true expr.
    %load/vec4 v0x55744d440340_0;
    %store/vec4 v0x55744d385480_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55744d387600;
    %jmp/0 T_25.95, 8;
 ; End of false expr.
    %blend;
T_25.95;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d43f9e0_0, 0, 32;
    %load/vec4 v0x55744d440480_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.97, 8;
T_25.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.97, 8;
 ; End of false expr.
    %blend;
T_25.97;
    %store/vec4 v0x55744d441600_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d441560_0, 0, 4;
    %jmp T_25.91;
T_25.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55744d4400c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d441240_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.98, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.99, 8;
T_25.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.99, 8;
 ; End of false expr.
    %blend;
T_25.99;
    %add;
    %store/vec4 v0x55744d440020_0, 0, 8;
T_25.91 ;
T_25.88 ;
T_25.84 ;
    %jmp T_25.13;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d441ce0_0, 0, 1;
    %load/vec4 v0x55744d440480_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.101, 8;
T_25.100 ; End of true expr.
    %load/vec4 v0x55744d440de0_0;
    %store/vec4 v0x55744d385480_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55744d387600;
    %jmp/0 T_25.101, 8;
 ; End of false expr.
    %blend;
T_25.101;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %load/vec4 v0x55744d440480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.102, 8;
    %load/vec4 v0x55744d4414c0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55744d441420_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.104, 8;
    %load/vec4 v0x55744d441920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.106, 8;
    %load/vec4 v0x55744d440de0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.109, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.110, 6;
    %load/vec4 v0x55744d441f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55744d442000_0, 0, 32;
    %jmp T_25.112;
T_25.108 ;
    %load/vec4 v0x55744d441f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55744d4407a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55744d442000_0, 0, 32;
    %jmp T_25.112;
T_25.109 ;
    %load/vec4 v0x55744d441f60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x55744d4407a0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55744d442000_0, 0, 32;
    %jmp T_25.112;
T_25.110 ;
    %load/vec4 v0x55744d441f60_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x55744d4407a0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55744d442000_0, 0, 32;
    %jmp T_25.112;
T_25.112 ;
    %pop/vec4 1;
T_25.106 ;
T_25.104 ;
    %load/vec4 v0x55744d43f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.113, 8;
    %load/vec4 v0x55744d4414c0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_25.115, 4;
    %load/vec4 v0x55744d4414c0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55744d441560_0, 0, 4;
    %jmp T_25.116;
T_25.115 ;
    %load/vec4 v0x55744d441420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.117, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d441600_0, 0, 1;
    %jmp T_25.118;
T_25.117 ;
    %load/vec4 v0x55744d43ef50_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55744d440de0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55744d43eff0_0, 0, 6;
    %load/vec4 v0x55744d43eff0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.119, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55744d43eff0_0, 0, 6;
    %load/vec4 v0x55744d43f130_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55744d43f9e0_0, 0, 32;
    %load/vec4 v0x55744d4417e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.121, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d441880_0, 0, 1;
    %load/vec4 v0x55744d43fd00_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_25.123, 4;
    %load/vec4 v0x55744d442000_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55744d349210_0, 0, 8;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.rev8, S_0x55744d3837a0;
    %load/vec4 v0x55744d442000_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55744d349210_0, 0, 8;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.rev8, S_0x55744d3837a0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d442000_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55744d349210_0, 0, 8;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.rev8, S_0x55744d3837a0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d442000_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55744d349210_0, 0, 8;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.rev8, S_0x55744d3837a0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55744d441740_0, 0, 32;
    %jmp T_25.124;
T_25.123 ;
    %load/vec4 v0x55744d442000_0;
    %store/vec4 v0x55744d441740_0, 0, 32;
T_25.124 ;
T_25.121 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d442000_0, 0, 32;
T_25.119 ;
    %load/vec4 v0x55744d440fc0_0;
    %load/vec4 v0x55744d43f9e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.125, 5;
    %load/vec4 v0x55744d442500_0;
    %load/vec4 v0x55744d43fee0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.127, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %jmp T_25.128;
T_25.127 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55744d4400c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d441240_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.129, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.130, 8;
T_25.129 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.130, 8;
 ; End of false expr.
    %blend;
T_25.130;
    %add;
    %store/vec4 v0x55744d440020_0, 0, 8;
T_25.128 ;
T_25.125 ;
T_25.118 ;
T_25.116 ;
T_25.113 ;
    %jmp T_25.103;
T_25.102 ;
    %load/vec4 v0x55744d441ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.131, 8;
    %load/vec4 v0x55744d441f60_0;
    %ix/getv 4, v0x55744d440de0_0;
    %shiftl 4;
    %store/vec4 v0x55744d442000_0, 0, 32;
T_25.131 ;
    %load/vec4 v0x55744d43f090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.133, 8;
    %load/vec4 v0x55744d43ef50_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55744d440de0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55744d43eff0_0, 0, 6;
    %load/vec4 v0x55744d43eff0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.135, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55744d43eff0_0, 0, 6;
    %load/vec4 v0x55744d43f130_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55744d43f9e0_0, 0, 32;
    %load/vec4 v0x55744d43f130_0;
    %addi 4, 0, 32;
    %load/vec4 v0x55744d440fc0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55744d4423c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.137, 8;
    %load/vec4 v0x55744d442320_0;
    %store/vec4 v0x55744d442000_0, 0, 32;
    %jmp T_25.138;
T_25.137 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d442000_0, 0, 32;
T_25.138 ;
T_25.135 ;
    %load/vec4 v0x55744d440fc0_0;
    %load/vec4 v0x55744d43f9e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.139, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55744d4400c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d441240_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.141, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.142, 8;
T_25.141 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.142, 8;
 ; End of false expr.
    %blend;
T_25.142;
    %add;
    %store/vec4 v0x55744d440020_0, 0, 8;
T_25.139 ;
T_25.133 ;
T_25.103 ;
    %jmp T_25.13;
T_25.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d441ce0_0, 0, 1;
    %load/vec4 v0x55744d440de0_0;
    %store/vec4 v0x55744d385480_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55744d387600;
    %store/vec4 v0x55744d440c00_0, 0, 4;
    %load/vec4 v0x55744d442320_0;
    %store/vec4 v0x55744d442000_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %jmp T_25.13;
T_25.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d4402a0_0, 0, 1;
    %load/vec4 v0x55744d43fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.143, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %load/vec4 v0x55744d4400c0_0;
    %pad/u 8;
    %store/vec4 v0x55744d440020_0, 0, 8;
T_25.143 ;
    %jmp T_25.13;
T_25.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d4402a0_0, 0, 1;
    %load/vec4 v0x55744d43ff80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.145, 4;
    %load/vec4 v0x55744d43ff80_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55744d440020_0, 0, 8;
    %jmp T_25.146;
T_25.145 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
T_25.146 ;
    %jmp T_25.13;
T_25.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d4402a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d441ce0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55744d4421e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55744d4400c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55744d441240_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.147, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.148, 8;
T_25.147 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.148, 8;
 ; End of false expr.
    %blend;
T_25.148;
    %add;
    %store/vec4 v0x55744d440020_0, 0, 8;
    %jmp T_25.13;
T_25.13 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55744d39e9c0;
T_26 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55744d450cb0_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x55744d44fcb0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55744d44f7b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55744d450530_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55744d44f5d0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55744d450290_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55744d450a30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55744d450af0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d450030_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55744d44fad0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d44f850_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55744d44fa30_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55744d44f990_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55744d44f8f0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d450110_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d450bd0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55744d44fc10_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d44f670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d450450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d450370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d44f710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d450d90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d44fb70_0, 0, 32;
    %end;
    .thread T_26, $init;
    .scope S_0x55744d39e9c0;
T_27 ;
    %fork t_3, S_0x55744d44e7c0;
    %jmp t_2;
    .scope S_0x55744d44e7c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d44e950_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x55744d44e950_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_27.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55744d44e950_0;
    %store/vec4a v0x55744d4501d0, 4, 0;
    %load/vec4 v0x55744d44e950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55744d44e950_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d450d90_0, 0, 1;
    %end;
    .scope S_0x55744d39e9c0;
t_2 %join;
    %end;
    .thread T_27;
    .scope S_0x55744d39e9c0;
T_28 ;
    %wait E_0x55744d3bb0b0;
    %load/vec4 v0x55744d450d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x55744d44fb70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55744d44fb70_0, 0;
    %load/vec4 v0x55744d44fb70_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d450d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d44fb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d450cb0_0, 4, 5;
T_28.2 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55744d39e9c0;
T_29 ;
    %wait E_0x55744d39e550;
    %vpi_func 12 106 "$time" 64 {0 0 0};
    %assign/vec4 v0x55744d44fa30_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55744d39e9c0;
T_30 ;
    %wait E_0x55744d36e800;
    %vpi_func 12 109 "$time" 64 {0 0 0};
    %load/vec4 v0x55744d44fa30_0;
    %sub;
    %assign/vec4 v0x55744d44f990_0, 0;
    %load/vec4 v0x55744d450110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x55744d44f8f0_0;
    %vpi_func 12 111 "$time" 64 {0 0 0};
    %load/vec4 v0x55744d44fa30_0;
    %sub;
    %add;
    %assign/vec4 v0x55744d44f8f0_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55744d39e9c0;
T_31 ;
    %wait E_0x55744d10a600;
    %load/vec4 v0x55744d450610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d44f850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55744d450bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %jmp T_31.12;
T_31.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55744d450030_0, 0;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d450a30_0, 0;
    %jmp T_31.12;
T_31.3 ;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d450a30_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_31.13, 4;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d44f7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d44f710_0, 0;
    %load/vec4 v0x55744d450530_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_31.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_31.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_31.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_31.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_31.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_31.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_31.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_31.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_31.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_31.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_31.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_31.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_31.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %jmp T_31.32;
T_31.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55744d450030_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55744d44fad0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55744d44fc10_0, 0;
    %load/vec4 v0x55744d44fcb0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55744d450af0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
    %jmp T_31.32;
T_31.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55744d450030_0, 0;
    %load/vec4 v0x55744d450cb0_0;
    %assign/vec4 v0x55744d450af0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
    %jmp T_31.32;
T_31.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d450cb0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d450110_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55744d44f8f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %jmp T_31.32;
T_31.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55744d450cb0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %jmp T_31.32;
T_31.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.34, 8;
T_31.33 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.36, 9;
T_31.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.36, 9;
 ; End of false expr.
    %blend;
T_31.36;
    %jmp/0 T_31.34, 8;
 ; End of false expr.
    %blend;
T_31.34;
    %assign/vec4 v0x55744d450030_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.38, 8;
T_31.37 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.40, 9;
T_31.39 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.42, 10;
T_31.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.42, 10;
 ; End of false expr.
    %blend;
T_31.42;
    %jmp/0 T_31.40, 9;
 ; End of false expr.
    %blend;
T_31.40;
    %jmp/0 T_31.38, 8;
 ; End of false expr.
    %blend;
T_31.38;
    %assign/vec4 v0x55744d44fad0_0, 0;
    %jmp T_31.32;
T_31.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.44, 8;
T_31.43 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.46, 9;
T_31.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.46, 9;
 ; End of false expr.
    %blend;
T_31.46;
    %jmp/0 T_31.44, 8;
 ; End of false expr.
    %blend;
T_31.44;
    %assign/vec4 v0x55744d450030_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.48, 8;
T_31.47 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.50, 9;
T_31.49 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.52, 10;
T_31.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.52, 10;
 ; End of false expr.
    %blend;
T_31.52;
    %jmp/0 T_31.50, 9;
 ; End of false expr.
    %blend;
T_31.50;
    %jmp/0 T_31.48, 8;
 ; End of false expr.
    %blend;
T_31.48;
    %assign/vec4 v0x55744d44fad0_0, 0;
    %jmp T_31.32;
T_31.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.54, 8;
T_31.53 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.56, 9;
T_31.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.56, 9;
 ; End of false expr.
    %blend;
T_31.56;
    %jmp/0 T_31.54, 8;
 ; End of false expr.
    %blend;
T_31.54;
    %assign/vec4 v0x55744d450030_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.58, 8;
T_31.57 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.60, 9;
T_31.59 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.62, 10;
T_31.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.62, 10;
 ; End of false expr.
    %blend;
T_31.62;
    %jmp/0 T_31.60, 9;
 ; End of false expr.
    %blend;
T_31.60;
    %jmp/0 T_31.58, 8;
 ; End of false expr.
    %blend;
T_31.58;
    %assign/vec4 v0x55744d44fad0_0, 0;
    %jmp T_31.32;
T_31.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.64, 8;
T_31.63 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.66, 9;
T_31.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.66, 9;
 ; End of false expr.
    %blend;
T_31.66;
    %jmp/0 T_31.64, 8;
 ; End of false expr.
    %blend;
T_31.64;
    %assign/vec4 v0x55744d450030_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.68, 8;
T_31.67 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.70, 9;
T_31.69 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.72, 10;
T_31.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.72, 10;
 ; End of false expr.
    %blend;
T_31.72;
    %jmp/0 T_31.70, 9;
 ; End of false expr.
    %blend;
T_31.70;
    %jmp/0 T_31.68, 8;
 ; End of false expr.
    %blend;
T_31.68;
    %assign/vec4 v0x55744d44fad0_0, 0;
    %jmp T_31.32;
T_31.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.74, 8;
T_31.73 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.76, 9;
T_31.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.76, 9;
 ; End of false expr.
    %blend;
T_31.76;
    %jmp/0 T_31.74, 8;
 ; End of false expr.
    %blend;
T_31.74;
    %assign/vec4 v0x55744d450030_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.78, 8;
T_31.77 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.80, 9;
T_31.79 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.82, 10;
T_31.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.82, 10;
 ; End of false expr.
    %blend;
T_31.82;
    %jmp/0 T_31.80, 9;
 ; End of false expr.
    %blend;
T_31.80;
    %jmp/0 T_31.78, 8;
 ; End of false expr.
    %blend;
T_31.78;
    %assign/vec4 v0x55744d44fad0_0, 0;
    %jmp T_31.32;
T_31.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.84, 8;
T_31.83 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.86, 9;
T_31.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.86, 9;
 ; End of false expr.
    %blend;
T_31.86;
    %jmp/0 T_31.84, 8;
 ; End of false expr.
    %blend;
T_31.84;
    %assign/vec4 v0x55744d450030_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.88, 8;
T_31.87 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.90, 9;
T_31.89 ; End of true expr.
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.92, 10;
T_31.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.92, 10;
 ; End of false expr.
    %blend;
T_31.92;
    %jmp/0 T_31.90, 9;
 ; End of false expr.
    %blend;
T_31.90;
    %jmp/0 T_31.88, 8;
 ; End of false expr.
    %blend;
T_31.88;
    %assign/vec4 v0x55744d44fad0_0, 0;
    %jmp T_31.32;
T_31.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55744d44fad0_0, 0;
    %load/vec4 v0x55744d450cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.93, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.96, 8;
T_31.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.96, 8;
 ; End of false expr.
    %blend;
T_31.96;
    %assign/vec4 v0x55744d450030_0, 0;
    %load/vec4 v0x55744d450110_0;
    %load/vec4 v0x55744d44f8f0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.97, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55744d44f8f0_0, P_0x55744d449130 {0 0 0};
T_31.97 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d450110_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55744d44f8f0_0, 0;
    %jmp T_31.94;
T_31.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
T_31.94 ;
    %jmp T_31.32;
T_31.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55744d44fad0_0, 0;
    %load/vec4 v0x55744d450cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.99, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.101, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.102, 8;
T_31.101 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.102, 8;
 ; End of false expr.
    %blend;
T_31.102;
    %assign/vec4 v0x55744d450030_0, 0;
    %load/vec4 v0x55744d450110_0;
    %load/vec4 v0x55744d44f8f0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.103, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55744d44f8f0_0, P_0x55744d449130 {0 0 0};
T_31.103 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d450110_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55744d44f8f0_0, 0;
    %jmp T_31.100;
T_31.99 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
T_31.100 ;
    %jmp T_31.32;
T_31.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55744d44fad0_0, 0;
    %load/vec4 v0x55744d450cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.105, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d450530_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.107, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.108, 8;
T_31.107 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.108, 8;
 ; End of false expr.
    %blend;
T_31.108;
    %assign/vec4 v0x55744d450030_0, 0;
    %load/vec4 v0x55744d450110_0;
    %load/vec4 v0x55744d44f8f0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.109, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55744d44f8f0_0, P_0x55744d449130 {0 0 0};
T_31.109 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d450110_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55744d44f8f0_0, 0;
    %jmp T_31.106;
T_31.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
T_31.106 ;
    %jmp T_31.32;
T_31.28 ;
    %load/vec4 v0x55744d450cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.111, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55744d450030_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %load/vec4 v0x55744d450110_0;
    %load/vec4 v0x55744d44f8f0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.113, 8;
    %vpi_call/w 12 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x55744d44f8f0_0, P_0x55744d449130 {0 0 0};
T_31.113 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d450110_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55744d44f8f0_0, 0;
    %jmp T_31.112;
T_31.111 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
T_31.112 ;
    %jmp T_31.32;
T_31.29 ;
    %load/vec4 v0x55744d450cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.115, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55744d450030_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %load/vec4 v0x55744d450110_0;
    %load/vec4 v0x55744d44f8f0_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.117, 8;
    %vpi_call/w 12 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x55744d44f8f0_0, P_0x55744d449130 {0 0 0};
T_31.117 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d450110_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55744d44f8f0_0, 0;
    %jmp T_31.116;
T_31.115 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
T_31.116 ;
    %jmp T_31.32;
T_31.30 ;
    %load/vec4 v0x55744d450cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.119, 8;
    %fork t_5, S_0x55744d44e9f0;
    %jmp t_4;
    .scope S_0x55744d44e9f0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d44eb80_0, 0, 32;
T_31.121 ;
    %load/vec4 v0x55744d44eb80_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_31.122, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55744d44eb80_0;
    %store/vec4a v0x55744d4501d0, 4, 0;
    %load/vec4 v0x55744d44eb80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55744d44eb80_0, 0, 32;
    %jmp T_31.121;
T_31.122 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d450d90_0, 0;
    %end;
    .scope S_0x55744d39e9c0;
t_4 %join;
    %jmp T_31.120;
T_31.119 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
T_31.120 ;
    %jmp T_31.32;
T_31.32 ;
    %pop/vec4 1;
T_31.13 ;
    %jmp T_31.12;
T_31.4 ;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.123, 4;
    %load/vec4 v0x55744d450030_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_31.125, 4;
    %vpi_call/w 12 230 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] Erase address phase must use single lane (lanes=%0d)", v0x55744d450030_0 {0 0 0};
T_31.125 ;
T_31.123 ;
    %load/vec4 v0x55744d450030_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_31.127, 4;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d450a30_0, 0;
    %jmp T_31.128;
T_31.127 ;
    %load/vec4 v0x55744d450030_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_31.129, 4;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d450a30_0, 0;
    %jmp T_31.130;
T_31.129 ;
    %load/vec4 v0x55744d450030_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_31.131, 4;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d450a30_0, 0;
T_31.131 ;
T_31.130 ;
T_31.128 ;
    %load/vec4 v0x55744d44f670_0;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55744d44f670_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55744d450030_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55744d44f670_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55744d450030_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55744d44f670_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55744d450030_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_31.133, 8;
    %load/vec4 v0x55744d44f5d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55744d450030_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_31.135, 8;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.136, 8;
T_31.135 ; End of true expr.
    %load/vec4 v0x55744d450030_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_31.137, 9;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.138, 9;
T_31.137 ; End of true expr.
    %load/vec4 v0x55744d450a30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.138, 9;
 ; End of false expr.
    %blend;
T_31.138;
    %jmp/0 T_31.136, 8;
 ; End of false expr.
    %blend;
T_31.136;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55744d450a30_0, 0;
    %load/vec4 v0x55744d44f710_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55744d44f710_0, 0;
    %load/vec4 v0x55744d44f710_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_31.139, 4;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_31.141, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %jmp T_31.142;
T_31.141 ;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.143, 4;
    %fork t_7, S_0x55744d44ec20;
    %jmp t_6;
    .scope S_0x55744d44ec20;
t_7 ;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_31.145, 4;
    %load/vec4 v0x55744d450370_0;
    %store/vec4 v0x55744d44edb0_0, 0, 32;
T_31.147 ;
    %load/vec4 v0x55744d44edb0_0;
    %load/vec4 v0x55744d450370_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_31.148, 5;
    %load/vec4 v0x55744d44edb0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_31.149, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55744d44edb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55744d4501d0, 0, 4;
T_31.149 ;
    %load/vec4 v0x55744d44edb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55744d44edb0_0, 0, 32;
    %jmp T_31.147;
T_31.148 ;
    %jmp T_31.146;
T_31.145 ;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_31.151, 4;
    %load/vec4 v0x55744d450370_0;
    %store/vec4 v0x55744d44edb0_0, 0, 32;
T_31.153 ;
    %load/vec4 v0x55744d44edb0_0;
    %load/vec4 v0x55744d450370_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_31.154, 5;
    %load/vec4 v0x55744d44edb0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_31.155, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55744d44edb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55744d4501d0, 0, 4;
T_31.155 ;
    %load/vec4 v0x55744d44edb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55744d44edb0_0, 0, 32;
    %jmp T_31.153;
T_31.154 ;
T_31.151 ;
T_31.146 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d450d90_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %end;
    .scope S_0x55744d39e9c0;
t_6 %join;
    %jmp T_31.144;
T_31.143 ;
    %load/vec4 v0x55744d44fad0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.157, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %jmp T_31.158;
T_31.157 ;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.159, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_31.160, 8;
T_31.159 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_31.160, 8;
 ; End of false expr.
    %blend;
T_31.160;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d44f710_0, 0;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.161, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
    %jmp T_31.162;
T_31.161 ;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_31.163, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
    %jmp T_31.164;
T_31.163 ;
    %load/vec4 v0x55744d450030_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_31.165, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
    %jmp T_31.166;
T_31.165 ;
    %load/vec4 v0x55744d450030_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_31.167, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
    %jmp T_31.168;
T_31.167 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
T_31.168 ;
T_31.166 ;
T_31.164 ;
T_31.162 ;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_31.169, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55744d450030_0, 0;
T_31.169 ;
    %ix/getv 4, v0x55744d44f5d0_0;
    %load/vec4a v0x55744d4501d0, 4;
    %assign/vec4 v0x55744d450af0_0, 0;
T_31.158 ;
T_31.144 ;
T_31.142 ;
T_31.139 ;
T_31.133 ;
    %jmp T_31.12;
T_31.5 ;
    %load/vec4 v0x55744d450030_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_31.171, 4;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d450a30_0, 0;
    %jmp T_31.172;
T_31.171 ;
    %load/vec4 v0x55744d450030_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_31.173, 4;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d450a30_0, 0;
    %jmp T_31.174;
T_31.173 ;
    %load/vec4 v0x55744d450030_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_31.175, 4;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d450a30_0, 0;
T_31.175 ;
T_31.174 ;
T_31.172 ;
    %load/vec4 v0x55744d44f670_0;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55744d44f670_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.177, 5;
    %load/vec4 v0x55744d450a30_0;
    %assign/vec4 v0x55744d450290_0, 0;
    %load/vec4 v0x55744d450a30_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55744d44f850_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
T_31.177 ;
    %jmp T_31.12;
T_31.6 ;
    %load/vec4 v0x55744d44f670_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %load/vec4 v0x55744d44fad0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_31.179, 4;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.181, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_31.182, 8;
T_31.181 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_31.182, 8;
 ; End of false expr.
    %blend;
T_31.182;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_31.183, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55744d450030_0, 0;
    %jmp T_31.184;
T_31.183 ;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_31.185, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d450030_0, 0;
T_31.185 ;
T_31.184 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.187, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
    %jmp T_31.188;
T_31.187 ;
    %load/vec4 v0x55744d44f7b0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_31.189, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
    %jmp T_31.190;
T_31.189 ;
    %load/vec4 v0x55744d450030_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_31.191, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
    %jmp T_31.192;
T_31.191 ;
    %load/vec4 v0x55744d450030_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_31.193, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
    %jmp T_31.194;
T_31.193 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55744d44ff50_0, 0;
T_31.194 ;
T_31.192 ;
T_31.190 ;
T_31.188 ;
    %ix/getv 4, v0x55744d44f5d0_0;
    %load/vec4a v0x55744d4501d0, 4;
    %assign/vec4 v0x55744d450af0_0, 0;
T_31.179 ;
    %jmp T_31.12;
T_31.7 ;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.195, 4;
    %load/vec4 v0x55744d450af0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55744d44fe70_0, 4, 1;
    %load/vec4 v0x55744d450af0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55744d450af0_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %jmp T_31.196;
T_31.195 ;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_31.197, 4;
    %load/vec4 v0x55744d450af0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55744d44fe70_0, 4, 1;
    %load/vec4 v0x55744d450af0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55744d44fe70_0, 4, 1;
    %load/vec4 v0x55744d450af0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55744d450af0_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %jmp T_31.198;
T_31.197 ;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_31.199, 4;
    %load/vec4 v0x55744d450af0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55744d44fe70_0, 4, 1;
    %load/vec4 v0x55744d450af0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55744d44fe70_0, 4, 1;
    %load/vec4 v0x55744d450af0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55744d44fe70_0, 4, 1;
    %load/vec4 v0x55744d450af0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55744d44fe70_0, 4, 1;
    %load/vec4 v0x55744d450af0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55744d450af0_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
T_31.199 ;
T_31.198 ;
T_31.196 ;
    %load/vec4 v0x55744d44f670_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55744d44f670_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55744d44f670_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_31.201, 8;
    %load/vec4 v0x55744d44f5d0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
    %load/vec4 v0x55744d44f5d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55744d4501d0, 4;
    %assign/vec4 v0x55744d450af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %load/vec4 v0x55744d44f850_0;
    %nor/r;
    %load/vec4 v0x55744d44f710_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x55744d44f5d0_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.203, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
T_31.203 ;
    %load/vec4 v0x55744d44f710_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55744d44f710_0, 0;
T_31.201 ;
    %jmp T_31.12;
T_31.8 ;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.205, 4;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d450a30_0, 0;
    %jmp T_31.206;
T_31.205 ;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_31.207, 4;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d450a30_0, 0;
    %jmp T_31.208;
T_31.207 ;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_31.209, 4;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55744d450a30_0, 0;
T_31.209 ;
T_31.208 ;
T_31.206 ;
    %load/vec4 v0x55744d44f670_0;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55744d44f670_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55744d44f670_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55744d44f670_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_31.211, 8;
    %load/vec4 v0x55744d44f5d0_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55744d44f5d0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.213, 8;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.215, 8;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.216, 8;
T_31.215 ; End of true expr.
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_31.217, 9;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.218, 9;
T_31.217 ; End of true expr.
    %load/vec4 v0x55744d450a30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.218, 9;
 ; End of false expr.
    %blend;
T_31.218;
    %jmp/0 T_31.216, 8;
 ; End of false expr.
    %blend;
T_31.216;
    %ix/getv 3, v0x55744d44f5d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55744d4501d0, 0, 4;
    %load/vec4 v0x55744d44f5d0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55744d44f5d0_0, 0;
T_31.213 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %load/vec4 v0x55744d44f710_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55744d44f710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d450d90_0, 0;
T_31.211 ;
    %jmp T_31.12;
T_31.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
    %jmp T_31.12;
T_31.10 ;
    %load/vec4 v0x55744d450af0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55744d44fe70_0, 4, 1;
    %load/vec4 v0x55744d450af0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55744d450af0_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_31.219, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %load/vec4 v0x55744d450cb0_0;
    %assign/vec4 v0x55744d450af0_0, 0;
T_31.219 ;
    %jmp T_31.12;
T_31.11 ;
    %load/vec4 v0x55744d450af0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55744d44fe70_0, 4, 1;
    %load/vec4 v0x55744d450af0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55744d450af0_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %load/vec4 v0x55744d44f670_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_31.221, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d44f670_0, 0;
    %load/vec4 v0x55744d44fc10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_31.223, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55744d44fc10_0, 0;
    %load/vec4 v0x55744d44fcb0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55744d450af0_0, 0;
    %jmp T_31.224;
T_31.223 ;
    %load/vec4 v0x55744d44fc10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_31.225, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55744d44fc10_0, 0;
    %load/vec4 v0x55744d44fcb0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55744d450af0_0, 0;
    %jmp T_31.226;
T_31.225 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55744d450bd0_0, 0;
T_31.226 ;
T_31.224 ;
T_31.221 ;
    %jmp T_31.12;
T_31.12 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55744d39e9c0;
T_32 ;
    %wait E_0x55744d3fc170;
    %load/vec4 v0x55744d450d90_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55744d450cb0_0, 4, 1;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55744d450530_0, 0, 8;
    %load/vec4 v0x55744d44f670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55744d450450_0, 0, 32;
    %load/vec4 v0x55744d44f5d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_32.0, 8;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x55744d450030_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0x55744d450a30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_32.3, 9;
T_32.2 ; End of true expr.
    %load/vec4 v0x55744d450a30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55744d44fd90_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_32.3, 9;
 ; End of false expr.
    %blend;
T_32.3;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55744d450370_0, 0, 32;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55744d33c510;
T_33 ;
    %wait E_0x55744d108290;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d4519f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d452070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d451c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d451750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d451ec0_0, 0;
    %load/vec4 v0x55744d451a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d4519f0_0, 0;
    %load/vec4 v0x55744d4518e0_0;
    %assign/vec4 v0x55744d450f50_0, 0;
T_33.0 ;
    %load/vec4 v0x55744d452220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d452070_0, 0;
    %load/vec4 v0x55744d451f60_0;
    %load/vec4 v0x55744d450f50_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55744d452310, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d451c70_0, 0;
T_33.2 ;
    %load/vec4 v0x55744d451dd0_0;
    %load/vec4 v0x55744d451ec0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d451ec0_0, 0;
T_33.4 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55744d33c510;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d4511b0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x55744d33c510;
T_35 ;
    %delay 5000, 0;
    %load/vec4 v0x55744d4511b0_0;
    %inv;
    %store/vec4 v0x55744d4511b0_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55744d33c510;
T_36 ;
    %wait E_0x55744d108290;
    %load/vec4 v0x55744d451a90_0;
    %load/vec4 v0x55744d4519f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %vpi_call/w 3 163 "$display", "[AXI] AW 0x%08h @%0t", v0x55744d4518e0_0, $time {0 0 0};
T_36.0 ;
    %load/vec4 v0x55744d452220_0;
    %load/vec4 v0x55744d452070_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %vpi_call/w 3 165 "$display", "[AXI]  W 0x%08h strb=%b @%0t", v0x55744d451f60_0, v0x55744d452110_0, $time {0 0 0};
T_36.2 ;
    %load/vec4 v0x55744d451c70_0;
    %load/vec4 v0x55744d451b80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %vpi_call/w 3 167 "$display", "[AXI]  B resp OK @%0t", $time {0 0 0};
T_36.4 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55744d33c510;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d453910_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x55744d33c510;
T_38 ;
    %wait E_0x55744d3bb0b0;
    %load/vec4 v0x55744d453910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55744d453910_0, 0, 32;
    %load/vec4 v0x55744d453910_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_38.0, 5;
    %vpi_call/w 3 176 "$display", "[QSPI] SCLK posedge #%0d @%0t", v0x55744d453910_0, $time {0 0 0};
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55744d33c510;
T_39 ;
    %vpi_call/w 3 187 "$display", "[top_tb] Starting test at %0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d452ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d4527d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d4524e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d452de0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55744d4523d0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d452ac0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55744d4529b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d453330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d453130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d453530_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55744d452ed0_0, 0, 1;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x55744d3bf0e0_0, 0, 12;
    %pushi/vec4 2112, 0, 32;
    %store/vec4 v0x55744d3bdf80_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55744d3a20f0;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x55744d3bf0e0_0, 0, 12;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x55744d3bdf80_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55744d3a20f0;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x55744d3bf0e0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d3bdf80_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55744d3a20f0;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x55744d3bf0e0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55744d3bdf80_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55744d3a20f0;
    %join;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x55744d3bf0e0_0, 0, 12;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x55744d3bdf80_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55744d3a20f0;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x55744d3bf0e0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d3bdf80_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55744d3a20f0;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x55744d3bf0e0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55744d3bdf80_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55744d3a20f0;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55744d3bf0e0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55744d3bdf80_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55744d3a20f0;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55744d3bf0e0_0, 0, 12;
    %pushi/vec4 321, 0, 32;
    %store/vec4 v0x55744d3bdf80_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55744d3a20f0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55744d453050_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55744d451110_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55744d4515d0_0, 0, 32;
T_39.0 ;
    %load/vec4 v0x55744d4515d0_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_39.1, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x55744d3f9c30_0, 0, 12;
    %fork TD_top_tb.apb_read, S_0x55744d3afda0;
    %join;
    %load/vec4 v0x55744d3c0240_0;
    %store/vec4 v0x55744d4539f0_0, 0, 32;
    %load/vec4 v0x55744d4539f0_0;
    %parti/s 1, 11, 5;
    %store/vec4 v0x55744d451050_0, 0, 1;
    %load/vec4 v0x55744d4515d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_39.2, 5;
    %vpi_call/w 3 215 "$display", "[CSR] STATUS=0x%08h @%0t", v0x55744d4539f0_0, $time {0 0 0};
T_39.2 ;
    %load/vec4 v0x55744d451050_0;
    %load/vec4 v0x55744d451110_0;
    %cmp/ne;
    %jmp/0xz  T_39.4, 4;
    %vpi_call/w 3 217 "$display", "[CSR] busy %0d -> %0d @%0t (STATUS=0x%08h)", v0x55744d451110_0, v0x55744d451050_0, $time, v0x55744d4539f0_0 {0 0 0};
    %load/vec4 v0x55744d451050_0;
    %store/vec4 v0x55744d451110_0, 0, 1;
T_39.4 ;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55744d3f9c30_0, 0, 12;
    %fork TD_top_tb.apb_read, S_0x55744d3afda0;
    %join;
    %load/vec4 v0x55744d3c0240_0;
    %store/vec4 v0x55744d451340_0, 0, 32;
    %load/vec4 v0x55744d451340_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x55744d452f70_0, 0, 4;
    %load/vec4 v0x55744d4515d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_39.6, 5;
    %vpi_call/w 3 222 "$display", "[CSR] FIFO_STAT=0x%08h @%0t", v0x55744d451340_0, $time {0 0 0};
T_39.6 ;
    %load/vec4 v0x55744d452f70_0;
    %load/vec4 v0x55744d453050_0;
    %cmp/ne;
    %jmp/0xz  T_39.8, 4;
    %vpi_call/w 3 224 "$display", "[CSR] RX level %0d -> %0d @%0t (FIFO_STAT=0x%08h)", v0x55744d453050_0, v0x55744d452f70_0, $time, v0x55744d451340_0 {0 0 0};
    %load/vec4 v0x55744d452f70_0;
    %store/vec4 v0x55744d453050_0, 0, 4;
T_39.8 ;
    %load/vec4 v0x55744d4515d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55744d4515d0_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %pushi/vec4 50, 0, 32;
T_39.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_39.11, 5;
    %jmp/1 T_39.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55744d108290;
    %jmp T_39.10;
T_39.11 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55744d452310, 4;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_39.12, 6;
    %vpi_call/w 3 230 "$fatal", 32'sb00000000000000000000000000000001, "DMA read failed" {0 0 0};
T_39.12 ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55744d3bf0e0_0, 0, 12;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55744d3bdf80_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55744d3a20f0;
    %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55744d453130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d453330_0, 0;
    %wait E_0x55744d108290;
T_39.14 ;
    %load/vec4 v0x55744d453240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_39.15, 8;
    %wait E_0x55744d108290;
    %jmp T_39.14;
T_39.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d453330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55744d453530_0, 0;
    %wait E_0x55744d108290;
T_39.16 ;
    %load/vec4 v0x55744d453730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_39.17, 8;
    %wait E_0x55744d108290;
    %jmp T_39.16;
T_39.17 ;
    %load/vec4 v0x55744d453420_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_39.18, 6;
    %vpi_call/w 3 237 "$fatal", 32'sb00000000000000000000000000000001, "XIP read mismatch" {0 0 0};
T_39.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55744d453530_0, 0;
    %vpi_call/w 3 240 "$display", "Top-level integration test passed" {0 0 0};
    %vpi_call/w 3 241 "$finish" {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x55744d33c510;
T_40 ;
    %delay 3000000000, 0;
    %vpi_call/w 3 247 "$display", "[top_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 248 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "tb/top_tb.v";
    "src/qspi_controller.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/fifo_tx.v";
    "src/qspi_fsm.v";
    "src/xip_engine.v";
    "src/qspi_device.v";
