// Seed: 663156412
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wand id_3,
    input tri1 id_4,
    input tri id_5,
    input tri0 id_6,
    output supply1 id_7
);
  logic id_9;
  ;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output logic id_3,
    input  wire  id_4,
    output tri   id_5,
    input  tri0  id_6,
    input  wand  id_7,
    input  tri0  id_8,
    input  wire  id_9
);
  always @* id_3 <= -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_5,
      id_9,
      id_6,
      id_7,
      id_5
  );
endmodule
