INFO-FLOW: Workspace C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4 opened at Fri Jan 26 21:44:21 +0100 2024
Execute     config_clock -quiet -name default -period 40 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.107 sec.
Command     ap_source done; 0.107 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.713 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.815 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.988 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 40 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   source ./cnn/solution4/directives.tcl 
Execute     set_directive_interface -mode bram cnn cnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
Execute     set_directive_interface -mode s_axilite -bundle CRTL_BUS cnn 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
Execute     set_directive_pipeline conv_2/Filter1_Loop 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_interface -mode bram cnn prediction 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
Execute     set_directive_pipeline flat/Row_Loop 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_resource -core RAM_1P_BRAM cnn prediction 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
Execute     set_directive_pipeline soft_max/Sum_Loop 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline soft_max/Prediction_Loop 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline -II 2 dense/Flat_Loop 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
Execute     set_directive_pipeline conv_1/Filter1_Loop 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline conv_2/W_Row_Loop 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline max_pool_1/Col_Loop 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline max_pool_2/Col_Loop 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn/max_pool_2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn/max_pool_2.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn/max_pool_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn/max_pool_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp
Command       clang done; 1.108 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc
Command       clang done; 1.065 sec.
INFO-FLOW: Done: GCC PP time: 2.2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.err.log 
Execute         source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.max_pool_2.pp.0.cpp.err.log 
Command       tidy_31 done; 0.105 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.bc
Command       clang done; 1.08 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn/max_pool_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn/max_pool_1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn/max_pool_1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn/max_pool_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn/max_pool_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp
Command       clang done; 1.078 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc
Command       clang done; 1.071 sec.
INFO-FLOW: Done: GCC PP time: 2.2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.max_pool_1.pp.0.cpp.err.log 
Command       tidy_31 done; 0.102 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.bc
Command       clang done; 1.082 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn/flat.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn/flat.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn/flat.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn/flat.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn/flat.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp
Command       clang done; 1.102 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc
Command       clang done; 1.069 sec.
INFO-FLOW: Done: GCC PP time: 2.2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.flat.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.flat.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.flat.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.bc
Command       clang done; 1.079 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn/dense.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn/dense.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn/dense.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn/dense.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn/dense.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp
Command       clang done; 1.08 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.114 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc
Command       clang done; 1.103 sec.
INFO-FLOW: Done: GCC PP time: 2.3 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.111 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.178 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.dense.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.dense.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.dense.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.dense.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.dense.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.dense.pp.0.cpp.err.log 
Command         ap_eval done; 0.199 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.dense.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.dense.pp.0.cpp.err.log 
Command       tidy_31 done; 0.284 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.225 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.bc
Command       clang done; 1.118 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn/conv_2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn/conv_2.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn/conv_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn/conv_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp
Command       clang done; 1.101 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.147 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc
Command       clang done; 1.112 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.143 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.2 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.259 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.conv_2.pp.0.cpp.err.log 
Command       tidy_31 done; 0.352 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.585 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.bc
Command       clang done; 1.127 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn/conv_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn/conv_1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn/conv_1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn/conv_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn/conv_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp
Command       clang done; 1.097 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc
Command       clang done; 1.075 sec.
INFO-FLOW: Done: GCC PP time: 2.2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.conv_1.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.bc
Command       clang done; 1.091 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn/cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn/cnn.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn/cnn.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn/cnn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn/cnn.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp
Command       clang done; 1.07 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/useless.bc
Command       clang done; 1.081 sec.
INFO-FLOW: Done: GCC PP time: 2.2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredprediction core=RAM_1P_BRAM 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' II=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/xilinx-legacy-rewriter.cnn.pp.0.cpp.err.log 
Command       tidy_31 done; 0.101 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.bc
Command       clang done; 1.092 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.g.bc C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.g.bc -hls-opt -except-internalize cnn -LC:/Xilinx2019/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.g 
Command       llvm-ld done; 0.878 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 185.035 ; gain = 94.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 185.035 ; gain = 94.832
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.pp.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx2019/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.551 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.g.0.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.629 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 185.035 ; gain = 94.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.g.1.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.172 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.g.2.prechk.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 185.035 ; gain = 94.832
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.g.1.bc to C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.o.1.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1' (cnn/cnn.cpp:21) in function 'cnn' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Loop' (cnn/flat.cpp:7) in function 'flat' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (cnn/max_pool_2.cpp:16) in function 'max_pool_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Row_Loop' (cnn/conv_2.cpp:19) in function 'conv_2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Filter1_Loop' (cnn/conv_2.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (cnn/max_pool_1.cpp:16) in function 'max_pool_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter1_Loop' (cnn/conv_1.cpp:15) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (cnn/cnn.cpp:21) in function 'cnn' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (cnn/flat.cpp:10) in function 'flat' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Filter_Loop' (cnn/flat.cpp:13) in function 'flat' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn/max_pool_2.cpp:20) in function 'max_pool_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn/max_pool_2.cpp:23) in function 'max_pool_2' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn/conv_2.cpp:22) in function 'conv_2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (cnn/conv_2.cpp:25) in function 'conv_2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (cnn/max_pool_1.cpp:20) in function 'max_pool_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (cnn/max_pool_1.cpp:23) in function 'max_pool_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (cnn/conv_1.cpp:19) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (cnn/conv_1.cpp:22) in function 'conv_1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (cnn/conv_1.cpp:25) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_1_input' (cnn/cnn.cpp:13) in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights.2.2' in dimension 1 automatically.
Command         transform done; 2.298 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.o.1.tmp.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.464 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 191.043 ; gain = 100.840
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.o.2.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn/max_pool_2.cpp:13:10) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (cnn/max_pool_2.cpp:10:6) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn/max_pool_1.cpp:13:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (cnn/max_pool_1.cpp:10:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Dense_Loop' (cnn/dense.cpp:30:6) in function 'dense'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter2_Loop' (cnn/conv_2.cpp:15:14) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn/conv_2.cpp:12:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn/conv_2.cpp:9:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (cnn/conv_1.cpp:12:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (cnn/conv_1.cpp:9:6) in function 'conv_1'.
Command         transform done; 12.343 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 270.957 ; gain = 180.754
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 19.512 sec.
Command     elaborate done; 47.642 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
Execute       ap_set_top_model cnn 
Execute       get_model_list cnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn 
Execute       preproc_iomode -model dense 
Execute       preproc_iomode -model soft_max 
Execute       preproc_iomode -model flat 
Execute       preproc_iomode -model max_pool_2 
Execute       preproc_iomode -model conv_2 
Execute       preproc_iomode -model max_pool_1 
Execute       preproc_iomode -model conv_1 
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn
INFO-FLOW: Configuring Module : conv_1 ...
Execute       set_default_model conv_1 
Execute       apply_spec_resource_limit conv_1 
INFO-FLOW: Configuring Module : max_pool_1 ...
Execute       set_default_model max_pool_1 
Execute       apply_spec_resource_limit max_pool_1 
INFO-FLOW: Configuring Module : conv_2 ...
Execute       set_default_model conv_2 
Execute       apply_spec_resource_limit conv_2 
INFO-FLOW: Configuring Module : max_pool_2 ...
Execute       set_default_model max_pool_2 
Execute       apply_spec_resource_limit max_pool_2 
INFO-FLOW: Configuring Module : flat ...
Execute       set_default_model flat 
Execute       apply_spec_resource_limit flat 
INFO-FLOW: Configuring Module : soft_max ...
Execute       set_default_model soft_max 
Execute       apply_spec_resource_limit soft_max 
INFO-FLOW: Configuring Module : dense ...
Execute       set_default_model dense 
Execute       apply_spec_resource_limit dense 
INFO-FLOW: Configuring Module : cnn ...
Execute       set_default_model cnn 
Execute       apply_spec_resource_limit cnn 
INFO-FLOW: Model list for preprocess: conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn
INFO-FLOW: Preprocessing Module: conv_1 ...
Execute       set_default_model conv_1 
Execute       cdfg_preprocess -model conv_1 
Execute       rtl_gen_preprocess conv_1 
INFO-FLOW: Preprocessing Module: max_pool_1 ...
Execute       set_default_model max_pool_1 
Execute       cdfg_preprocess -model max_pool_1 
Execute       rtl_gen_preprocess max_pool_1 
INFO-FLOW: Preprocessing Module: conv_2 ...
Execute       set_default_model conv_2 
Execute       cdfg_preprocess -model conv_2 
Execute       rtl_gen_preprocess conv_2 
INFO-FLOW: Preprocessing Module: max_pool_2 ...
Execute       set_default_model max_pool_2 
Execute       cdfg_preprocess -model max_pool_2 
Execute       rtl_gen_preprocess max_pool_2 
INFO-FLOW: Preprocessing Module: flat ...
Execute       set_default_model flat 
Execute       cdfg_preprocess -model flat 
Execute       rtl_gen_preprocess flat 
INFO-FLOW: Preprocessing Module: soft_max ...
Execute       set_default_model soft_max 
Execute       cdfg_preprocess -model soft_max 
Execute       rtl_gen_preprocess soft_max 
INFO-FLOW: Preprocessing Module: dense ...
Execute       set_default_model dense 
Execute       cdfg_preprocess -model dense 
Execute       rtl_gen_preprocess dense 
INFO-FLOW: Preprocessing Module: cnn ...
Execute       set_default_model cnn 
Execute       cdfg_preprocess -model cnn 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for synthesis: conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1 
Execute       schedule -model conv_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter1_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', cnn/conv_1.cpp:26) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.153 sec.
INFO: [HLS 200-111]  Elapsed time: 49.584 seconds; current allocated memory: 211.959 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv_1.
Execute       set_default_model conv_1 
Execute       bind -model conv_1 
BIND OPTION: model=conv_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 212.537 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.bind.adb -f 
INFO-FLOW: Finish binding conv_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool_1 
Execute       schedule -model max_pool_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_out_load_2', cnn/max_pool_1.cpp:28) on array 'conv_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 213.068 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool_1.
Execute       set_default_model max_pool_1 
Execute       bind -model max_pool_1 
BIND OPTION: model=max_pool_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 213.500 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.bind.adb -f 
INFO-FLOW: Finish binding max_pool_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_2 
Execute       schedule -model conv_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter2_Loop_W_Row_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2_30', cnn/conv_2.cpp:26) and 'fadd' operation ('w_sum_3', cnn/conv_2.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2_30', cnn/conv_2.cpp:26) and 'fadd' operation ('w_sum_3', cnn/conv_2.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2_30', cnn/conv_2.cpp:26) and 'fadd' operation ('w_sum_3', cnn/conv_2.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2_30', cnn/conv_2.cpp:26) and 'fadd' operation ('w_sum_3', cnn/conv_2.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2_30', cnn/conv_2.cpp:26) and 'fadd' operation ('w_sum_3', cnn/conv_2.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 161, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2_30', cnn/conv_2.cpp:26) and 'fadd' operation ('w_sum_3', cnn/conv_2.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 177, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2_30', cnn/conv_2.cpp:26) and 'fadd' operation ('w_sum_3', cnn/conv_2.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 185, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2_30', cnn/conv_2.cpp:26) and 'fadd' operation ('w_sum_3', cnn/conv_2.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 189, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2_30', cnn/conv_2.cpp:26) and 'fadd' operation ('w_sum_3', cnn/conv_2.cpp:26).
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop): Unable to enforce a carried dependence constraint (II = 191, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_2_30', cnn/conv_2.cpp:26) and 'fadd' operation ('w_sum_3', cnn/conv_2.cpp:26).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 192, Depth = 197.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.358 sec.
INFO: [HLS 200-111]  Elapsed time: 1.509 seconds; current allocated memory: 216.072 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.verbose.sched.rpt 
Command       syn_report done; 0.361 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.sched.adb -f 
Command       db_write done; 0.181 sec.
INFO-FLOW: Finish scheduling conv_2.
Execute       set_default_model conv_2 
Execute       bind -model conv_2 
BIND OPTION: model=conv_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.163 sec.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 219.760 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.verbose.bind.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.bind.adb -f 
Command       db_write done; 0.211 sec.
INFO-FLOW: Finish binding conv_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool_2 
Execute       schedule -model max_pool_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_2_out_load_2', cnn/max_pool_2.cpp:28) on array 'conv_2_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_2_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 220.160 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool_2.
Execute       set_default_model max_pool_2 
Execute       bind -model max_pool_2 
BIND OPTION: model=max_pool_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 220.610 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.bind.adb -f 
INFO-FLOW: Finish binding max_pool_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flat 
Execute       schedule -model flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('max_pool_2_out_load_2', cnn/flat.cpp:14) on array 'max_pool_2_out' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'max_pool_2_out'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 160, Depth = 161.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.948 sec.
INFO: [HLS 200-111]  Elapsed time: 6.099 seconds; current allocated memory: 226.524 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.verbose.sched.rpt 
Command       syn_report done; 0.752 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.sched.adb -f 
Command       db_write done; 0.433 sec.
INFO-FLOW: Finish scheduling flat.
Execute       set_default_model flat 
Execute       bind -model flat 
BIND OPTION: model=flat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.443 sec.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 233.434 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.verbose.bind.rpt 
Command       syn_report done; 1.007 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.bind.adb -f 
Command       db_write done; 0.485 sec.
INFO-FLOW: Finish binding flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model soft_max 
Execute       schedule -model soft_max 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Sum_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', cnn/dense.cpp:12) and 'fadd' operation ('sum', cnn/dense.cpp:12).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Prediction_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 234.163 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.sched.adb -f 
INFO-FLOW: Finish scheduling soft_max.
Execute       set_default_model soft_max 
Execute       bind -model soft_max 
BIND OPTION: model=soft_max
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 234.336 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.bind.adb -f 
INFO-FLOW: Finish binding soft_max.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense 
Execute       schedule -model dense 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Dense_Loop_Flat_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 234.466 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.sched.adb -f 
INFO-FLOW: Finish scheduling dense.
Execute       set_default_model dense 
Execute       bind -model dense 
BIND OPTION: model=dense
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 234.694 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.bind.adb -f 
INFO-FLOW: Finish binding dense.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn 
Execute       schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 234.890 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.sched.adb -f 
INFO-FLOW: Finish scheduling cnn.
Execute       set_default_model cnn 
Execute       bind -model cnn 
BIND OPTION: model=cnn
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.789 sec.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 236.280 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.verbose.bind.rpt 
Command       syn_report done; 0.613 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.bind.adb -f 
INFO-FLOW: Finish binding cnn.
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv_1 
Execute       rtl_gen_preprocess max_pool_1 
Execute       rtl_gen_preprocess conv_2 
Execute       rtl_gen_preprocess max_pool_2 
Execute       rtl_gen_preprocess flat 
Execute       rtl_gen_preprocess soft_max 
Execute       rtl_gen_preprocess dense 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for RTL generation: conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_0_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_1_0' to 'conv_1_conv_1_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0_2_0' to 'conv_1_conv_1_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_0_0' to 'conv_1_conv_1_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_1_0' to 'conv_1_conv_1_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_1_2_0' to 'conv_1_conv_1_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_0_0' to 'conv_1_conv_1_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_1_0' to 'conv_1_conv_1_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_2_2_0' to 'conv_1_conv_1_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_2_full_dsp_1' to 'cnn_fadd_32ns_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_2_max_dsp_1' to 'cnn_fmul_32ns_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_1_1' to 'cnn_fcmp_32ns_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
Command       create_rtl_model done; 0.175 sec.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 238.387 MB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/systemc/conv_1 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn 
Execute       gen_rtl conv_1 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/vhdl/conv_1 
Execute       gen_rtl conv_1 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/verilog/conv_1 
Execute       syn_report -csynth -model conv_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/conv_1_csynth.rpt 
Execute       syn_report -rtlxml -model conv_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/conv_1_csynth.xml 
Execute       syn_report -verbosereport -model conv_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.verbose.rpt 
Command       syn_report done; 0.112 sec.
Execute       db_write -model conv_1 -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.adb 
Execute       gen_tb_info conv_1 -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5nocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 239.703 MB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/systemc/max_pool_1 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn 
Execute       gen_rtl max_pool_1 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/vhdl/max_pool_1 
Execute       gen_rtl max_pool_1 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/verilog/max_pool_1 
Execute       syn_report -csynth -model max_pool_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/max_pool_1_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/max_pool_1_csynth.xml 
Execute       syn_report -verbosereport -model max_pool_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.verbose.rpt 
Execute       db_write -model max_pool_1 -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.adb 
Execute       gen_tb_info max_pool_1 -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_2 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_0' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_1' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_2' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_3' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_4' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_5' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_6' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_7' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_8' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_9' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_10' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_11' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_12' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_13' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_14' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_15' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_16' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_17' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_18' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_19' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_20' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_21' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_22' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_23' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_24' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_25' to 'conv_2_conv_2_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_26' to 'conv_2_conv_2_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_27' to 'conv_2_conv_2_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_28' to 'conv_2_conv_2_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_29' to 'conv_2_conv_2_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_30' to 'conv_2_conv_2_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0_31' to 'conv_2_conv_2_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_0' to 'conv_2_conv_2_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_1' to 'conv_2_conv_2_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_2' to 'conv_2_conv_2_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_3' to 'conv_2_conv_2_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_4' to 'conv_2_conv_2_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_5' to 'conv_2_conv_2_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_6' to 'conv_2_conv_2_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_7' to 'conv_2_conv_2_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_8' to 'conv_2_conv_2_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_9' to 'conv_2_conv_2_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_10' to 'conv_2_conv_2_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_11' to 'conv_2_conv_2_wei6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_12' to 'conv_2_conv_2_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_13' to 'conv_2_conv_2_wei8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_14' to 'conv_2_conv_2_wei9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_15' to 'conv_2_conv_2_weibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_16' to 'conv_2_conv_2_weibbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_17' to 'conv_2_conv_2_weibck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_18' to 'conv_2_conv_2_weibdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_19' to 'conv_2_conv_2_weibek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_20' to 'conv_2_conv_2_weibfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_21' to 'conv_2_conv_2_weibgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_22' to 'conv_2_conv_2_weibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_23' to 'conv_2_conv_2_weibil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_24' to 'conv_2_conv_2_weibjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_25' to 'conv_2_conv_2_weibkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_26' to 'conv_2_conv_2_weibll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_27' to 'conv_2_conv_2_weibml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_28' to 'conv_2_conv_2_weibnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_29' to 'conv_2_conv_2_weibom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_30' to 'conv_2_conv_2_weibpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1_31' to 'conv_2_conv_2_weibqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_0' to 'conv_2_conv_2_weibrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_1' to 'conv_2_conv_2_weibsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_2' to 'conv_2_conv_2_weibtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_3' to 'conv_2_conv_2_weibun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_4' to 'conv_2_conv_2_weibvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_5' to 'conv_2_conv_2_weibwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_6' to 'conv_2_conv_2_weibxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_7' to 'conv_2_conv_2_weibyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_8' to 'conv_2_conv_2_weibzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_9' to 'conv_2_conv_2_weibAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_10' to 'conv_2_conv_2_weibBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_11' to 'conv_2_conv_2_weibCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_12' to 'conv_2_conv_2_weibDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_13' to 'conv_2_conv_2_weibEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_14' to 'conv_2_conv_2_weibFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_15' to 'conv_2_conv_2_weibGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_16' to 'conv_2_conv_2_weibHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_17' to 'conv_2_conv_2_weibIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_18' to 'conv_2_conv_2_weibJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_19' to 'conv_2_conv_2_weibKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_20' to 'conv_2_conv_2_weibLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_21' to 'conv_2_conv_2_weibMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_22' to 'conv_2_conv_2_weibNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_23' to 'conv_2_conv_2_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_24' to 'conv_2_conv_2_weibPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_25' to 'conv_2_conv_2_weibQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_26' to 'conv_2_conv_2_weibRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_27' to 'conv_2_conv_2_weibSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_28' to 'conv_2_conv_2_weibTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_29' to 'conv_2_conv_2_weibUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_30' to 'conv_2_conv_2_weibVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2_31' to 'conv_2_conv_2_weibWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nbXr' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nbXr': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
Command       create_rtl_model done; 2.579 sec.
INFO: [HLS 200-111]  Elapsed time: 3.038 seconds; current allocated memory: 249.644 MB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/systemc/conv_2 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn 
Execute       gen_rtl conv_2 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/vhdl/conv_2 
Execute       gen_rtl conv_2 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/verilog/conv_2 
Execute       syn_report -csynth -model conv_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/conv_2_csynth.rpt 
Command       syn_report done; 0.166 sec.
Execute       syn_report -rtlxml -model conv_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/conv_2_csynth.xml 
Execute       syn_report -verbosereport -model conv_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.verbose.rpt 
Command       syn_report done; 0.471 sec.
Execute       db_write -model conv_2 -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.adb 
Command       db_write done; 0.384 sec.
Execute       gen_tb_info conv_2 -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool_2 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32nmb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 2.368 seconds; current allocated memory: 251.193 MB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/systemc/max_pool_2 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn 
Execute       gen_rtl max_pool_2 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/vhdl/max_pool_2 
Execute       gen_rtl max_pool_2 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/verilog/max_pool_2 
Execute       syn_report -csynth -model max_pool_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/max_pool_2_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/max_pool_2_csynth.xml 
Execute       syn_report -verbosereport -model max_pool_2 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.verbose.rpt 
Execute       db_write -model max_pool_2 -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info max_pool_2 -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flat -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
Command       create_rtl_model done; 0.955 sec.
INFO: [HLS 200-111]  Elapsed time: 1.455 seconds; current allocated memory: 266.464 MB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/systemc/flat -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn 
Execute       gen_rtl flat -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/vhdl/flat 
Execute       gen_rtl flat -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/verilog/flat 
Execute       syn_report -csynth -model flat -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/flat_csynth.rpt 
Command       syn_report done; 0.245 sec.
Execute       syn_report -rtlxml -model flat -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/flat_csynth.xml 
Command       syn_report done; 0.113 sec.
Execute       syn_report -verbosereport -model flat -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.verbose.rpt 
Command       syn_report done; 1.115 sec.
Execute       db_write -model flat -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.adb 
Command       db_write done; 0.928 sec.
Execute       gen_tb_info flat -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model soft_max -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_6_1' to 'cnn_fdiv_32ns_32nbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_4_full_dsp_1' to 'cnn_fexp_32ns_32nbZs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nbYs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nbZs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 5.571 seconds; current allocated memory: 269.851 MB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl soft_max -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/systemc/soft_max -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn 
Execute       gen_rtl soft_max -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/vhdl/soft_max 
Execute       gen_rtl soft_max -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/verilog/soft_max 
Execute       syn_report -csynth -model soft_max -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/soft_max_csynth.rpt 
Execute       syn_report -rtlxml -model soft_max -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/soft_max_csynth.xml 
Execute       syn_report -verbosereport -model soft_max -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.verbose.rpt 
Execute       db_write -model soft_max -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.adb 
Command       db_write done; 0.148 sec.
Execute       gen_tb_info soft_max -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 270.394 MB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/systemc/dense -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn 
Execute       gen_rtl dense -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/vhdl/dense 
Execute       gen_rtl dense -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/verilog/dense 
Execute       syn_report -csynth -model dense -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/dense_csynth.rpt 
Execute       syn_report -rtlxml -model dense -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/dense_csynth.xml 
Execute       syn_report -verbosereport -model dense -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.verbose.rpt 
Execute       db_write -model dense -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.adb 
Command       db_write done; 0.159 sec.
Execute       gen_tb_info dense -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 272.315 MB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/systemc/cnn -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/vhdl/cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/verilog/cnn 
Execute       syn_report -csynth -model cnn -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/cnn_csynth.rpt 
Execute       syn_report -rtlxml -model cnn -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/syn/report/cnn_csynth.xml 
Execute       syn_report -verbosereport -model cnn -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.verbose.rpt 
Command       syn_report done; 0.626 sec.
Execute       db_write -model cnn -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.adb 
Command       db_write done; 0.167 sec.
Execute       gen_tb_info cnn -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn 
Execute       export_constraint_db -f -tool general -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.constraint.tcl 
Execute       syn_report -designview -model cnn -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.design.xml 
Command       syn_report done; 0.521 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cnn -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cnn 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain cnn 
INFO-FLOW: Model list for RTL component generation: conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn
INFO-FLOW: Handling components in module [conv_1] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.compgen.tcl 
INFO-FLOW: Found component cnn_fadd_32ns_32nkbM.
INFO-FLOW: Append model cnn_fadd_32ns_32nkbM
INFO-FLOW: Found component cnn_fmul_32ns_32nlbW.
INFO-FLOW: Append model cnn_fmul_32ns_32nlbW
INFO-FLOW: Found component cnn_fcmp_32ns_32nmb6.
INFO-FLOW: Append model cnn_fcmp_32ns_32nmb6
INFO-FLOW: Found component cnn_mac_muladd_6nncg.
INFO-FLOW: Append model cnn_mac_muladd_6nncg
INFO-FLOW: Found component conv_1_conv_1_weibkb.
INFO-FLOW: Append model conv_1_conv_1_weibkb
INFO-FLOW: Found component conv_1_conv_1_weicud.
INFO-FLOW: Append model conv_1_conv_1_weicud
INFO-FLOW: Found component conv_1_conv_1_weidEe.
INFO-FLOW: Append model conv_1_conv_1_weidEe
INFO-FLOW: Found component conv_1_conv_1_weieOg.
INFO-FLOW: Append model conv_1_conv_1_weieOg
INFO-FLOW: Found component conv_1_conv_1_weifYi.
INFO-FLOW: Append model conv_1_conv_1_weifYi
INFO-FLOW: Found component conv_1_conv_1_weig8j.
INFO-FLOW: Append model conv_1_conv_1_weig8j
INFO-FLOW: Found component conv_1_conv_1_weihbi.
INFO-FLOW: Append model conv_1_conv_1_weihbi
INFO-FLOW: Found component conv_1_conv_1_weiibs.
INFO-FLOW: Append model conv_1_conv_1_weiibs
INFO-FLOW: Found component conv_1_conv_1_weijbC.
INFO-FLOW: Append model conv_1_conv_1_weijbC
INFO-FLOW: Found component conv_1_conv_1_bias.
INFO-FLOW: Append model conv_1_conv_1_bias
INFO-FLOW: Handling components in module [max_pool_1] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.compgen.tcl 
INFO-FLOW: Found component cnn_mac_muladd_5nocq.
INFO-FLOW: Append model cnn_mac_muladd_5nocq
INFO-FLOW: Handling components in module [conv_2] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.compgen.tcl 
INFO-FLOW: Found component cnn_mac_muladd_4nbXr.
INFO-FLOW: Append model cnn_mac_muladd_4nbXr
INFO-FLOW: Found component conv_2_conv_2_bias.
INFO-FLOW: Append model conv_2_conv_2_bias
INFO-FLOW: Found component conv_2_conv_2_weipcA.
INFO-FLOW: Append model conv_2_conv_2_weipcA
INFO-FLOW: Found component conv_2_conv_2_weiqcK.
INFO-FLOW: Append model conv_2_conv_2_weiqcK
INFO-FLOW: Found component conv_2_conv_2_weircU.
INFO-FLOW: Append model conv_2_conv_2_weircU
INFO-FLOW: Found component conv_2_conv_2_weisc4.
INFO-FLOW: Append model conv_2_conv_2_weisc4
INFO-FLOW: Found component conv_2_conv_2_weitde.
INFO-FLOW: Append model conv_2_conv_2_weitde
INFO-FLOW: Found component conv_2_conv_2_weiudo.
INFO-FLOW: Append model conv_2_conv_2_weiudo
INFO-FLOW: Found component conv_2_conv_2_weivdy.
INFO-FLOW: Append model conv_2_conv_2_weivdy
INFO-FLOW: Found component conv_2_conv_2_weiwdI.
INFO-FLOW: Append model conv_2_conv_2_weiwdI
INFO-FLOW: Found component conv_2_conv_2_weixdS.
INFO-FLOW: Append model conv_2_conv_2_weixdS
INFO-FLOW: Found component conv_2_conv_2_weiyd2.
INFO-FLOW: Append model conv_2_conv_2_weiyd2
INFO-FLOW: Found component conv_2_conv_2_weizec.
INFO-FLOW: Append model conv_2_conv_2_weizec
INFO-FLOW: Found component conv_2_conv_2_weiAem.
INFO-FLOW: Append model conv_2_conv_2_weiAem
INFO-FLOW: Found component conv_2_conv_2_weiBew.
INFO-FLOW: Append model conv_2_conv_2_weiBew
INFO-FLOW: Found component conv_2_conv_2_weiCeG.
INFO-FLOW: Append model conv_2_conv_2_weiCeG
INFO-FLOW: Found component conv_2_conv_2_weiDeQ.
INFO-FLOW: Append model conv_2_conv_2_weiDeQ
INFO-FLOW: Found component conv_2_conv_2_weiEe0.
INFO-FLOW: Append model conv_2_conv_2_weiEe0
INFO-FLOW: Found component conv_2_conv_2_weiFfa.
INFO-FLOW: Append model conv_2_conv_2_weiFfa
INFO-FLOW: Found component conv_2_conv_2_weiGfk.
INFO-FLOW: Append model conv_2_conv_2_weiGfk
INFO-FLOW: Found component conv_2_conv_2_weiHfu.
INFO-FLOW: Append model conv_2_conv_2_weiHfu
INFO-FLOW: Found component conv_2_conv_2_weiIfE.
INFO-FLOW: Append model conv_2_conv_2_weiIfE
INFO-FLOW: Found component conv_2_conv_2_weiJfO.
INFO-FLOW: Append model conv_2_conv_2_weiJfO
INFO-FLOW: Found component conv_2_conv_2_weiKfY.
INFO-FLOW: Append model conv_2_conv_2_weiKfY
INFO-FLOW: Found component conv_2_conv_2_weiLf8.
INFO-FLOW: Append model conv_2_conv_2_weiLf8
INFO-FLOW: Found component conv_2_conv_2_weiMgi.
INFO-FLOW: Append model conv_2_conv_2_weiMgi
INFO-FLOW: Found component conv_2_conv_2_weiNgs.
INFO-FLOW: Append model conv_2_conv_2_weiNgs
INFO-FLOW: Found component conv_2_conv_2_weiOgC.
INFO-FLOW: Append model conv_2_conv_2_weiOgC
INFO-FLOW: Found component conv_2_conv_2_weiPgM.
INFO-FLOW: Append model conv_2_conv_2_weiPgM
INFO-FLOW: Found component conv_2_conv_2_weiQgW.
INFO-FLOW: Append model conv_2_conv_2_weiQgW
INFO-FLOW: Found component conv_2_conv_2_weiRg6.
INFO-FLOW: Append model conv_2_conv_2_weiRg6
INFO-FLOW: Found component conv_2_conv_2_weiShg.
INFO-FLOW: Append model conv_2_conv_2_weiShg
INFO-FLOW: Found component conv_2_conv_2_weiThq.
INFO-FLOW: Append model conv_2_conv_2_weiThq
INFO-FLOW: Found component conv_2_conv_2_weiUhA.
INFO-FLOW: Append model conv_2_conv_2_weiUhA
INFO-FLOW: Found component conv_2_conv_2_weiVhK.
INFO-FLOW: Append model conv_2_conv_2_weiVhK
INFO-FLOW: Found component conv_2_conv_2_weiWhU.
INFO-FLOW: Append model conv_2_conv_2_weiWhU
INFO-FLOW: Found component conv_2_conv_2_weiXh4.
INFO-FLOW: Append model conv_2_conv_2_weiXh4
INFO-FLOW: Found component conv_2_conv_2_weiYie.
INFO-FLOW: Append model conv_2_conv_2_weiYie
INFO-FLOW: Found component conv_2_conv_2_weiZio.
INFO-FLOW: Append model conv_2_conv_2_weiZio
INFO-FLOW: Found component conv_2_conv_2_wei0iy.
INFO-FLOW: Append model conv_2_conv_2_wei0iy
INFO-FLOW: Found component conv_2_conv_2_wei1iI.
INFO-FLOW: Append model conv_2_conv_2_wei1iI
INFO-FLOW: Found component conv_2_conv_2_wei2iS.
INFO-FLOW: Append model conv_2_conv_2_wei2iS
INFO-FLOW: Found component conv_2_conv_2_wei3i2.
INFO-FLOW: Append model conv_2_conv_2_wei3i2
INFO-FLOW: Found component conv_2_conv_2_wei4jc.
INFO-FLOW: Append model conv_2_conv_2_wei4jc
INFO-FLOW: Found component conv_2_conv_2_wei5jm.
INFO-FLOW: Append model conv_2_conv_2_wei5jm
INFO-FLOW: Found component conv_2_conv_2_wei6jw.
INFO-FLOW: Append model conv_2_conv_2_wei6jw
INFO-FLOW: Found component conv_2_conv_2_wei7jG.
INFO-FLOW: Append model conv_2_conv_2_wei7jG
INFO-FLOW: Found component conv_2_conv_2_wei8jQ.
INFO-FLOW: Append model conv_2_conv_2_wei8jQ
INFO-FLOW: Found component conv_2_conv_2_wei9j0.
INFO-FLOW: Append model conv_2_conv_2_wei9j0
INFO-FLOW: Found component conv_2_conv_2_weibak.
INFO-FLOW: Append model conv_2_conv_2_weibak
INFO-FLOW: Found component conv_2_conv_2_weibbk.
INFO-FLOW: Append model conv_2_conv_2_weibbk
INFO-FLOW: Found component conv_2_conv_2_weibck.
INFO-FLOW: Append model conv_2_conv_2_weibck
INFO-FLOW: Found component conv_2_conv_2_weibdk.
INFO-FLOW: Append model conv_2_conv_2_weibdk
INFO-FLOW: Found component conv_2_conv_2_weibek.
INFO-FLOW: Append model conv_2_conv_2_weibek
INFO-FLOW: Found component conv_2_conv_2_weibfk.
INFO-FLOW: Append model conv_2_conv_2_weibfk
INFO-FLOW: Found component conv_2_conv_2_weibgk.
INFO-FLOW: Append model conv_2_conv_2_weibgk
INFO-FLOW: Found component conv_2_conv_2_weibhl.
INFO-FLOW: Append model conv_2_conv_2_weibhl
INFO-FLOW: Found component conv_2_conv_2_weibil.
INFO-FLOW: Append model conv_2_conv_2_weibil
INFO-FLOW: Found component conv_2_conv_2_weibjl.
INFO-FLOW: Append model conv_2_conv_2_weibjl
INFO-FLOW: Found component conv_2_conv_2_weibkl.
INFO-FLOW: Append model conv_2_conv_2_weibkl
INFO-FLOW: Found component conv_2_conv_2_weibll.
INFO-FLOW: Append model conv_2_conv_2_weibll
INFO-FLOW: Found component conv_2_conv_2_weibml.
INFO-FLOW: Append model conv_2_conv_2_weibml
INFO-FLOW: Found component conv_2_conv_2_weibnm.
INFO-FLOW: Append model conv_2_conv_2_weibnm
INFO-FLOW: Found component conv_2_conv_2_weibom.
INFO-FLOW: Append model conv_2_conv_2_weibom
INFO-FLOW: Found component conv_2_conv_2_weibpm.
INFO-FLOW: Append model conv_2_conv_2_weibpm
INFO-FLOW: Found component conv_2_conv_2_weibqm.
INFO-FLOW: Append model conv_2_conv_2_weibqm
INFO-FLOW: Found component conv_2_conv_2_weibrm.
INFO-FLOW: Append model conv_2_conv_2_weibrm
INFO-FLOW: Found component conv_2_conv_2_weibsm.
INFO-FLOW: Append model conv_2_conv_2_weibsm
INFO-FLOW: Found component conv_2_conv_2_weibtn.
INFO-FLOW: Append model conv_2_conv_2_weibtn
INFO-FLOW: Found component conv_2_conv_2_weibun.
INFO-FLOW: Append model conv_2_conv_2_weibun
INFO-FLOW: Found component conv_2_conv_2_weibvn.
INFO-FLOW: Append model conv_2_conv_2_weibvn
INFO-FLOW: Found component conv_2_conv_2_weibwn.
INFO-FLOW: Append model conv_2_conv_2_weibwn
INFO-FLOW: Found component conv_2_conv_2_weibxn.
INFO-FLOW: Append model conv_2_conv_2_weibxn
INFO-FLOW: Found component conv_2_conv_2_weibyn.
INFO-FLOW: Append model conv_2_conv_2_weibyn
INFO-FLOW: Found component conv_2_conv_2_weibzo.
INFO-FLOW: Append model conv_2_conv_2_weibzo
INFO-FLOW: Found component conv_2_conv_2_weibAo.
INFO-FLOW: Append model conv_2_conv_2_weibAo
INFO-FLOW: Found component conv_2_conv_2_weibBo.
INFO-FLOW: Append model conv_2_conv_2_weibBo
INFO-FLOW: Found component conv_2_conv_2_weibCo.
INFO-FLOW: Append model conv_2_conv_2_weibCo
INFO-FLOW: Found component conv_2_conv_2_weibDo.
INFO-FLOW: Append model conv_2_conv_2_weibDo
INFO-FLOW: Found component conv_2_conv_2_weibEo.
INFO-FLOW: Append model conv_2_conv_2_weibEo
INFO-FLOW: Found component conv_2_conv_2_weibFp.
INFO-FLOW: Append model conv_2_conv_2_weibFp
INFO-FLOW: Found component conv_2_conv_2_weibGp.
INFO-FLOW: Append model conv_2_conv_2_weibGp
INFO-FLOW: Found component conv_2_conv_2_weibHp.
INFO-FLOW: Append model conv_2_conv_2_weibHp
INFO-FLOW: Found component conv_2_conv_2_weibIp.
INFO-FLOW: Append model conv_2_conv_2_weibIp
INFO-FLOW: Found component conv_2_conv_2_weibJp.
INFO-FLOW: Append model conv_2_conv_2_weibJp
INFO-FLOW: Found component conv_2_conv_2_weibKp.
INFO-FLOW: Append model conv_2_conv_2_weibKp
INFO-FLOW: Found component conv_2_conv_2_weibLp.
INFO-FLOW: Append model conv_2_conv_2_weibLp
INFO-FLOW: Found component conv_2_conv_2_weibMq.
INFO-FLOW: Append model conv_2_conv_2_weibMq
INFO-FLOW: Found component conv_2_conv_2_weibNq.
INFO-FLOW: Append model conv_2_conv_2_weibNq
INFO-FLOW: Found component conv_2_conv_2_weibOq.
INFO-FLOW: Append model conv_2_conv_2_weibOq
INFO-FLOW: Found component conv_2_conv_2_weibPq.
INFO-FLOW: Append model conv_2_conv_2_weibPq
INFO-FLOW: Found component conv_2_conv_2_weibQq.
INFO-FLOW: Append model conv_2_conv_2_weibQq
INFO-FLOW: Found component conv_2_conv_2_weibRq.
INFO-FLOW: Append model conv_2_conv_2_weibRq
INFO-FLOW: Found component conv_2_conv_2_weibSr.
INFO-FLOW: Append model conv_2_conv_2_weibSr
INFO-FLOW: Found component conv_2_conv_2_weibTr.
INFO-FLOW: Append model conv_2_conv_2_weibTr
INFO-FLOW: Found component conv_2_conv_2_weibUr.
INFO-FLOW: Append model conv_2_conv_2_weibUr
INFO-FLOW: Found component conv_2_conv_2_weibVr.
INFO-FLOW: Append model conv_2_conv_2_weibVr
INFO-FLOW: Found component conv_2_conv_2_weibWr.
INFO-FLOW: Append model conv_2_conv_2_weibWr
INFO-FLOW: Handling components in module [max_pool_2] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.compgen.tcl 
INFO-FLOW: Handling components in module [flat] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.compgen.tcl 
INFO-FLOW: Handling components in module [soft_max] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.compgen.tcl 
INFO-FLOW: Found component cnn_fdiv_32ns_32nbYs.
INFO-FLOW: Append model cnn_fdiv_32ns_32nbYs
INFO-FLOW: Found component cnn_fexp_32ns_32nbZs.
INFO-FLOW: Append model cnn_fexp_32ns_32nbZs
INFO-FLOW: Handling components in module [dense] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.compgen.tcl 
INFO-FLOW: Found component dense_dense_weights.
INFO-FLOW: Append model dense_dense_weights
INFO-FLOW: Found component dense_dense_array.
INFO-FLOW: Append model dense_dense_array
INFO-FLOW: Handling components in module [cnn] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Found component cnn_max_pool_1_out.
INFO-FLOW: Append model cnn_max_pool_1_out
INFO-FLOW: Found component cnn_conv_2_out.
INFO-FLOW: Append model cnn_conv_2_out
INFO-FLOW: Found component cnn_max_pool_2_out.
INFO-FLOW: Append model cnn_max_pool_2_out
INFO-FLOW: Found component cnn_flat_array.
INFO-FLOW: Append model cnn_flat_array
INFO-FLOW: Found component cnn_conv_1_input_0.
INFO-FLOW: Append model cnn_conv_1_input_0
INFO-FLOW: Found component cnn_conv_1_out.
INFO-FLOW: Append model cnn_conv_1_out
INFO-FLOW: Found component cnn_CRTL_BUS_s_axi.
INFO-FLOW: Append model cnn_CRTL_BUS_s_axi
INFO-FLOW: Append model conv_1
INFO-FLOW: Append model max_pool_1
INFO-FLOW: Append model conv_2
INFO-FLOW: Append model max_pool_2
INFO-FLOW: Append model flat
INFO-FLOW: Append model soft_max
INFO-FLOW: Append model dense
INFO-FLOW: Append model cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_fadd_32ns_32nkbM cnn_fmul_32ns_32nlbW cnn_fcmp_32ns_32nmb6 cnn_mac_muladd_6nncg conv_1_conv_1_weibkb conv_1_conv_1_weicud conv_1_conv_1_weidEe conv_1_conv_1_weieOg conv_1_conv_1_weifYi conv_1_conv_1_weig8j conv_1_conv_1_weihbi conv_1_conv_1_weiibs conv_1_conv_1_weijbC conv_1_conv_1_bias cnn_mac_muladd_5nocq cnn_mac_muladd_4nbXr conv_2_conv_2_bias conv_2_conv_2_weipcA conv_2_conv_2_weiqcK conv_2_conv_2_weircU conv_2_conv_2_weisc4 conv_2_conv_2_weitde conv_2_conv_2_weiudo conv_2_conv_2_weivdy conv_2_conv_2_weiwdI conv_2_conv_2_weixdS conv_2_conv_2_weiyd2 conv_2_conv_2_weizec conv_2_conv_2_weiAem conv_2_conv_2_weiBew conv_2_conv_2_weiCeG conv_2_conv_2_weiDeQ conv_2_conv_2_weiEe0 conv_2_conv_2_weiFfa conv_2_conv_2_weiGfk conv_2_conv_2_weiHfu conv_2_conv_2_weiIfE conv_2_conv_2_weiJfO conv_2_conv_2_weiKfY conv_2_conv_2_weiLf8 conv_2_conv_2_weiMgi conv_2_conv_2_weiNgs conv_2_conv_2_weiOgC conv_2_conv_2_weiPgM conv_2_conv_2_weiQgW conv_2_conv_2_weiRg6 conv_2_conv_2_weiShg conv_2_conv_2_weiThq conv_2_conv_2_weiUhA conv_2_conv_2_weiVhK conv_2_conv_2_weiWhU conv_2_conv_2_weiXh4 conv_2_conv_2_weiYie conv_2_conv_2_weiZio conv_2_conv_2_wei0iy conv_2_conv_2_wei1iI conv_2_conv_2_wei2iS conv_2_conv_2_wei3i2 conv_2_conv_2_wei4jc conv_2_conv_2_wei5jm conv_2_conv_2_wei6jw conv_2_conv_2_wei7jG conv_2_conv_2_wei8jQ conv_2_conv_2_wei9j0 conv_2_conv_2_weibak conv_2_conv_2_weibbk conv_2_conv_2_weibck conv_2_conv_2_weibdk conv_2_conv_2_weibek conv_2_conv_2_weibfk conv_2_conv_2_weibgk conv_2_conv_2_weibhl conv_2_conv_2_weibil conv_2_conv_2_weibjl conv_2_conv_2_weibkl conv_2_conv_2_weibll conv_2_conv_2_weibml conv_2_conv_2_weibnm conv_2_conv_2_weibom conv_2_conv_2_weibpm conv_2_conv_2_weibqm conv_2_conv_2_weibrm conv_2_conv_2_weibsm conv_2_conv_2_weibtn conv_2_conv_2_weibun conv_2_conv_2_weibvn conv_2_conv_2_weibwn conv_2_conv_2_weibxn conv_2_conv_2_weibyn conv_2_conv_2_weibzo conv_2_conv_2_weibAo conv_2_conv_2_weibBo conv_2_conv_2_weibCo conv_2_conv_2_weibDo conv_2_conv_2_weibEo conv_2_conv_2_weibFp conv_2_conv_2_weibGp conv_2_conv_2_weibHp conv_2_conv_2_weibIp conv_2_conv_2_weibJp conv_2_conv_2_weibKp conv_2_conv_2_weibLp conv_2_conv_2_weibMq conv_2_conv_2_weibNq conv_2_conv_2_weibOq conv_2_conv_2_weibPq conv_2_conv_2_weibQq conv_2_conv_2_weibRq conv_2_conv_2_weibSr conv_2_conv_2_weibTr conv_2_conv_2_weibUr conv_2_conv_2_weibVr conv_2_conv_2_weibWr cnn_fdiv_32ns_32nbYs cnn_fexp_32ns_32nbZs dense_dense_weights dense_dense_array cnn_max_pool_1_out cnn_conv_2_out cnn_max_pool_2_out cnn_flat_array cnn_conv_1_input_0 cnn_conv_1_out cnn_CRTL_BUS_s_axi conv_1 max_pool_1 conv_2 max_pool_2 flat soft_max dense cnn
INFO-FLOW: To file: write model cnn_fadd_32ns_32nkbM
INFO-FLOW: To file: write model cnn_fmul_32ns_32nlbW
INFO-FLOW: To file: write model cnn_fcmp_32ns_32nmb6
INFO-FLOW: To file: write model cnn_mac_muladd_6nncg
INFO-FLOW: To file: write model conv_1_conv_1_weibkb
INFO-FLOW: To file: write model conv_1_conv_1_weicud
INFO-FLOW: To file: write model conv_1_conv_1_weidEe
INFO-FLOW: To file: write model conv_1_conv_1_weieOg
INFO-FLOW: To file: write model conv_1_conv_1_weifYi
INFO-FLOW: To file: write model conv_1_conv_1_weig8j
INFO-FLOW: To file: write model conv_1_conv_1_weihbi
INFO-FLOW: To file: write model conv_1_conv_1_weiibs
INFO-FLOW: To file: write model conv_1_conv_1_weijbC
INFO-FLOW: To file: write model conv_1_conv_1_bias
INFO-FLOW: To file: write model cnn_mac_muladd_5nocq
INFO-FLOW: To file: write model cnn_mac_muladd_4nbXr
INFO-FLOW: To file: write model conv_2_conv_2_bias
INFO-FLOW: To file: write model conv_2_conv_2_weipcA
INFO-FLOW: To file: write model conv_2_conv_2_weiqcK
INFO-FLOW: To file: write model conv_2_conv_2_weircU
INFO-FLOW: To file: write model conv_2_conv_2_weisc4
INFO-FLOW: To file: write model conv_2_conv_2_weitde
INFO-FLOW: To file: write model conv_2_conv_2_weiudo
INFO-FLOW: To file: write model conv_2_conv_2_weivdy
INFO-FLOW: To file: write model conv_2_conv_2_weiwdI
INFO-FLOW: To file: write model conv_2_conv_2_weixdS
INFO-FLOW: To file: write model conv_2_conv_2_weiyd2
INFO-FLOW: To file: write model conv_2_conv_2_weizec
INFO-FLOW: To file: write model conv_2_conv_2_weiAem
INFO-FLOW: To file: write model conv_2_conv_2_weiBew
INFO-FLOW: To file: write model conv_2_conv_2_weiCeG
INFO-FLOW: To file: write model conv_2_conv_2_weiDeQ
INFO-FLOW: To file: write model conv_2_conv_2_weiEe0
INFO-FLOW: To file: write model conv_2_conv_2_weiFfa
INFO-FLOW: To file: write model conv_2_conv_2_weiGfk
INFO-FLOW: To file: write model conv_2_conv_2_weiHfu
INFO-FLOW: To file: write model conv_2_conv_2_weiIfE
INFO-FLOW: To file: write model conv_2_conv_2_weiJfO
INFO-FLOW: To file: write model conv_2_conv_2_weiKfY
INFO-FLOW: To file: write model conv_2_conv_2_weiLf8
INFO-FLOW: To file: write model conv_2_conv_2_weiMgi
INFO-FLOW: To file: write model conv_2_conv_2_weiNgs
INFO-FLOW: To file: write model conv_2_conv_2_weiOgC
INFO-FLOW: To file: write model conv_2_conv_2_weiPgM
INFO-FLOW: To file: write model conv_2_conv_2_weiQgW
INFO-FLOW: To file: write model conv_2_conv_2_weiRg6
INFO-FLOW: To file: write model conv_2_conv_2_weiShg
INFO-FLOW: To file: write model conv_2_conv_2_weiThq
INFO-FLOW: To file: write model conv_2_conv_2_weiUhA
INFO-FLOW: To file: write model conv_2_conv_2_weiVhK
INFO-FLOW: To file: write model conv_2_conv_2_weiWhU
INFO-FLOW: To file: write model conv_2_conv_2_weiXh4
INFO-FLOW: To file: write model conv_2_conv_2_weiYie
INFO-FLOW: To file: write model conv_2_conv_2_weiZio
INFO-FLOW: To file: write model conv_2_conv_2_wei0iy
INFO-FLOW: To file: write model conv_2_conv_2_wei1iI
INFO-FLOW: To file: write model conv_2_conv_2_wei2iS
INFO-FLOW: To file: write model conv_2_conv_2_wei3i2
INFO-FLOW: To file: write model conv_2_conv_2_wei4jc
INFO-FLOW: To file: write model conv_2_conv_2_wei5jm
INFO-FLOW: To file: write model conv_2_conv_2_wei6jw
INFO-FLOW: To file: write model conv_2_conv_2_wei7jG
INFO-FLOW: To file: write model conv_2_conv_2_wei8jQ
INFO-FLOW: To file: write model conv_2_conv_2_wei9j0
INFO-FLOW: To file: write model conv_2_conv_2_weibak
INFO-FLOW: To file: write model conv_2_conv_2_weibbk
INFO-FLOW: To file: write model conv_2_conv_2_weibck
INFO-FLOW: To file: write model conv_2_conv_2_weibdk
INFO-FLOW: To file: write model conv_2_conv_2_weibek
INFO-FLOW: To file: write model conv_2_conv_2_weibfk
INFO-FLOW: To file: write model conv_2_conv_2_weibgk
INFO-FLOW: To file: write model conv_2_conv_2_weibhl
INFO-FLOW: To file: write model conv_2_conv_2_weibil
INFO-FLOW: To file: write model conv_2_conv_2_weibjl
INFO-FLOW: To file: write model conv_2_conv_2_weibkl
INFO-FLOW: To file: write model conv_2_conv_2_weibll
INFO-FLOW: To file: write model conv_2_conv_2_weibml
INFO-FLOW: To file: write model conv_2_conv_2_weibnm
INFO-FLOW: To file: write model conv_2_conv_2_weibom
INFO-FLOW: To file: write model conv_2_conv_2_weibpm
INFO-FLOW: To file: write model conv_2_conv_2_weibqm
INFO-FLOW: To file: write model conv_2_conv_2_weibrm
INFO-FLOW: To file: write model conv_2_conv_2_weibsm
INFO-FLOW: To file: write model conv_2_conv_2_weibtn
INFO-FLOW: To file: write model conv_2_conv_2_weibun
INFO-FLOW: To file: write model conv_2_conv_2_weibvn
INFO-FLOW: To file: write model conv_2_conv_2_weibwn
INFO-FLOW: To file: write model conv_2_conv_2_weibxn
INFO-FLOW: To file: write model conv_2_conv_2_weibyn
INFO-FLOW: To file: write model conv_2_conv_2_weibzo
INFO-FLOW: To file: write model conv_2_conv_2_weibAo
INFO-FLOW: To file: write model conv_2_conv_2_weibBo
INFO-FLOW: To file: write model conv_2_conv_2_weibCo
INFO-FLOW: To file: write model conv_2_conv_2_weibDo
INFO-FLOW: To file: write model conv_2_conv_2_weibEo
INFO-FLOW: To file: write model conv_2_conv_2_weibFp
INFO-FLOW: To file: write model conv_2_conv_2_weibGp
INFO-FLOW: To file: write model conv_2_conv_2_weibHp
INFO-FLOW: To file: write model conv_2_conv_2_weibIp
INFO-FLOW: To file: write model conv_2_conv_2_weibJp
INFO-FLOW: To file: write model conv_2_conv_2_weibKp
INFO-FLOW: To file: write model conv_2_conv_2_weibLp
INFO-FLOW: To file: write model conv_2_conv_2_weibMq
INFO-FLOW: To file: write model conv_2_conv_2_weibNq
INFO-FLOW: To file: write model conv_2_conv_2_weibOq
INFO-FLOW: To file: write model conv_2_conv_2_weibPq
INFO-FLOW: To file: write model conv_2_conv_2_weibQq
INFO-FLOW: To file: write model conv_2_conv_2_weibRq
INFO-FLOW: To file: write model conv_2_conv_2_weibSr
INFO-FLOW: To file: write model conv_2_conv_2_weibTr
INFO-FLOW: To file: write model conv_2_conv_2_weibUr
INFO-FLOW: To file: write model conv_2_conv_2_weibVr
INFO-FLOW: To file: write model conv_2_conv_2_weibWr
INFO-FLOW: To file: write model cnn_fdiv_32ns_32nbYs
INFO-FLOW: To file: write model cnn_fexp_32ns_32nbZs
INFO-FLOW: To file: write model dense_dense_weights
INFO-FLOW: To file: write model dense_dense_array
INFO-FLOW: To file: write model cnn_max_pool_1_out
INFO-FLOW: To file: write model cnn_conv_2_out
INFO-FLOW: To file: write model cnn_max_pool_2_out
INFO-FLOW: To file: write model cnn_flat_array
INFO-FLOW: To file: write model cnn_conv_1_input_0
INFO-FLOW: To file: write model cnn_conv_1_out
INFO-FLOW: To file: write model cnn_CRTL_BUS_s_axi
INFO-FLOW: To file: write model conv_1
INFO-FLOW: To file: write model max_pool_1
INFO-FLOW: To file: write model conv_2
INFO-FLOW: To file: write model max_pool_2
INFO-FLOW: To file: write model flat
INFO-FLOW: To file: write model soft_max
INFO-FLOW: To file: write model dense
INFO-FLOW: To file: write model cnn
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=40.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weicud_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weidEe_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weieOg_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weifYi_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weig8j_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weihbi_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weiibs_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weijbC_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.545 sec.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiOgC_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiPgM_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiQgW_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiRg6_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiShg_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiThq_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiUhA_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiVhK_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiWhU_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiXh4_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiYie_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiZio_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei0iy_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei1iI_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei2iS_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei3i2_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei4jc_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei5jm_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei6jw_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei7jG_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei8jQ_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_wei9j0_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibak_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibbk_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibck_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibdk_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibek_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibfk_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibgk_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibhl_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibil_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibjl_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibkl_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibll_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibml_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibnm_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibom_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibpm_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibqm_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibrm_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibsm_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibtn_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibun_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibvn_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibwn_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibxn_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibyn_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibzo_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibAo_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibBo_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibCo_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibDo_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibEo_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibFp_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibGp_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibHp_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibIp_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibJp_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibKp_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibLp_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibMq_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibNq_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibOq_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibPq_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibQq_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibRq_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibSr_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibTr_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibUr_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibVr_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weibWr_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 4.774 sec.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.885 sec.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./CRTL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.243 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cnn xml_exists=0
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.constraint.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=132 #gSsdmPorts=0
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.constraint.tcl 
Execute       sc_get_clocks cnn 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/impl/misc/cnn_ap_fadd_0_full_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/impl/misc/cnn_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/impl/misc/cnn_ap_fdiv_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/impl/misc/cnn_ap_fexp_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/impl/misc/cnn_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/conv_2.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/max_pool_2.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/flat.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/soft_max.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/dense.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/cnn.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/cnn/solution4/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:01:37 . Memory (MB): peak = 410.121 ; gain = 319.918
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
Command     autosyn done; 47.382 sec.
Command   csynth_design done; 95.033 sec.
Command ap_source done; 96.327 sec.
Execute cleanup_all 
