URL: ftp://ftp.cs.colorado.edu/users/tuna/papers/mitalewife.ps.Z
Refering-URL: http://www.cs.colorado.edu/~tuna/papers/index.html
Root-URL: http://www.cs.colorado.edu
Title: [17] W. Hackbusch, editor. Multigrid Methods and Applications. Springer-Verlag, Berlin, 1985. A Multithreaded Processor Architecture
Author: [] R.H. Halstead and T. Fujita. MASA: David V. James, Anthony T. Laundrie, Stein Gjessing, and Gurindar S. Sohi. Distributed-Directory [] Kirk Johnson. Semi-C [] David A. Kranz, R. Halstead, and E. Mohr. [] David A. Kranz et al. [] D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy. [] E. Mohr, D. Kranz, and R. Halstead. [] Dan Nussbaum and Anant Agarwal. [] Brian W. O'Krafka and A. Richard G. M. Papadopoulos and D.E. Culler. , . [] Wolf-Dietrich Weber and Anoop Gupta. Andrew Wilson. 
Address: Technology,  Technology,  Technology,  
Affiliation: Laboratory for Computer Science, Massachusetts Institute of  Laboratory for Computer Science, Massachusetts Institute of  Laboratory for Computer Science, Massachusetts Institute of  
Date: 74-77, June 1990.  August 1991.  July 1991.  2(3):264-280, July 1991.  January 1991.  764-771, August 1985.  1265, December 1984.  April 1989.  
Note: Computing. In Proceedings of the 15th Annual International Symposium on Computer Architecture, pages 443-451, New York, June 1988. IEEE. [19]  IEEE Computer, pages  In Proceedings 17th Annual International Symposium on Computer Architecture, pages 49-58, New York, June 1990. IEEE. [25] Gino Maa. The  IEEE Transactions on Parallel and Distributed Systems,  [27] Dan Nussbaum. ASIM Reference  Directory Methods. In Proceedings 17th Annual International Symposium on Computer Architecture, New York, June 1990. IEEE. [30]  Monsoon: An Explicit Token-Store Architecture. In Proceedings 17th Annual International Symposium on Computer Architecture, New York, June 1990. IEEE. [31] G. F. Pfister et al. The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture. In Proceedings ICPP, pages  [32] Charles L. Seitz. Concurrent VLSI Architectures. IEEE Transactions on Computers, C-33(12):1247  Third International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS III),  [36]  In Proceedings of the 14th Annual International Symposium on Computer Architecture, pages 244-252, June 1987.  
Pubnum: Memo No. 20,  Memo No. 23,  Memo No. 13,  
Abstract: 24] Beng-Hong Lim and Anant Agarwal. Waiting Algorithms for Synchronization in Large-Scale Multi processors. Technical report, MIT VLSI Memo 91-632, February 1991. [35] Wolf-Dietrich Weber and Anoop Gupta. Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results. In Proceedings 16th Annual International Symposium on Computer Architecture, pages 273-280, New York, June 1989. IEEE. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> Sarita V. Adve and Mark D. Hill. </author> <title> Weak Ordering ANew Definition. </title> <booktitle> In Proceedings 17th Annual International Symposium on Computer Architecture, </booktitle> <address> New York, </address> <month> June </month> <year> 1990. </year> <note> IEEE. </note>
Reference: [2] <author> Anant Agarwal. </author> <title> Limits on Interconnection Network Performance. </title> <journal> IEEE Transactions on Parallel and Distributed Systems, </journal> <volume> 2(4) </volume> <pages> 398-412, </pages> <month> October </month> <year> 1991. </year>
Reference: [3] <author> Anant Agarwal, Beng-Hong Lim, David A. Kranz, and John Kubiatowicz. </author> <month> APRIL: </month> <title> A Processor Architecture for Multiprocessing. </title> <booktitle> In Proceedings 17th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 104-114, </pages> <address> New York, </address> <month> June </month> <year> 1990. </year> <note> IEEE. </note>
Reference: [4] <author> Anant Agarwal, Richard Simoni, John Hennessy, and Mark Horowitz. </author> <title> An Evaluation of Directory Schemes for Cache Coherence. </title> <booktitle> In Proceedings of the 15th International Symposium on Computer Architecture, </booktitle> <address> New York, </address> <month> June </month> <year> 1988. </year> <note> IEEE. </note>
Reference: [5] <author> E. A. Brewer, C. N. Dellarocas, A. Colbrook, and W. E. Weihl. Proteus: </author> <title> A high-performance parallel-architecture simulator. </title> <type> Technical Report MIT/LCS/TR-516, </type> <institution> Massachusetts Institute of Technology, </institution> <month> September </month> <year> 1991. </year>
Reference: [6] <author> Lucien M. Censier and Paul Feautrier. </author> <title> A New Solution to Coherence Problems in Multicache Systems. </title> <journal> IEEE Transactions on Computers, </journal> <volume> C-27(12):1112-1118, </volume> <month> December </month> <year> 1978. </year>
Reference: [7] <author> David Chaiken, Craig Fields, Kiyoshi Kurihara, and Anant Agarwal. </author> <title> Directory-Based Cache-Coherence in Large-Scale Multiprocessors. </title> <journal> IEEE Computer, </journal> <volume> 23(6) </volume> <pages> 41-58, </pages> <month> June </month> <year> 1990. </year>
Reference: [8] <author> David Chaiken, John Kubiatowicz, and Anant Agarwal. </author> <title> LimitLESS Directories: A Scalable Cache Coherence Scheme. </title> <booktitle> In Fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IV), </booktitle> <pages> pages 224-234. </pages> <publisher> ACM, </publisher> <month> April </month> <year> 1991. </year>
Reference: [9] <author> D. R. Cheriton, H. A. Goosen, and P. D. Boyle. </author> <title> ParaDIGM: A Highly Scalable Shared-Memory Multi-computer Architecture. </title> <journal> IEEE Computer, </journal> <note> 1991. To appear. </note>
Reference: [10] <author> William J. Dally and Charles L. Seitz. </author> <title> Deadlock-free message routing in multiprocessor interconnection networks. </title> <journal> ieeetc, </journal> <volume> c-36(5):547-553, </volume> <month> May </month> <year> 1987. </year>
Reference: [11] <author> Michel Dubois, Christoph Scheurich, and Faye A. Briggs. </author> <title> Synchronization, coherence, and event ordering in multiprocessors. </title> <booktitle> IEEE Computer, </booktitle> <pages> pages 9-21, </pages> <month> February </month> <year> 1988. </year>
Reference: [12] <author> Michael J. Flynn and Albert Podvin. </author> <title> Shared resource multiprocessing. </title> <booktitle> IEEE Computer, </booktitle> <pages> pages 20-28, </pages> <month> March </month> <year> 1972. </year>
Reference: [13] <author> Daniel Gajski, David Kuck, Duncan Lawrie, and Ahmed Saleh. </author> <title> Cedar ALarge Scale Multiprocessor. </title> <booktitle> In International Conference on Parallel Processing, </booktitle> <pages> pages 524-529, </pages> <month> August </month> <year> 1983. </year>
Reference: [14] <author> James R. Goodman. </author> <title> Using Cache Memory to Reduce Processor-Memory Traffic. </title> <booktitle> In Proceedings of the 10th Annual Symposium on Computer Architecture, </booktitle> <pages> pages 124-131, </pages> <address> New York, </address> <month> June </month> <year> 1983. </year> <note> IEEE. </note>
Reference: [15] <author> James R. Goodman and Philip J. Woest. </author> <title> The Wisconsin Multicube: A New Large Scale Cache-Coherent Multiprocessor. </title> <booktitle> In Proceedings of the 15th Annual International Symposium on Computer Architecture, </booktitle> <pages> pages 422-431, </pages> <address> Hawaii, </address> <month> June </month> <year> 1988. </year>

References-found: 15

