INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/COA_Lab/lab2/SingleCycle/SingleCycle.srcs/sim_1/new/MIPS_IO_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_IO_sim
