timestamp 1585024373
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use via_dev via_dev_9 1 0 1037 0 1 -996
use nfet$2 nfet$2_0 1 0 1514 0 1 -474
use nfet nfet_1 1 0 1514 0 1 -16
use nfet nfet_0 1 0 1514 0 1 -858
use via_dev via_dev_7 1 0 84 0 1 -334
use nfet$4 nfet$4_0 -1 0 2478 0 -1 500
use nfet nfet_2 -1 0 2478 0 -1 -848
use nfet$7 nfet$7_0 -1 0 2478 0 -1 -200
use via_dev via_dev_8 1 0 1540 0 1 -334
use via_dev via_dev_0[0:2:104][0:2:104] 1 0 1846 0 1 -1424
use pfet$4 pfet$4_0 -1 0 1742 0 -1 2611
use pfet$7 pfet$7_2 1 0 724 0 1 2085
use pfet$7 pfet$7_0 -1 0 260 0 -1 2169
use via_dev via_dev_11 1 0 640 0 1 1945
use via_dev via_dev_10 1 0 640 0 1 1537
use via_dev via_dev_6 1 0 856 0 1 1537
use via_dev via_dev_5 1 0 856 0 1 1945
use pfet$5 pfet$5_0 -1 0 2480 0 -1 2611
use via_dev via_dev_14 1 0 2374 0 1 1913
use via_dev via_dev_13 1 0 2374 0 1 1585
use via_dev via_dev_12 1 0 2564 0 1 1370
use via_dev via_dev_3 1 0 2727 0 1 1585
use pfet$7 pfet$7_1 -1 0 260 0 -1 2537
use pfet$6 pfet$6_0 -1 0 260 0 -1 2905
use via_dev via_dev_17[0:0:0][0:2:104] 1 0 1300 0 1 2225
use via_dev via_dev_4 1 0 266 0 1 2087
use via_dev via_dev_1[0:0:0][0:2:104] 1 0 -182 0 1 2225
use via_dev via_dev_16[0:0:0][0:2:104] -1 0 2644 0 -1 2377
use via_dev via_dev_15[0:0:0][0:2:104] 1 0 2038 0 1 2225
use via_dev via_dev_2 1 0 2587 0 1 2809
port "ve" 5 -209 -949 -209 -949 m2
port "v_in" 4 -141 -302 -141 -302 m2
port "v_out" 7 -374 1411 -374 1411 m2
port "vdd" 6 1024 2413 1024 2413 m2
port "vss" 3 2157 -721 2157 -721 m1
port "vi" 1 -291 2987 -291 2987 m1
port "v_ctrl" 2 64 3158 64 3158 m1
node "m2_n364_n1452#" 1 1072.25 -364 -1452 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 876888 5812 0 0 0 0 0 0
node "ve" 2 248.126 -209 -949 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120640 3176 0 0 0 0 0 0
node "v_in" 2 563.93 -141 -302 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 160880 4182 0 0 0 0 0 0
node "v_out" 4 1031.89 -374 1411 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 316960 8084 0 0 0 0 0 0
node "m2_2374_1585#" 0 109.489 2374 1585 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32640 976 0 0 0 0 0 0
node "m2_640_1617#" 0 118.227 640 1617 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32640 976 0 0 0 0 0 0
node "m2_346_2087#" 1 205.928 346 2087 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84800 2280 0 0 0 0 0 0
node "vdd" 1 758.847 1024 2413 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 722383 5594 0 0 0 0 0 0
node "m2_2667_2809#" 1 340.508 2667 2809 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104480 2772 0 0 0 0 0 0
node "m1_1037_n996#" 1 227.333 1037 -996 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 46480 1322 0 0 0 0 0 0 0 0
node "m1_2374_n790#" 4 1038.85 2374 -790 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 258596 6672 0 0 0 0 0 0 0 0
node "m1_1434_n778#" 1 156.779 1434 -778 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38528 1200 0 0 0 0 0 0 0 0
node "m1_2266_n82#" 1 211.557 2266 -82 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75848 2148 0 0 0 0 0 0 0 0
node "m1_1542_n334#" 0 89.0741 1542 -334 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19760 672 0 0 0 0 0 0 0 0
node "vss" 1 1345.18 2157 -721 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 815104 5736 0 0 0 0 0 0 0 0
node "m1_2482_160#" 1 256.511 2482 160 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 126160 2904 0 0 0 0 0 0 0 0
node "m1_2374_558#" 1 386.556 2374 558 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 84132 2366 0 0 0 0 0 0 0 0
node "m1_856_n14#" 2 625.319 856 -14 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 163920 4258 0 0 0 0 0 0 0 0
node "m1_640_n472#" 3 1000.4 640 -472 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224080 5762 0 0 0 0 0 0 0 0
node "m1_2488_2089#" 0 79.0064 2488 2089 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44928 888 0 0 0 0 0 0 0 0
node "m1_2038_2225#" 0 113.902 2038 2225 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43008 888 0 0 0 0 0 0 0 0
node "m1_84_n254#" 3 2380.55 84 -254 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 187760 4854 0 0 0 0 0 0 0 0
node "m1_864_2089#" 1 472.755 864 2089 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 172584 2444 0 0 0 0 0 0 0 0
node "m1_1750_2493#" 1 329.253 1750 2493 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 110218 2820 0 0 0 0 0 0 0 0
node "m1_156_2344#" 1 121.756 156 2344 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29564 984 0 0 0 0 0 0 0 0
node "m1_640_1945#" 2 451.434 640 1945 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 143408 3756 0 0 0 0 0 0 0 0
node "m1_344_2455#" 3 563.516 344 2455 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 214160 5514 0 0 0 0 0 0 0 0
node "m1_44_2533#" 1 133.678 44 2533 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43648 1336 0 0 0 0 0 0 0 0
node "m1_n182_2225#" 1 390.941 -182 2225 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104944 2520 0 0 0 0 0 0 0 0
node "vi" 1 142.394 -291 2987 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 47348 1398 0 0 0 0 0 0 0 0
node "v_ctrl" 5 1701.72 64 3158 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 372720 9478 0 0 0 0 0 0 0 0
node "w_804_n1584#" 5324 0 804 -1584 pw 0 0 6349900 10388 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_224_n2164#" 0 0 224 -2164 ppd 0 0 0 0 0 0 1176960 29424 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1176960 29424 0 0 0 0 0 0 0 0
cap "vss" "m1_1037_n996#" 19.762
cap "m1_640_1945#" "m1_344_2455#" 1034.83
cap "m2_2667_2809#" "m1_640_1945#" 0.729345
cap "v_out" "v_ctrl" 34.8567
cap "v_out" "m1_156_2344#" 0.505691
cap "v_out" "m1_2482_160#" 40.5722
cap "ve" "m1_84_n254#" 0.212689
cap "m1_2374_n790#" "m1_2482_160#" 719.226
cap "m1_2374_n790#" "v_out" 14.3856
cap "m2_2374_1585#" "m1_344_2455#" 0.521061
cap "m2_346_2087#" "m1_2374_558#" 0.0300061
cap "v_in" "m1_2374_n790#" 0.122255
cap "m1_640_n472#" "v_out" 47.4664
cap "m1_1750_2493#" "v_ctrl" 39.3173
cap "m2_n364_n1452#" "m1_1037_n996#" 56.6797
cap "m2_346_2087#" "m1_2488_2089#" 0.0382309
cap "m2_346_2087#" "m1_84_n254#" 0.341316
cap "vdd" "v_ctrl" 12.2077
cap "m1_640_n472#" "v_in" 126.631
cap "v_out" "m1_864_2089#" 4.63556
cap "vss" "v_out" 5.45474
cap "m2_346_2087#" "m2_640_1617#" 135.901
cap "vss" "m1_2374_n790#" 124.334
cap "m1_n182_2225#" "m2_346_2087#" 3.2616
cap "vdd" "m1_156_2344#" 90.3301
cap "vss" "v_in" 6.6117
cap "v_ctrl" "vi" 504.78
cap "m1_1037_n996#" "m1_1434_n778#" 40.6271
cap "m2_346_2087#" "m1_640_1945#" 41.6028
cap "v_out" "m1_1750_2493#" 7.94321
cap "m2_640_1617#" "m1_84_n254#" 4.13188
cap "vss" "m1_640_n472#" 16.2048
cap "m1_n182_2225#" "m1_84_n254#" 27.008
cap "v_ctrl" "m1_344_2455#" 499.989
cap "m1_84_n254#" "m1_44_2533#" 2.30037
cap "m1_84_n254#" "m1_640_1945#" 8.14312
cap "m2_2667_2809#" "v_ctrl" 143.3
cap "v_out" "vdd" 123.033
cap "ve" "m1_1037_n996#" 35.4858
cap "m2_640_1617#" "m1_640_1945#" 19.3009
cap "m1_n182_2225#" "m1_44_2533#" 222.782
cap "m1_n182_2225#" "m1_640_1945#" 3.28762
cap "v_out" "vi" 0.118173
cap "m1_856_n14#" "v_out" 51.0558
cap "m1_864_2089#" "m1_1750_2493#" 30.6929
cap "m1_2038_2225#" "v_out" 2.46159
cap "v_out" "m1_344_2455#" 1.03477
cap "m2_2667_2809#" "v_out" 257.926
cap "m1_856_n14#" "v_in" 23.3337
cap "m1_2266_n82#" "m1_2374_558#" 5.43018
cap "vdd" "m1_864_2089#" 292.587
cap "m1_1542_n334#" "v_out" 0.177134
cap "m2_2667_2809#" "m1_2374_n790#" 16.7256
cap "m2_2374_1585#" "m1_2374_558#" 19.5861
cap "m1_640_n472#" "m1_856_n14#" 562.314
cap "m2_2374_1585#" "m2_346_2087#" 11.8096
cap "m1_1542_n334#" "v_in" 29.6143
cap "m2_n364_n1452#" "v_in" 28.4603
cap "vdd" "m1_1750_2493#" 72.4565
cap "vss" "m1_856_n14#" 33.3214
cap "m1_640_n472#" "m1_1542_n334#" 12.9718
cap "m1_640_n472#" "m2_n364_n1452#" 5.2434
cap "m1_2038_2225#" "m1_864_2089#" 27.0275
cap "m2_2667_2809#" "m1_864_2089#" 0.221224
cap "vss" "m1_1542_n334#" 64.2263
cap "vss" "m2_n364_n1452#" 354.166
cap "v_in" "m1_1434_n778#" 5.27291
cap "m1_1750_2493#" "m1_344_2455#" 339.076
cap "m1_2038_2225#" "m1_1750_2493#" 233.957
cap "vdd" "vi" 7.50655
cap "m2_2667_2809#" "m1_1750_2493#" 6.27306
cap "m1_640_n472#" "m1_1434_n778#" 35.7434
cap "m1_2374_n790#" "ve" 0.032686
cap "m2_346_2087#" "v_ctrl" 0.0450615
cap "vdd" "m1_344_2455#" 111.929
cap "m1_2038_2225#" "vdd" 81.4913
cap "v_in" "ve" 111.516
cap "m2_2667_2809#" "vdd" 9.64506
cap "m1_2488_2089#" "v_ctrl" 233.315
cap "vss" "m1_1434_n778#" 175.994
cap "m1_2374_558#" "m1_2482_160#" 347.468
cap "m1_640_n472#" "ve" 6.19646
cap "m2_346_2087#" "m1_156_2344#" 13.2243
cap "m1_156_2344#" "m1_84_n254#" 9.96412
cap "vss" "ve" 1.1312
cap "m1_2374_558#" "v_out" 59.9495
cap "v_ctrl" "m1_44_2533#" 20.3481
cap "m2_2667_2809#" "m1_344_2455#" 20.5258
cap "m2_2667_2809#" "m1_2038_2225#" 0.617704
cap "m2_346_2087#" "v_out" 46.4824
cap "m1_2374_n790#" "m1_2374_558#" 20.4836
cap "v_ctrl" "m1_640_1945#" 0.403908
cap "v_out" "m1_2488_2089#" 57.4964
cap "m1_n182_2225#" "m1_156_2344#" 59.9452
cap "v_out" "m1_84_n254#" 56.2581
cap "m1_156_2344#" "m1_44_2533#" 28.6325
cap "m1_156_2344#" "m1_640_1945#" 39.6448
cap "v_out" "m2_640_1617#" 17.2299
cap "v_in" "m1_84_n254#" 21.3484
cap "m1_n182_2225#" "v_out" 1.7783
cap "m2_346_2087#" "m1_864_2089#" 36.494
cap "m1_1542_n334#" "m1_1434_n778#" 13.504
cap "m1_640_n472#" "m2_640_1617#" 7.33701
cap "m2_n364_n1452#" "m1_1434_n778#" 4.29425
cap "m2_346_2087#" "m1_1750_2493#" 0.0843031
cap "m2_2374_1585#" "v_ctrl" 10.6975
cap "m1_2488_2089#" "m1_1750_2493#" 87.0706
cap "m2_n364_n1452#" "ve" 422.049
cap "m2_346_2087#" "vdd" 255.317
cap "m1_2266_n82#" "m1_2482_160#" 109.204
cap "m1_864_2089#" "m1_640_1945#" 216.001
cap "vdd" "m1_2488_2089#" 1.5273
cap "vdd" "m1_84_n254#" 10.5566
cap "m1_856_n14#" "m1_2374_558#" 27.774
cap "m1_2266_n82#" "v_out" 1.22975
cap "m1_856_n14#" "m2_346_2087#" 7.33701
cap "m1_1750_2493#" "m1_640_1945#" 22.5308
cap "m2_346_2087#" "m1_344_2455#" 3.00777
cap "m2_2374_1585#" "v_out" 139.387
cap "m1_2374_n790#" "m1_2266_n82#" 122.182
cap "m2_2667_2809#" "m1_2374_558#" 0.237496
cap "m1_n182_2225#" "vdd" 166.604
cap "vdd" "m1_44_2533#" 32.5627
cap "v_in" "m1_2266_n82#" 0.195246
cap "m1_2488_2089#" "m1_344_2455#" 14.976
cap "vdd" "m1_640_1945#" 192.214
cap "v_in" "m1_1037_n996#" 2.48239
cap "m1_640_n472#" "m1_1037_n996#" 37.0582
cap "m1_n182_2225#" "vi" 173.489
cap "m1_44_2533#" "vi" 21.0062
cap "m2_n364_n1452#" "m1_84_n254#" 0.448072
cap "m1_n182_2225#" "m1_344_2455#" 8.7776
cap "m1_344_2455#" "m1_44_2533#" 46.9872
cap "vss" "m1_2266_n82#" 446.234
cap "via_dev_0[0,2]/m1_0_0#" "nfet$4_0/w_n710_n726#" -1.12945
cap "nfet_0/a_n84_n2#" "nfet$4_0/w_n710_n726#" 1.40507
cap "nfet_0/a_30_n132#" "nfet$4_0/w_n710_n726#" 0.0602577
cap "nfet$7_0/a_30_260#" "nfet_0/a_n84_n2#" 0.0721744
cap "nfet_0/a_30_n132#" "nfet$4_0/w_n710_n726#" 0.123268
cap "via_dev_0[0,2]/m1_0_0#" "nfet$4_0/w_n710_n726#" -0.924443
cap "nfet$7_0/a_30_260#" "nfet_0/a_30_n132#" 1.41074
cap "nfet$7_0/a_30_260#" "via_dev_0[0,2]/m1_0_0#" -4.4704
cap "nfet$7_0/a_30_260#" "nfet$4_0/w_n710_n726#" 0.121329
cap "via_dev_8/m1_0_0#" "nfet_0/a_30_n132#" 0.15547
cap "via_dev_0[0,2]/m1_0_0#" "via_dev_8/m1_0_0#" 0.927802
cap "nfet_0/a_30_n132#" "nfet_0/a_n84_n2#" 37.3282
cap "via_dev_0[0,2]/m1_0_0#" "nfet_0/a_n84_n2#" 3.21117
cap "nfet_0/a_n84_n2#" "nfet$4_0/w_n710_n726#" 1.37451
cap "nfet$2_0/a_n84_n2#" "nfet_0/a_30_n132#" 0.00239308
cap "via_dev_0[0,2]/m1_0_0#" "nfet$2_0/a_n84_n2#" 0.328612
cap "via_dev_0[0,2]/m1_0_0#" "nfet_0/a_30_n132#" 9.03115
cap "nfet$2_0/w_n710_n652#" "nfet$7_0/a_30_260#" 0.426591
cap "nfet$7_0/a_n84_0#" "nfet$7_0/a_30_260#" 0.0333955
cap "nfet$2_0/w_n710_n652#" "via_dev_0[0,2]/m1_0_0#" 0.0227745
cap "nfet$7_0/a_30_260#" "via_dev_0[0,2]/m1_0_0#" -11.5234
cap "via_dev_10/m1_0_0#" "nfet_0/a_n84_n2#" 0.0182944
cap "nfet_0/a_30_n132#" "via_dev_10/m1_0_0#" -2.22045e-16
cap "pfet$7_0/a_28_144#" "nfet$4_0/w_n710_n726#" 57.032
cap "via_dev_12/m1_0_0#" "via_dev_4/m1_0_0#" 0.10378
cap "via_dev_4/m1_0_0#" "via_dev_13/m1_0_0#" 0.0861946
cap "nfet$4_0/w_n710_n726#" "nfet_0/a_n84_n2#" 0.00223199
cap "via_dev_4/m1_0_0#" "via_dev_10/m1_0_0#" 0.0271429
cap "via_dev_0[0,2]/m1_0_0#" "via_dev_10/m1_0_0#" 0.0377935
cap "via_dev_4/m1_0_0#" "via_dev_0[0,2]/m1_0_0#" 0.28136
cap "nfet$4_0/w_n710_n726#" "via_dev_10/m1_0_0#" 0.0124807
cap "nfet_0/a_30_n132#" "pfet$7_0/a_28_144#" 0.0543825
cap "via_dev_4/m1_0_0#" "pfet$7_0/a_28_144#" 0.222074
cap "pfet$7_0/a_28_144#" "via_dev_10/m1_0_0#" 0.246881
cap "via_dev_4/m1_0_0#" "nfet$7_0/a_n84_0#" 0.16351
cap "pfet$7_0/a_28_144#" "via_dev_0[0,2]/m1_0_0#" 0.0787462
cap "nfet$7_0/a_n84_0#" "via_dev_13/m1_0_0#" 9.85905
cap "via_dev_0[0,2]/m1_0_0#" "pfet$7_0/a_28_144#" 2.91111
cap "via_dev_4/m1_0_0#" "nfet_0/a_n84_n2#" 0.230453
cap "via_dev_10/m1_0_0#" "nfet_0/a_n84_n2#" 1.99253
cap "nfet$7_0/a_n84_0#" "via_dev_16[2]/m1_0_0#" -41.08
cap "via_dev_4/m1_0_0#" "via_dev_10/m1_0_0#" 8.4933
cap "via_dev_4/m1_0_0#" "via_dev_13/m1_0_0#" 0.188387
cap "nfet$7_0/a_n84_0#" "via_dev_3/m1_0_0#" 3.39485
cap "a_224_n2164#" "via_dev_13/m1_0_0#" 0.0221746
cap "via_dev_4/m1_0_0#" "via_dev_16[2]/m1_0_0#" 0.0571405
cap "nfet_0/a_n84_n2#" "via_dev_3/m1_0_0#" 0.216416
cap "via_dev_10/m1_0_0#" "via_dev_3/m1_0_0#" 0.406264
cap "via_dev_3/m1_0_0#" "via_dev_13/m1_0_0#" 1.72029
cap "via_dev_15[0]/m1_0_0#" "via_dev_13/m1_0_0#" 0.000582911
cap "via_dev_0[0,2]/m1_0_0#" "nfet$7_0/a_n84_0#" -205.955
cap "nfet_0/a_n84_n2#" "nfet_0/a_30_n132#" 8.70872
cap "pfet$7_0/a_28_144#" "nfet$7_0/a_n84_0#" 0.769726
cap "via_dev_4/m1_0_0#" "via_dev_0[0,2]/m1_0_0#" -14.4636
cap "via_dev_0[0,2]/m1_0_0#" "via_dev_10/m1_0_0#" -11.2575
cap "via_dev_0[0,2]/m1_0_0#" "nfet_0/a_n84_n2#" 3.60409
cap "a_224_n2164#" "nfet_0/a_30_n132#" 0.0262057
cap "via_dev_4/m1_0_0#" "pfet$7_0/a_28_144#" 3.34463
cap "pfet$7_0/a_28_144#" "nfet_0/a_n84_n2#" 12.417
cap "pfet$7_0/a_28_144#" "via_dev_10/m1_0_0#" 1.36185
cap "via_dev_0[0,2]/m1_0_0#" "via_dev_13/m1_0_0#" 1.57186
cap "nfet_0/a_30_n132#" "via_dev_3/m1_0_0#" 0.711102
cap "pfet$7_0/a_28_144#" "via_dev_13/m1_0_0#" 0.463624
cap "pfet$7_0/a_28_144#" "a_224_n2164#" 0.202665
cap "pfet$7_0/a_28_144#" "via_dev_16[2]/m1_0_0#" 0.0411479
cap "via_dev_0[0,2]/m1_0_0#" "via_dev_3/m1_0_0#" 7.78085
cap "pfet$7_0/a_28_144#" "via_dev_3/m1_0_0#" 1.51952
cap "via_dev_0[0,2]/m1_0_0#" "nfet_0/a_30_n132#" -0.548942
cap "pfet$7_0/a_28_144#" "nfet_0/a_30_n132#" 5.1678
cap "via_dev_3/m1_0_0#" "via_dev_16[2]/m1_0_0#" 2.09555
cap "via_dev_3/m1_0_0#" "via_dev_13/m1_0_0#" 4.73816
cap "via_dev_3/m1_0_0#" "via_dev_0[0,2]/m1_0_0#" -3.62963
cap "nfet$7_0/a_n84_0#" "via_dev_16[2]/m1_0_0#" -36.5203
cap "via_dev_13/m1_0_0#" "nfet$7_0/a_n84_0#" 4.86725
cap "via_dev_0[0,2]/m1_0_0#" "nfet$7_0/a_n84_0#" -8.2567
cap "via_dev_13/m1_0_0#" "nfet$2_0/w_n710_n652#" 0.126992
cap "via_dev_13/m1_0_0#" "via_dev_16[2]/m1_0_0#" 5.00514
cap "via_dev_0[0,2]/m1_0_0#" "via_dev_16[2]/m1_0_0#" 1.58377
cap "via_dev_13/m1_0_0#" "via_dev_0[0,2]/m1_0_0#" -1.57975
cap "via_dev_3/m1_0_0#" "nfet$7_0/a_n84_0#" 14.61
cap "via_dev_13/m1_0_0#" "via_dev_15[0]/m1_0_0#" 0.000688894
cap "via_dev_3/m1_0_0#" "nfet$2_0/w_n710_n652#" 0.126174
cap "via_dev_10/m1_0_0#" "nfet$7_0/a_94_0#" 0.02874
cap "via_dev_10/m1_0_0#" "via_dev_15[0]/m1_0_0#" 30.2856
cap "via_dev_13/m1_0_0#" "via_dev_4/m1_0_0#" 2.44259
cap "pfet$7_0/a_28_144#" "via_dev_4/m1_0_0#" 1.06408
cap "nfet$2_0/w_n710_n652#" "via_dev_4/m1_0_0#" 37.9363
cap "pfet$7_0/a_28_144#" "nfet$2_0/w_n710_n652#" 0.372762
cap "nfet$2_0/w_n710_n652#" "via_dev_2/m1_0_0#" -0.0613327
cap "via_dev_12/m1_0_0#" "via_dev_4/m1_0_0#" 12.6111
cap "pfet$7_0/a_28_144#" "via_dev_12/m1_0_0#" 1.05296
cap "nfet$2_0/w_n710_n652#" "via_dev_12/m1_0_0#" 2.84217e-14
cap "via_dev_10/m1_0_0#" "via_dev_4/m1_0_0#" 70.3887
cap "via_dev_10/m1_0_0#" "pfet$7_0/a_28_144#" 1.32341
cap "via_dev_15[0]/m1_0_0#" "via_dev_4/m1_0_0#" 68.1467
cap "pfet$7_0/a_28_144#" "via_dev_15[0]/m1_0_0#" 16.4327
cap "pfet$7_0/a_28_144#" "pfet$6_0/a_n92_n2#" 0.422836
cap "via_dev_10/m1_0_0#" "nfet$2_0/w_n710_n652#" 29.2068
cap "nfet$2_0/w_n710_n652#" "via_dev_15[0]/m1_0_0#" 32.3108
cap "via_dev_10/m1_0_0#" "via_dev_12/m1_0_0#" 10.4978
cap "via_dev_15[0]/m1_0_0#" "via_dev_12/m1_0_0#" 13.7755
cap "via_dev_10/m1_0_0#" "via_dev_16[2]/m1_0_0#" 1.23175
cap "via_dev_13/m1_0_0#" "pfet$5_0/a_94_0#" 1.22348
cap "nfet$2_0/w_n710_n652#" "nfet$7_0/a_n84_0#" 0.390788
cap "via_dev_16[2]/m1_0_0#" "pfet$5_0/a_94_0#" 3.09011
cap "nfet$2_0/w_n710_n652#" "via_dev_15[0]/m1_0_0#" 82.882
cap "nfet$2_0/w_n710_n652#" "pfet$7_0/a_28_144#" 0.00124753
cap "via_dev_13/m1_0_0#" "via_dev_4/m1_0_0#" 2.3706
cap "via_dev_16[2]/m1_0_0#" "nfet$7_0/a_n84_0#" 1.02106
cap "via_dev_15[0]/m1_0_0#" "via_dev_13/m1_0_0#" 17.3432
cap "via_dev_16[2]/m1_0_0#" "via_dev_4/m1_0_0#" 0.216646
cap "via_dev_10/m1_0_0#" "via_dev_4/m1_0_0#" 0.0653705
cap "nfet$2_0/w_n710_n652#" "nfet$7_0/a_94_0#" 0.659097
cap "via_dev_15[0]/m1_0_0#" "via_dev_16[2]/m1_0_0#" 28.5157
cap "nfet$2_0/w_n710_n652#" "via_dev_13/m1_0_0#" 14.1395
cap "via_dev_10/m1_0_0#" "via_dev_15[0]/m1_0_0#" 2.42428
cap "nfet$2_0/w_n710_n652#" "via_dev_2/m1_0_0#" -0.713958
cap "via_dev_16[2]/m1_0_0#" "pfet$7_0/a_28_144#" 0.327437
cap "via_dev_10/m1_0_0#" "pfet$7_0/a_28_144#" 0.134186
cap "via_dev_10/m1_0_0#" "nfet$2_0/w_n710_n652#" 5.46698
cap "nfet$7_0/a_94_0#" "via_dev_13/m1_0_0#" 0.320129
cap "via_dev_2/m1_0_0#" "via_dev_13/m1_0_0#" 0.891105
cap "nfet$7_0/a_94_0#" "via_dev_16[2]/m1_0_0#" 1.76008
cap "nfet$2_0/w_n710_n652#" "pfet$5_0/a_94_0#" 11.7093
cap "via_dev_13/m1_0_0#" "via_dev_16[2]/m1_0_0#" 0.56612
cap "via_dev_10/m1_0_0#" "nfet$7_0/a_94_0#" 0.552904
cap "via_dev_2/m1_0_0#" "via_dev_16[2]/m1_0_0#" 0.0500684
cap "via_dev_10/m1_0_0#" "via_dev_13/m1_0_0#" 0.758733
cap "nfet$2_0/w_n710_n652#" "via_dev_16[2]/m1_0_0#" 0.124372
cap "via_dev_13/m1_0_0#" "via_dev_2/m1_0_0#" 13.228
cap "nfet$2_0/w_n710_n652#" "via_dev_13/m1_0_0#" 18.5846
cap "nfet$7_0/a_94_0#" "via_dev_13/m1_0_0#" 0.426112
cap "nfet$2_0/w_n710_n652#" "via_dev_2/m1_0_0#" 40.8062
cap "via_dev_16[2]/m1_0_0#" "nfet$7_0/a_n84_0#" 0.0286558
cap "via_dev_5/m1_0_0#" "via_dev_13/m1_0_0#" -0.0450615
cap "via_dev_15[0]/m1_0_0#" "via_dev_16[2]/m1_0_0#" 7.73339
cap "via_dev_16[2]/m1_0_0#" "pfet$4_0/a_28_n136#" 0.136087
cap "via_dev_16[2]/m1_0_0#" "via_dev_13/m1_0_0#" 8.31433
cap "via_dev_15[0]/m1_0_0#" "via_dev_13/m1_0_0#" 30.8001
cap "pfet$4_0/a_28_n136#" "via_dev_13/m1_0_0#" 0.0609573
cap "via_dev_15[0]/m1_0_0#" "via_dev_2/m1_0_0#" 0.448782
cap "via_dev_16[2]/m1_0_0#" "via_dev_2/m1_0_0#" 22.9775
cap "via_dev_15[0]/m1_0_0#" "via_dev_10/m1_0_0#" 52.067
cap "via_dev_12/m1_0_0#" "via_dev_4/m1_0_0#" 2.89236
cap "pfet$6_0/a_28_n136#" "v_ctrl" 1.40979
cap "pfet$6_0/a_28_n136#" "via_dev_12/m1_0_0#" 1.38778e-17
cap "pfet$6_0/a_n92_n2#" "via_dev_4/m1_0_0#" -2.04986
cap "via_dev_2/m1_0_0#" "nfet_1/w_n710_n726#" -0.0633991
cap "via_dev_15[0]/m1_0_0#" "v_ctrl" 22.6916
cap "via_dev_2/m1_0_0#" "via_dev_10/m1_0_0#" 0.416559
cap "via_dev_15[0]/m1_0_0#" "via_dev_12/m1_0_0#" -2.26599
cap "pfet$7_0/a_28_144#" "via_dev_4/m1_0_0#" 18.3063
cap "pfet$6_0/a_28_n136#" "pfet$6_0/a_n92_n2#" 10.9356
cap "pfet$5_0/a_94_0#" "via_dev_4/m1_0_0#" 1.09922
cap "pfet$6_0/a_28_n136#" "via_dev_4/m1_0_0#" 4.43058
cap "nfet_1/w_n710_n726#" "via_dev_10/m1_0_0#" -0.119149
cap "via_dev_15[0]/m1_0_0#" "pfet$6_0/a_n92_n2#" 71.3645
cap "via_dev_13/m1_0_0#" "via_dev_4/m1_0_0#" 0.178713
cap "via_dev_2/m1_0_0#" "v_ctrl" 0.00340588
cap "via_dev_15[0]/m1_0_0#" "via_dev_4/m1_0_0#" 149.033
cap "via_dev_15[0]/m1_0_0#" "pfet$7_0/a_28_144#" 7.74722
cap "nfet$4_0/w_n710_n726#" "via_dev_10/m1_0_0#" 0.00547962
cap "via_dev_15[0]/m1_0_0#" "pfet$6_0/a_28_n136#" 49.3968
cap "via_dev_10/m1_0_0#" "v_ctrl" 0.0918435
cap "via_dev_2/m1_0_0#" "pfet$6_0/a_n92_n2#" 26.5171
cap "via_dev_10/m1_0_0#" "via_dev_12/m1_0_0#" 0.0245054
cap "via_dev_2/m1_0_0#" "via_dev_4/m1_0_0#" 59.6157
cap "via_dev_2/m1_0_0#" "pfet$6_0/a_28_n136#" 0.434012
cap "pfet$6_0/a_n92_n2#" "via_dev_10/m1_0_0#" 0.0376848
cap "nfet_1/w_n710_n726#" "via_dev_4/m1_0_0#" 2.54551
cap "via_dev_10/m1_0_0#" "via_dev_4/m1_0_0#" 9.08918
cap "pfet$7_0/a_28_144#" "via_dev_10/m1_0_0#" 3.02522
cap "via_dev_2/m1_0_0#" "via_dev_15[0]/m1_0_0#" 69.6539
cap "pfet$5_0/a_94_0#" "via_dev_10/m1_0_0#" 0.627952
cap "pfet$6_0/a_n92_n2#" "v_ctrl" 1.1803
cap "via_dev_15[0]/m1_0_0#" "nfet_1/w_n710_n726#" -6.67672
cap "via_dev_10/m1_0_0#" "via_dev_13/m1_0_0#" 1.64998
cap "via_dev_2/m1_0_0#" "nfet_1/w_n710_n726#" -0.713958
cap "via_dev_13/m1_0_0#" "via_dev_15[0]/m1_0_0#" 3.70607
cap "via_dev_10/m1_0_0#" "nfet_1/w_n710_n726#" 0.0207752
cap "nfet_1/w_n710_n726#" "via_dev_15[0]/m1_0_0#" 1.64045
cap "via_dev_10/m1_0_0#" "nfet$7_0/w_n710_n652#" 0.0194905
cap "via_dev_13/m1_0_0#" "pfet$5_0/a_94_0#" -4.84708
cap "via_dev_10/m1_0_0#" "via_dev_16[2]/m1_0_0#" 0.012386
cap "via_dev_16[2]/m1_0_0#" "via_dev_15[0]/m1_0_0#" 3.38515
cap "nfet_1/w_n710_n726#" "pfet$5_0/a_94_0#" 3.3651
cap "via_dev_10/m1_0_0#" "via_dev_2/m1_0_0#" 1.51605
cap "via_dev_2/m1_0_0#" "via_dev_15[0]/m1_0_0#" 12.1705
cap "via_dev_16[2]/m1_0_0#" "pfet$5_0/a_94_0#" -39.6837
cap "via_dev_10/m1_0_0#" "via_dev_15[0]/m1_0_0#" 67.3277
cap "via_dev_2/m1_0_0#" "pfet$5_0/a_94_0#" 7.6091
cap "via_dev_10/m1_0_0#" "via_dev_4/m1_0_0#" 0.0206967
cap "via_dev_13/m1_0_0#" "via_dev_2/m1_0_0#" 3.50237
cap "via_dev_10/m1_0_0#" "pfet$5_0/a_94_0#" 5.39745
cap "via_dev_10/m1_0_0#" "pfet$6_0/a_n92_n2#" 0.133341
cap "pfet$5_0/a_94_0#" "via_dev_15[0]/m1_0_0#" 136.304
cap "via_dev_16[2]/m1_0_0#" "via_dev_15[0]/m1_0_0#" 38.2586
cap "via_dev_16[2]/m1_0_0#" "via_dev_13/m1_0_0#" 59.0823
cap "via_dev_16[2]/m1_0_0#" "pfet$5_0/a_94_0#" -37.6126
cap "via_dev_2/m1_0_0#" "via_dev_15[0]/m1_0_0#" 48.2268
cap "via_dev_2/m1_0_0#" "via_dev_13/m1_0_0#" 9.45235
cap "via_dev_16[2]/m1_0_0#" "pfet$4_0/a_28_n136#" 0.598149
cap "via_dev_2/m1_0_0#" "pfet$5_0/a_94_0#" 1.97758
cap "via_dev_13/m1_0_0#" "via_dev_15[0]/m1_0_0#" 39.8398
cap "via_dev_2/m1_0_0#" "pfet$4_0/a_28_n136#" 0.380126
cap "pfet$5_0/a_94_0#" "via_dev_13/m1_0_0#" -9.29387
cap "via_dev_13/m1_0_0#" "pfet$4_0/a_28_n136#" 0.0751334
cap "nfet_1/w_n710_n726#" "via_dev_2/m1_0_0#" -0.875618
cap "via_dev_2/m1_0_0#" "via_dev_16[2]/m1_0_0#" 24.7342
merge "via_dev_2/VSUBS" "pfet$6_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pfet$6_0/VSUBS" "pfet$7_1/VSUBS"
merge "pfet$7_1/VSUBS" "via_dev_3/VSUBS"
merge "via_dev_3/VSUBS" "via_dev_15[2]/VSUBS"
merge "via_dev_15[2]/VSUBS" "via_dev_15[1]/VSUBS"
merge "via_dev_15[1]/VSUBS" "via_dev_15[0]/VSUBS"
merge "via_dev_15[0]/VSUBS" "via_dev_16[2]/VSUBS"
merge "via_dev_16[2]/VSUBS" "via_dev_16[1]/VSUBS"
merge "via_dev_16[1]/VSUBS" "via_dev_16[0]/VSUBS"
merge "via_dev_16[0]/VSUBS" "via_dev_1[2]/VSUBS"
merge "via_dev_1[2]/VSUBS" "via_dev_1[1]/VSUBS"
merge "via_dev_1[1]/VSUBS" "via_dev_1[0]/VSUBS"
merge "via_dev_1[0]/VSUBS" "via_dev_4/VSUBS"
merge "via_dev_4/VSUBS" "via_dev_17[2]/VSUBS"
merge "via_dev_17[2]/VSUBS" "via_dev_17[1]/VSUBS"
merge "via_dev_17[1]/VSUBS" "via_dev_17[0]/VSUBS"
merge "via_dev_17[0]/VSUBS" "via_dev_12/VSUBS"
merge "via_dev_12/VSUBS" "via_dev_13/VSUBS"
merge "via_dev_13/VSUBS" "via_dev_14/VSUBS"
merge "via_dev_14/VSUBS" "pfet$5_0/VSUBS"
merge "pfet$5_0/VSUBS" "via_dev_5/VSUBS"
merge "via_dev_5/VSUBS" "via_dev_6/VSUBS"
merge "via_dev_6/VSUBS" "via_dev_10/VSUBS"
merge "via_dev_10/VSUBS" "via_dev_11/VSUBS"
merge "via_dev_11/VSUBS" "pfet$7_0/VSUBS"
merge "pfet$7_0/VSUBS" "pfet$7_2/VSUBS"
merge "pfet$7_2/VSUBS" "pfet$4_0/VSUBS"
merge "pfet$4_0/VSUBS" "via_dev_0[2,2]/VSUBS"
merge "via_dev_0[2,2]/VSUBS" "via_dev_0[1,2]/VSUBS"
merge "via_dev_0[1,2]/VSUBS" "via_dev_0[0,2]/VSUBS"
merge "via_dev_0[0,2]/VSUBS" "via_dev_0[2,1]/VSUBS"
merge "via_dev_0[2,1]/VSUBS" "via_dev_0[1,1]/VSUBS"
merge "via_dev_0[1,1]/VSUBS" "via_dev_0[0,1]/VSUBS"
merge "via_dev_0[0,1]/VSUBS" "via_dev_0[2,0]/VSUBS"
merge "via_dev_0[2,0]/VSUBS" "via_dev_0[1,0]/VSUBS"
merge "via_dev_0[1,0]/VSUBS" "via_dev_0[0,0]/VSUBS"
merge "via_dev_0[0,0]/VSUBS" "via_dev_8/VSUBS"
merge "via_dev_8/VSUBS" "nfet$7_0/VSUBS"
merge "nfet$7_0/VSUBS" "nfet_2/VSUBS"
merge "nfet_2/VSUBS" "nfet$4_0/VSUBS"
merge "nfet$4_0/VSUBS" "via_dev_7/VSUBS"
merge "via_dev_7/VSUBS" "nfet_0/VSUBS"
merge "nfet_0/VSUBS" "nfet_1/VSUBS"
merge "nfet_1/VSUBS" "nfet$2_0/VSUBS"
merge "nfet$2_0/VSUBS" "via_dev_9/VSUBS"
merge "via_dev_9/VSUBS" "a_224_n2164#"
merge "via_dev_0[0,2]/m1_0_0#" "via_dev_0[0,1]/m1_0_0#" -1166.23 0 0 -15591576 -38736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -130864 -6328 -57600 -2880 0 0 0 0 0 0
merge "via_dev_0[0,1]/m1_0_0#" "via_dev_0[0,0]/m1_0_0#"
merge "via_dev_0[0,0]/m1_0_0#" "via_dev_0[1,2]/m1_0_0#"
merge "via_dev_0[1,2]/m1_0_0#" "via_dev_0[1,1]/m1_0_0#"
merge "via_dev_0[1,1]/m1_0_0#" "via_dev_0[1,0]/m1_0_0#"
merge "via_dev_0[1,0]/m1_0_0#" "via_dev_0[2,2]/m1_0_0#"
merge "via_dev_0[2,2]/m1_0_0#" "via_dev_0[2,1]/m1_0_0#"
merge "via_dev_0[2,1]/m1_0_0#" "via_dev_0[2,0]/m1_0_0#"
merge "via_dev_0[2,0]/m1_0_0#" "m2_n364_n1452#"
merge "m2_n364_n1452#" "nfet$7_0/a_94_0#"
merge "nfet$7_0/a_94_0#" "nfet$7_0/w_n710_n652#"
merge "nfet$7_0/w_n710_n652#" "nfet_2/a_94_0#"
merge "nfet_2/a_94_0#" "nfet_2/w_n710_n726#"
merge "nfet_2/w_n710_n726#" "nfet$4_0/w_n710_n726#"
merge "nfet$4_0/w_n710_n726#" "nfet_0/a_94_0#"
merge "nfet_0/a_94_0#" "nfet_0/w_n710_n726#"
merge "nfet_0/w_n710_n726#" "nfet_1/a_94_0#"
merge "nfet_1/a_94_0#" "nfet_1/w_n710_n726#"
merge "nfet_1/w_n710_n726#" "nfet$2_0/w_n710_n652#"
merge "nfet$2_0/w_n710_n652#" "vss"
merge "vss" "w_804_n1584#"
merge "pfet$4_0/a_28_n136#" "via_dev_10/m1_0_0#" -639.218 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -29504 -1696 -6400 -480 0 0 0 0 0 0
merge "via_dev_10/m1_0_0#" "nfet$2_0/a_n84_n2#"
merge "nfet$2_0/a_n84_n2#" "m1_640_n472#"
merge "m1_640_n472#" "via_dev_11/m1_0_0#"
merge "via_dev_11/m1_0_0#" "m2_640_1617#"
merge "m2_640_1617#" "pfet$7_2/a_28_144#"
merge "pfet$7_2/a_28_144#" "pfet$7_2/a_n92_n2#"
merge "pfet$7_2/a_n92_n2#" "m1_640_1945#"
merge "pfet$7_1/a_28_144#" "via_dev_4/m1_0_0#" -616.563 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15428 -1228 -6400 -640 0 0 0 0 0 0
merge "via_dev_4/m1_0_0#" "pfet$7_0/a_n92_n2#"
merge "pfet$7_0/a_n92_n2#" "m1_156_2344#"
merge "m1_156_2344#" "via_dev_5/m1_0_0#"
merge "via_dev_5/m1_0_0#" "via_dev_6/m1_0_0#"
merge "via_dev_6/m1_0_0#" "m2_346_2087#"
merge "m2_346_2087#" "nfet_1/a_n84_n2#"
merge "nfet_1/a_n84_n2#" "m1_856_n14#"
merge "via_dev_16[0]/m1_0_0#" "via_dev_16[2]/m1_0_0#" -782.067 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68768 -2720 -25600 -1280 0 0 0 0 0 0
merge "via_dev_16[2]/m1_0_0#" "via_dev_16[1]/m1_0_0#"
merge "via_dev_16[1]/m1_0_0#" "pfet$5_0/a_n92_0#"
merge "pfet$5_0/a_n92_0#" "m1_2488_2089#"
merge "m1_2488_2089#" "via_dev_12/m1_0_0#"
merge "via_dev_12/m1_0_0#" "v_out"
merge "v_out" "nfet$4_0/a_n84_0#"
merge "nfet$4_0/a_n84_0#" "m1_2482_160#"
merge "pfet$7_0/a_28_144#" "via_dev_8/m1_0_0#" -465.136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -23408 -1384 -12800 -640 0 0 0 0 0 0
merge "via_dev_8/m1_0_0#" "via_dev_7/m1_0_0#"
merge "via_dev_7/m1_0_0#" "v_in"
merge "v_in" "m1_84_n254#"
merge "m1_84_n254#" "nfet_1/a_30_n132#"
merge "nfet_1/a_30_n132#" "nfet$2_0/a_30_144#"
merge "nfet$2_0/a_30_144#" "m1_1542_n334#"
merge "nfet$7_0/dw_n710_n652#" "nfet_2/dw_n710_n726#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "nfet_2/dw_n710_n726#" "nfet$4_0/dw_n710_n726#"
merge "nfet$4_0/dw_n710_n726#" "nfet_0/dw_n710_n726#"
merge "nfet_0/dw_n710_n726#" "nfet_1/dw_n710_n726#"
merge "nfet_1/dw_n710_n726#" "nfet$2_0/dw_n710_n652#"
merge "pfet$6_0/a_n92_n2#" "pfet$7_1/a_94_0#" -176.918 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5776 -456 0 0 0 0 0 0 0 0
merge "pfet$7_1/a_94_0#" "m1_44_2533#"
merge "via_dev_15[1]/m1_0_0#" "via_dev_15[2]/m1_0_0#" -2169.27 0 -6112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -187648 -7976 -57600 -2880 0 0 0 0 0 0
merge "via_dev_15[2]/m1_0_0#" "via_dev_1[1]/m1_0_0#"
merge "via_dev_1[1]/m1_0_0#" "via_dev_1[2]/m1_0_0#"
merge "via_dev_1[2]/m1_0_0#" "via_dev_17[1]/m1_0_0#"
merge "via_dev_17[1]/m1_0_0#" "via_dev_17[2]/m1_0_0#"
merge "via_dev_17[2]/m1_0_0#" "pfet$6_0/a_94_0#"
merge "pfet$6_0/a_94_0#" "pfet$6_0/w_n232_n142#"
merge "pfet$6_0/w_n232_n142#" "pfet$7_1/w_n232_n142#"
merge "pfet$7_1/w_n232_n142#" "via_dev_15[0]/m1_0_0#"
merge "via_dev_15[0]/m1_0_0#" "via_dev_1[0]/m1_0_0#"
merge "via_dev_1[0]/m1_0_0#" "via_dev_17[0]/m1_0_0#"
merge "via_dev_17[0]/m1_0_0#" "vdd"
merge "vdd" "pfet$5_0/w_n230_n138#"
merge "pfet$5_0/w_n230_n138#" "m1_2038_2225#"
merge "m1_2038_2225#" "pfet$7_0/a_94_0#"
merge "pfet$7_0/a_94_0#" "pfet$7_0/w_n232_n142#"
merge "pfet$7_0/w_n232_n142#" "m1_n182_2225#"
merge "m1_n182_2225#" "pfet$7_2/a_94_0#"
merge "pfet$7_2/a_94_0#" "pfet$7_2/w_n232_n142#"
merge "pfet$7_2/w_n232_n142#" "pfet$4_0/a_94_0#"
merge "pfet$4_0/a_94_0#" "pfet$4_0/w_n230_n138#"
merge "pfet$4_0/w_n230_n138#" "m1_864_2089#"
merge "via_dev_2/m1_0_0#" "pfet$7_1/a_n92_n2#" -604.208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -23728 -1544 -1760 -364 0 0 0 0 0 0
merge "pfet$7_1/a_n92_n2#" "m1_344_2455#"
merge "m1_344_2455#" "via_dev_3/m1_0_0#"
merge "via_dev_3/m1_0_0#" "m2_2667_2809#"
merge "m2_2667_2809#" "nfet$7_0/a_30_260#"
merge "nfet$7_0/a_30_260#" "nfet_2/a_n84_n2#"
merge "nfet_2/a_n84_n2#" "nfet_2/a_30_n132#"
merge "nfet_2/a_30_n132#" "m1_2374_n790#"
merge "nfet$7_0/a_n84_0#" "nfet$4_0/a_94_0#" -161.624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27056 -1016 0 0 0 0 0 0 0 0
merge "nfet$4_0/a_94_0#" "m1_2266_n82#"
merge "via_dev_13/m1_0_0#" "nfet$4_0/a_30_n132#" -947.475 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -129632 -3960 -12800 -640 0 0 0 0 0 0
merge "nfet$4_0/a_30_n132#" "m1_2374_558#"
merge "m1_2374_558#" "via_dev_14/m1_0_0#"
merge "via_dev_14/m1_0_0#" "m2_2374_1585#"
merge "m2_2374_1585#" "v_ctrl"
merge "v_ctrl" "pfet$5_0/a_28_620#"
merge "nfet_0/a_n84_n2#" "nfet$2_0/a_94_0#" -81.3903 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -304 0 0 0 0 0 0 0 0
merge "nfet$2_0/a_94_0#" "m1_1434_n778#"
merge "pfet$4_0/a_n92_0#" "pfet$5_0/a_94_0#" -388.972 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -42864 -1432 0 0 0 0 0 0 0 0
merge "pfet$5_0/a_94_0#" "m1_1750_2493#"
merge "nfet_0/a_30_n132#" "via_dev_9/m1_0_0#" -193.281 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12176 -624 -6400 -320 0 0 0 0 0 0
merge "via_dev_9/m1_0_0#" "ve"
merge "ve" "m1_1037_n996#"
merge "pfet$6_0/a_28_n136#" "vi" -114.806 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5776 -304 0 0 0 0 0 0 0 0
