// Seed: 172332382
import "" function void id_4(
  input [1 : id_0] id_0,
  [id_2[1 'b0] ==  id_0 : 1 'd0] id_4 = 1
);
`resetall `timescale 1ps / 1ps
module module_0 (
    input id_0,
    inout id_1,
    input id_2,
    output id_3,
    output logic id_4
);
  assign id_4 = 1;
endmodule
