{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701082028611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701082028611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 16:17:08 2023 " "Processing started: Mon Nov 27 16:17:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701082028611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082028611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystemBus -c SystemBus " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystemBus -c SystemBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082028611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701082028902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701082028902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaledclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file scaledclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "scaledclock.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/scaledclock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_wrapper " "Found entity 1: slave_wrapper" {  } { { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037483 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slave_port.sv(92) " "Verilog HDL information at slave_port.sv(92): always construct contains both blocking and non-blocking assignments" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701082037483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_out_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_out_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_out_port " "Found entity 1: slave_out_port" {  } { { "slave_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave_in_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file slave_in_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slave_in_port " "Found entity 1: slave_in_port" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconn_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconn_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterConn_Wrapper " "Found entity 1: InterConn_Wrapper" {  } { { "InterConn_Wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconn_multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconn_multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterConn_Multiplexer " "Found entity 1: InterConn_Multiplexer" {  } { { "InterConn_Multiplexer.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037483 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InterConn_Arbitter.sv(131) " "Verilog HDL information at InterConn_Arbitter.sv(131): always construct contains both blocking and non-blocking assignments" {  } { { "InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701082037483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconn_arbitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconn_arbitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InterConn_Arbitter " "Found entity 1: InterConn_Arbitter" {  } { { "InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_out_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_out_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_out_port " "Found entity 1: master_out_port" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_in_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_in_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_in_port " "Found entity 1: master_in_port" {  } { { "master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "master_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_module " "Found entity 1: master_module" {  } { { "master_module.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "event_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file event_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 event_handler " "Found entity 1: event_handler" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_commands.sv 1 1 " "Found 1 design units, including 1 entities, in source file input_commands.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_commands " "Found entity 1: input_commands" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 1 1 " "Found 1 design units, including 1 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM " "Found entity 1: BRAM" {  } { { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_directtomaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_directtomaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_directToMaster " "Found entity 1: Top_directToMaster" {  } { { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_directtomaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_directtomaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Top_directToMaster " "Found entity 1: tb_Top_directToMaster" {  } { { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037503 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.sv(51) " "Verilog HDL Parameter Declaration warning at master_out_port.sv(51): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701082037513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_out_port master_out_port.sv(53) " "Verilog HDL Parameter Declaration warning at master_out_port.sv(53): Parameter Declaration in module \"master_out_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701082037513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "master_in_port master_in_port.sv(27) " "Verilog HDL Parameter Declaration warning at master_in_port.sv(27): Parameter Declaration in module \"master_in_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "master_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_in_port.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701082037513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_commands input_commands.sv(53) " "Verilog HDL Parameter Declaration warning at input_commands.sv(53): Parameter Declaration in module \"input_commands\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701082037513 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_commands input_commands.sv(54) " "Verilog HDL Parameter Declaration warning at input_commands.sv(54): Parameter Declaration in module \"input_commands\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701082037523 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "input_commands input_commands.sv(58) " "Verilog HDL Parameter Declaration warning at input_commands.sv(58): Parameter Declaration in module \"input_commands\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "input_commands.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/input_commands.sv" 58 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701082037523 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "event_handler event_handler.sv(25) " "Verilog HDL Parameter Declaration warning at event_handler.sv(25): Parameter Declaration in module \"event_handler\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701082037523 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Top_directToMaster Top_directToMaster.sv(30) " "Verilog HDL Parameter Declaration warning at Top_directToMaster.sv(30): Parameter Declaration in module \"Top_directToMaster\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1701082037523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_Top_directToMaster " "Elaborating entity \"tb_Top_directToMaster\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701082037553 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_Top_directToMaster.sv(56) " "Verilog HDL warning at tb_Top_directToMaster.sv(56): assignments to clk create a combinational loop" {  } { { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 56 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1701082037553 "|tb_Top_directToMaster"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_Top_directToMaster.sv(65) " "Verilog HDL warning at tb_Top_directToMaster.sv(65): ignoring unsupported system task" {  } { { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 65 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1701082037553 "|tb_Top_directToMaster"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top_directToMaster Top_directToMaster:uut " "Elaborating entity \"Top_directToMaster\" for hierarchy \"Top_directToMaster:uut\"" {  } { { "tb_Top_directToMaster.sv" "uut" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_module Top_directToMaster:uut\|master_module:MASTER1 " "Elaborating entity \"master_module\" for hierarchy \"Top_directToMaster:uut\|master_module:MASTER1\"" {  } { { "Top_directToMaster.sv" "MASTER1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port Top_directToMaster:uut\|master_module:MASTER1\|master_port:MASTER_PORT " "Elaborating entity \"master_port\" for hierarchy \"Top_directToMaster:uut\|master_module:MASTER1\|master_port:MASTER_PORT\"" {  } { { "master_module.sv" "MASTER_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_in_port Top_directToMaster:uut\|master_module:MASTER1\|master_port:MASTER_PORT\|master_in_port:MASTER_IN_PORT " "Elaborating entity \"master_in_port\" for hierarchy \"Top_directToMaster:uut\|master_module:MASTER1\|master_port:MASTER_PORT\|master_in_port:MASTER_IN_PORT\"" {  } { { "master_port.sv" "MASTER_IN_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_out_port Top_directToMaster:uut\|master_module:MASTER1\|master_port:MASTER_PORT\|master_out_port:MASTER_OUT_PORT " "Elaborating entity \"master_out_port\" for hierarchy \"Top_directToMaster:uut\|master_module:MASTER1\|master_port:MASTER_PORT\|master_out_port:MASTER_OUT_PORT\"" {  } { { "master_port.sv" "MASTER_OUT_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_port.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(408) " "Verilog HDL assignment warning at master_out_port.sv(408): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037604 "|tb_Top_directToMaster|Top_directToMaster:uut|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(466) " "Verilog HDL assignment warning at master_out_port.sv(466): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037604 "|tb_Top_directToMaster|Top_directToMaster:uut|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(481) " "Verilog HDL assignment warning at master_out_port.sv(481): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037604 "|tb_Top_directToMaster|Top_directToMaster:uut|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(535) " "Verilog HDL assignment warning at master_out_port.sv(535): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037604 "|tb_Top_directToMaster|Top_directToMaster:uut|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(574) " "Verilog HDL assignment warning at master_out_port.sv(574): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037604 "|tb_Top_directToMaster|Top_directToMaster:uut|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(589) " "Verilog HDL assignment warning at master_out_port.sv(589): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037604 "|tb_Top_directToMaster|Top_directToMaster:uut|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_out_port.sv(760) " "Verilog HDL assignment warning at master_out_port.sv(760): truncated value with size 32 to match size of target (8)" {  } { { "master_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_out_port.sv" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037604 "|tb_Top_directToMaster|Top_directToMaster:uut|master_module:MASTER1|master_port:MASTER_PORT|master_out_port:MASTER_OUT_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "event_handler Top_directToMaster:uut\|master_module:MASTER1\|event_handler:event_handle " "Elaborating entity \"event_handler\" for hierarchy \"Top_directToMaster:uut\|master_module:MASTER1\|event_handler:event_handle\"" {  } { { "master_module.sv" "event_handle" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/master_module.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 event_handler.sv(56) " "Verilog HDL assignment warning at event_handler.sv(56): truncated value with size 13 to match size of target (12)" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037654 "|tb_Top_directToMaster|Top_directToMaster:uut|master_module:MASTER1|event_handler:event_handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 event_handler.sv(58) " "Verilog HDL assignment warning at event_handler.sv(58): truncated value with size 13 to match size of target (12)" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037654 "|tb_Top_directToMaster|Top_directToMaster:uut|master_module:MASTER1|event_handler:event_handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 event_handler.sv(67) " "Verilog HDL assignment warning at event_handler.sv(67): truncated value with size 13 to match size of target (12)" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037654 "|tb_Top_directToMaster|Top_directToMaster:uut|master_module:MASTER1|event_handler:event_handle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 event_handler.sv(69) " "Verilog HDL assignment warning at event_handler.sv(69): truncated value with size 13 to match size of target (12)" {  } { { "event_handler.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/event_handler.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037654 "|tb_Top_directToMaster|Top_directToMaster:uut|master_module:MASTER1|event_handler:event_handle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterConn_Wrapper Top_directToMaster:uut\|InterConn_Wrapper:BUS " "Elaborating entity \"InterConn_Wrapper\" for hierarchy \"Top_directToMaster:uut\|InterConn_Wrapper:BUS\"" {  } { { "Top_directToMaster.sv" "BUS" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterConn_Arbitter Top_directToMaster:uut\|InterConn_Wrapper:BUS\|InterConn_Arbitter:Arbitter1 " "Elaborating entity \"InterConn_Arbitter\" for hierarchy \"Top_directToMaster:uut\|InterConn_Wrapper:BUS\|InterConn_Arbitter:Arbitter1\"" {  } { { "InterConn_Wrapper.sv" "Arbitter1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037675 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "split_enabled InterConn_Arbitter.sv(54) " "Verilog HDL or VHDL warning at InterConn_Arbitter.sv(54): object \"split_enabled\" assigned a value but never read" {  } { { "InterConn_Arbitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Arbitter.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701082037675 "|tb_Top_directToMaster|Top_directToMaster:uut|InterConn_Wrapper:BUS|InterConn_Arbitter:Arbitter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterConn_Multiplexer Top_directToMaster:uut\|InterConn_Wrapper:BUS\|InterConn_Multiplexer:Mux1 " "Elaborating entity \"InterConn_Multiplexer\" for hierarchy \"Top_directToMaster:uut\|InterConn_Wrapper:BUS\|InterConn_Multiplexer:Mux1\"" {  } { { "InterConn_Wrapper.sv" "Mux1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/InterConn_Wrapper.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_wrapper Top_directToMaster:uut\|slave_wrapper:SLAVE_1 " "Elaborating entity \"slave_wrapper\" for hierarchy \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\"" {  } { { "Top_directToMaster.sv" "SLAVE_1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|slave_port:SLAVE_PORT " "Elaborating entity \"slave_port\" for hierarchy \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|slave_port:SLAVE_PORT\"" {  } { { "slave_wrapper.sv" "SLAVE_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037695 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_port.sv(94) " "Verilog HDL Case Statement information at slave_port.sv(94): all case item expressions in this case statement are onehot" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701082037695 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port.sv(224) " "Verilog HDL assignment warning at slave_port.sv(224): truncated value with size 32 to match size of target (5)" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037695 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 slave_port.sv(237) " "Verilog HDL assignment warning at slave_port.sv(237): truncated value with size 32 to match size of target (5)" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037695 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_port.sv(217) " "Verilog HDL Case Statement information at slave_port.sv(217): all case item expressions in this case statement are onehot" {  } { { "slave_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 217 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701082037695 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_in_port Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT " "Elaborating entity \"slave_in_port\" for hierarchy \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|slave_port:SLAVE_PORT\|slave_in_port:SLAVE_IN_PORT\"" {  } { { "slave_port.sv" "SLAVE_IN_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(110) " "Verilog HDL assignment warning at slave_in_port.sv(110): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037705 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.sv(123) " "Verilog HDL assignment warning at slave_in_port.sv(123): truncated value with size 32 to match size of target (4)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037705 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.sv(130) " "Verilog HDL assignment warning at slave_in_port.sv(130): truncated value with size 32 to match size of target (4)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037705 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(182) " "Verilog HDL assignment warning at slave_in_port.sv(182): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037705 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(183) " "Verilog HDL assignment warning at slave_in_port.sv(183): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037705 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(191) " "Verilog HDL assignment warning at slave_in_port.sv(191): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037716 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 slave_in_port.sv(192) " "Verilog HDL assignment warning at slave_in_port.sv(192): truncated value with size 32 to match size of target (12)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037716 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_in_port.sv(275) " "Verilog HDL assignment warning at slave_in_port.sv(275): truncated value with size 32 to match size of target (4)" {  } { { "slave_in_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_in_port.sv" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701082037716 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_in_port:SLAVE_IN_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_out_port Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT " "Elaborating entity \"slave_out_port\" for hierarchy \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|slave_port:SLAVE_PORT\|slave_out_port:SLAVE_OUT_PORT\"" {  } { { "slave_port.sv" "SLAVE_OUT_PORT" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_port.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037726 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "slave_out_port.sv(34) " "Verilog HDL Case Statement information at slave_out_port.sv(34): all case item expressions in this case statement are onehot" {  } { { "slave_out_port.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_out_port.sv" 34 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701082037726 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|slave_port:SLAVE_PORT|slave_out_port:SLAVE_OUT_PORT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRAM Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM " "Elaborating entity \"BRAM\" for hierarchy \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\"" {  } { { "slave_wrapper.sv" "BRAM" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\"" {  } { { "BRAM.v" "altsyncram_component" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\"" {  } { { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 4KBRAM.mif " "Parameter \"init_file\" = \"4KBRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082037797 ""}  } { { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701082037797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lgl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lgl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lgl1 " "Found entity 1: altsyncram_lgl1" {  } { { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lgl1 Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated " "Elaborating entity \"altsyncram_lgl1\" for hierarchy \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipb2 " "Found entity 1: altsyncram_ipb2" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082037887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082037887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ipb2 Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1 " "Elaborating entity \"altsyncram_ipb2\" for hierarchy \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\"" {  } { { "db/altsyncram_lgl1.tdf" "altsyncram1" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082037887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lgl1.tdf" "mgl_prim2" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082038410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082038430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082038430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082038430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082038430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1112686925 " "Parameter \"NODE_NAME\" = \"1112686925\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082038430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082038430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082038430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082038430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701082038430 ""}  } { { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701082038430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082038530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082038630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082038730 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Top_directToMaster:uut\|clk " "Net \"Top_directToMaster:uut\|clk\" is missing source, defaulting to GND" {  } { { "Top_directToMaster.sv" "clk" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 125 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701082038881 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1701082038881 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "tb_Top_directToMaster.sv" "clk" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701082038881 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1701082038881 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701082038992 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.27.16:17:22 Progress: Loading sldb3d81451/alt_sld_fab_wrapper_hw.tcl " "2023.11.27.16:17:22 Progress: Loading sldb3d81451/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082042281 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082044676 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082044836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082047280 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082047360 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082047445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082047549 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082047555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082047555 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701082048230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb3d81451/alt_sld_fab.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082048400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082048400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082048480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082048480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082048480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082048480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082048530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082048530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082048600 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082048600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082048600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701082048660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082048660 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701082049912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082050101 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "76 " "76 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701082050462 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.map.smsg " "Generated suppressed messages file D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082050672 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701082051207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701082051207 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051257 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a7"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "476 " "Implemented 476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701082051297 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701082051297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "447 " "Implemented 447 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701082051297 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701082051297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701082051297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701082051327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 16:17:31 2023 " "Processing ended: Mon Nov 27 16:17:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701082051327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701082051327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701082051327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701082051327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701082052519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701082052519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 16:17:32 2023 " "Processing started: Mon Nov 27 16:17:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701082052519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701082052519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SystemBus -c SystemBus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SystemBus -c SystemBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701082052519 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701082052619 ""}
{ "Info" "0" "" "Project  = SystemBus" {  } {  } 0 0 "Project  = SystemBus" 0 0 "Fitter" 0 0 1701082052619 ""}
{ "Info" "0" "" "Revision = SystemBus" {  } {  } 0 0 "Revision = SystemBus" 0 0 "Fitter" 0 0 1701082052619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701082052680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701082052680 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SystemBus EP4CE115F29I7 " "Selected device EP4CE115F29I7 for design \"SystemBus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701082052690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701082052730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701082052730 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053001 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053001 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053001 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053001 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053001 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053001 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053001 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053001 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053001 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_1\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 309 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_1|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_2\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 330 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_2|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"Top_directToMaster:uut\|slave_wrapper:SLAVE_3\|BRAM:BRAM\|altsyncram:altsyncram_component\|altsyncram_lgl1:auto_generated\|altsyncram_ipb2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ipb2.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_ipb2.tdf" 37 2 0 } } { "db/altsyncram_lgl1.tdf" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/db/altsyncram_lgl1.tdf" 39 0 0 } } { "altsyncram.tdf" "" { Text "d:/apps/quartusprime/files/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "BRAM.v" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/BRAM.v" 92 0 0 } } { "slave_wrapper.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/slave_wrapper.sv" 57 0 0 } } { "Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/Top_directToMaster.sv" 351 0 0 } } { "tb_Top_directToMaster.sv" "" { Text "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/tb_Top_directToMaster.sv" 52 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1701082053011 "|tb_Top_directToMaster|Top_directToMaster:uut|slave_wrapper:SLAVE_3|BRAM:BRAM|altsyncram:altsyncram_component|altsyncram_lgl1:auto_generated|altsyncram_ipb2:altsyncram1|ram_block3a7"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701082053011 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701082053011 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701082053071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701082053071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701082053071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701082053071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701082053071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701082053071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701082053071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701082053071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701082053071 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701082053071 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/apps/quartusprime/files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartusprime/files/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/" { { 0 { 0 ""} 0 2231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701082053071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/apps/quartusprime/files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartusprime/files/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/" { { 0 { 0 ""} 0 2233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701082053071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/apps/quartusprime/files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartusprime/files/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/" { { 0 { 0 ""} 0 2235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701082053071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/apps/quartusprime/files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartusprime/files/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/" { { 0 { 0 ""} 0 2237 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701082053071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/apps/quartusprime/files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/apps/quartusprime/files/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/" { { 0 { 0 ""} 0 2239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701082053071 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701082053071 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701082053151 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701082053922 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701082053922 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701082053922 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1701082053922 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SystemBus.sdc " "Synopsys Design Constraints File file not found: 'SystemBus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701082053932 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701082053932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701082053932 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1701082053932 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1701082053932 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701082053932 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701082053932 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701082053932 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701082053932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701082053982 ""}  } { { "temporary_test_loc" "" { Generic "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/" { { 0 { 0 ""} 0 1576 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701082053982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701082054193 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701082054193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701082054193 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701082054193 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701082054193 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701082054193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701082054193 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701082054193 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701082054193 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701082054193 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701082054193 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701082054283 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701082054283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701082055861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701082056022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701082056062 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701082056966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701082056966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701082057179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701082059789 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701082059789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701082059991 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1701082059991 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701082059991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701082059991 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701082060092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701082060102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701082060303 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701082060303 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701082060494 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701082060851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.fit.smsg " "Generated suppressed messages file D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/output_files/SystemBus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701082061254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6701 " "Peak virtual memory: 6701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701082061622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 16:17:41 2023 " "Processing ended: Mon Nov 27 16:17:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701082061622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701082061622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701082061622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701082061622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701082062615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701082062625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 16:17:42 2023 " "Processing started: Mon Nov 27 16:17:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701082062625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701082062625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SystemBus -c SystemBus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SystemBus -c SystemBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701082062625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701082062910 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701082065102 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701082065183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701082065410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 16:17:45 2023 " "Processing ended: Mon Nov 27 16:17:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701082065410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701082065410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701082065410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701082065410 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701082066051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701082066582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701082066587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 16:17:46 2023 " "Processing started: Mon Nov 27 16:17:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701082066587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082066587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SystemBus -c SystemBus " "Command: quartus_sta SystemBus -c SystemBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082066587 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1701082066687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082066778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082066778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082066822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082066822 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701082067197 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701082067197 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701082067197 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067197 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SystemBus.sdc " "Synopsys Design Constraints File file not found: 'SystemBus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067201 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701082067204 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701082067204 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067204 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1701082067205 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701082067215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.356 " "Worst-case setup slack is 43.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.356               0.000 altera_reserved_tck  " "   43.356               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.392 " "Worst-case hold slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 altera_reserved_tck  " "    0.392               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.326 " "Worst-case recovery slack is 96.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.326               0.000 altera_reserved_tck  " "   96.326               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.178 " "Worst-case removal slack is 1.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 altera_reserved_tck  " "    1.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.574 " "Worst-case minimum pulse width slack is 49.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.574               0.000 altera_reserved_tck  " "   49.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067249 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.145 ns " "Worst Case Available Settling Time: 343.145 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067289 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067289 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067289 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701082067298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067519 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701082067565 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701082067565 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.204 " "Worst-case setup slack is 44.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.204               0.000 altera_reserved_tck  " "   44.204               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 altera_reserved_tck  " "    0.335               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.691 " "Worst-case recovery slack is 96.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.691               0.000 altera_reserved_tck  " "   96.691               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.045 " "Worst-case removal slack is 1.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045               0.000 altera_reserved_tck  " "    1.045               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.445 " "Worst-case minimum pulse width slack is 49.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.445               0.000 altera_reserved_tck  " "   49.445               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067592 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.011 ns " "Worst Case Available Settling Time: 344.011 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067627 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067627 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701082067640 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701082067702 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701082067702 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.073 " "Worst-case setup slack is 47.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.073               0.000 altera_reserved_tck  " "   47.073               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 altera_reserved_tck  " "    0.162               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.169 " "Worst-case recovery slack is 98.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.169               0.000 altera_reserved_tck  " "   98.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.540 " "Worst-case removal slack is 0.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 altera_reserved_tck  " "    0.540               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.461 " "Worst-case minimum pulse width slack is 49.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.461               0.000 altera_reserved_tck  " "   49.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701082067738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067738 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.096 ns " "Worst Case Available Settling Time: 347.096 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701082067782 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082067782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082068081 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082068081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701082068148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 16:17:48 2023 " "Processing ended: Mon Nov 27 16:17:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701082068148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701082068148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701082068148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082068148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701082069129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701082069129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 16:17:49 2023 " "Processing started: Mon Nov 27 16:17:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701082069129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701082069129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SystemBus -c SystemBus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SystemBus -c SystemBus" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701082069129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701082069514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemBus_7_1200mv_100c_slow.svo D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/ simulation " "Generated file SystemBus_7_1200mv_100c_slow.svo in folder \"D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701082069927 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemBus_7_1200mv_-40c_slow.svo D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/ simulation " "Generated file SystemBus_7_1200mv_-40c_slow.svo in folder \"D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701082069973 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemBus_min_1200mv_-40c_fast.svo D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/ simulation " "Generated file SystemBus_min_1200mv_-40c_fast.svo in folder \"D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701082070013 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemBus.svo D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/ simulation " "Generated file SystemBus.svo in folder \"D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701082070061 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemBus_7_1200mv_100c_v_slow.sdo D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/ simulation " "Generated file SystemBus_7_1200mv_100c_v_slow.sdo in folder \"D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701082070113 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemBus_7_1200mv_-40c_v_slow.sdo D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/ simulation " "Generated file SystemBus_7_1200mv_-40c_v_slow.sdo in folder \"D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701082070186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemBus_min_1200mv_-40c_v_fast.sdo D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/ simulation " "Generated file SystemBus_min_1200mv_-40c_v_fast.sdo in folder \"D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701082070248 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemBus_v.sdo D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/ simulation " "Generated file SystemBus_v.sdo in folder \"D:/ACADEMICS/Sem7/ADS/System Bus design/Serial-Bus/Top Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701082070301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701082070903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 16:17:50 2023 " "Processing ended: Mon Nov 27 16:17:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701082070903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701082070903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701082070903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701082070903 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 105 s " "Quartus Prime Full Compilation was successful. 0 errors, 105 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701082071510 ""}
