Quartus Prime Archive log --	D:/GitHub/Globus/FPGA/globus_fpga_archive_Quartus20_1.qarlog

Archive:	D:/GitHub/Globus/FPGA/globus_fpga_archive_Quartus20_1.qar
Date:		Thu Nov 27 17:12:01 2025
Quartus Prime		20.1.1 Build 720 11/11/2020 SJ Lite Edition

	=========== Files Selected: ===========
D:/GitHub/Globus/FPGA/VHDL/other_components/clear_led_logic/clear_led_logic.vhdl
D:/GitHub/Globus/FPGA/VHDL/other_components/frame_request_generator.vhdl
D:/globusQuartusProjektus20_1/quartus/NIOS_test_board.sopcinfo
D:/globusQuartusProjektus20_1/quartus/NIOS_test_board.tcl
D:/globusQuartusProjektus20_1/quartus/ctrl_spi_mm_master_hw.tcl
D:/globusQuartusProjektus20_1/quartus/db/stp_t_fifo_check_auto_stripped.stp
D:/globusQuartusProjektus20_1/quartus/encoder_hw.tcl
D:/globusQuartusProjektus20_1/quartus/hdl/case_state_seq.vhd
D:/globusQuartusProjektus20_1/quartus/hdl/control_mux.vhd
D:/globusQuartusProjektus20_1/quartus/hdl/knightrider.vhd
D:/globusQuartusProjektus20_1/quartus/hdl/pwm_seq.vhd
D:/globusQuartusProjektus20_1/quartus/hdl/shift_reg_seq.vhd
D:/globusQuartusProjektus20_1/quartus/led_interface_hw.tcl
D:/globusQuartusProjektus20_1/quartus/main_sys.qsys
D:/globusQuartusProjektus20_1/quartus/main_sys.sopcinfo
D:/globusQuartusProjektus20_1/quartus/main_sys/main_sys.bsf
D:/globusQuartusProjektus20_1/quartus/main_sys/main_sys.cmp
D:/globusQuartusProjektus20_1/quartus/main_sys/main_sys.csv
D:/globusQuartusProjektus20_1/quartus/main_sys/main_sys.html
D:/globusQuartusProjektus20_1/quartus/main_sys/main_sys.spd
D:/globusQuartusProjektus20_1/quartus/main_sys/main_sys.xml
D:/globusQuartusProjektus20_1/quartus/main_sys/main_sys_bb.v
D:/globusQuartusProjektus20_1/quartus/main_sys/main_sys_generation.rpt
D:/globusQuartusProjektus20_1/quartus/main_sys/main_sys_generation_previous.rpt
D:/globusQuartusProjektus20_1/quartus/main_sys/main_sys_inst.v
D:/globusQuartusProjektus20_1/quartus/main_sys/main_sys_inst.vhd
D:/globusQuartusProjektus20_1/quartus/main_sys/simulation/aldec/rivierapro_setup.tcl
D:/globusQuartusProjektus20_1/quartus/main_sys/simulation/main_sys.sip
D:/globusQuartusProjektus20_1/quartus/main_sys/simulation/main_sys.vhd
D:/globusQuartusProjektus20_1/quartus/main_sys/simulation/mentor/msim_setup.tcl
D:/globusQuartusProjektus20_1/quartus/main_sys/simulation/submodules/main_sys_altpll_0.vho
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/main_sys.debuginfo
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/main_sys.qip
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/main_sys.vhd
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/main_sys_encoder_0.vhd
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/main_sys_led_interface_0.vhd
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/main_sys_qspi_interface_0.vhd
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/main_sys_ram_master_0.vhd
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_avalon_sc_fifo.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_default_burst_converter.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_incr_burst_converter.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_address_alignment.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_arbitrator.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_axi_slave_ni.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_axi_translator.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_burst_adapter.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_master_agent.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_master_translator.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_reorder_memory.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_slave_agent.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_slave_translator.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_merlin_width_adapter.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_reset_controller.sdc
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_reset_controller.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_reset_synchronizer.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_std_synchronizer_nocut.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/altera_wrap_burst_converter.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/ctrl_spi_mm_master.vhd
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/encoder.vhd
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi.out.sdc
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi_cmd_det.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi_condt_det.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi_crc_gen.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi_fifo.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi_header.iv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi_pc_channel.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi_register.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi_resp_gen.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi_rx_shifter.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi_slave.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi_tx_shifter.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/espi_vw_channel.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/led_interface.vhd
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_altpll_0.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_irq_mapper.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_avalon_st_adapter.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_avalon_st_adapter_001.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_cmd_demux.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_cmd_mux.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_router.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_router_001.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_router_002.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_rsp_demux.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_rsp_demux_001.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_rsp_demux_002.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_rsp_demux_003.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_0_rsp_mux.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1_avalon_st_adapter.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1_avalon_st_adapter_001.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1_cmd_demux.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1_cmd_mux.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1_router.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1_router_001.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1_router_002.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1_rsp_demux.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1_rsp_demux_001.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_mm_interconnect_1_rsp_mux.sv
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_new_sdram_controller_0.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_new_sdram_controller_0_test_component.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/main_sys_spi_0.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/new_encoder.vhdl
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/qspi_interface.vhd
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/ram_master.vhd
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/sdram_axi.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/sdram_axi_core.v
D:/globusQuartusProjektus20_1/quartus/main_sys/synthesis/submodules/sdram_axi_pmem.v
D:/globusQuartusProjektus20_1/quartus/output_files/stp1.stp
D:/globusQuartusProjektus20_1/quartus/output_files/stp_t_data2ram.stp
D:/globusQuartusProjektus20_1/quartus/output_files/stp_t_fifo_check.stp
D:/globusQuartusProjektus20_1/quartus/output_files/test_board.jdi
D:/globusQuartusProjektus20_1/quartus/output_files/test_board.pof
D:/globusQuartusProjektus20_1/quartus/output_files/test_board.sld
D:/globusQuartusProjektus20_1/quartus/output_files/test_board.sof
D:/globusQuartusProjektus20_1/quartus/qspi_interface_hw.tcl
D:/globusQuartusProjektus20_1/quartus/ram_master_hw.tcl
D:/globusQuartusProjektus20_1/quartus/sig_tap.qsys
D:/globusQuartusProjektus20_1/quartus/sig_tap.sopcinfo
D:/globusQuartusProjektus20_1/quartus/sig_tap/sig_tap.bsf
D:/globusQuartusProjektus20_1/quartus/sig_tap/sig_tap.cmp
D:/globusQuartusProjektus20_1/quartus/sig_tap/sig_tap.html
D:/globusQuartusProjektus20_1/quartus/sig_tap/sig_tap.ppf
D:/globusQuartusProjektus20_1/quartus/sig_tap/sig_tap.xml
D:/globusQuartusProjektus20_1/quartus/sig_tap/sig_tap_bb.v
D:/globusQuartusProjektus20_1/quartus/sig_tap/sig_tap_generation.rpt
D:/globusQuartusProjektus20_1/quartus/sig_tap/sig_tap_generation_previous.rpt
D:/globusQuartusProjektus20_1/quartus/sig_tap/sig_tap_inst.v
D:/globusQuartusProjektus20_1/quartus/sig_tap/sig_tap_inst.vhd
D:/globusQuartusProjektus20_1/quartus/sig_tap/synthesis/sig_tap.debuginfo
D:/globusQuartusProjektus20_1/quartus/sig_tap/synthesis/sig_tap.qip
D:/globusQuartusProjektus20_1/quartus/sig_tap/synthesis/sig_tap.vhd
D:/globusQuartusProjektus20_1/quartus/test_board.bdf
D:/globusQuartusProjektus20_1/quartus/test_board.out.sdc
D:/globusQuartusProjektus20_1/quartus/test_board.qpf
D:/globusQuartusProjektus20_1/quartus/test_board.qsf
D:/globusQuartusProjektus20_1/quartus/test_board.tcl
D:/globusQuartusProjektus20_1/quartus/test_board_assignment_defaults.qdf
	======= Total: 152 files to archive =======

	================ Status: ===============
All files archived successfully.
