/*
 * #############################################################################
 * # DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!  #
 * #############################################################################
 *  This file was automatically generated using the following command:
 *    sxra3 c-header ../sub/network/sub/cfe/src/reg/cfe_common.rdl -o network_cfe_common.h -e cfe_common_t:CFE_COMMON --namespace CatsonV4Registers
 * -----------------------------------------------------------------------------
 */
#ifndef NETWORK_CFE_COMMON_H
#define NETWORK_CFE_COMMON_H

#ifndef __KERNEL__
#include <stdint.h>
#endif

#ifdef __cplusplus
    namespace CatsonV4Registers {
#endif

/*
 * Register: MODE_CTRL
 *   Offset is absolute
 */
#define MODE_CTRL_REG_OFFSET    0x00000000u

#define MODE_CTRL__GATEWAY_MODE_bp    0u
#define MODE_CTRL__GATEWAY_MODE_bm    0x00000001u
#define MODE_CTRL__GATEWAY_MODE_bc    1u
#define MODE_CTRL__UPSTREAM_ETH_TO_L3_DL_bp    1u
#define MODE_CTRL__UPSTREAM_ETH_TO_L3_DL_bm    0x00000002u
#define MODE_CTRL__UPSTREAM_ETH_TO_L3_DL_bc    1u
#define MODE_CTRL__BEAM_0_DIS_bp    2u
#define MODE_CTRL__BEAM_0_DIS_bm    0x00000004u
#define MODE_CTRL__BEAM_0_DIS_bc    1u
#define MODE_CTRL__BEAM_1_DIS_bp    3u
#define MODE_CTRL__BEAM_1_DIS_bm    0x00000008u
#define MODE_CTRL__BEAM_1_DIS_bc    1u

/*
 * Register: ID_CTRL
 *   Offset is absolute
 */
#define ID_CTRL_REG_OFFSET    0x00000004u

#define ID_CTRL__IS_LAST_CATSON_bp    0u
#define ID_CTRL__IS_LAST_CATSON_bm    0x00000001u
#define ID_CTRL__IS_LAST_CATSON_bc    1u

/*
 * Register: LPBK_CTRL
 *   Offset is absolute
 */
#define LPBK_CTRL_REG_OFFSET    0x00000008u

#define LPBK_CTRL__LPBK_RX_STRM0_CTRL_bp    0u
#define LPBK_CTRL__LPBK_RX_STRM0_CTRL_bm    0x00000001u
#define LPBK_CTRL__LPBK_RX_STRM0_CTRL_bc    1u
#define LPBK_CTRL__LPBK_RX_STRM0_SEL_bp    1u
#define LPBK_CTRL__LPBK_RX_STRM0_SEL_bm    0x00000006u
#define LPBK_CTRL__LPBK_RX_STRM0_SEL_bc    2u
#define LPBK_CTRL__LPBK_RX_STRM1_CTRL_bp    4u
#define LPBK_CTRL__LPBK_RX_STRM1_CTRL_bm    0x00000010u
#define LPBK_CTRL__LPBK_RX_STRM1_CTRL_bc    1u
#define LPBK_CTRL__LPBK_RX_STRM1_SEL_bp    5u
#define LPBK_CTRL__LPBK_RX_STRM1_SEL_bm    0x00000060u
#define LPBK_CTRL__LPBK_RX_STRM1_SEL_bc    2u
#define LPBK_CTRL__MDM_TX_STRM0_IF_EN_bp    8u
#define LPBK_CTRL__MDM_TX_STRM0_IF_EN_bm    0x00000100u
#define LPBK_CTRL__MDM_TX_STRM0_IF_EN_bc    1u
#define LPBK_CTRL__MDM_TX_STRM1_IF_EN_bp    9u
#define LPBK_CTRL__MDM_TX_STRM1_IF_EN_bm    0x00000200u
#define LPBK_CTRL__MDM_TX_STRM1_IF_EN_bc    1u
#define LPBK_CTRL__MDM_TX_STRM2_IF_EN_bp    10u
#define LPBK_CTRL__MDM_TX_STRM2_IF_EN_bm    0x00000400u
#define LPBK_CTRL__MDM_TX_STRM2_IF_EN_bc    1u
#define LPBK_CTRL__MDM_TX_STRM3_IF_EN_bp    11u
#define LPBK_CTRL__MDM_TX_STRM3_IF_EN_bm    0x00000800u
#define LPBK_CTRL__MDM_TX_STRM3_IF_EN_bc    1u

/*
 * Register: GENERAL_CTRL
 *   Offset is absolute
 */
#define GENERAL_CTRL_REG_OFFSET    0x0000000Cu

#define GENERAL_CTRL__CLR_ON_READ_bp    0u
#define GENERAL_CTRL__CLR_ON_READ_bm    0x00000001u
#define GENERAL_CTRL__CLR_ON_READ_bc    1u
#define GENERAL_CTRL__STAT_CNT_EN_bp    1u
#define GENERAL_CTRL__STAT_CNT_EN_bm    0x00000002u
#define GENERAL_CTRL__STAT_CNT_EN_bc    1u
#define GENERAL_CTRL__MDM_RX_STRM0_TREADY_SW_EN_bp    2u
#define GENERAL_CTRL__MDM_RX_STRM0_TREADY_SW_EN_bm    0x00000004u
#define GENERAL_CTRL__MDM_RX_STRM0_TREADY_SW_EN_bc    1u
#define GENERAL_CTRL__MDM_RX_STRM1_TREADY_SW_EN_bp    3u
#define GENERAL_CTRL__MDM_RX_STRM1_TREADY_SW_EN_bm    0x00000008u
#define GENERAL_CTRL__MDM_RX_STRM1_TREADY_SW_EN_bc    1u
#define GENERAL_CTRL__CATSON_IF_LEN_CHK_EN_bp    4u
#define GENERAL_CTRL__CATSON_IF_LEN_CHK_EN_bm    0x00000010u
#define GENERAL_CTRL__CATSON_IF_LEN_CHK_EN_bc    1u
#define GENERAL_CTRL__FCNET_IF_LEN_CHK_EN_bp    5u
#define GENERAL_CTRL__FCNET_IF_LEN_CHK_EN_bm    0x00000020u
#define GENERAL_CTRL__FCNET_IF_LEN_CHK_EN_bc    1u
#define GENERAL_CTRL__TX_BEAM0_PDU_PACKER_EN_bp    6u
#define GENERAL_CTRL__TX_BEAM0_PDU_PACKER_EN_bm    0x00000040u
#define GENERAL_CTRL__TX_BEAM0_PDU_PACKER_EN_bc    1u
#define GENERAL_CTRL__TX_BEAM0_DP_SDU_EN_bp    7u
#define GENERAL_CTRL__TX_BEAM0_DP_SDU_EN_bm    0x00000080u
#define GENERAL_CTRL__TX_BEAM0_DP_SDU_EN_bc    1u
#define GENERAL_CTRL__TX_BEAM0_DMA_SDU_EN_bp    8u
#define GENERAL_CTRL__TX_BEAM0_DMA_SDU_EN_bm    0x00000100u
#define GENERAL_CTRL__TX_BEAM0_DMA_SDU_EN_bc    1u
#define GENERAL_CTRL__TX_BEAM1_PDU_PACKER_EN_bp    9u
#define GENERAL_CTRL__TX_BEAM1_PDU_PACKER_EN_bm    0x00000200u
#define GENERAL_CTRL__TX_BEAM1_PDU_PACKER_EN_bc    1u
#define GENERAL_CTRL__TX_BEAM1_DP_SDU_EN_bp    10u
#define GENERAL_CTRL__TX_BEAM1_DP_SDU_EN_bm    0x00000400u
#define GENERAL_CTRL__TX_BEAM1_DP_SDU_EN_bc    1u
#define GENERAL_CTRL__TX_BEAM1_DMA_SDU_EN_bp    11u
#define GENERAL_CTRL__TX_BEAM1_DMA_SDU_EN_bm    0x00000800u
#define GENERAL_CTRL__TX_BEAM1_DMA_SDU_EN_bc    1u
#define GENERAL_CTRL__RX_BEAM0_PDU_UNPACKER_EN_bp    12u
#define GENERAL_CTRL__RX_BEAM0_PDU_UNPACKER_EN_bm    0x00001000u
#define GENERAL_CTRL__RX_BEAM0_PDU_UNPACKER_EN_bc    1u
#define GENERAL_CTRL__RX_BEAM0_PDU_UNPACKER_FRC_DATA_LCL_bp    13u
#define GENERAL_CTRL__RX_BEAM0_PDU_UNPACKER_FRC_DATA_LCL_bm    0x00002000u
#define GENERAL_CTRL__RX_BEAM0_PDU_UNPACKER_FRC_DATA_LCL_bc    1u
#define GENERAL_CTRL__RX_BEAM0_PDU_UNPACKER_EN_SDU_LCL_bp    14u
#define GENERAL_CTRL__RX_BEAM0_PDU_UNPACKER_EN_SDU_LCL_bm    0x00004000u
#define GENERAL_CTRL__RX_BEAM0_PDU_UNPACKER_EN_SDU_LCL_bc    1u
#define GENERAL_CTRL__RX_BEAM1_PDU_UNPACKER_EN_bp    15u
#define GENERAL_CTRL__RX_BEAM1_PDU_UNPACKER_EN_bm    0x00008000u
#define GENERAL_CTRL__RX_BEAM1_PDU_UNPACKER_EN_bc    1u
#define GENERAL_CTRL__RX_BEAM1_PDU_UNPACKER_FRC_DATA_LCL_bp    16u
#define GENERAL_CTRL__RX_BEAM1_PDU_UNPACKER_FRC_DATA_LCL_bm    0x00010000u
#define GENERAL_CTRL__RX_BEAM1_PDU_UNPACKER_FRC_DATA_LCL_bc    1u
#define GENERAL_CTRL__RX_BEAM1_PDU_UNPACKER_EN_SDU_LCL_bp    17u
#define GENERAL_CTRL__RX_BEAM1_PDU_UNPACKER_EN_SDU_LCL_bm    0x00020000u
#define GENERAL_CTRL__RX_BEAM1_PDU_UNPACKER_EN_SDU_LCL_bc    1u
#define GENERAL_CTRL__CTRL_FCMSG_DECODE_EN_bp    19u
#define GENERAL_CTRL__CTRL_FCMSG_DECODE_EN_bm    0x00080000u
#define GENERAL_CTRL__CTRL_FCMSG_DECODE_EN_bc    1u
#define GENERAL_CTRL__TX_STRM0_DECAP_BYPASS_bp    20u
#define GENERAL_CTRL__TX_STRM0_DECAP_BYPASS_bm    0x00100000u
#define GENERAL_CTRL__TX_STRM0_DECAP_BYPASS_bc    1u
#define GENERAL_CTRL__TX_STRM1_DECAP_BYPASS_bp    21u
#define GENERAL_CTRL__TX_STRM1_DECAP_BYPASS_bm    0x00200000u
#define GENERAL_CTRL__TX_STRM1_DECAP_BYPASS_bc    1u

/*
 * Register: CFE_ERR_STATUS
 *   Offset is absolute
 */
#define CFE_ERR_STATUS_REG_OFFSET    0x00000010u

#define CFE_ERR_STATUS__ERR_STATUS_bp    0u
#define CFE_ERR_STATUS__ERR_STATUS_bm    0x0003FFFFu
#define CFE_ERR_STATUS__ERR_STATUS_bc    18u

/*
 * Register: INTR0_STATUS
 *   Offset is absolute
 */
#define INTR0_STATUS_REG_OFFSET    0x00000014u

#define INTR0_STATUS__IFG_bp    0u
#define INTR0_STATUS__IFG_bm    0xFFFFFFFFu
#define INTR0_STATUS__IFG_bc    32u

/*
 * Register: INTR0_EN
 *   Offset is absolute
 */
#define INTR0_EN_REG_OFFSET    0x00000018u

#define INTR0_EN__IEN_bp    0u
#define INTR0_EN__IEN_bm    0xFFFFFFFFu
#define INTR0_EN__IEN_bc    32u

/*
 * Register: BASE_ID_MASK_LO
 *   Offset is absolute
 */
#define BASE_ID_MASK_LO_REG_OFFSET    0x00000020u

#define BASE_ID_MASK_LO__MASK_bp    0u
#define BASE_ID_MASK_LO__MASK_bm    0xFFFFFFFFu
#define BASE_ID_MASK_LO__MASK_bc    32u

/*
 * Register: BASE_ID_MASK_HI
 *   Offset is absolute
 */
#define BASE_ID_MASK_HI_REG_OFFSET    0x00000024u

#define BASE_ID_MASK_HI__MASK_bp    0u
#define BASE_ID_MASK_HI__MASK_bm    0x000000FFu
#define BASE_ID_MASK_HI__MASK_bc    8u

/*
 * Register: MY_BASE_ID_LO
 *   Offset is absolute
 */
#define MY_BASE_ID_LO_REG_OFFSET    0x00000028u

#define MY_BASE_ID_LO__MY_BASE_ID_bp    0u
#define MY_BASE_ID_LO__MY_BASE_ID_bm    0xFFFFFFFFu
#define MY_BASE_ID_LO__MY_BASE_ID_bc    32u

/*
 * Register: MY_BASE_ID_HI
 *   Offset is absolute
 */
#define MY_BASE_ID_HI_REG_OFFSET    0x0000002Cu

#define MY_BASE_ID_HI__MY_BASE_ID_bp    0u
#define MY_BASE_ID_HI__MY_BASE_ID_bm    0x000000FFu
#define MY_BASE_ID_HI__MY_BASE_ID_bc    8u

/*
 * Register: RX_ARB_IFG_INSERTION
 *   Offset is absolute
 */
#define RX_ARB_IFG_INSERTION_REG_OFFSET    0x00000030u

#define RX_ARB_IFG_INSERTION__IFG_bp    0u
#define RX_ARB_IFG_INSERTION__IFG_bm    0x0000000Fu
#define RX_ARB_IFG_INSERTION__IFG_bc    4u

/*
 * Register: NETMAC_RX_SDU_TYPES
 *   Offset is absolute
 */
#define NETMAC_RX_SDU_TYPES_REG_OFFSET    0x00000034u

#define NETMAC_RX_SDU_TYPES__CTRL_SDU_bp    0u
#define NETMAC_RX_SDU_TYPES__CTRL_SDU_bm    0x00000003u
#define NETMAC_RX_SDU_TYPES__CTRL_SDU_bc    2u
#define NETMAC_RX_SDU_TYPES__DATA_SDU_bp    2u
#define NETMAC_RX_SDU_TYPES__DATA_SDU_bm    0x0000000Cu
#define NETMAC_RX_SDU_TYPES__DATA_SDU_bc    2u
#define NETMAC_RX_SDU_TYPES__PHY_INFO_SDU_bp    4u
#define NETMAC_RX_SDU_TYPES__PHY_INFO_SDU_bm    0x00000030u
#define NETMAC_RX_SDU_TYPES__PHY_INFO_SDU_bc    2u

/*
 * Register: UPSTREAM_ETH_RX_SOP_COUNTER
 *   Offset is absolute
 */
#define UPSTREAM_ETH_RX_SOP_COUNTER_REG_OFFSET    0x00000038u

#define UPSTREAM_ETH_RX_SOP_COUNTER__COUNT_bp    0u
#define UPSTREAM_ETH_RX_SOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define UPSTREAM_ETH_RX_SOP_COUNTER__COUNT_bc    32u

/*
 * Register: UPSTREAM_ETH_RX_EOP_COUNTER
 *   Offset is absolute
 */
#define UPSTREAM_ETH_RX_EOP_COUNTER_REG_OFFSET    0x0000003Cu

#define UPSTREAM_ETH_RX_EOP_COUNTER__COUNT_bp    0u
#define UPSTREAM_ETH_RX_EOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define UPSTREAM_ETH_RX_EOP_COUNTER__COUNT_bc    32u

/*
 * Register: UPSTREAM_ETH_TX_SOP_COUNTER
 *   Offset is absolute
 */
#define UPSTREAM_ETH_TX_SOP_COUNTER_REG_OFFSET    0x00000040u

#define UPSTREAM_ETH_TX_SOP_COUNTER__COUNT_bp    0u
#define UPSTREAM_ETH_TX_SOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define UPSTREAM_ETH_TX_SOP_COUNTER__COUNT_bc    32u

/*
 * Register: UPSTREAM_ETH_TX_EOP_COUNTER
 *   Offset is absolute
 */
#define UPSTREAM_ETH_TX_EOP_COUNTER_REG_OFFSET    0x00000044u

#define UPSTREAM_ETH_TX_EOP_COUNTER__COUNT_bp    0u
#define UPSTREAM_ETH_TX_EOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define UPSTREAM_ETH_TX_EOP_COUNTER__COUNT_bc    32u

/*
 * Register: DOWNSTREAM_ETH_RX_SOP_COUNTER
 *   Offset is absolute
 */
#define DOWNSTREAM_ETH_RX_SOP_COUNTER_REG_OFFSET    0x00000048u

#define DOWNSTREAM_ETH_RX_SOP_COUNTER__COUNT_bp    0u
#define DOWNSTREAM_ETH_RX_SOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define DOWNSTREAM_ETH_RX_SOP_COUNTER__COUNT_bc    32u

/*
 * Register: DOWNSTREAM_ETH_RX_EOP_COUNTER
 *   Offset is absolute
 */
#define DOWNSTREAM_ETH_RX_EOP_COUNTER_REG_OFFSET    0x0000004Cu

#define DOWNSTREAM_ETH_RX_EOP_COUNTER__COUNT_bp    0u
#define DOWNSTREAM_ETH_RX_EOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define DOWNSTREAM_ETH_RX_EOP_COUNTER__COUNT_bc    32u

/*
 * Register: DOWNSTREAM_ETH_TX_SOP_COUNTER
 *   Offset is absolute
 */
#define DOWNSTREAM_ETH_TX_SOP_COUNTER_REG_OFFSET    0x00000050u

#define DOWNSTREAM_ETH_TX_SOP_COUNTER__COUNT_bp    0u
#define DOWNSTREAM_ETH_TX_SOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define DOWNSTREAM_ETH_TX_SOP_COUNTER__COUNT_bc    32u

/*
 * Register: DOWNSTREAM_ETH_TX_EOP_COUNTER
 *   Offset is absolute
 */
#define DOWNSTREAM_ETH_TX_EOP_COUNTER_REG_OFFSET    0x00000054u

#define DOWNSTREAM_ETH_TX_EOP_COUNTER__COUNT_bp    0u
#define DOWNSTREAM_ETH_TX_EOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define DOWNSTREAM_ETH_TX_EOP_COUNTER__COUNT_bc    32u

/*
 * Register: CFE_L2_TX_SOP_COUNTER
 *   Offset is absolute
 */
#define CFE_L2_TX_SOP_COUNTER_REG_OFFSET    0x00000058u

#define CFE_L2_TX_SOP_COUNTER__COUNT_bp    0u
#define CFE_L2_TX_SOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define CFE_L2_TX_SOP_COUNTER__COUNT_bc    32u

/*
 * Register: CFE_L2_TX_EOP_COUNTER
 *   Offset is absolute
 */
#define CFE_L2_TX_EOP_COUNTER_REG_OFFSET    0x0000005Cu

#define CFE_L2_TX_EOP_COUNTER__COUNT_bp    0u
#define CFE_L2_TX_EOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define CFE_L2_TX_EOP_COUNTER__COUNT_bc    32u

/*
 * Array of Register: L2_TX_CFE_SOP_COUNTER[]
 *   Offset is absolute
 */
#define L2_TX_CFE_SOP_COUNTERx_REG_OFFSET    0x00000060u
#define L2_TX_CFE_SOP_COUNTERx_REG_COUNT     4u
#define L2_TX_CFE_SOP_COUNTERx_REG_INCR      0x00000004u

#define L2_TX_CFE_SOP_COUNTERx__COUNT_bp    0u
#define L2_TX_CFE_SOP_COUNTERx__COUNT_bm    0xFFFFFFFFu
#define L2_TX_CFE_SOP_COUNTERx__COUNT_bc    32u

/*
 * Array of Register: L2_TX_CFE_EOP_COUNTER[]
 *   Offset is absolute
 */
#define L2_TX_CFE_EOP_COUNTERx_REG_OFFSET    0x00000070u
#define L2_TX_CFE_EOP_COUNTERx_REG_COUNT     4u
#define L2_TX_CFE_EOP_COUNTERx_REG_INCR      0x00000004u

#define L2_TX_CFE_EOP_COUNTERx__COUNT_bp    0u
#define L2_TX_CFE_EOP_COUNTERx__COUNT_bm    0xFFFFFFFFu
#define L2_TX_CFE_EOP_COUNTERx__COUNT_bc    32u

/*
 * Array of Register: CFE_L2_RX_SOP_COUNTER[]
 *   Offset is absolute
 */
#define CFE_L2_RX_SOP_COUNTERx_REG_OFFSET    0x00000080u
#define CFE_L2_RX_SOP_COUNTERx_REG_COUNT     2u
#define CFE_L2_RX_SOP_COUNTERx_REG_INCR      0x00000004u

#define CFE_L2_RX_SOP_COUNTERx__COUNT_bp    0u
#define CFE_L2_RX_SOP_COUNTERx__COUNT_bm    0xFFFFFFFFu
#define CFE_L2_RX_SOP_COUNTERx__COUNT_bc    32u

/*
 * Array of Register: CFE_L2_RX_EOP_COUNTER[]
 *   Offset is absolute
 */
#define CFE_L2_RX_EOP_COUNTERx_REG_OFFSET    0x00000088u
#define CFE_L2_RX_EOP_COUNTERx_REG_COUNT     2u
#define CFE_L2_RX_EOP_COUNTERx_REG_INCR      0x00000004u

#define CFE_L2_RX_EOP_COUNTERx__COUNT_bp    0u
#define CFE_L2_RX_EOP_COUNTERx__COUNT_bm    0xFFFFFFFFu
#define CFE_L2_RX_EOP_COUNTERx__COUNT_bc    32u

/*
 * Register: L2_RX_CFE_SOP_COUNTER
 *   Offset is absolute
 */
#define L2_RX_CFE_SOP_COUNTER_REG_OFFSET    0x00000090u

#define L2_RX_CFE_SOP_COUNTER__COUNT_bp    0u
#define L2_RX_CFE_SOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define L2_RX_CFE_SOP_COUNTER__COUNT_bc    32u

/*
 * Register: L2_RX_CFE_EOP_COUNTER
 *   Offset is absolute
 */
#define L2_RX_CFE_EOP_COUNTER_REG_OFFSET    0x00000094u

#define L2_RX_CFE_EOP_COUNTER__COUNT_bp    0u
#define L2_RX_CFE_EOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define L2_RX_CFE_EOP_COUNTER__COUNT_bc    32u

/*
 * Register: ETH_ENCAP_SOP_COUNTER
 *   Offset is absolute
 */
#define ETH_ENCAP_SOP_COUNTER_REG_OFFSET    0x00000098u

#define ETH_ENCAP_SOP_COUNTER__COUNT_bp    0u
#define ETH_ENCAP_SOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define ETH_ENCAP_SOP_COUNTER__COUNT_bc    32u

/*
 * Register: ETH_ENCAP_EOP_COUNTER
 *   Offset is absolute
 */
#define ETH_ENCAP_EOP_COUNTER_REG_OFFSET    0x0000009Cu

#define ETH_ENCAP_EOP_COUNTER__COUNT_bp    0u
#define ETH_ENCAP_EOP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define ETH_ENCAP_EOP_COUNTER__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STRM0_DATA_FIFO_CFG
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_CFG_REG_OFFSET    0x000000A0u

#define AXI2SX_MDMRX_STRM0_DATA_FIFO_CFG__FIFO_CTRL_bp    0u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_CFG__FIFO_CTRL_bc    2u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_CFG__FIFO_EN_bp    4u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_CFG__FIFO_EN_bc    4u

/*
 * Register: AXI2SX_MDMRX_STRM0_DATA_FIFO_STATUS
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_STATUS_REG_OFFSET    0x000000A4u

#define AXI2SX_MDMRX_STRM0_DATA_FIFO_STATUS__FIFO_STAT_bp    0u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_STATUS__FIFO_STAT_bc    4u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_STATUS__SBCNT_bp    8u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_STATUS__SBCNT_bc    8u

/*
 * Register: AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_THRESH
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_THRESH_REG_OFFSET    0x000000A8u

#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_THRESH__MIN_bp    0u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_THRESH__MIN_bm    0x0000FFFFu
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_THRESH__MIN_bc    16u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_THRESH__MAX_bp    16u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_THRESH__MAX_bm    0xFFFF0000u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_THRESH__MAX_bc    16u

/*
 * Register: AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_REG_OFFSET    0x000000ACu

#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT__COUNT_bp    0u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_SMALL
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_SMALL_REG_OFFSET    0x000000B0u

#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_SMALL__COUNT_bp    0u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_SMALL__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_SMALL__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_LARGE
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_LARGE_REG_OFFSET    0x000000B4u

#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_LARGE__COUNT_bp    0u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_LARGE__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_LARGE__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STRM0_DATA_FIFO_BYTE_CNT_LO
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_BYTE_CNT_LO_REG_OFFSET    0x000000B8u

#define AXI2SX_MDMRX_STRM0_DATA_FIFO_BYTE_CNT_LO__COUNT_bp    0u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_BYTE_CNT_LO__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_BYTE_CNT_LO__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STRM0_DATA_FIFO_BYTE_CNT_HI
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_BYTE_CNT_HI_REG_OFFSET    0x000000BCu

#define AXI2SX_MDMRX_STRM0_DATA_FIFO_BYTE_CNT_HI__COUNT_bp    0u
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_BYTE_CNT_HI__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STRM0_DATA_FIFO_BYTE_CNT_HI__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STRM1_DATA_FIFO_CFG
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_CFG_REG_OFFSET    0x000000C0u

#define AXI2SX_MDMRX_STRM1_DATA_FIFO_CFG__FIFO_CTRL_bp    0u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_CFG__FIFO_CTRL_bm    0x00000003u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_CFG__FIFO_CTRL_bc    2u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_CFG__FIFO_EN_bp    4u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_CFG__FIFO_EN_bm    0x000000F0u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_CFG__FIFO_EN_bc    4u

/*
 * Register: AXI2SX_MDMRX_STRM1_DATA_FIFO_STATUS
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_STATUS_REG_OFFSET    0x000000C4u

#define AXI2SX_MDMRX_STRM1_DATA_FIFO_STATUS__FIFO_STAT_bp    0u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_STATUS__FIFO_STAT_bm    0x0000000Fu
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_STATUS__FIFO_STAT_bc    4u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_STATUS__FIFO_INT_STAT_bp    4u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_STATUS__FIFO_INT_STAT_bm    0x000000F0u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_STATUS__FIFO_INT_STAT_bc    4u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_STATUS__SBCNT_bp    8u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_STATUS__SBCNT_bm    0x0000FF00u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_STATUS__SBCNT_bc    8u

/*
 * Register: AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_THRESH
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_THRESH_REG_OFFSET    0x000000C8u

#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_THRESH__MIN_bp    0u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_THRESH__MIN_bm    0x0000FFFFu
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_THRESH__MIN_bc    16u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_THRESH__MAX_bp    16u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_THRESH__MAX_bm    0xFFFF0000u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_THRESH__MAX_bc    16u

/*
 * Register: AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_REG_OFFSET    0x000000CCu

#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT__COUNT_bp    0u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_SMALL
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_SMALL_REG_OFFSET    0x000000D0u

#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_SMALL__COUNT_bp    0u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_SMALL__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_SMALL__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_LARGE
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_LARGE_REG_OFFSET    0x000000D4u

#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_LARGE__COUNT_bp    0u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_LARGE__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_LARGE__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STRM1_DATA_FIFO_BYTE_CNT_LO
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_BYTE_CNT_LO_REG_OFFSET    0x000000D8u

#define AXI2SX_MDMRX_STRM1_DATA_FIFO_BYTE_CNT_LO__COUNT_bp    0u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_BYTE_CNT_LO__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_BYTE_CNT_LO__COUNT_bc    32u

/*
 * Register: AXI2SX_MDMRX_STRM1_DATA_FIFO_BYTE_CNT_HI
 *   Offset is absolute
 */
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_BYTE_CNT_HI_REG_OFFSET    0x000000DCu

#define AXI2SX_MDMRX_STRM1_DATA_FIFO_BYTE_CNT_HI__COUNT_bp    0u
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_BYTE_CNT_HI__COUNT_bm    0xFFFFFFFFu
#define AXI2SX_MDMRX_STRM1_DATA_FIFO_BYTE_CNT_HI__COUNT_bc    32u

/*
 * Array of Register: SX2AXI_MDMTX_STREAM_DATA_FIFO_CFG[]
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_CFGx_REG_OFFSET    0x000000E0u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_CFGx_REG_COUNT     4u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_CFGx_REG_INCR      0x00000004u

#define SX2AXI_MDMTX_STREAM_DATA_FIFO_CFGx__FIFO_CTRL_bp    0u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_CFGx__FIFO_CTRL_bm    0x00000003u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_CFGx__FIFO_CTRL_bc    2u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_CFGx__FIFO_EN_bp    4u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_CFGx__FIFO_EN_bm    0x000000F0u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_CFGx__FIFO_EN_bc    4u

/*
 * Array of Register: SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUS[]
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUSx_REG_OFFSET    0x000000F0u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUSx_REG_COUNT     4u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUSx_REG_INCR      0x00000004u

#define SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUSx__FIFO_STAT_bp    0u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUSx__FIFO_STAT_bm    0x0000000Fu
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUSx__FIFO_STAT_bc    4u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUSx__FIFO_INT_STAT_bp    4u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUSx__FIFO_INT_STAT_bm    0x000000F0u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUSx__FIFO_INT_STAT_bc    4u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUSx__SBCNT_bp    8u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUSx__SBCNT_bm    0x0000FF00u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUSx__SBCNT_bc    8u

/*
 * Array of Register: SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_THRESH[]
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_THRESHx_REG_OFFSET    0x00000100u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_THRESHx_REG_COUNT     4u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_THRESHx_REG_INCR      0x00000004u

#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_THRESHx__MIN_bp    0u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_THRESHx__MIN_bm    0x0000FFFFu
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_THRESHx__MIN_bc    16u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_THRESHx__MAX_bp    16u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_THRESHx__MAX_bm    0xFFFF0000u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_THRESHx__MAX_bc    16u

/*
 * Array of Register: SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT[]
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNTx_REG_OFFSET    0x00000110u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNTx_REG_COUNT     4u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNTx_REG_INCR      0x00000004u

#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNTx__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNTx__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNTx__COUNT_bc    32u

/*
 * Array of Register: SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_SMALL[]
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_SMALLx_REG_OFFSET    0x00000120u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_SMALLx_REG_COUNT     4u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_SMALLx_REG_INCR      0x00000004u

#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_SMALLx__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_SMALLx__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_SMALLx__COUNT_bc    32u

/*
 * Array of Register: SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_LARGE[]
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_LARGEx_REG_OFFSET    0x00000130u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_LARGEx_REG_COUNT     4u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_LARGEx_REG_INCR      0x00000004u

#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_LARGEx__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_LARGEx__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_LARGEx__COUNT_bc    32u

/*
 * Array of Register: SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_LO[]
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_LOx_REG_OFFSET    0x00000140u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_LOx_REG_COUNT     4u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_LOx_REG_INCR      0x00000004u

#define SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_LOx__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_LOx__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_LOx__COUNT_bc    32u

/*
 * Array of Register: SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_HI[]
 *   Offset is absolute
 */
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_HIx_REG_OFFSET    0x00000150u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_HIx_REG_COUNT     4u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_HIx_REG_INCR      0x00000004u

#define SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_HIx__COUNT_bp    0u
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_HIx__COUNT_bm    0xFFFFFFFFu
#define SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_HIx__COUNT_bc    32u

/*
 * Register: RX_ARB_MDM0_RX_QUANTUM
 *   Offset is absolute
 */
#define RX_ARB_MDM0_RX_QUANTUM_REG_OFFSET    0x00000160u

#define RX_ARB_MDM0_RX_QUANTUM__SIZE_bp    0u
#define RX_ARB_MDM0_RX_QUANTUM__SIZE_bm    0x0000FFFFu
#define RX_ARB_MDM0_RX_QUANTUM__SIZE_bc    16u
#define RX_ARB_MDM0_RX_QUANTUM__DEFICIT_RST_CTRL_bp    16u
#define RX_ARB_MDM0_RX_QUANTUM__DEFICIT_RST_CTRL_bm    0x00010000u
#define RX_ARB_MDM0_RX_QUANTUM__DEFICIT_RST_CTRL_bc    1u

/*
 * Register: RX_ARB_MDM1_RX_QUANTUM
 *   Offset is absolute
 */
#define RX_ARB_MDM1_RX_QUANTUM_REG_OFFSET    0x00000164u

#define RX_ARB_MDM1_RX_QUANTUM__SIZE_bp    0u
#define RX_ARB_MDM1_RX_QUANTUM__SIZE_bm    0x0000FFFFu
#define RX_ARB_MDM1_RX_QUANTUM__SIZE_bc    16u
#define RX_ARB_MDM1_RX_QUANTUM__DEFICIT_RST_CTRL_bp    16u
#define RX_ARB_MDM1_RX_QUANTUM__DEFICIT_RST_CTRL_bm    0x00010000u
#define RX_ARB_MDM1_RX_QUANTUM__DEFICIT_RST_CTRL_bc    1u

/*
 * Register: RX_ARB_DWNSTRM_RX_QUANTUM
 *   Offset is absolute
 */
#define RX_ARB_DWNSTRM_RX_QUANTUM_REG_OFFSET    0x00000168u

#define RX_ARB_DWNSTRM_RX_QUANTUM__SIZE_bp    0u
#define RX_ARB_DWNSTRM_RX_QUANTUM__SIZE_bm    0x0000FFFFu
#define RX_ARB_DWNSTRM_RX_QUANTUM__SIZE_bc    16u
#define RX_ARB_DWNSTRM_RX_QUANTUM__DEFICIT_RST_CTRL_bp    16u
#define RX_ARB_DWNSTRM_RX_QUANTUM__DEFICIT_RST_CTRL_bm    0x00010000u
#define RX_ARB_DWNSTRM_RX_QUANTUM__DEFICIT_RST_CTRL_bc    1u

/*
 * Register: RX_ARB_PULL_DMAS_QUANTUM
 *   Offset is absolute
 */
#define RX_ARB_PULL_DMAS_QUANTUM_REG_OFFSET    0x0000016Cu

#define RX_ARB_PULL_DMAS_QUANTUM__SIZE_bp    0u
#define RX_ARB_PULL_DMAS_QUANTUM__SIZE_bm    0x0000FFFFu
#define RX_ARB_PULL_DMAS_QUANTUM__SIZE_bc    16u
#define RX_ARB_PULL_DMAS_QUANTUM__DEFICIT_RST_CTRL_bp    16u
#define RX_ARB_PULL_DMAS_QUANTUM__DEFICIT_RST_CTRL_bm    0x00010000u
#define RX_ARB_PULL_DMAS_QUANTUM__DEFICIT_RST_CTRL_bc    1u

/*
 * Register: SCP_DMA_PULL_QUANTUM
 *   Offset is absolute
 */
#define SCP_DMA_PULL_QUANTUM_REG_OFFSET    0x00000170u

#define SCP_DMA_PULL_QUANTUM__SIZE_bp    0u
#define SCP_DMA_PULL_QUANTUM__SIZE_bm    0x0000FFFFu
#define SCP_DMA_PULL_QUANTUM__SIZE_bc    16u
#define SCP_DMA_PULL_QUANTUM__DEFICIT_RST_CTRL_bp    16u
#define SCP_DMA_PULL_QUANTUM__DEFICIT_RST_CTRL_bm    0x00010000u
#define SCP_DMA_PULL_QUANTUM__DEFICIT_RST_CTRL_bc    1u

/*
 * Register: M2U_DMA_PULL_QUANTUM
 *   Offset is absolute
 */
#define M2U_DMA_PULL_QUANTUM_REG_OFFSET    0x00000174u

#define M2U_DMA_PULL_QUANTUM__SIZE_bp    0u
#define M2U_DMA_PULL_QUANTUM__SIZE_bm    0x0000FFFFu
#define M2U_DMA_PULL_QUANTUM__SIZE_bc    16u
#define M2U_DMA_PULL_QUANTUM__DEFICIT_RST_CTRL_bp    16u
#define M2U_DMA_PULL_QUANTUM__DEFICIT_RST_CTRL_bm    0x00010000u
#define M2U_DMA_PULL_QUANTUM__DEFICIT_RST_CTRL_bc    1u

/*
 * Register: DWNSTRM_TX_QUANTUM
 *   Offset is absolute
 */
#define DWNSTRM_TX_QUANTUM_REG_OFFSET    0x00000178u

#define DWNSTRM_TX_QUANTUM__SIZE_bp    0u
#define DWNSTRM_TX_QUANTUM__SIZE_bm    0x0000FFFFu
#define DWNSTRM_TX_QUANTUM__SIZE_bc    16u
#define DWNSTRM_TX_QUANTUM__DEFICIT_RST_CTRL_bp    16u
#define DWNSTRM_TX_QUANTUM__DEFICIT_RST_CTRL_bm    0x00010000u
#define DWNSTRM_TX_QUANTUM__DEFICIT_RST_CTRL_bc    1u

/*
 * Register: M2D_DMA_PULL_QUANTUM
 *   Offset is absolute
 */
#define M2D_DMA_PULL_QUANTUM_REG_OFFSET    0x0000017Cu

#define M2D_DMA_PULL_QUANTUM__SIZE_bp    0u
#define M2D_DMA_PULL_QUANTUM__SIZE_bm    0x0000FFFFu
#define M2D_DMA_PULL_QUANTUM__SIZE_bc    16u
#define M2D_DMA_PULL_QUANTUM__DEFICIT_RST_CTRL_bp    16u
#define M2D_DMA_PULL_QUANTUM__DEFICIT_RST_CTRL_bm    0x00010000u
#define M2D_DMA_PULL_QUANTUM__DEFICIT_RST_CTRL_bc    1u

/*
 * Register: TX_STRM0_SAF_THRESHOLD_CFG
 *   Offset is absolute
 */
#define TX_STRM0_SAF_THRESHOLD_CFG_REG_OFFSET    0x00000180u

#define TX_STRM0_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define TX_STRM0_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define TX_STRM0_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define TX_STRM0_SAF_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define TX_STRM0_SAF_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define TX_STRM0_SAF_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: TX_STRM0_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define TX_STRM0_SAF_PKT_ACCEPTED_REG_OFFSET    0x00000184u

#define TX_STRM0_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define TX_STRM0_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define TX_STRM0_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: TX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define TX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x00000188u

#define TX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define TX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define TX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: TX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define TX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x0000018Cu

#define TX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define TX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define TX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: TX_STRM0_SAF_PKT_SENT
 *   Offset is absolute
 */
#define TX_STRM0_SAF_PKT_SENT_REG_OFFSET    0x00000190u

#define TX_STRM0_SAF_PKT_SENT__COUNT_bp    0u
#define TX_STRM0_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define TX_STRM0_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: TX_STRM0_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define TX_STRM0_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x00000194u

#define TX_STRM0_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define TX_STRM0_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define TX_STRM0_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: TX_STRM0_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define TX_STRM0_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x00000198u

#define TX_STRM0_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define TX_STRM0_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define TX_STRM0_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: TX_STRM1_SAF_THRESHOLD_CFG
 *   Offset is absolute
 */
#define TX_STRM1_SAF_THRESHOLD_CFG_REG_OFFSET    0x000001A0u

#define TX_STRM1_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define TX_STRM1_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define TX_STRM1_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define TX_STRM1_SAF_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define TX_STRM1_SAF_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define TX_STRM1_SAF_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: TX_STRM1_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define TX_STRM1_SAF_PKT_ACCEPTED_REG_OFFSET    0x000001A4u

#define TX_STRM1_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define TX_STRM1_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define TX_STRM1_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: TX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define TX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x000001A8u

#define TX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define TX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define TX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: TX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define TX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x000001ACu

#define TX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define TX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define TX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: TX_STRM1_SAF_PKT_SENT
 *   Offset is absolute
 */
#define TX_STRM1_SAF_PKT_SENT_REG_OFFSET    0x000001B0u

#define TX_STRM1_SAF_PKT_SENT__COUNT_bp    0u
#define TX_STRM1_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define TX_STRM1_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: TX_STRM1_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define TX_STRM1_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x000001B4u

#define TX_STRM1_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define TX_STRM1_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define TX_STRM1_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: TX_STRM1_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define TX_STRM1_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x000001B8u

#define TX_STRM1_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define TX_STRM1_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define TX_STRM1_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_THRESHOLD_CFG
 *   Offset is absolute
 */
#define RX_STRM0_SAF_THRESHOLD_CFG_REG_OFFSET    0x000001C0u

#define RX_STRM0_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define RX_STRM0_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define RX_STRM0_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define RX_STRM0_SAF_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define RX_STRM0_SAF_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define RX_STRM0_SAF_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: RX_STRM0_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_ACCEPTED_REG_OFFSET    0x000001C4u

#define RX_STRM0_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x000001C8u

#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x000001CCu

#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_PKT_SENT
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_SENT_REG_OFFSET    0x000001D0u

#define RX_STRM0_SAF_PKT_SENT__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x000001D4u

#define RX_STRM0_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x000001D8u

#define RX_STRM0_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_THRESHOLD_CFG
 *   Offset is absolute
 */
#define RX_STRM1_SAF_THRESHOLD_CFG_REG_OFFSET    0x000001E0u

#define RX_STRM1_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define RX_STRM1_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define RX_STRM1_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define RX_STRM1_SAF_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define RX_STRM1_SAF_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define RX_STRM1_SAF_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: RX_STRM1_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_ACCEPTED_REG_OFFSET    0x000001E4u

#define RX_STRM1_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x000001E8u

#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x000001ECu

#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_PKT_SENT
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_SENT_REG_OFFSET    0x000001F0u

#define RX_STRM1_SAF_PKT_SENT__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x000001F4u

#define RX_STRM1_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x000001F8u

#define RX_STRM1_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_THRESHOLD_CFG
 *   Offset is absolute
 */
#define DMA_PULL_SAF_THRESHOLD_CFG_REG_OFFSET    0x00000200u

#define DMA_PULL_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define DMA_PULL_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define DMA_PULL_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define DMA_PULL_SAF_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define DMA_PULL_SAF_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define DMA_PULL_SAF_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: DMA_PULL_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_ACCEPTED_REG_OFFSET    0x00000204u

#define DMA_PULL_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x00000208u

#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x0000020Cu

#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_PKT_SENT
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_SENT_REG_OFFSET    0x00000210u

#define DMA_PULL_SAF_PKT_SENT__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x00000214u

#define DMA_PULL_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x00000218u

#define DMA_PULL_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: DWNSTRM_RX_SAF_THRESHOLD_CFG
 *   Offset is absolute
 */
#define DWNSTRM_RX_SAF_THRESHOLD_CFG_REG_OFFSET    0x00000220u

#define DWNSTRM_RX_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define DWNSTRM_RX_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define DWNSTRM_RX_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define DWNSTRM_RX_SAF_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define DWNSTRM_RX_SAF_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define DWNSTRM_RX_SAF_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: DWNSTRM_RX_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define DWNSTRM_RX_SAF_PKT_ACCEPTED_REG_OFFSET    0x00000224u

#define DWNSTRM_RX_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define DWNSTRM_RX_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_RX_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: DWNSTRM_RX_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define DWNSTRM_RX_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x00000228u

#define DWNSTRM_RX_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define DWNSTRM_RX_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_RX_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: DWNSTRM_RX_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define DWNSTRM_RX_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x0000022Cu

#define DWNSTRM_RX_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define DWNSTRM_RX_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_RX_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: DWNSTRM_RX_SAF_PKT_SENT
 *   Offset is absolute
 */
#define DWNSTRM_RX_SAF_PKT_SENT_REG_OFFSET    0x00000230u

#define DWNSTRM_RX_SAF_PKT_SENT__COUNT_bp    0u
#define DWNSTRM_RX_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_RX_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: DWNSTRM_RX_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define DWNSTRM_RX_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x00000234u

#define DWNSTRM_RX_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define DWNSTRM_RX_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_RX_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: DWNSTRM_RX_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define DWNSTRM_RX_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x00000238u

#define DWNSTRM_RX_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define DWNSTRM_RX_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_RX_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: DWNSTRM_TX_SAF_THRESHOLD_CFG
 *   Offset is absolute
 */
#define DWNSTRM_TX_SAF_THRESHOLD_CFG_REG_OFFSET    0x00000240u

#define DWNSTRM_TX_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define DWNSTRM_TX_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define DWNSTRM_TX_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define DWNSTRM_TX_SAF_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define DWNSTRM_TX_SAF_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define DWNSTRM_TX_SAF_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: DWNSTRM_TX_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define DWNSTRM_TX_SAF_PKT_ACCEPTED_REG_OFFSET    0x00000244u

#define DWNSTRM_TX_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define DWNSTRM_TX_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_TX_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: DWNSTRM_TX_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define DWNSTRM_TX_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x00000248u

#define DWNSTRM_TX_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define DWNSTRM_TX_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_TX_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: DWNSTRM_TX_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define DWNSTRM_TX_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x0000024Cu

#define DWNSTRM_TX_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define DWNSTRM_TX_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_TX_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: DWNSTRM_TX_SAF_PKT_SENT
 *   Offset is absolute
 */
#define DWNSTRM_TX_SAF_PKT_SENT_REG_OFFSET    0x00000250u

#define DWNSTRM_TX_SAF_PKT_SENT__COUNT_bp    0u
#define DWNSTRM_TX_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_TX_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: DWNSTRM_TX_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define DWNSTRM_TX_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x00000254u

#define DWNSTRM_TX_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define DWNSTRM_TX_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_TX_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: DWNSTRM_TX_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define DWNSTRM_TX_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x00000258u

#define DWNSTRM_TX_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define DWNSTRM_TX_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_TX_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: M2D_SAF_THRESHOLD_CFG
 *   Offset is absolute
 */
#define M2D_SAF_THRESHOLD_CFG_REG_OFFSET    0x0000025Cu

#define M2D_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bp    0u
#define M2D_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bm    0x0000FFFFu
#define M2D_SAF_THRESHOLD_CFG__DEASSERT_THRESH_bc    16u
#define M2D_SAF_THRESHOLD_CFG__ASSERT_THRESH_bp    16u
#define M2D_SAF_THRESHOLD_CFG__ASSERT_THRESH_bm    0xFFFF0000u
#define M2D_SAF_THRESHOLD_CFG__ASSERT_THRESH_bc    16u

/*
 * Register: M2D_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define M2D_SAF_PKT_ACCEPTED_REG_OFFSET    0x00000260u

#define M2D_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define M2D_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define M2D_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: M2D_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define M2D_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x00000264u

#define M2D_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define M2D_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define M2D_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: M2D_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define M2D_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x00000268u

#define M2D_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define M2D_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define M2D_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: M2D_SAF_PKT_SENT
 *   Offset is absolute
 */
#define M2D_SAF_PKT_SENT_REG_OFFSET    0x0000026Cu

#define M2D_SAF_PKT_SENT__COUNT_bp    0u
#define M2D_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define M2D_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: M2D_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define M2D_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x00000270u

#define M2D_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define M2D_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define M2D_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: M2D_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define M2D_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x00000274u

#define M2D_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define M2D_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define M2D_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: U2M_UNROUTABLE_CNT
 *   Offset is absolute
 */
#define U2M_UNROUTABLE_CNT_REG_OFFSET    0x00000278u

#define U2M_UNROUTABLE_CNT__COUNT_bp    0u
#define U2M_UNROUTABLE_CNT__COUNT_bm    0xFFFFFFFFu
#define U2M_UNROUTABLE_CNT__COUNT_bc    32u

/*
 * Register: D2M_UNROUTABLE_CNT
 *   Offset is absolute
 */
#define D2M_UNROUTABLE_CNT_REG_OFFSET    0x0000027Cu

#define D2M_UNROUTABLE_CNT__COUNT_bp    0u
#define D2M_UNROUTABLE_CNT__COUNT_bm    0xFFFFFFFFu
#define D2M_UNROUTABLE_CNT__COUNT_bc    32u

/*
 * Register: TX_PRS_UNK_CATSONID_ERR_DROP_CNT
 *   Offset is absolute
 */
#define TX_PRS_UNK_CATSONID_ERR_DROP_CNT_REG_OFFSET    0x00000280u

#define TX_PRS_UNK_CATSONID_ERR_DROP_CNT__COUNT_bp    0u
#define TX_PRS_UNK_CATSONID_ERR_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define TX_PRS_UNK_CATSONID_ERR_DROP_CNT__COUNT_bc    32u

/*
 * Register: TX_STRM0_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define TX_STRM0_SAF_PKT_DROP_CNT_REG_OFFSET    0x00000284u

#define TX_STRM0_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define TX_STRM0_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define TX_STRM0_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: TX_STRM1_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define TX_STRM1_SAF_PKT_DROP_CNT_REG_OFFSET    0x00000288u

#define TX_STRM1_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define TX_STRM1_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define TX_STRM1_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: RX_STRM0_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define RX_STRM0_SAF_PKT_DROP_CNT_REG_OFFSET    0x0000028Cu

#define RX_STRM0_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define RX_STRM0_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define RX_STRM0_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: RX_STRM1_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define RX_STRM1_SAF_PKT_DROP_CNT_REG_OFFSET    0x00000290u

#define RX_STRM1_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define RX_STRM1_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define RX_STRM1_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: DMA_PULL_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define DMA_PULL_SAF_PKT_DROP_CNT_REG_OFFSET    0x00000294u

#define DMA_PULL_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define DMA_PULL_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define DMA_PULL_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: DWNSTRM_TX_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define DWNSTRM_TX_SAF_PKT_DROP_CNT_REG_OFFSET    0x00000298u

#define DWNSTRM_TX_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define DWNSTRM_TX_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_TX_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: DWNSTRM_RX_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define DWNSTRM_RX_SAF_PKT_DROP_CNT_REG_OFFSET    0x0000029Cu

#define DWNSTRM_RX_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define DWNSTRM_RX_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define DWNSTRM_RX_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: U2M_SCRUBBER_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define U2M_SCRUBBER_SAF_PKT_DROP_CNT_REG_OFFSET    0x000002A0u

#define U2M_SCRUBBER_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define U2M_SCRUBBER_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define U2M_SCRUBBER_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: D2M_SCRUBBER_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define D2M_SCRUBBER_SAF_PKT_DROP_CNT_REG_OFFSET    0x000002A4u

#define D2M_SCRUBBER_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define D2M_SCRUBBER_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define D2M_SCRUBBER_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: STRM0_TX_PKT_LEN_ERR_CNT
 *   Offset is absolute
 */
#define STRM0_TX_PKT_LEN_ERR_CNT_REG_OFFSET    0x000002A8u

#define STRM0_TX_PKT_LEN_ERR_CNT__COUNT_bp    0u
#define STRM0_TX_PKT_LEN_ERR_CNT__COUNT_bm    0xFFFFFFFFu
#define STRM0_TX_PKT_LEN_ERR_CNT__COUNT_bc    32u

/*
 * Register: STRM1_TX_PKT_LEN_ERR_CNT
 *   Offset is absolute
 */
#define STRM1_TX_PKT_LEN_ERR_CNT_REG_OFFSET    0x000002ACu

#define STRM1_TX_PKT_LEN_ERR_CNT__COUNT_bp    0u
#define STRM1_TX_PKT_LEN_ERR_CNT__COUNT_bm    0xFFFFFFFFu
#define STRM1_TX_PKT_LEN_ERR_CNT__COUNT_bc    32u

/*
 * Register: SCP_PUSH_PKT_LEN_ERR_CNT
 *   Offset is absolute
 */
#define SCP_PUSH_PKT_LEN_ERR_CNT_REG_OFFSET    0x000002B0u

#define SCP_PUSH_PKT_LEN_ERR_CNT__COUNT_bp    0u
#define SCP_PUSH_PKT_LEN_ERR_CNT__COUNT_bm    0xFFFFFFFFu
#define SCP_PUSH_PKT_LEN_ERR_CNT__COUNT_bc    32u

/*
 * Register: U2M_PUSH_PKT_LEN_ERR_CNT
 *   Offset is absolute
 */
#define U2M_PUSH_PKT_LEN_ERR_CNT_REG_OFFSET    0x000002B4u

#define U2M_PUSH_PKT_LEN_ERR_CNT__COUNT_bp    0u
#define U2M_PUSH_PKT_LEN_ERR_CNT__COUNT_bm    0xFFFFFFFFu
#define U2M_PUSH_PKT_LEN_ERR_CNT__COUNT_bc    32u

/*
 * Register: D2M_PUSH_PKT_LEN_ERR_CNT
 *   Offset is absolute
 */
#define D2M_PUSH_PKT_LEN_ERR_CNT_REG_OFFSET    0x000002B8u

#define D2M_PUSH_PKT_LEN_ERR_CNT__COUNT_bp    0u
#define D2M_PUSH_PKT_LEN_ERR_CNT__COUNT_bm    0xFFFFFFFFu
#define D2M_PUSH_PKT_LEN_ERR_CNT__COUNT_bc    32u

/*
 * Register: DEBUG_MDM_TX_IF
 *   Offset is absolute
 */
#define DEBUG_MDM_TX_IF_REG_OFFSET    0x000002BCu

#define DEBUG_MDM_TX_IF__DATA_STRM0_RDY_bp    0u
#define DEBUG_MDM_TX_IF__DATA_STRM0_RDY_bm    0x00000001u
#define DEBUG_MDM_TX_IF__DATA_STRM0_RDY_bc    1u
#define DEBUG_MDM_TX_IF__DATA_STRM1_RDY_bp    1u
#define DEBUG_MDM_TX_IF__DATA_STRM1_RDY_bm    0x00000002u
#define DEBUG_MDM_TX_IF__DATA_STRM1_RDY_bc    1u
#define DEBUG_MDM_TX_IF__DATA_STRM2_RDY_bp    2u
#define DEBUG_MDM_TX_IF__DATA_STRM2_RDY_bm    0x00000004u
#define DEBUG_MDM_TX_IF__DATA_STRM2_RDY_bc    1u
#define DEBUG_MDM_TX_IF__DATA_STRM3_RDY_bp    3u
#define DEBUG_MDM_TX_IF__DATA_STRM3_RDY_bm    0x00000008u
#define DEBUG_MDM_TX_IF__DATA_STRM3_RDY_bc    1u

/*
 * Register: CFE_SPARE_CELL_CTRL
 *   Offset is absolute
 */
#define CFE_SPARE_CELL_CTRL_REG_OFFSET    0x000002C0u

#define CFE_SPARE_CELL_CTRL__CTRL_bp    0u
#define CFE_SPARE_CELL_CTRL__CTRL_bm    0xFFFFFFFFu
#define CFE_SPARE_CELL_CTRL__CTRL_bc    32u

/*
 * Register: CFE_SPARE_CELL_DIN
 *   Offset is absolute
 */
#define CFE_SPARE_CELL_DIN_REG_OFFSET    0x000002C4u

#define CFE_SPARE_CELL_DIN__DIN_bp    0u
#define CFE_SPARE_CELL_DIN__DIN_bm    0xFFFFFFFFu
#define CFE_SPARE_CELL_DIN__DIN_bc    32u

/*
 * Register: CFE_SPARE_CELL_DOUT
 *   Offset is absolute
 */
#define CFE_SPARE_CELL_DOUT_REG_OFFSET    0x000002C8u

#define CFE_SPARE_CELL_DOUT__DOUT_bp    0u
#define CFE_SPARE_CELL_DOUT__DOUT_bm    0xFFFFFFFFu
#define CFE_SPARE_CELL_DOUT__DOUT_bc    32u

/*
 * Register: SCP_DMA_PUSH_PKT_CNT
 *   Offset is absolute
 */
#define SCP_DMA_PUSH_PKT_CNT_REG_OFFSET    0x000002CCu

#define SCP_DMA_PUSH_PKT_CNT__COUNT_bp    0u
#define SCP_DMA_PUSH_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define SCP_DMA_PUSH_PKT_CNT__COUNT_bc    32u

/*
 * Register: DEBUG_SCP_DMA_PUSH
 *   Offset is absolute
 */
#define DEBUG_SCP_DMA_PUSH_REG_OFFSET    0x000002D0u

#define DEBUG_SCP_DMA_PUSH__CTRL_RDY_bp    0u
#define DEBUG_SCP_DMA_PUSH__CTRL_RDY_bm    0x00000001u
#define DEBUG_SCP_DMA_PUSH__CTRL_RDY_bc    1u
#define DEBUG_SCP_DMA_PUSH__DATA_RDY_bp    1u
#define DEBUG_SCP_DMA_PUSH__DATA_RDY_bm    0x00000002u
#define DEBUG_SCP_DMA_PUSH__DATA_RDY_bc    1u

/*
 * Register: DEBUG_SCP_DMA_PULL
 *   Offset is absolute
 */
#define DEBUG_SCP_DMA_PULL_REG_OFFSET    0x000002D4u

#define DEBUG_SCP_DMA_PULL__FSM_bp    0u
#define DEBUG_SCP_DMA_PULL__FSM_bm    0x0000007Fu
#define DEBUG_SCP_DMA_PULL__FSM_bc    7u
#define DEBUG_SCP_DMA_PULL__CTRL_VLD_bp    8u
#define DEBUG_SCP_DMA_PULL__CTRL_VLD_bm    0x00000100u
#define DEBUG_SCP_DMA_PULL__CTRL_VLD_bc    1u
#define DEBUG_SCP_DMA_PULL__CTRL_RDY_bp    9u
#define DEBUG_SCP_DMA_PULL__CTRL_RDY_bm    0x00000200u
#define DEBUG_SCP_DMA_PULL__CTRL_RDY_bc    1u
#define DEBUG_SCP_DMA_PULL__DATA_RDY_bp    10u
#define DEBUG_SCP_DMA_PULL__DATA_RDY_bm    0x00000400u
#define DEBUG_SCP_DMA_PULL__DATA_RDY_bc    1u

/*
 * Register: U2M_DMA_PUSH_PKT_CNT
 *   Offset is absolute
 */
#define U2M_DMA_PUSH_PKT_CNT_REG_OFFSET    0x000002D8u

#define U2M_DMA_PUSH_PKT_CNT__COUNT_bp    0u
#define U2M_DMA_PUSH_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define U2M_DMA_PUSH_PKT_CNT__COUNT_bc    32u

/*
 * Register: DEBUG_U2M_DMA_PUSH
 *   Offset is absolute
 */
#define DEBUG_U2M_DMA_PUSH_REG_OFFSET    0x000002DCu

#define DEBUG_U2M_DMA_PUSH__CTRL_RDY_bp    0u
#define DEBUG_U2M_DMA_PUSH__CTRL_RDY_bm    0x00000001u
#define DEBUG_U2M_DMA_PUSH__CTRL_RDY_bc    1u
#define DEBUG_U2M_DMA_PUSH__DATA_RDY_bp    1u
#define DEBUG_U2M_DMA_PUSH__DATA_RDY_bm    0x00000002u
#define DEBUG_U2M_DMA_PUSH__DATA_RDY_bc    1u

/*
 * Register: DEBUG_M2D_DMA_PULL
 *   Offset is absolute
 */
#define DEBUG_M2D_DMA_PULL_REG_OFFSET    0x000002E0u

#define DEBUG_M2D_DMA_PULL__FSM_bp    0u
#define DEBUG_M2D_DMA_PULL__FSM_bm    0x0000007Fu
#define DEBUG_M2D_DMA_PULL__FSM_bc    7u
#define DEBUG_M2D_DMA_PULL__CTRL_VLD_bp    8u
#define DEBUG_M2D_DMA_PULL__CTRL_VLD_bm    0x00000100u
#define DEBUG_M2D_DMA_PULL__CTRL_VLD_bc    1u
#define DEBUG_M2D_DMA_PULL__CTRL_RDY_bp    9u
#define DEBUG_M2D_DMA_PULL__CTRL_RDY_bm    0x00000200u
#define DEBUG_M2D_DMA_PULL__CTRL_RDY_bc    1u
#define DEBUG_M2D_DMA_PULL__DATA_RDY_bp    10u
#define DEBUG_M2D_DMA_PULL__DATA_RDY_bm    0x00000400u
#define DEBUG_M2D_DMA_PULL__DATA_RDY_bc    1u

/*
 * Register: D2M_DMA_PUSH_PKT_CNT
 *   Offset is absolute
 */
#define D2M_DMA_PUSH_PKT_CNT_REG_OFFSET    0x000002E4u

#define D2M_DMA_PUSH_PKT_CNT__COUNT_bp    0u
#define D2M_DMA_PUSH_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define D2M_DMA_PUSH_PKT_CNT__COUNT_bc    32u

/*
 * Register: DEBUG_D2M_DMA_PUSH
 *   Offset is absolute
 */
#define DEBUG_D2M_DMA_PUSH_REG_OFFSET    0x000002E8u

#define DEBUG_D2M_DMA_PUSH__CTRL_RDY_bp    0u
#define DEBUG_D2M_DMA_PUSH__CTRL_RDY_bm    0x00000001u
#define DEBUG_D2M_DMA_PUSH__CTRL_RDY_bc    1u
#define DEBUG_D2M_DMA_PUSH__DATA_RDY_bp    1u
#define DEBUG_D2M_DMA_PUSH__DATA_RDY_bm    0x00000002u
#define DEBUG_D2M_DMA_PUSH__DATA_RDY_bc    1u

/*
 * Register: DEBUG_M2U_DMA_PULL
 *   Offset is absolute
 */
#define DEBUG_M2U_DMA_PULL_REG_OFFSET    0x000002ECu

#define DEBUG_M2U_DMA_PULL__FSM_bp    0u
#define DEBUG_M2U_DMA_PULL__FSM_bm    0x0000007Fu
#define DEBUG_M2U_DMA_PULL__FSM_bc    7u
#define DEBUG_M2U_DMA_PULL__CTRL_VLD_bp    8u
#define DEBUG_M2U_DMA_PULL__CTRL_VLD_bm    0x00000100u
#define DEBUG_M2U_DMA_PULL__CTRL_VLD_bc    1u
#define DEBUG_M2U_DMA_PULL__CTRL_RDY_bp    9u
#define DEBUG_M2U_DMA_PULL__CTRL_RDY_bm    0x00000200u
#define DEBUG_M2U_DMA_PULL__CTRL_RDY_bc    1u
#define DEBUG_M2U_DMA_PULL__DATA_RDY_bp    10u
#define DEBUG_M2U_DMA_PULL__DATA_RDY_bm    0x00000400u
#define DEBUG_M2U_DMA_PULL__DATA_RDY_bc    1u

/*
 * Register: SDU_DMA_PUSH_PKT_CNT
 *   Offset is absolute
 */
#define SDU_DMA_PUSH_PKT_CNT_REG_OFFSET    0x000002F0u

#define SDU_DMA_PUSH_PKT_CNT__COUNT_bp    0u
#define SDU_DMA_PUSH_PKT_CNT__COUNT_bm    0xFFFFFFFFu
#define SDU_DMA_PUSH_PKT_CNT__COUNT_bc    32u

/*
 * Register: DEBUG_SDU_DMA_PUSH
 *   Offset is absolute
 */
#define DEBUG_SDU_DMA_PUSH_REG_OFFSET    0x000002F4u

#define DEBUG_SDU_DMA_PUSH__CTRL_RDY_bp    0u
#define DEBUG_SDU_DMA_PUSH__CTRL_RDY_bm    0x00000001u
#define DEBUG_SDU_DMA_PUSH__CTRL_RDY_bc    1u
#define DEBUG_SDU_DMA_PUSH__DATA_RDY_bp    1u
#define DEBUG_SDU_DMA_PUSH__DATA_RDY_bm    0x00000002u
#define DEBUG_SDU_DMA_PUSH__DATA_RDY_bc    1u

/*
 * Array of Register: U2M_ETH_DECODE_MULTICAST_FOR_ME[]
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_MULTICAST_FOR_MEx_REG_OFFSET    0x00000300u
#define U2M_ETH_DECODE_MULTICAST_FOR_MEx_REG_COUNT     2u
#define U2M_ETH_DECODE_MULTICAST_FOR_MEx_REG_INCR      0x00000004u

#define U2M_ETH_DECODE_MULTICAST_FOR_MEx__ACTIVE_bp    0u
#define U2M_ETH_DECODE_MULTICAST_FOR_MEx__ACTIVE_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_MULTICAST_FOR_MEx__ACTIVE_bc    32u

/*
 * Array of Register: U2M_ETH_DECODE_MULTICAST_FOR_FWD[]
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_MULTICAST_FOR_FWDx_REG_OFFSET    0x00000308u
#define U2M_ETH_DECODE_MULTICAST_FOR_FWDx_REG_COUNT     2u
#define U2M_ETH_DECODE_MULTICAST_FOR_FWDx_REG_INCR      0x00000004u

#define U2M_ETH_DECODE_MULTICAST_FOR_FWDx__ACTIVE_bp    0u
#define U2M_ETH_DECODE_MULTICAST_FOR_FWDx__ACTIVE_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_MULTICAST_FOR_FWDx__ACTIVE_bc    32u

/*
 * Array of Register: D2M_ETH_DECODE_MULTICAST_FOR_ME[]
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_MULTICAST_FOR_MEx_REG_OFFSET    0x00000310u
#define D2M_ETH_DECODE_MULTICAST_FOR_MEx_REG_COUNT     2u
#define D2M_ETH_DECODE_MULTICAST_FOR_MEx_REG_INCR      0x00000004u

#define D2M_ETH_DECODE_MULTICAST_FOR_MEx__ACTIVE_bp    0u
#define D2M_ETH_DECODE_MULTICAST_FOR_MEx__ACTIVE_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_MULTICAST_FOR_MEx__ACTIVE_bc    32u

/*
 * Array of Register: D2M_ETH_DECODE_MULTICAST_FOR_FWD[]
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_MULTICAST_FOR_FWDx_REG_OFFSET    0x00000318u
#define D2M_ETH_DECODE_MULTICAST_FOR_FWDx_REG_COUNT     2u
#define D2M_ETH_DECODE_MULTICAST_FOR_FWDx_REG_INCR      0x00000004u

#define D2M_ETH_DECODE_MULTICAST_FOR_FWDx__ACTIVE_bp    0u
#define D2M_ETH_DECODE_MULTICAST_FOR_FWDx__ACTIVE_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_MULTICAST_FOR_FWDx__ACTIVE_bc    32u

/*
 * Register: U2M_ETH_DECODE_STRM0_OFFSET_ID
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_STRM0_OFFSET_ID_REG_OFFSET    0x00000320u

#define U2M_ETH_DECODE_STRM0_OFFSET_ID__OID_bp    0u
#define U2M_ETH_DECODE_STRM0_OFFSET_ID__OID_bm    0x000000FFu
#define U2M_ETH_DECODE_STRM0_OFFSET_ID__OID_bc    8u

/*
 * Register: U2M_ETH_DECODE_STRM1_OFFSET_ID
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_STRM1_OFFSET_ID_REG_OFFSET    0x00000324u

#define U2M_ETH_DECODE_STRM1_OFFSET_ID__OID_bp    0u
#define U2M_ETH_DECODE_STRM1_OFFSET_ID__OID_bm    0x000000FFu
#define U2M_ETH_DECODE_STRM1_OFFSET_ID__OID_bc    8u

/*
 * Register: U2M_ETH_DECODE_DMA_PUSH_OFFSET_ID
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_DMA_PUSH_OFFSET_ID_REG_OFFSET    0x00000328u

#define U2M_ETH_DECODE_DMA_PUSH_OFFSET_ID__OID_bp    0u
#define U2M_ETH_DECODE_DMA_PUSH_OFFSET_ID__OID_bm    0x000000FFu
#define U2M_ETH_DECODE_DMA_PUSH_OFFSET_ID__OID_bc    8u

/*
 * Register: U2M_ETH_DECODE_SCP_OFFSET_ID
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_SCP_OFFSET_ID_REG_OFFSET    0x0000032Cu

#define U2M_ETH_DECODE_SCP_OFFSET_ID__OID_bp    0u
#define U2M_ETH_DECODE_SCP_OFFSET_ID__OID_bm    0x000000FFu
#define U2M_ETH_DECODE_SCP_OFFSET_ID__OID_bc    8u

/*
 * Register: U2M_ETH_DECODE_FLOWCTRL_OFFSET_ID
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_FLOWCTRL_OFFSET_ID_REG_OFFSET    0x00000330u

#define U2M_ETH_DECODE_FLOWCTRL_OFFSET_ID__OID_bp    0u
#define U2M_ETH_DECODE_FLOWCTRL_OFFSET_ID__OID_bm    0x000000FFu
#define U2M_ETH_DECODE_FLOWCTRL_OFFSET_ID__OID_bc    8u

/*
 * Register: D2M_ETH_DECODE_STRM0_OFFSET_ID
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_STRM0_OFFSET_ID_REG_OFFSET    0x00000334u

#define D2M_ETH_DECODE_STRM0_OFFSET_ID__OID_bp    0u
#define D2M_ETH_DECODE_STRM0_OFFSET_ID__OID_bm    0x000000FFu
#define D2M_ETH_DECODE_STRM0_OFFSET_ID__OID_bc    8u

/*
 * Register: D2M_ETH_DECODE_STRM1_OFFSET_ID
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_STRM1_OFFSET_ID_REG_OFFSET    0x00000338u

#define D2M_ETH_DECODE_STRM1_OFFSET_ID__OID_bp    0u
#define D2M_ETH_DECODE_STRM1_OFFSET_ID__OID_bm    0x000000FFu
#define D2M_ETH_DECODE_STRM1_OFFSET_ID__OID_bc    8u

/*
 * Register: D2M_ETH_DECODE_DMA_PUSH_OFFSET_ID
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_DMA_PUSH_OFFSET_ID_REG_OFFSET    0x0000033Cu

#define D2M_ETH_DECODE_DMA_PUSH_OFFSET_ID__OID_bp    0u
#define D2M_ETH_DECODE_DMA_PUSH_OFFSET_ID__OID_bm    0x000000FFu
#define D2M_ETH_DECODE_DMA_PUSH_OFFSET_ID__OID_bc    8u

/*
 * Register: D2M_ETH_DECODE_SCP_OFFSET_ID
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_SCP_OFFSET_ID_REG_OFFSET    0x00000340u

#define D2M_ETH_DECODE_SCP_OFFSET_ID__OID_bp    0u
#define D2M_ETH_DECODE_SCP_OFFSET_ID__OID_bm    0x000000FFu
#define D2M_ETH_DECODE_SCP_OFFSET_ID__OID_bc    8u

/*
 * Register: D2M_ETH_DECODE_FLOWCTRL_OFFSET_ID
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_FLOWCTRL_OFFSET_ID_REG_OFFSET    0x00000344u

#define D2M_ETH_DECODE_FLOWCTRL_OFFSET_ID__OID_bp    0u
#define D2M_ETH_DECODE_FLOWCTRL_OFFSET_ID__OID_bm    0x000000FFu
#define D2M_ETH_DECODE_FLOWCTRL_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_DECODE_UT_TX_ETYPE
 *   Offset is absolute
 */
#define ETH_DECODE_UT_TX_ETYPE_REG_OFFSET    0x00000348u

#define ETH_DECODE_UT_TX_ETYPE__ETHERTYPE_bp    0u
#define ETH_DECODE_UT_TX_ETYPE__ETHERTYPE_bm    0x0000FFFFu
#define ETH_DECODE_UT_TX_ETYPE__ETHERTYPE_bc    16u

/*
 * Register: ETH_DECODE_GW_DATA_ETYPE
 *   Offset is absolute
 */
#define ETH_DECODE_GW_DATA_ETYPE_REG_OFFSET    0x00000350u

#define ETH_DECODE_GW_DATA_ETYPE__ETHERTYPE_bp    0u
#define ETH_DECODE_GW_DATA_ETYPE__ETHERTYPE_bm    0x0000FFFFu
#define ETH_DECODE_GW_DATA_ETYPE__ETHERTYPE_bc    16u

/*
 * Register: ETH_DECODE_GW_CTRL_ETYPE
 *   Offset is absolute
 */
#define ETH_DECODE_GW_CTRL_ETYPE_REG_OFFSET    0x00000354u

#define ETH_DECODE_GW_CTRL_ETYPE__ETHERTYPE_bp    0u
#define ETH_DECODE_GW_CTRL_ETYPE__ETHERTYPE_bm    0x0000FFFFu
#define ETH_DECODE_GW_CTRL_ETYPE__ETHERTYPE_bc    16u

/*
 * Register: ETH_DECODE_GW_PHY_INFO_ETYPE
 *   Offset is absolute
 */
#define ETH_DECODE_GW_PHY_INFO_ETYPE_REG_OFFSET    0x00000358u

#define ETH_DECODE_GW_PHY_INFO_ETYPE__ETHERTYPE_bp    0u
#define ETH_DECODE_GW_PHY_INFO_ETYPE__ETHERTYPE_bm    0x0000FFFFu
#define ETH_DECODE_GW_PHY_INFO_ETYPE__ETHERTYPE_bc    16u

/*
 * Register: U2M_ETH_DECODE_CTRL
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_CTRL_REG_OFFSET    0x0000036Cu

#define U2M_ETH_DECODE_CTRL__PUSH_MISMATCHES_bp    0u
#define U2M_ETH_DECODE_CTRL__PUSH_MISMATCHES_bm    0x00000001u
#define U2M_ETH_DECODE_CTRL__PUSH_MISMATCHES_bc    1u
#define U2M_ETH_DECODE_CTRL__FORCE_MISMATCH_ALL_bp    1u
#define U2M_ETH_DECODE_CTRL__FORCE_MISMATCH_ALL_bm    0x00000002u
#define U2M_ETH_DECODE_CTRL__FORCE_MISMATCH_ALL_bc    1u
#define U2M_ETH_DECODE_CTRL__FORCE_MATCH_FLOWCTRL_bp    2u
#define U2M_ETH_DECODE_CTRL__FORCE_MATCH_FLOWCTRL_bm    0x00000004u
#define U2M_ETH_DECODE_CTRL__FORCE_MATCH_FLOWCTRL_bc    1u

/*
 * Register: D2M_ETH_DECODE_CTRL
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_CTRL_REG_OFFSET    0x00000370u

#define D2M_ETH_DECODE_CTRL__PUSH_MISMATCHES_bp    0u
#define D2M_ETH_DECODE_CTRL__PUSH_MISMATCHES_bm    0x00000001u
#define D2M_ETH_DECODE_CTRL__PUSH_MISMATCHES_bc    1u
#define D2M_ETH_DECODE_CTRL__FORCE_MISMATCH_ALL_bp    1u
#define D2M_ETH_DECODE_CTRL__FORCE_MISMATCH_ALL_bm    0x00000002u
#define D2M_ETH_DECODE_CTRL__FORCE_MISMATCH_ALL_bc    1u
#define D2M_ETH_DECODE_CTRL__FORCE_MATCH_FLOWCTRL_bp    2u
#define D2M_ETH_DECODE_CTRL__FORCE_MATCH_FLOWCTRL_bm    0x00000004u
#define D2M_ETH_DECODE_CTRL__FORCE_MATCH_FLOWCTRL_bc    1u

/*
 * Register: ETH_ENCAP_SRC_STRM0_OFFSET_ID
 *   Offset is absolute
 */
#define ETH_ENCAP_SRC_STRM0_OFFSET_ID_REG_OFFSET    0x00000374u

#define ETH_ENCAP_SRC_STRM0_OFFSET_ID__OID_bp    0u
#define ETH_ENCAP_SRC_STRM0_OFFSET_ID__OID_bm    0x000000FFu
#define ETH_ENCAP_SRC_STRM0_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_ENCAP_SRC_STRM1_OFFSET_ID
 *   Offset is absolute
 */
#define ETH_ENCAP_SRC_STRM1_OFFSET_ID_REG_OFFSET    0x00000378u

#define ETH_ENCAP_SRC_STRM1_OFFSET_ID__OID_bp    0u
#define ETH_ENCAP_SRC_STRM1_OFFSET_ID__OID_bm    0x000000FFu
#define ETH_ENCAP_SRC_STRM1_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_ENCAP_SRC_STRM2_OFFSET_ID
 *   Offset is absolute
 */
#define ETH_ENCAP_SRC_STRM2_OFFSET_ID_REG_OFFSET    0x0000037Cu

#define ETH_ENCAP_SRC_STRM2_OFFSET_ID__OID_bp    0u
#define ETH_ENCAP_SRC_STRM2_OFFSET_ID__OID_bm    0x000000FFu
#define ETH_ENCAP_SRC_STRM2_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_ENCAP_SRC_STRM3_OFFSET_ID
 *   Offset is absolute
 */
#define ETH_ENCAP_SRC_STRM3_OFFSET_ID_REG_OFFSET    0x00000380u

#define ETH_ENCAP_SRC_STRM3_OFFSET_ID__OID_bp    0u
#define ETH_ENCAP_SRC_STRM3_OFFSET_ID__OID_bm    0x000000FFu
#define ETH_ENCAP_SRC_STRM3_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_ENCAP_DST_STRM0_OFFSET_ID
 *   Offset is absolute
 */
#define ETH_ENCAP_DST_STRM0_OFFSET_ID_REG_OFFSET    0x00000384u

#define ETH_ENCAP_DST_STRM0_OFFSET_ID__OID_bp    0u
#define ETH_ENCAP_DST_STRM0_OFFSET_ID__OID_bm    0x000000FFu
#define ETH_ENCAP_DST_STRM0_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_ENCAP_DST_STRM1_OFFSET_ID
 *   Offset is absolute
 */
#define ETH_ENCAP_DST_STRM1_OFFSET_ID_REG_OFFSET    0x00000388u

#define ETH_ENCAP_DST_STRM1_OFFSET_ID__OID_bp    0u
#define ETH_ENCAP_DST_STRM1_OFFSET_ID__OID_bm    0x000000FFu
#define ETH_ENCAP_DST_STRM1_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_ENCAP_DST_STRM2_OFFSET_ID
 *   Offset is absolute
 */
#define ETH_ENCAP_DST_STRM2_OFFSET_ID_REG_OFFSET    0x0000038Cu

#define ETH_ENCAP_DST_STRM2_OFFSET_ID__OID_bp    0u
#define ETH_ENCAP_DST_STRM2_OFFSET_ID__OID_bm    0x000000FFu
#define ETH_ENCAP_DST_STRM2_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_ENCAP_DST_STRM3_OFFSET_ID
 *   Offset is absolute
 */
#define ETH_ENCAP_DST_STRM3_OFFSET_ID_REG_OFFSET    0x00000390u

#define ETH_ENCAP_DST_STRM3_OFFSET_ID__OID_bp    0u
#define ETH_ENCAP_DST_STRM3_OFFSET_ID__OID_bm    0x000000FFu
#define ETH_ENCAP_DST_STRM3_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_ENCAP_SRC_FLOWCTRL_OFFSET_ID
 *   Offset is absolute
 */
#define ETH_ENCAP_SRC_FLOWCTRL_OFFSET_ID_REG_OFFSET    0x00000394u

#define ETH_ENCAP_SRC_FLOWCTRL_OFFSET_ID__OID_bp    0u
#define ETH_ENCAP_SRC_FLOWCTRL_OFFSET_ID__OID_bm    0x000000FFu
#define ETH_ENCAP_SRC_FLOWCTRL_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_ENCAP_DST_FLOWCTRL_OFFSET_ID
 *   Offset is absolute
 */
#define ETH_ENCAP_DST_FLOWCTRL_OFFSET_ID_REG_OFFSET    0x00000398u

#define ETH_ENCAP_DST_FLOWCTRL_OFFSET_ID__OID_bp    0u
#define ETH_ENCAP_DST_FLOWCTRL_OFFSET_ID__OID_bm    0x000000FFu
#define ETH_ENCAP_DST_FLOWCTRL_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_ENCAP_SRC_UNMATCHED_OFFSET_ID
 *   Offset is absolute
 */
#define ETH_ENCAP_SRC_UNMATCHED_OFFSET_ID_REG_OFFSET    0x0000039Cu

#define ETH_ENCAP_SRC_UNMATCHED_OFFSET_ID__OID_bp    0u
#define ETH_ENCAP_SRC_UNMATCHED_OFFSET_ID__OID_bm    0x000000FFu
#define ETH_ENCAP_SRC_UNMATCHED_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_ENCAP_DST_UNMATCHED_OFFSET_ID
 *   Offset is absolute
 */
#define ETH_ENCAP_DST_UNMATCHED_OFFSET_ID_REG_OFFSET    0x000003A0u

#define ETH_ENCAP_DST_UNMATCHED_OFFSET_ID__OID_bp    0u
#define ETH_ENCAP_DST_UNMATCHED_OFFSET_ID__OID_bm    0x000000FFu
#define ETH_ENCAP_DST_UNMATCHED_OFFSET_ID__OID_bc    8u

/*
 * Register: ETH_ENCAP_GW_DATA_ETYPE
 *   Offset is absolute
 */
#define ETH_ENCAP_GW_DATA_ETYPE_REG_OFFSET    0x000003A4u

#define ETH_ENCAP_GW_DATA_ETYPE__ETHERTYPE_bp    0u
#define ETH_ENCAP_GW_DATA_ETYPE__ETHERTYPE_bm    0x0000FFFFu
#define ETH_ENCAP_GW_DATA_ETYPE__ETHERTYPE_bc    16u

/*
 * Register: ETH_ENCAP_GW_CTRL_ETYPE
 *   Offset is absolute
 */
#define ETH_ENCAP_GW_CTRL_ETYPE_REG_OFFSET    0x000003A8u

#define ETH_ENCAP_GW_CTRL_ETYPE__ETHERTYPE_bp    0u
#define ETH_ENCAP_GW_CTRL_ETYPE__ETHERTYPE_bm    0x0000FFFFu
#define ETH_ENCAP_GW_CTRL_ETYPE__ETHERTYPE_bc    16u

/*
 * Register: ETH_ENCAP_GW_PHY_INFO_ETYPE
 *   Offset is absolute
 */
#define ETH_ENCAP_GW_PHY_INFO_ETYPE_REG_OFFSET    0x000003ACu

#define ETH_ENCAP_GW_PHY_INFO_ETYPE__ETHERTYPE_bp    0u
#define ETH_ENCAP_GW_PHY_INFO_ETYPE__ETHERTYPE_bm    0x0000FFFFu
#define ETH_ENCAP_GW_PHY_INFO_ETYPE__ETHERTYPE_bc    16u

/*
 * Register: ETH_ENCAP_FLOWCTRL_ETYPE
 *   Offset is absolute
 */
#define ETH_ENCAP_FLOWCTRL_ETYPE_REG_OFFSET    0x000003B0u

#define ETH_ENCAP_FLOWCTRL_ETYPE__ETHERTYPE_bp    0u
#define ETH_ENCAP_FLOWCTRL_ETYPE__ETHERTYPE_bm    0x0000FFFFu
#define ETH_ENCAP_FLOWCTRL_ETYPE__ETHERTYPE_bc    16u

/*
 * Register: ETH_ENCAP_UNMATCHED_ETYPE
 *   Offset is absolute
 */
#define ETH_ENCAP_UNMATCHED_ETYPE_REG_OFFSET    0x000003B4u

#define ETH_ENCAP_UNMATCHED_ETYPE__ETHERTYPE_bp    0u
#define ETH_ENCAP_UNMATCHED_ETYPE__ETHERTYPE_bm    0x0000FFFFu
#define ETH_ENCAP_UNMATCHED_ETYPE__ETHERTYPE_bc    16u

/*
 * Register: ETH_ENCAP_UT_ETYPE
 *   Offset is absolute
 */
#define ETH_ENCAP_UT_ETYPE_REG_OFFSET    0x000003B8u

#define ETH_ENCAP_UT_ETYPE__ETHERTYPE_bp    0u
#define ETH_ENCAP_UT_ETYPE__ETHERTYPE_bm    0x0000FFFFu
#define ETH_ENCAP_UT_ETYPE__ETHERTYPE_bc    16u

/*
 * Register: ETH_ENCAP_DST_BASE_ID_DATA_LO
 *   Offset is absolute
 */
#define ETH_ENCAP_DST_BASE_ID_DATA_LO_REG_OFFSET    0x000003BCu

#define ETH_ENCAP_DST_BASE_ID_DATA_LO__BASE_ID_bp    0u
#define ETH_ENCAP_DST_BASE_ID_DATA_LO__BASE_ID_bm    0xFFFFFFFFu
#define ETH_ENCAP_DST_BASE_ID_DATA_LO__BASE_ID_bc    32u

/*
 * Register: ETH_ENCAP_DST_BASE_ID_DATA_HI
 *   Offset is absolute
 */
#define ETH_ENCAP_DST_BASE_ID_DATA_HI_REG_OFFSET    0x000003C0u

#define ETH_ENCAP_DST_BASE_ID_DATA_HI__BASE_ID_bp    0u
#define ETH_ENCAP_DST_BASE_ID_DATA_HI__BASE_ID_bm    0x000000FFu
#define ETH_ENCAP_DST_BASE_ID_DATA_HI__BASE_ID_bc    8u

/*
 * Register: ETH_ENCAP_DST_BASE_ID_FLOWCTRL_LO
 *   Offset is absolute
 */
#define ETH_ENCAP_DST_BASE_ID_FLOWCTRL_LO_REG_OFFSET    0x000003C4u

#define ETH_ENCAP_DST_BASE_ID_FLOWCTRL_LO__BASE_ID_bp    0u
#define ETH_ENCAP_DST_BASE_ID_FLOWCTRL_LO__BASE_ID_bm    0xFFFFFFFFu
#define ETH_ENCAP_DST_BASE_ID_FLOWCTRL_LO__BASE_ID_bc    32u

/*
 * Register: ETH_ENCAP_DST_BASE_ID_FLOWCTRL_HI
 *   Offset is absolute
 */
#define ETH_ENCAP_DST_BASE_ID_FLOWCTRL_HI_REG_OFFSET    0x000003C8u

#define ETH_ENCAP_DST_BASE_ID_FLOWCTRL_HI__BASE_ID_bp    0u
#define ETH_ENCAP_DST_BASE_ID_FLOWCTRL_HI__BASE_ID_bm    0x000000FFu
#define ETH_ENCAP_DST_BASE_ID_FLOWCTRL_HI__BASE_ID_bc    8u

/*
 * Register: ETH_ENCAP_CTRL
 *   Offset is absolute
 */
#define ETH_ENCAP_CTRL_REG_OFFSET    0x000003D0u

#define ETH_ENCAP_CTRL__BYPASS_ETH_ENCAP_bp    0u
#define ETH_ENCAP_CTRL__BYPASS_ETH_ENCAP_bm    0x00000001u
#define ETH_ENCAP_CTRL__BYPASS_ETH_ENCAP_bc    1u
#define ETH_ENCAP_CTRL__INSERT_VLAN_bp    1u
#define ETH_ENCAP_CTRL__INSERT_VLAN_bm    0x00000002u
#define ETH_ENCAP_CTRL__INSERT_VLAN_bc    1u

/*
 * Register: ETH_ENCAP_VLAN_TAG_CTRL
 *   Offset is absolute
 */
#define ETH_ENCAP_VLAN_TAG_CTRL_REG_OFFSET    0x000003D4u

#define ETH_ENCAP_VLAN_TAG_CTRL__VLAN_ID_bp    0u
#define ETH_ENCAP_VLAN_TAG_CTRL__VLAN_ID_bm    0x0000FFFFu
#define ETH_ENCAP_VLAN_TAG_CTRL__VLAN_ID_bc    16u
#define ETH_ENCAP_VLAN_TAG_CTRL__VLAN_ETYPE_bp    16u
#define ETH_ENCAP_VLAN_TAG_CTRL__VLAN_ETYPE_bm    0xFFFF0000u
#define ETH_ENCAP_VLAN_TAG_CTRL__VLAN_ETYPE_bc    16u

/*
 * Register: U2M_SCRUBBER_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define U2M_SCRUBBER_SAF_PKT_ACCEPTED_REG_OFFSET    0x000003D8u

#define U2M_SCRUBBER_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define U2M_SCRUBBER_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define U2M_SCRUBBER_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: U2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define U2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x000003DCu

#define U2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define U2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define U2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: U2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define U2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x000003E0u

#define U2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define U2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define U2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: U2M_SCRUBBER_SAF_PKT_SENT
 *   Offset is absolute
 */
#define U2M_SCRUBBER_SAF_PKT_SENT_REG_OFFSET    0x000003E4u

#define U2M_SCRUBBER_SAF_PKT_SENT__COUNT_bp    0u
#define U2M_SCRUBBER_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define U2M_SCRUBBER_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: U2M_SCRUBBER_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define U2M_SCRUBBER_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x000003E8u

#define U2M_SCRUBBER_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define U2M_SCRUBBER_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define U2M_SCRUBBER_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: U2M_SCRUBBER_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define U2M_SCRUBBER_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x000003ECu

#define U2M_SCRUBBER_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define U2M_SCRUBBER_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define U2M_SCRUBBER_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u

/*
 * Register: D2M_SCRUBBER_SAF_PKT_ACCEPTED
 *   Offset is absolute
 */
#define D2M_SCRUBBER_SAF_PKT_ACCEPTED_REG_OFFSET    0x000003F0u

#define D2M_SCRUBBER_SAF_PKT_ACCEPTED__COUNT_bp    0u
#define D2M_SCRUBBER_SAF_PKT_ACCEPTED__COUNT_bm    0xFFFFFFFFu
#define D2M_SCRUBBER_SAF_PKT_ACCEPTED__COUNT_bc    32u

/*
 * Register: D2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_LO
 *   Offset is absolute
 */
#define D2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_LO_REG_OFFSET    0x000003F4u

#define D2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bp    0u
#define D2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bm    0xFFFFFFFFu
#define D2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_LO__COUNT_bc    32u

/*
 * Register: D2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_HI
 *   Offset is absolute
 */
#define D2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_HI_REG_OFFSET    0x000003F8u

#define D2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bp    0u
#define D2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bm    0xFFFFFFFFu
#define D2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_HI__COUNT_bc    32u

/*
 * Register: D2M_SCRUBBER_SAF_PKT_SENT
 *   Offset is absolute
 */
#define D2M_SCRUBBER_SAF_PKT_SENT_REG_OFFSET    0x000003FCu

#define D2M_SCRUBBER_SAF_PKT_SENT__COUNT_bp    0u
#define D2M_SCRUBBER_SAF_PKT_SENT__COUNT_bm    0xFFFFFFFFu
#define D2M_SCRUBBER_SAF_PKT_SENT__COUNT_bc    32u

/*
 * Register: D2M_SCRUBBER_SAF_PKT_BYTES_SENT_LO
 *   Offset is absolute
 */
#define D2M_SCRUBBER_SAF_PKT_BYTES_SENT_LO_REG_OFFSET    0x00000400u

#define D2M_SCRUBBER_SAF_PKT_BYTES_SENT_LO__COUNT_bp    0u
#define D2M_SCRUBBER_SAF_PKT_BYTES_SENT_LO__COUNT_bm    0xFFFFFFFFu
#define D2M_SCRUBBER_SAF_PKT_BYTES_SENT_LO__COUNT_bc    32u

/*
 * Register: D2M_SCRUBBER_SAF_PKT_BYTES_SENT_HI
 *   Offset is absolute
 */
#define D2M_SCRUBBER_SAF_PKT_BYTES_SENT_HI_REG_OFFSET    0x00000404u

#define D2M_SCRUBBER_SAF_PKT_BYTES_SENT_HI__COUNT_bp    0u
#define D2M_SCRUBBER_SAF_PKT_BYTES_SENT_HI__COUNT_bm    0xFFFFFFFFu
#define D2M_SCRUBBER_SAF_PKT_BYTES_SENT_HI__COUNT_bc    32u


/*
 * Register: ETH_ENCAP_DFIFO_STATUS.CTRL
 *   Offset is relative to ETH_ENCAP_DFIFO_STATUS
 */
#define ETH_ENCAP_DFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define ETH_ENCAP_DFIFO_STATUS__CTRL__SBINJ_bp    0u
#define ETH_ENCAP_DFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define ETH_ENCAP_DFIFO_STATUS__CTRL__SBINJ_bc    1u
#define ETH_ENCAP_DFIFO_STATUS__CTRL__DBINJ_bp    1u
#define ETH_ENCAP_DFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define ETH_ENCAP_DFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: ETH_ENCAP_DFIFO_STATUS.IFG
 *   Offset is relative to ETH_ENCAP_DFIFO_STATUS
 */
#define ETH_ENCAP_DFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define ETH_ENCAP_DFIFO_STATUS__IFG__SBDET_bp    0u
#define ETH_ENCAP_DFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define ETH_ENCAP_DFIFO_STATUS__IFG__SBDET_bc    1u
#define ETH_ENCAP_DFIFO_STATUS__IFG__DBERR_bp    1u
#define ETH_ENCAP_DFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define ETH_ENCAP_DFIFO_STATUS__IFG__DBERR_bc    1u
#define ETH_ENCAP_DFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define ETH_ENCAP_DFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define ETH_ENCAP_DFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define ETH_ENCAP_DFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define ETH_ENCAP_DFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define ETH_ENCAP_DFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: ETH_ENCAP_DFIFO_STATUS.IE
 *   Offset is relative to ETH_ENCAP_DFIFO_STATUS
 */
#define ETH_ENCAP_DFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define ETH_ENCAP_DFIFO_STATUS__IE__SBDET_bp    0u
#define ETH_ENCAP_DFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define ETH_ENCAP_DFIFO_STATUS__IE__SBDET_bc    1u
#define ETH_ENCAP_DFIFO_STATUS__IE__DBERR_bp    1u
#define ETH_ENCAP_DFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define ETH_ENCAP_DFIFO_STATUS__IE__DBERR_bc    1u
#define ETH_ENCAP_DFIFO_STATUS__IE__OVERFLOW_bp    2u
#define ETH_ENCAP_DFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define ETH_ENCAP_DFIFO_STATUS__IE__OVERFLOW_bc    1u
#define ETH_ENCAP_DFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define ETH_ENCAP_DFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define ETH_ENCAP_DFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: ETH_ENCAP_DFIFO_STATUS.STATUS
 *   Offset is relative to ETH_ENCAP_DFIFO_STATUS
 */
#define ETH_ENCAP_DFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define ETH_ENCAP_DFIFO_STATUS__STATUS__FULL_bp    0u
#define ETH_ENCAP_DFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define ETH_ENCAP_DFIFO_STATUS__STATUS__FULL_bc    1u
#define ETH_ENCAP_DFIFO_STATUS__STATUS__EMPTY_bp    1u
#define ETH_ENCAP_DFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define ETH_ENCAP_DFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: ETH_ENCAP_DFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to ETH_ENCAP_DFIFO_STATUS
 */
#define ETH_ENCAP_DFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define ETH_ENCAP_DFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define ETH_ENCAP_DFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define ETH_ENCAP_DFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: ETH_ENCAP_DFIFO_STATUS
 *   Offset is absolute
 */
#define ETH_ENCAP_DFIFO_STATUS_GRP_OFFSET    0x00000420u
#define ETH_ENCAP_DFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__ETH_ENCAP_DFIFO_STATUS_t;

/*
 * Register: ETH_ENCAP_CFIFO_STATUS.CTRL
 *   Offset is relative to ETH_ENCAP_CFIFO_STATUS
 */
#define ETH_ENCAP_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define ETH_ENCAP_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define ETH_ENCAP_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define ETH_ENCAP_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define ETH_ENCAP_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define ETH_ENCAP_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define ETH_ENCAP_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: ETH_ENCAP_CFIFO_STATUS.IFG
 *   Offset is relative to ETH_ENCAP_CFIFO_STATUS
 */
#define ETH_ENCAP_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define ETH_ENCAP_CFIFO_STATUS__IFG__SBDET_bp    0u
#define ETH_ENCAP_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define ETH_ENCAP_CFIFO_STATUS__IFG__SBDET_bc    1u
#define ETH_ENCAP_CFIFO_STATUS__IFG__DBERR_bp    1u
#define ETH_ENCAP_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define ETH_ENCAP_CFIFO_STATUS__IFG__DBERR_bc    1u
#define ETH_ENCAP_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define ETH_ENCAP_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define ETH_ENCAP_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define ETH_ENCAP_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define ETH_ENCAP_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define ETH_ENCAP_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: ETH_ENCAP_CFIFO_STATUS.IE
 *   Offset is relative to ETH_ENCAP_CFIFO_STATUS
 */
#define ETH_ENCAP_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define ETH_ENCAP_CFIFO_STATUS__IE__SBDET_bp    0u
#define ETH_ENCAP_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define ETH_ENCAP_CFIFO_STATUS__IE__SBDET_bc    1u
#define ETH_ENCAP_CFIFO_STATUS__IE__DBERR_bp    1u
#define ETH_ENCAP_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define ETH_ENCAP_CFIFO_STATUS__IE__DBERR_bc    1u
#define ETH_ENCAP_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define ETH_ENCAP_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define ETH_ENCAP_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define ETH_ENCAP_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define ETH_ENCAP_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define ETH_ENCAP_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: ETH_ENCAP_CFIFO_STATUS.STATUS
 *   Offset is relative to ETH_ENCAP_CFIFO_STATUS
 */
#define ETH_ENCAP_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define ETH_ENCAP_CFIFO_STATUS__STATUS__FULL_bp    0u
#define ETH_ENCAP_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define ETH_ENCAP_CFIFO_STATUS__STATUS__FULL_bc    1u
#define ETH_ENCAP_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define ETH_ENCAP_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define ETH_ENCAP_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: ETH_ENCAP_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to ETH_ENCAP_CFIFO_STATUS
 */
#define ETH_ENCAP_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define ETH_ENCAP_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define ETH_ENCAP_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define ETH_ENCAP_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: ETH_ENCAP_CFIFO_STATUS
 *   Offset is absolute
 */
#define ETH_ENCAP_CFIFO_STATUS_GRP_OFFSET    0x00000440u
#define ETH_ENCAP_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__ETH_ENCAP_CFIFO_STATUS_t;

/*
 * Register: U2M_SCRUBBER_CFIFO_STATUS.CTRL
 *   Offset is relative to U2M_SCRUBBER_CFIFO_STATUS
 */
#define U2M_SCRUBBER_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define U2M_SCRUBBER_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define U2M_SCRUBBER_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define U2M_SCRUBBER_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define U2M_SCRUBBER_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define U2M_SCRUBBER_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define U2M_SCRUBBER_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: U2M_SCRUBBER_CFIFO_STATUS.IFG
 *   Offset is relative to U2M_SCRUBBER_CFIFO_STATUS
 */
#define U2M_SCRUBBER_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define U2M_SCRUBBER_CFIFO_STATUS__IFG__SBDET_bp    0u
#define U2M_SCRUBBER_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define U2M_SCRUBBER_CFIFO_STATUS__IFG__SBDET_bc    1u
#define U2M_SCRUBBER_CFIFO_STATUS__IFG__DBERR_bp    1u
#define U2M_SCRUBBER_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define U2M_SCRUBBER_CFIFO_STATUS__IFG__DBERR_bc    1u
#define U2M_SCRUBBER_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define U2M_SCRUBBER_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define U2M_SCRUBBER_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define U2M_SCRUBBER_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define U2M_SCRUBBER_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define U2M_SCRUBBER_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: U2M_SCRUBBER_CFIFO_STATUS.IE
 *   Offset is relative to U2M_SCRUBBER_CFIFO_STATUS
 */
#define U2M_SCRUBBER_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define U2M_SCRUBBER_CFIFO_STATUS__IE__SBDET_bp    0u
#define U2M_SCRUBBER_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define U2M_SCRUBBER_CFIFO_STATUS__IE__SBDET_bc    1u
#define U2M_SCRUBBER_CFIFO_STATUS__IE__DBERR_bp    1u
#define U2M_SCRUBBER_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define U2M_SCRUBBER_CFIFO_STATUS__IE__DBERR_bc    1u
#define U2M_SCRUBBER_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define U2M_SCRUBBER_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define U2M_SCRUBBER_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define U2M_SCRUBBER_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define U2M_SCRUBBER_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define U2M_SCRUBBER_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: U2M_SCRUBBER_CFIFO_STATUS.STATUS
 *   Offset is relative to U2M_SCRUBBER_CFIFO_STATUS
 */
#define U2M_SCRUBBER_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define U2M_SCRUBBER_CFIFO_STATUS__STATUS__FULL_bp    0u
#define U2M_SCRUBBER_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define U2M_SCRUBBER_CFIFO_STATUS__STATUS__FULL_bc    1u
#define U2M_SCRUBBER_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define U2M_SCRUBBER_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define U2M_SCRUBBER_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: U2M_SCRUBBER_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to U2M_SCRUBBER_CFIFO_STATUS
 */
#define U2M_SCRUBBER_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define U2M_SCRUBBER_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define U2M_SCRUBBER_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define U2M_SCRUBBER_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: U2M_SCRUBBER_CFIFO_STATUS
 *   Offset is absolute
 */
#define U2M_SCRUBBER_CFIFO_STATUS_GRP_OFFSET    0x00000460u
#define U2M_SCRUBBER_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__U2M_SCRUBBER_CFIFO_STATUS_t;

/*
 * Register: D2M_SCRUBBER_CFIFO_STATUS.CTRL
 *   Offset is relative to D2M_SCRUBBER_CFIFO_STATUS
 */
#define D2M_SCRUBBER_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define D2M_SCRUBBER_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define D2M_SCRUBBER_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define D2M_SCRUBBER_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define D2M_SCRUBBER_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define D2M_SCRUBBER_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define D2M_SCRUBBER_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: D2M_SCRUBBER_CFIFO_STATUS.IFG
 *   Offset is relative to D2M_SCRUBBER_CFIFO_STATUS
 */
#define D2M_SCRUBBER_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define D2M_SCRUBBER_CFIFO_STATUS__IFG__SBDET_bp    0u
#define D2M_SCRUBBER_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define D2M_SCRUBBER_CFIFO_STATUS__IFG__SBDET_bc    1u
#define D2M_SCRUBBER_CFIFO_STATUS__IFG__DBERR_bp    1u
#define D2M_SCRUBBER_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define D2M_SCRUBBER_CFIFO_STATUS__IFG__DBERR_bc    1u
#define D2M_SCRUBBER_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define D2M_SCRUBBER_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define D2M_SCRUBBER_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define D2M_SCRUBBER_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define D2M_SCRUBBER_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define D2M_SCRUBBER_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: D2M_SCRUBBER_CFIFO_STATUS.IE
 *   Offset is relative to D2M_SCRUBBER_CFIFO_STATUS
 */
#define D2M_SCRUBBER_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define D2M_SCRUBBER_CFIFO_STATUS__IE__SBDET_bp    0u
#define D2M_SCRUBBER_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define D2M_SCRUBBER_CFIFO_STATUS__IE__SBDET_bc    1u
#define D2M_SCRUBBER_CFIFO_STATUS__IE__DBERR_bp    1u
#define D2M_SCRUBBER_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define D2M_SCRUBBER_CFIFO_STATUS__IE__DBERR_bc    1u
#define D2M_SCRUBBER_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define D2M_SCRUBBER_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define D2M_SCRUBBER_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define D2M_SCRUBBER_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define D2M_SCRUBBER_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define D2M_SCRUBBER_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: D2M_SCRUBBER_CFIFO_STATUS.STATUS
 *   Offset is relative to D2M_SCRUBBER_CFIFO_STATUS
 */
#define D2M_SCRUBBER_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define D2M_SCRUBBER_CFIFO_STATUS__STATUS__FULL_bp    0u
#define D2M_SCRUBBER_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define D2M_SCRUBBER_CFIFO_STATUS__STATUS__FULL_bc    1u
#define D2M_SCRUBBER_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define D2M_SCRUBBER_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define D2M_SCRUBBER_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: D2M_SCRUBBER_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to D2M_SCRUBBER_CFIFO_STATUS
 */
#define D2M_SCRUBBER_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define D2M_SCRUBBER_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define D2M_SCRUBBER_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define D2M_SCRUBBER_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: D2M_SCRUBBER_CFIFO_STATUS
 *   Offset is absolute
 */
#define D2M_SCRUBBER_CFIFO_STATUS_GRP_OFFSET    0x00000480u
#define D2M_SCRUBBER_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__D2M_SCRUBBER_CFIFO_STATUS_t;

/*
 * Register: M2D_PULL_SAF_CFIFO_STATUS.CTRL
 *   Offset is relative to M2D_PULL_SAF_CFIFO_STATUS
 */
#define M2D_PULL_SAF_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define M2D_PULL_SAF_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define M2D_PULL_SAF_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define M2D_PULL_SAF_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define M2D_PULL_SAF_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define M2D_PULL_SAF_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define M2D_PULL_SAF_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: M2D_PULL_SAF_CFIFO_STATUS.IFG
 *   Offset is relative to M2D_PULL_SAF_CFIFO_STATUS
 */
#define M2D_PULL_SAF_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define M2D_PULL_SAF_CFIFO_STATUS__IFG__SBDET_bp    0u
#define M2D_PULL_SAF_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define M2D_PULL_SAF_CFIFO_STATUS__IFG__SBDET_bc    1u
#define M2D_PULL_SAF_CFIFO_STATUS__IFG__DBERR_bp    1u
#define M2D_PULL_SAF_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define M2D_PULL_SAF_CFIFO_STATUS__IFG__DBERR_bc    1u
#define M2D_PULL_SAF_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define M2D_PULL_SAF_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define M2D_PULL_SAF_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define M2D_PULL_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define M2D_PULL_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define M2D_PULL_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: M2D_PULL_SAF_CFIFO_STATUS.IE
 *   Offset is relative to M2D_PULL_SAF_CFIFO_STATUS
 */
#define M2D_PULL_SAF_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define M2D_PULL_SAF_CFIFO_STATUS__IE__SBDET_bp    0u
#define M2D_PULL_SAF_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define M2D_PULL_SAF_CFIFO_STATUS__IE__SBDET_bc    1u
#define M2D_PULL_SAF_CFIFO_STATUS__IE__DBERR_bp    1u
#define M2D_PULL_SAF_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define M2D_PULL_SAF_CFIFO_STATUS__IE__DBERR_bc    1u
#define M2D_PULL_SAF_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define M2D_PULL_SAF_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define M2D_PULL_SAF_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define M2D_PULL_SAF_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define M2D_PULL_SAF_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define M2D_PULL_SAF_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: M2D_PULL_SAF_CFIFO_STATUS.STATUS
 *   Offset is relative to M2D_PULL_SAF_CFIFO_STATUS
 */
#define M2D_PULL_SAF_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define M2D_PULL_SAF_CFIFO_STATUS__STATUS__FULL_bp    0u
#define M2D_PULL_SAF_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define M2D_PULL_SAF_CFIFO_STATUS__STATUS__FULL_bc    1u
#define M2D_PULL_SAF_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define M2D_PULL_SAF_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define M2D_PULL_SAF_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: M2D_PULL_SAF_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to M2D_PULL_SAF_CFIFO_STATUS
 */
#define M2D_PULL_SAF_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define M2D_PULL_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define M2D_PULL_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define M2D_PULL_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: M2D_PULL_SAF_CFIFO_STATUS
 *   Offset is absolute
 */
#define M2D_PULL_SAF_CFIFO_STATUS_GRP_OFFSET    0x000004A0u
#define M2D_PULL_SAF_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__M2D_PULL_SAF_CFIFO_STATUS_t;

/*
 * Register: TX_STRM0_SAF_CFIFO_STATUS.CTRL
 *   Offset is relative to TX_STRM0_SAF_CFIFO_STATUS
 */
#define TX_STRM0_SAF_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define TX_STRM0_SAF_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define TX_STRM0_SAF_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define TX_STRM0_SAF_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define TX_STRM0_SAF_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define TX_STRM0_SAF_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define TX_STRM0_SAF_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: TX_STRM0_SAF_CFIFO_STATUS.IFG
 *   Offset is relative to TX_STRM0_SAF_CFIFO_STATUS
 */
#define TX_STRM0_SAF_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define TX_STRM0_SAF_CFIFO_STATUS__IFG__SBDET_bp    0u
#define TX_STRM0_SAF_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define TX_STRM0_SAF_CFIFO_STATUS__IFG__SBDET_bc    1u
#define TX_STRM0_SAF_CFIFO_STATUS__IFG__DBERR_bp    1u
#define TX_STRM0_SAF_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define TX_STRM0_SAF_CFIFO_STATUS__IFG__DBERR_bc    1u
#define TX_STRM0_SAF_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define TX_STRM0_SAF_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define TX_STRM0_SAF_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define TX_STRM0_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define TX_STRM0_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define TX_STRM0_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: TX_STRM0_SAF_CFIFO_STATUS.IE
 *   Offset is relative to TX_STRM0_SAF_CFIFO_STATUS
 */
#define TX_STRM0_SAF_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define TX_STRM0_SAF_CFIFO_STATUS__IE__SBDET_bp    0u
#define TX_STRM0_SAF_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define TX_STRM0_SAF_CFIFO_STATUS__IE__SBDET_bc    1u
#define TX_STRM0_SAF_CFIFO_STATUS__IE__DBERR_bp    1u
#define TX_STRM0_SAF_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define TX_STRM0_SAF_CFIFO_STATUS__IE__DBERR_bc    1u
#define TX_STRM0_SAF_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define TX_STRM0_SAF_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define TX_STRM0_SAF_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define TX_STRM0_SAF_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define TX_STRM0_SAF_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define TX_STRM0_SAF_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: TX_STRM0_SAF_CFIFO_STATUS.STATUS
 *   Offset is relative to TX_STRM0_SAF_CFIFO_STATUS
 */
#define TX_STRM0_SAF_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define TX_STRM0_SAF_CFIFO_STATUS__STATUS__FULL_bp    0u
#define TX_STRM0_SAF_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define TX_STRM0_SAF_CFIFO_STATUS__STATUS__FULL_bc    1u
#define TX_STRM0_SAF_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define TX_STRM0_SAF_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define TX_STRM0_SAF_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: TX_STRM0_SAF_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to TX_STRM0_SAF_CFIFO_STATUS
 */
#define TX_STRM0_SAF_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define TX_STRM0_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define TX_STRM0_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define TX_STRM0_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: TX_STRM0_SAF_CFIFO_STATUS
 *   Offset is absolute
 */
#define TX_STRM0_SAF_CFIFO_STATUS_GRP_OFFSET    0x000004C0u
#define TX_STRM0_SAF_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__TX_STRM0_SAF_CFIFO_STATUS_t;

/*
 * Register: TX_STRM1_SAF_CFIFO_STATUS.CTRL
 *   Offset is relative to TX_STRM1_SAF_CFIFO_STATUS
 */
#define TX_STRM1_SAF_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define TX_STRM1_SAF_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define TX_STRM1_SAF_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define TX_STRM1_SAF_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define TX_STRM1_SAF_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define TX_STRM1_SAF_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define TX_STRM1_SAF_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: TX_STRM1_SAF_CFIFO_STATUS.IFG
 *   Offset is relative to TX_STRM1_SAF_CFIFO_STATUS
 */
#define TX_STRM1_SAF_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define TX_STRM1_SAF_CFIFO_STATUS__IFG__SBDET_bp    0u
#define TX_STRM1_SAF_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define TX_STRM1_SAF_CFIFO_STATUS__IFG__SBDET_bc    1u
#define TX_STRM1_SAF_CFIFO_STATUS__IFG__DBERR_bp    1u
#define TX_STRM1_SAF_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define TX_STRM1_SAF_CFIFO_STATUS__IFG__DBERR_bc    1u
#define TX_STRM1_SAF_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define TX_STRM1_SAF_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define TX_STRM1_SAF_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define TX_STRM1_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define TX_STRM1_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define TX_STRM1_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: TX_STRM1_SAF_CFIFO_STATUS.IE
 *   Offset is relative to TX_STRM1_SAF_CFIFO_STATUS
 */
#define TX_STRM1_SAF_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define TX_STRM1_SAF_CFIFO_STATUS__IE__SBDET_bp    0u
#define TX_STRM1_SAF_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define TX_STRM1_SAF_CFIFO_STATUS__IE__SBDET_bc    1u
#define TX_STRM1_SAF_CFIFO_STATUS__IE__DBERR_bp    1u
#define TX_STRM1_SAF_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define TX_STRM1_SAF_CFIFO_STATUS__IE__DBERR_bc    1u
#define TX_STRM1_SAF_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define TX_STRM1_SAF_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define TX_STRM1_SAF_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define TX_STRM1_SAF_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define TX_STRM1_SAF_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define TX_STRM1_SAF_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: TX_STRM1_SAF_CFIFO_STATUS.STATUS
 *   Offset is relative to TX_STRM1_SAF_CFIFO_STATUS
 */
#define TX_STRM1_SAF_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define TX_STRM1_SAF_CFIFO_STATUS__STATUS__FULL_bp    0u
#define TX_STRM1_SAF_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define TX_STRM1_SAF_CFIFO_STATUS__STATUS__FULL_bc    1u
#define TX_STRM1_SAF_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define TX_STRM1_SAF_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define TX_STRM1_SAF_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: TX_STRM1_SAF_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to TX_STRM1_SAF_CFIFO_STATUS
 */
#define TX_STRM1_SAF_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define TX_STRM1_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define TX_STRM1_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define TX_STRM1_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: TX_STRM1_SAF_CFIFO_STATUS
 *   Offset is absolute
 */
#define TX_STRM1_SAF_CFIFO_STATUS_GRP_OFFSET    0x000004E0u
#define TX_STRM1_SAF_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__TX_STRM1_SAF_CFIFO_STATUS_t;

/*
 * Register: DWNSTRM_TX_SAF_CFIFO_STATUS.CTRL
 *   Offset is relative to DWNSTRM_TX_SAF_CFIFO_STATUS
 */
#define DWNSTRM_TX_SAF_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define DWNSTRM_TX_SAF_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: DWNSTRM_TX_SAF_CFIFO_STATUS.IFG
 *   Offset is relative to DWNSTRM_TX_SAF_CFIFO_STATUS
 */
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG__SBDET_bp    0u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG__SBDET_bc    1u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG__DBERR_bp    1u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG__DBERR_bc    1u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: DWNSTRM_TX_SAF_CFIFO_STATUS.IE
 *   Offset is relative to DWNSTRM_TX_SAF_CFIFO_STATUS
 */
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE__SBDET_bp    0u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE__SBDET_bc    1u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE__DBERR_bp    1u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE__DBERR_bc    1u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: DWNSTRM_TX_SAF_CFIFO_STATUS.STATUS
 *   Offset is relative to DWNSTRM_TX_SAF_CFIFO_STATUS
 */
#define DWNSTRM_TX_SAF_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define DWNSTRM_TX_SAF_CFIFO_STATUS__STATUS__FULL_bp    0u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__STATUS__FULL_bc    1u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: DWNSTRM_TX_SAF_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to DWNSTRM_TX_SAF_CFIFO_STATUS
 */
#define DWNSTRM_TX_SAF_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define DWNSTRM_TX_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define DWNSTRM_TX_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define DWNSTRM_TX_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: DWNSTRM_TX_SAF_CFIFO_STATUS
 *   Offset is absolute
 */
#define DWNSTRM_TX_SAF_CFIFO_STATUS_GRP_OFFSET    0x00000500u
#define DWNSTRM_TX_SAF_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__DWNSTRM_TX_SAF_CFIFO_STATUS_t;

/*
 * Register: RX_STRM0_SAF_CFIFO_STATUS.CTRL
 *   Offset is relative to RX_STRM0_SAF_CFIFO_STATUS
 */
#define RX_STRM0_SAF_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define RX_STRM0_SAF_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define RX_STRM0_SAF_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define RX_STRM0_SAF_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define RX_STRM0_SAF_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define RX_STRM0_SAF_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define RX_STRM0_SAF_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: RX_STRM0_SAF_CFIFO_STATUS.IFG
 *   Offset is relative to RX_STRM0_SAF_CFIFO_STATUS
 */
#define RX_STRM0_SAF_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define RX_STRM0_SAF_CFIFO_STATUS__IFG__SBDET_bp    0u
#define RX_STRM0_SAF_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define RX_STRM0_SAF_CFIFO_STATUS__IFG__SBDET_bc    1u
#define RX_STRM0_SAF_CFIFO_STATUS__IFG__DBERR_bp    1u
#define RX_STRM0_SAF_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define RX_STRM0_SAF_CFIFO_STATUS__IFG__DBERR_bc    1u
#define RX_STRM0_SAF_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define RX_STRM0_SAF_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define RX_STRM0_SAF_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define RX_STRM0_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define RX_STRM0_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define RX_STRM0_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: RX_STRM0_SAF_CFIFO_STATUS.IE
 *   Offset is relative to RX_STRM0_SAF_CFIFO_STATUS
 */
#define RX_STRM0_SAF_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define RX_STRM0_SAF_CFIFO_STATUS__IE__SBDET_bp    0u
#define RX_STRM0_SAF_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define RX_STRM0_SAF_CFIFO_STATUS__IE__SBDET_bc    1u
#define RX_STRM0_SAF_CFIFO_STATUS__IE__DBERR_bp    1u
#define RX_STRM0_SAF_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define RX_STRM0_SAF_CFIFO_STATUS__IE__DBERR_bc    1u
#define RX_STRM0_SAF_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define RX_STRM0_SAF_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define RX_STRM0_SAF_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define RX_STRM0_SAF_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define RX_STRM0_SAF_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define RX_STRM0_SAF_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: RX_STRM0_SAF_CFIFO_STATUS.STATUS
 *   Offset is relative to RX_STRM0_SAF_CFIFO_STATUS
 */
#define RX_STRM0_SAF_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define RX_STRM0_SAF_CFIFO_STATUS__STATUS__FULL_bp    0u
#define RX_STRM0_SAF_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define RX_STRM0_SAF_CFIFO_STATUS__STATUS__FULL_bc    1u
#define RX_STRM0_SAF_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define RX_STRM0_SAF_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define RX_STRM0_SAF_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: RX_STRM0_SAF_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to RX_STRM0_SAF_CFIFO_STATUS
 */
#define RX_STRM0_SAF_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define RX_STRM0_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define RX_STRM0_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define RX_STRM0_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: RX_STRM0_SAF_CFIFO_STATUS
 *   Offset is absolute
 */
#define RX_STRM0_SAF_CFIFO_STATUS_GRP_OFFSET    0x00000520u
#define RX_STRM0_SAF_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__RX_STRM0_SAF_CFIFO_STATUS_t;

/*
 * Register: RX_STRM1_SAF_CFIFO_STATUS.CTRL
 *   Offset is relative to RX_STRM1_SAF_CFIFO_STATUS
 */
#define RX_STRM1_SAF_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define RX_STRM1_SAF_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define RX_STRM1_SAF_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define RX_STRM1_SAF_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define RX_STRM1_SAF_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define RX_STRM1_SAF_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define RX_STRM1_SAF_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: RX_STRM1_SAF_CFIFO_STATUS.IFG
 *   Offset is relative to RX_STRM1_SAF_CFIFO_STATUS
 */
#define RX_STRM1_SAF_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define RX_STRM1_SAF_CFIFO_STATUS__IFG__SBDET_bp    0u
#define RX_STRM1_SAF_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define RX_STRM1_SAF_CFIFO_STATUS__IFG__SBDET_bc    1u
#define RX_STRM1_SAF_CFIFO_STATUS__IFG__DBERR_bp    1u
#define RX_STRM1_SAF_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define RX_STRM1_SAF_CFIFO_STATUS__IFG__DBERR_bc    1u
#define RX_STRM1_SAF_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define RX_STRM1_SAF_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define RX_STRM1_SAF_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define RX_STRM1_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define RX_STRM1_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define RX_STRM1_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: RX_STRM1_SAF_CFIFO_STATUS.IE
 *   Offset is relative to RX_STRM1_SAF_CFIFO_STATUS
 */
#define RX_STRM1_SAF_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define RX_STRM1_SAF_CFIFO_STATUS__IE__SBDET_bp    0u
#define RX_STRM1_SAF_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define RX_STRM1_SAF_CFIFO_STATUS__IE__SBDET_bc    1u
#define RX_STRM1_SAF_CFIFO_STATUS__IE__DBERR_bp    1u
#define RX_STRM1_SAF_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define RX_STRM1_SAF_CFIFO_STATUS__IE__DBERR_bc    1u
#define RX_STRM1_SAF_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define RX_STRM1_SAF_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define RX_STRM1_SAF_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define RX_STRM1_SAF_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define RX_STRM1_SAF_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define RX_STRM1_SAF_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: RX_STRM1_SAF_CFIFO_STATUS.STATUS
 *   Offset is relative to RX_STRM1_SAF_CFIFO_STATUS
 */
#define RX_STRM1_SAF_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define RX_STRM1_SAF_CFIFO_STATUS__STATUS__FULL_bp    0u
#define RX_STRM1_SAF_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define RX_STRM1_SAF_CFIFO_STATUS__STATUS__FULL_bc    1u
#define RX_STRM1_SAF_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define RX_STRM1_SAF_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define RX_STRM1_SAF_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: RX_STRM1_SAF_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to RX_STRM1_SAF_CFIFO_STATUS
 */
#define RX_STRM1_SAF_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define RX_STRM1_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define RX_STRM1_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define RX_STRM1_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: RX_STRM1_SAF_CFIFO_STATUS
 *   Offset is absolute
 */
#define RX_STRM1_SAF_CFIFO_STATUS_GRP_OFFSET    0x00000540u
#define RX_STRM1_SAF_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__RX_STRM1_SAF_CFIFO_STATUS_t;

/*
 * Register: DWNSTRM_RX_SAF_CFIFO_STATUS.CTRL
 *   Offset is relative to DWNSTRM_RX_SAF_CFIFO_STATUS
 */
#define DWNSTRM_RX_SAF_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define DWNSTRM_RX_SAF_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: DWNSTRM_RX_SAF_CFIFO_STATUS.IFG
 *   Offset is relative to DWNSTRM_RX_SAF_CFIFO_STATUS
 */
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG__SBDET_bp    0u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG__SBDET_bc    1u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG__DBERR_bp    1u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG__DBERR_bc    1u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: DWNSTRM_RX_SAF_CFIFO_STATUS.IE
 *   Offset is relative to DWNSTRM_RX_SAF_CFIFO_STATUS
 */
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE__SBDET_bp    0u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE__SBDET_bc    1u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE__DBERR_bp    1u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE__DBERR_bc    1u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: DWNSTRM_RX_SAF_CFIFO_STATUS.STATUS
 *   Offset is relative to DWNSTRM_RX_SAF_CFIFO_STATUS
 */
#define DWNSTRM_RX_SAF_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define DWNSTRM_RX_SAF_CFIFO_STATUS__STATUS__FULL_bp    0u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__STATUS__FULL_bc    1u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: DWNSTRM_RX_SAF_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to DWNSTRM_RX_SAF_CFIFO_STATUS
 */
#define DWNSTRM_RX_SAF_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define DWNSTRM_RX_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define DWNSTRM_RX_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define DWNSTRM_RX_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: DWNSTRM_RX_SAF_CFIFO_STATUS
 *   Offset is absolute
 */
#define DWNSTRM_RX_SAF_CFIFO_STATUS_GRP_OFFSET    0x00000560u
#define DWNSTRM_RX_SAF_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__DWNSTRM_RX_SAF_CFIFO_STATUS_t;

/*
 * Register: DMA_PULL_SAF_CFIFO_STATUS.CTRL
 *   Offset is relative to DMA_PULL_SAF_CFIFO_STATUS
 */
#define DMA_PULL_SAF_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define DMA_PULL_SAF_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define DMA_PULL_SAF_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define DMA_PULL_SAF_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define DMA_PULL_SAF_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define DMA_PULL_SAF_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define DMA_PULL_SAF_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: DMA_PULL_SAF_CFIFO_STATUS.IFG
 *   Offset is relative to DMA_PULL_SAF_CFIFO_STATUS
 */
#define DMA_PULL_SAF_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define DMA_PULL_SAF_CFIFO_STATUS__IFG__SBDET_bp    0u
#define DMA_PULL_SAF_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define DMA_PULL_SAF_CFIFO_STATUS__IFG__SBDET_bc    1u
#define DMA_PULL_SAF_CFIFO_STATUS__IFG__DBERR_bp    1u
#define DMA_PULL_SAF_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define DMA_PULL_SAF_CFIFO_STATUS__IFG__DBERR_bc    1u
#define DMA_PULL_SAF_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define DMA_PULL_SAF_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define DMA_PULL_SAF_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define DMA_PULL_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define DMA_PULL_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define DMA_PULL_SAF_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: DMA_PULL_SAF_CFIFO_STATUS.IE
 *   Offset is relative to DMA_PULL_SAF_CFIFO_STATUS
 */
#define DMA_PULL_SAF_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define DMA_PULL_SAF_CFIFO_STATUS__IE__SBDET_bp    0u
#define DMA_PULL_SAF_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define DMA_PULL_SAF_CFIFO_STATUS__IE__SBDET_bc    1u
#define DMA_PULL_SAF_CFIFO_STATUS__IE__DBERR_bp    1u
#define DMA_PULL_SAF_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define DMA_PULL_SAF_CFIFO_STATUS__IE__DBERR_bc    1u
#define DMA_PULL_SAF_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define DMA_PULL_SAF_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define DMA_PULL_SAF_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define DMA_PULL_SAF_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define DMA_PULL_SAF_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define DMA_PULL_SAF_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: DMA_PULL_SAF_CFIFO_STATUS.STATUS
 *   Offset is relative to DMA_PULL_SAF_CFIFO_STATUS
 */
#define DMA_PULL_SAF_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define DMA_PULL_SAF_CFIFO_STATUS__STATUS__FULL_bp    0u
#define DMA_PULL_SAF_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define DMA_PULL_SAF_CFIFO_STATUS__STATUS__FULL_bc    1u
#define DMA_PULL_SAF_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define DMA_PULL_SAF_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define DMA_PULL_SAF_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: DMA_PULL_SAF_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to DMA_PULL_SAF_CFIFO_STATUS
 */
#define DMA_PULL_SAF_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define DMA_PULL_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define DMA_PULL_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define DMA_PULL_SAF_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: DMA_PULL_SAF_CFIFO_STATUS
 *   Offset is absolute
 */
#define DMA_PULL_SAF_CFIFO_STATUS_GRP_OFFSET    0x00000580u
#define DMA_PULL_SAF_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__DMA_PULL_SAF_CFIFO_STATUS_t;

/*
 * Register: FC_RCVR_WRAPPER_LCL_DFIFO_STATUS.CTRL
 *   Offset is relative to FC_RCVR_WRAPPER_LCL_DFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__CTRL__SBINJ_bp    0u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__CTRL__SBINJ_bc    1u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__CTRL__DBINJ_bp    1u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_LCL_DFIFO_STATUS.IFG
 *   Offset is relative to FC_RCVR_WRAPPER_LCL_DFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG__SBDET_bp    0u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG__SBDET_bc    1u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG__DBERR_bp    1u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG__DBERR_bc    1u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_LCL_DFIFO_STATUS.IE
 *   Offset is relative to FC_RCVR_WRAPPER_LCL_DFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE__SBDET_bp    0u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE__SBDET_bc    1u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE__DBERR_bp    1u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE__DBERR_bc    1u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE__OVERFLOW_bp    2u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE__OVERFLOW_bc    1u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_LCL_DFIFO_STATUS.STATUS
 *   Offset is relative to FC_RCVR_WRAPPER_LCL_DFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__STATUS__FULL_bp    0u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__STATUS__FULL_bc    1u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__STATUS__EMPTY_bp    1u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_LCL_DFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to FC_RCVR_WRAPPER_LCL_DFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: FC_RCVR_WRAPPER_LCL_DFIFO_STATUS
 *   Offset is absolute
 */
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS_GRP_OFFSET    0x000005A0u
#define FC_RCVR_WRAPPER_LCL_DFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__FC_RCVR_WRAPPER_LCL_DFIFO_STATUS_t;

/*
 * Register: FC_RCVR_WRAPPER_LCL_CFIFO_STATUS.CTRL
 *   Offset is relative to FC_RCVR_WRAPPER_LCL_CFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_LCL_CFIFO_STATUS.IFG
 *   Offset is relative to FC_RCVR_WRAPPER_LCL_CFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG__SBDET_bp    0u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG__SBDET_bc    1u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG__DBERR_bp    1u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG__DBERR_bc    1u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_LCL_CFIFO_STATUS.IE
 *   Offset is relative to FC_RCVR_WRAPPER_LCL_CFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE__SBDET_bp    0u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE__SBDET_bc    1u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE__DBERR_bp    1u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE__DBERR_bc    1u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_LCL_CFIFO_STATUS.STATUS
 *   Offset is relative to FC_RCVR_WRAPPER_LCL_CFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__STATUS__FULL_bp    0u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__STATUS__FULL_bc    1u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_LCL_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to FC_RCVR_WRAPPER_LCL_CFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: FC_RCVR_WRAPPER_LCL_CFIFO_STATUS
 *   Offset is absolute
 */
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS_GRP_OFFSET    0x000005C0u
#define FC_RCVR_WRAPPER_LCL_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__FC_RCVR_WRAPPER_LCL_CFIFO_STATUS_t;

/*
 * Register: FC_RCVR_WRAPPER_RMT_DFIFO_STATUS.CTRL
 *   Offset is relative to FC_RCVR_WRAPPER_RMT_DFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__CTRL__SBINJ_bp    0u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__CTRL__SBINJ_bc    1u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__CTRL__DBINJ_bp    1u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_RMT_DFIFO_STATUS.IFG
 *   Offset is relative to FC_RCVR_WRAPPER_RMT_DFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG__SBDET_bp    0u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG__SBDET_bc    1u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG__DBERR_bp    1u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG__DBERR_bc    1u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_RMT_DFIFO_STATUS.IE
 *   Offset is relative to FC_RCVR_WRAPPER_RMT_DFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE__SBDET_bp    0u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE__SBDET_bc    1u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE__DBERR_bp    1u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE__DBERR_bc    1u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE__OVERFLOW_bp    2u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE__OVERFLOW_bc    1u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_RMT_DFIFO_STATUS.STATUS
 *   Offset is relative to FC_RCVR_WRAPPER_RMT_DFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__STATUS__FULL_bp    0u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__STATUS__FULL_bc    1u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__STATUS__EMPTY_bp    1u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_RMT_DFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to FC_RCVR_WRAPPER_RMT_DFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: FC_RCVR_WRAPPER_RMT_DFIFO_STATUS
 *   Offset is absolute
 */
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS_GRP_OFFSET    0x000005E0u
#define FC_RCVR_WRAPPER_RMT_DFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__FC_RCVR_WRAPPER_RMT_DFIFO_STATUS_t;

/*
 * Register: FC_RCVR_WRAPPER_RMT_CFIFO_STATUS.CTRL
 *   Offset is relative to FC_RCVR_WRAPPER_RMT_CFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__CTRL_REG_OFFSET    0x00000000u

#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__CTRL__SBINJ_bp    0u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__CTRL__SBINJ_bm    0x00000001u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__CTRL__SBINJ_bc    1u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__CTRL__DBINJ_bp    1u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__CTRL__DBINJ_bm    0x00000002u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__CTRL__DBINJ_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_RMT_CFIFO_STATUS.IFG
 *   Offset is relative to FC_RCVR_WRAPPER_RMT_CFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG_REG_OFFSET    0x00000004u

#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG__SBDET_bp    0u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG__SBDET_bm    0x00000001u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG__SBDET_bc    1u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG__DBERR_bp    1u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG__DBERR_bm    0x00000002u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG__DBERR_bc    1u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG__OVERFLOW_bp    2u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG__OVERFLOW_bm    0x00000004u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG__OVERFLOW_bc    1u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG__UNDERFLOW_bp    3u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG__UNDERFLOW_bm    0x00000008u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IFG__UNDERFLOW_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_RMT_CFIFO_STATUS.IE
 *   Offset is relative to FC_RCVR_WRAPPER_RMT_CFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE_REG_OFFSET    0x00000008u

#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE__SBDET_bp    0u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE__SBDET_bm    0x00000001u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE__SBDET_bc    1u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE__DBERR_bp    1u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE__DBERR_bm    0x00000002u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE__DBERR_bc    1u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE__OVERFLOW_bp    2u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE__OVERFLOW_bm    0x00000004u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE__OVERFLOW_bc    1u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE__UNDERFLOW_bp    3u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE__UNDERFLOW_bm    0x00000008u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__IE__UNDERFLOW_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_RMT_CFIFO_STATUS.STATUS
 *   Offset is relative to FC_RCVR_WRAPPER_RMT_CFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__STATUS_REG_OFFSET    0x0000000Cu

#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__STATUS__FULL_bp    0u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__STATUS__FULL_bm    0x00000001u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__STATUS__FULL_bc    1u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__STATUS__EMPTY_bp    1u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__STATUS__EMPTY_bm    0x00000002u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__STATUS__EMPTY_bc    1u

/*
 * Register: FC_RCVR_WRAPPER_RMT_CFIFO_STATUS.SBERR_COUNT
 *   Offset is relative to FC_RCVR_WRAPPER_RMT_CFIFO_STATUS
 */
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__SBERR_COUNT_REG_OFFSET    0x00000010u

#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__SBERR_COUNT__COUNT_bp    0u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__SBERR_COUNT__COUNT_bm    0x000000FFu
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS__SBERR_COUNT__COUNT_bc    8u


/*
 * Group: FC_RCVR_WRAPPER_RMT_CFIFO_STATUS
 *   Offset is absolute
 */
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS_GRP_OFFSET    0x00000600u
#define FC_RCVR_WRAPPER_RMT_CFIFO_STATUS_GRP_SIZE      0x00000014u
typedef struct {
    uint32_t CTRL;
    uint32_t IFG;
    uint32_t IE;
    uint32_t STATUS;
    uint32_t SBERR_COUNT;
} CFE_COMMON__FC_RCVR_WRAPPER_RMT_CFIFO_STATUS_t;
/*
 * Register: U2M_SCRUBBER_SAF_STATUS
 *   Offset is absolute
 */
#define U2M_SCRUBBER_SAF_STATUS_REG_OFFSET    0x00000614u

#define U2M_SCRUBBER_SAF_STATUS__AVAIL_bp    0u
#define U2M_SCRUBBER_SAF_STATUS__AVAIL_bm    0x0000FFFFu
#define U2M_SCRUBBER_SAF_STATUS__AVAIL_bc    16u
#define U2M_SCRUBBER_SAF_STATUS__READY_bp    16u
#define U2M_SCRUBBER_SAF_STATUS__READY_bm    0x00010000u
#define U2M_SCRUBBER_SAF_STATUS__READY_bc    1u
#define U2M_SCRUBBER_SAF_STATUS__READY_WENT_LOW_bp    17u
#define U2M_SCRUBBER_SAF_STATUS__READY_WENT_LOW_bm    0x00020000u
#define U2M_SCRUBBER_SAF_STATUS__READY_WENT_LOW_bc    1u
#define U2M_SCRUBBER_SAF_STATUS__FULL_bp    18u
#define U2M_SCRUBBER_SAF_STATUS__FULL_bm    0x00040000u
#define U2M_SCRUBBER_SAF_STATUS__FULL_bc    1u
#define U2M_SCRUBBER_SAF_STATUS__FULL_WENT_HIGH_bp    19u
#define U2M_SCRUBBER_SAF_STATUS__FULL_WENT_HIGH_bm    0x00080000u
#define U2M_SCRUBBER_SAF_STATUS__FULL_WENT_HIGH_bc    1u

/*
 * Register: D2M_SCRUBBER_SAF_STATUS
 *   Offset is absolute
 */
#define D2M_SCRUBBER_SAF_STATUS_REG_OFFSET    0x00000618u

#define D2M_SCRUBBER_SAF_STATUS__AVAIL_bp    0u
#define D2M_SCRUBBER_SAF_STATUS__AVAIL_bm    0x0000FFFFu
#define D2M_SCRUBBER_SAF_STATUS__AVAIL_bc    16u
#define D2M_SCRUBBER_SAF_STATUS__READY_bp    16u
#define D2M_SCRUBBER_SAF_STATUS__READY_bm    0x00010000u
#define D2M_SCRUBBER_SAF_STATUS__READY_bc    1u
#define D2M_SCRUBBER_SAF_STATUS__READY_WENT_LOW_bp    17u
#define D2M_SCRUBBER_SAF_STATUS__READY_WENT_LOW_bm    0x00020000u
#define D2M_SCRUBBER_SAF_STATUS__READY_WENT_LOW_bc    1u
#define D2M_SCRUBBER_SAF_STATUS__FULL_bp    18u
#define D2M_SCRUBBER_SAF_STATUS__FULL_bm    0x00040000u
#define D2M_SCRUBBER_SAF_STATUS__FULL_bc    1u
#define D2M_SCRUBBER_SAF_STATUS__FULL_WENT_HIGH_bp    19u
#define D2M_SCRUBBER_SAF_STATUS__FULL_WENT_HIGH_bm    0x00080000u
#define D2M_SCRUBBER_SAF_STATUS__FULL_WENT_HIGH_bc    1u

/*
 * Register: M2D_PULL_SAF_STATUS
 *   Offset is absolute
 */
#define M2D_PULL_SAF_STATUS_REG_OFFSET    0x0000061Cu

#define M2D_PULL_SAF_STATUS__AVAIL_bp    0u
#define M2D_PULL_SAF_STATUS__AVAIL_bm    0x0000FFFFu
#define M2D_PULL_SAF_STATUS__AVAIL_bc    16u
#define M2D_PULL_SAF_STATUS__READY_bp    16u
#define M2D_PULL_SAF_STATUS__READY_bm    0x00010000u
#define M2D_PULL_SAF_STATUS__READY_bc    1u
#define M2D_PULL_SAF_STATUS__READY_WENT_LOW_bp    17u
#define M2D_PULL_SAF_STATUS__READY_WENT_LOW_bm    0x00020000u
#define M2D_PULL_SAF_STATUS__READY_WENT_LOW_bc    1u
#define M2D_PULL_SAF_STATUS__FULL_bp    18u
#define M2D_PULL_SAF_STATUS__FULL_bm    0x00040000u
#define M2D_PULL_SAF_STATUS__FULL_bc    1u
#define M2D_PULL_SAF_STATUS__FULL_WENT_HIGH_bp    19u
#define M2D_PULL_SAF_STATUS__FULL_WENT_HIGH_bm    0x00080000u
#define M2D_PULL_SAF_STATUS__FULL_WENT_HIGH_bc    1u

/*
 * Register: TX_STRM0_SAF_STATUS
 *   Offset is absolute
 */
#define TX_STRM0_SAF_STATUS_REG_OFFSET    0x00000620u

#define TX_STRM0_SAF_STATUS__AVAIL_bp    0u
#define TX_STRM0_SAF_STATUS__AVAIL_bm    0x0000FFFFu
#define TX_STRM0_SAF_STATUS__AVAIL_bc    16u
#define TX_STRM0_SAF_STATUS__READY_bp    16u
#define TX_STRM0_SAF_STATUS__READY_bm    0x00010000u
#define TX_STRM0_SAF_STATUS__READY_bc    1u
#define TX_STRM0_SAF_STATUS__READY_WENT_LOW_bp    17u
#define TX_STRM0_SAF_STATUS__READY_WENT_LOW_bm    0x00020000u
#define TX_STRM0_SAF_STATUS__READY_WENT_LOW_bc    1u
#define TX_STRM0_SAF_STATUS__FULL_bp    18u
#define TX_STRM0_SAF_STATUS__FULL_bm    0x00040000u
#define TX_STRM0_SAF_STATUS__FULL_bc    1u
#define TX_STRM0_SAF_STATUS__FULL_WENT_HIGH_bp    19u
#define TX_STRM0_SAF_STATUS__FULL_WENT_HIGH_bm    0x00080000u
#define TX_STRM0_SAF_STATUS__FULL_WENT_HIGH_bc    1u

/*
 * Register: TX_STRM1_SAF_STATUS
 *   Offset is absolute
 */
#define TX_STRM1_SAF_STATUS_REG_OFFSET    0x00000624u

#define TX_STRM1_SAF_STATUS__AVAIL_bp    0u
#define TX_STRM1_SAF_STATUS__AVAIL_bm    0x0000FFFFu
#define TX_STRM1_SAF_STATUS__AVAIL_bc    16u
#define TX_STRM1_SAF_STATUS__READY_bp    16u
#define TX_STRM1_SAF_STATUS__READY_bm    0x00010000u
#define TX_STRM1_SAF_STATUS__READY_bc    1u
#define TX_STRM1_SAF_STATUS__READY_WENT_LOW_bp    17u
#define TX_STRM1_SAF_STATUS__READY_WENT_LOW_bm    0x00020000u
#define TX_STRM1_SAF_STATUS__READY_WENT_LOW_bc    1u
#define TX_STRM1_SAF_STATUS__FULL_bp    18u
#define TX_STRM1_SAF_STATUS__FULL_bm    0x00040000u
#define TX_STRM1_SAF_STATUS__FULL_bc    1u
#define TX_STRM1_SAF_STATUS__FULL_WENT_HIGH_bp    19u
#define TX_STRM1_SAF_STATUS__FULL_WENT_HIGH_bm    0x00080000u
#define TX_STRM1_SAF_STATUS__FULL_WENT_HIGH_bc    1u

/*
 * Register: DWNSTRM_TX_SAF_STATUS
 *   Offset is absolute
 */
#define DWNSTRM_TX_SAF_STATUS_REG_OFFSET    0x00000628u

#define DWNSTRM_TX_SAF_STATUS__AVAIL_bp    0u
#define DWNSTRM_TX_SAF_STATUS__AVAIL_bm    0x0000FFFFu
#define DWNSTRM_TX_SAF_STATUS__AVAIL_bc    16u
#define DWNSTRM_TX_SAF_STATUS__READY_bp    16u
#define DWNSTRM_TX_SAF_STATUS__READY_bm    0x00010000u
#define DWNSTRM_TX_SAF_STATUS__READY_bc    1u
#define DWNSTRM_TX_SAF_STATUS__READY_WENT_LOW_bp    17u
#define DWNSTRM_TX_SAF_STATUS__READY_WENT_LOW_bm    0x00020000u
#define DWNSTRM_TX_SAF_STATUS__READY_WENT_LOW_bc    1u
#define DWNSTRM_TX_SAF_STATUS__FULL_bp    18u
#define DWNSTRM_TX_SAF_STATUS__FULL_bm    0x00040000u
#define DWNSTRM_TX_SAF_STATUS__FULL_bc    1u
#define DWNSTRM_TX_SAF_STATUS__FULL_WENT_HIGH_bp    19u
#define DWNSTRM_TX_SAF_STATUS__FULL_WENT_HIGH_bm    0x00080000u
#define DWNSTRM_TX_SAF_STATUS__FULL_WENT_HIGH_bc    1u

/*
 * Register: RX_STRM0_SAF_STATUS
 *   Offset is absolute
 */
#define RX_STRM0_SAF_STATUS_REG_OFFSET    0x0000062Cu

#define RX_STRM0_SAF_STATUS__AVAIL_bp    0u
#define RX_STRM0_SAF_STATUS__AVAIL_bm    0x0000FFFFu
#define RX_STRM0_SAF_STATUS__AVAIL_bc    16u
#define RX_STRM0_SAF_STATUS__READY_bp    16u
#define RX_STRM0_SAF_STATUS__READY_bm    0x00010000u
#define RX_STRM0_SAF_STATUS__READY_bc    1u
#define RX_STRM0_SAF_STATUS__READY_WENT_LOW_bp    17u
#define RX_STRM0_SAF_STATUS__READY_WENT_LOW_bm    0x00020000u
#define RX_STRM0_SAF_STATUS__READY_WENT_LOW_bc    1u
#define RX_STRM0_SAF_STATUS__FULL_bp    18u
#define RX_STRM0_SAF_STATUS__FULL_bm    0x00040000u
#define RX_STRM0_SAF_STATUS__FULL_bc    1u
#define RX_STRM0_SAF_STATUS__FULL_WENT_HIGH_bp    19u
#define RX_STRM0_SAF_STATUS__FULL_WENT_HIGH_bm    0x00080000u
#define RX_STRM0_SAF_STATUS__FULL_WENT_HIGH_bc    1u

/*
 * Register: RX_STRM1_SAF_STATUS
 *   Offset is absolute
 */
#define RX_STRM1_SAF_STATUS_REG_OFFSET    0x00000630u

#define RX_STRM1_SAF_STATUS__AVAIL_bp    0u
#define RX_STRM1_SAF_STATUS__AVAIL_bm    0x0000FFFFu
#define RX_STRM1_SAF_STATUS__AVAIL_bc    16u
#define RX_STRM1_SAF_STATUS__READY_bp    16u
#define RX_STRM1_SAF_STATUS__READY_bm    0x00010000u
#define RX_STRM1_SAF_STATUS__READY_bc    1u
#define RX_STRM1_SAF_STATUS__READY_WENT_LOW_bp    17u
#define RX_STRM1_SAF_STATUS__READY_WENT_LOW_bm    0x00020000u
#define RX_STRM1_SAF_STATUS__READY_WENT_LOW_bc    1u
#define RX_STRM1_SAF_STATUS__FULL_bp    18u
#define RX_STRM1_SAF_STATUS__FULL_bm    0x00040000u
#define RX_STRM1_SAF_STATUS__FULL_bc    1u
#define RX_STRM1_SAF_STATUS__FULL_WENT_HIGH_bp    19u
#define RX_STRM1_SAF_STATUS__FULL_WENT_HIGH_bm    0x00080000u
#define RX_STRM1_SAF_STATUS__FULL_WENT_HIGH_bc    1u

/*
 * Register: DWNSTRM_RX_SAF_STATUS
 *   Offset is absolute
 */
#define DWNSTRM_RX_SAF_STATUS_REG_OFFSET    0x00000634u

#define DWNSTRM_RX_SAF_STATUS__AVAIL_bp    0u
#define DWNSTRM_RX_SAF_STATUS__AVAIL_bm    0x0000FFFFu
#define DWNSTRM_RX_SAF_STATUS__AVAIL_bc    16u
#define DWNSTRM_RX_SAF_STATUS__READY_bp    16u
#define DWNSTRM_RX_SAF_STATUS__READY_bm    0x00010000u
#define DWNSTRM_RX_SAF_STATUS__READY_bc    1u
#define DWNSTRM_RX_SAF_STATUS__READY_WENT_LOW_bp    17u
#define DWNSTRM_RX_SAF_STATUS__READY_WENT_LOW_bm    0x00020000u
#define DWNSTRM_RX_SAF_STATUS__READY_WENT_LOW_bc    1u
#define DWNSTRM_RX_SAF_STATUS__FULL_bp    18u
#define DWNSTRM_RX_SAF_STATUS__FULL_bm    0x00040000u
#define DWNSTRM_RX_SAF_STATUS__FULL_bc    1u
#define DWNSTRM_RX_SAF_STATUS__FULL_WENT_HIGH_bp    19u
#define DWNSTRM_RX_SAF_STATUS__FULL_WENT_HIGH_bm    0x00080000u
#define DWNSTRM_RX_SAF_STATUS__FULL_WENT_HIGH_bc    1u

/*
 * Register: DMA_PULL_SAF_STATUS
 *   Offset is absolute
 */
#define DMA_PULL_SAF_STATUS_REG_OFFSET    0x00000638u

#define DMA_PULL_SAF_STATUS__AVAIL_bp    0u
#define DMA_PULL_SAF_STATUS__AVAIL_bm    0x0000FFFFu
#define DMA_PULL_SAF_STATUS__AVAIL_bc    16u
#define DMA_PULL_SAF_STATUS__READY_bp    16u
#define DMA_PULL_SAF_STATUS__READY_bm    0x00010000u
#define DMA_PULL_SAF_STATUS__READY_bc    1u
#define DMA_PULL_SAF_STATUS__READY_WENT_LOW_bp    17u
#define DMA_PULL_SAF_STATUS__READY_WENT_LOW_bm    0x00020000u
#define DMA_PULL_SAF_STATUS__READY_WENT_LOW_bc    1u
#define DMA_PULL_SAF_STATUS__FULL_bp    18u
#define DMA_PULL_SAF_STATUS__FULL_bm    0x00040000u
#define DMA_PULL_SAF_STATUS__FULL_bc    1u
#define DMA_PULL_SAF_STATUS__FULL_WENT_HIGH_bp    19u
#define DMA_PULL_SAF_STATUS__FULL_WENT_HIGH_bm    0x00080000u
#define DMA_PULL_SAF_STATUS__FULL_WENT_HIGH_bc    1u

/*
 * Register: U2M_ETH_DECODE_PKT_IN_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_IN_COUNTER_REG_OFFSET    0x0000063Cu

#define U2M_ETH_DECODE_PKT_IN_COUNTER__COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_IN_COUNTER__COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_IN_COUNTER__COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_OUT_STRM0_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_OUT_STRM0_COUNTER_REG_OFFSET    0x00000640u

#define U2M_ETH_DECODE_PKT_OUT_STRM0_COUNTER__COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_OUT_STRM0_COUNTER__COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_OUT_STRM0_COUNTER__COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_CTRL_OUT_STRM0_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_CTRL_OUT_STRM0_COUNTER_REG_OFFSET    0x00000644u

#define U2M_ETH_DECODE_CTRL_OUT_STRM0_COUNTER__COUNT_bp    0u
#define U2M_ETH_DECODE_CTRL_OUT_STRM0_COUNTER__COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_CTRL_OUT_STRM0_COUNTER__COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_OUT_STRM1_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_OUT_STRM1_COUNTER_REG_OFFSET    0x00000648u

#define U2M_ETH_DECODE_PKT_OUT_STRM1_COUNTER__COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_OUT_STRM1_COUNTER__COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_OUT_STRM1_COUNTER__COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_CTRL_OUT_STRM1_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_CTRL_OUT_STRM1_COUNTER_REG_OFFSET    0x0000064Cu

#define U2M_ETH_DECODE_CTRL_OUT_STRM1_COUNTER__COUNT_bp    0u
#define U2M_ETH_DECODE_CTRL_OUT_STRM1_COUNTER__COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_CTRL_OUT_STRM1_COUNTER__COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_OUT_SCP_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_OUT_SCP_COUNTER_REG_OFFSET    0x00000650u

#define U2M_ETH_DECODE_PKT_OUT_SCP_COUNTER__COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_OUT_SCP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_OUT_SCP_COUNTER__COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_CTRL_OUT_SCP_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_CTRL_OUT_SCP_COUNTER_REG_OFFSET    0x00000654u

#define U2M_ETH_DECODE_CTRL_OUT_SCP_COUNTER__COUNT_bp    0u
#define U2M_ETH_DECODE_CTRL_OUT_SCP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_CTRL_OUT_SCP_COUNTER__COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_OUT_U2M_PUSH_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_OUT_U2M_PUSH_COUNTER_REG_OFFSET    0x00000658u

#define U2M_ETH_DECODE_PKT_OUT_U2M_PUSH_COUNTER__COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_OUT_U2M_PUSH_COUNTER__COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_OUT_U2M_PUSH_COUNTER__COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_CTRL_OUT_U2M_PUSH_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_CTRL_OUT_U2M_PUSH_COUNTER_REG_OFFSET    0x0000065Cu

#define U2M_ETH_DECODE_CTRL_OUT_U2M_PUSH_COUNTER__COUNT_bp    0u
#define U2M_ETH_DECODE_CTRL_OUT_U2M_PUSH_COUNTER__COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_CTRL_OUT_U2M_PUSH_COUNTER__COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_OUT_FLOWCTRL_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_OUT_FLOWCTRL_COUNTER_REG_OFFSET    0x00000660u

#define U2M_ETH_DECODE_PKT_OUT_FLOWCTRL_COUNTER__COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_OUT_FLOWCTRL_COUNTER__COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_OUT_FLOWCTRL_COUNTER__COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_OUT_U2D_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_OUT_U2D_COUNTER_REG_OFFSET    0x00000664u

#define U2M_ETH_DECODE_PKT_OUT_U2D_COUNTER__COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_OUT_U2D_COUNTER__COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_OUT_U2D_COUNTER__COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_CTRL_OUT_U2D_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_CTRL_OUT_U2D_COUNTER_REG_OFFSET    0x00000668u

#define U2M_ETH_DECODE_CTRL_OUT_U2D_COUNTER__COUNT_bp    0u
#define U2M_ETH_DECODE_CTRL_OUT_U2D_COUNTER__COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_CTRL_OUT_U2D_COUNTER__COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_PKT_IN_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_PKT_IN_COUNTER_REG_OFFSET    0x0000066Cu

#define D2M_ETH_DECODE_PKT_IN_COUNTER__COUNT_bp    0u
#define D2M_ETH_DECODE_PKT_IN_COUNTER__COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_PKT_IN_COUNTER__COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_PKT_OUT_STRM0_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_PKT_OUT_STRM0_COUNTER_REG_OFFSET    0x00000670u

#define D2M_ETH_DECODE_PKT_OUT_STRM0_COUNTER__COUNT_bp    0u
#define D2M_ETH_DECODE_PKT_OUT_STRM0_COUNTER__COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_PKT_OUT_STRM0_COUNTER__COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_CTRL_OUT_STRM0_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_CTRL_OUT_STRM0_COUNTER_REG_OFFSET    0x00000674u

#define D2M_ETH_DECODE_CTRL_OUT_STRM0_COUNTER__COUNT_bp    0u
#define D2M_ETH_DECODE_CTRL_OUT_STRM0_COUNTER__COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_CTRL_OUT_STRM0_COUNTER__COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_PKT_OUT_STRM1_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_PKT_OUT_STRM1_COUNTER_REG_OFFSET    0x00000678u

#define D2M_ETH_DECODE_PKT_OUT_STRM1_COUNTER__COUNT_bp    0u
#define D2M_ETH_DECODE_PKT_OUT_STRM1_COUNTER__COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_PKT_OUT_STRM1_COUNTER__COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_CTRL_OUT_STRM1_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_CTRL_OUT_STRM1_COUNTER_REG_OFFSET    0x0000067Cu

#define D2M_ETH_DECODE_CTRL_OUT_STRM1_COUNTER__COUNT_bp    0u
#define D2M_ETH_DECODE_CTRL_OUT_STRM1_COUNTER__COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_CTRL_OUT_STRM1_COUNTER__COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_PKT_OUT_SCP_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_PKT_OUT_SCP_COUNTER_REG_OFFSET    0x00000680u

#define D2M_ETH_DECODE_PKT_OUT_SCP_COUNTER__COUNT_bp    0u
#define D2M_ETH_DECODE_PKT_OUT_SCP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_PKT_OUT_SCP_COUNTER__COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_CTRL_OUT_SCP_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_CTRL_OUT_SCP_COUNTER_REG_OFFSET    0x00000684u

#define D2M_ETH_DECODE_CTRL_OUT_SCP_COUNTER__COUNT_bp    0u
#define D2M_ETH_DECODE_CTRL_OUT_SCP_COUNTER__COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_CTRL_OUT_SCP_COUNTER__COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_PKT_OUT_D2M_PUSH_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_PKT_OUT_D2M_PUSH_COUNTER_REG_OFFSET    0x00000688u

#define D2M_ETH_DECODE_PKT_OUT_D2M_PUSH_COUNTER__COUNT_bp    0u
#define D2M_ETH_DECODE_PKT_OUT_D2M_PUSH_COUNTER__COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_PKT_OUT_D2M_PUSH_COUNTER__COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_CTRL_OUT_D2M_PUSH_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_CTRL_OUT_D2M_PUSH_COUNTER_REG_OFFSET    0x0000068Cu

#define D2M_ETH_DECODE_CTRL_OUT_D2M_PUSH_COUNTER__COUNT_bp    0u
#define D2M_ETH_DECODE_CTRL_OUT_D2M_PUSH_COUNTER__COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_CTRL_OUT_D2M_PUSH_COUNTER__COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_PKT_OUT_FLOWCTRL_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_PKT_OUT_FLOWCTRL_COUNTER_REG_OFFSET    0x00000690u

#define D2M_ETH_DECODE_PKT_OUT_FLOWCTRL_COUNTER__COUNT_bp    0u
#define D2M_ETH_DECODE_PKT_OUT_FLOWCTRL_COUNTER__COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_PKT_OUT_FLOWCTRL_COUNTER__COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_PKT_OUT_D2U_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_PKT_OUT_D2U_COUNTER_REG_OFFSET    0x00000694u

#define D2M_ETH_DECODE_PKT_OUT_D2U_COUNTER__COUNT_bp    0u
#define D2M_ETH_DECODE_PKT_OUT_D2U_COUNTER__COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_PKT_OUT_D2U_COUNTER__COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_CTRL_OUT_D2U_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_CTRL_OUT_D2U_COUNTER_REG_OFFSET    0x00000698u

#define D2M_ETH_DECODE_CTRL_OUT_D2U_COUNTER__COUNT_bp    0u
#define D2M_ETH_DECODE_CTRL_OUT_D2U_COUNTER__COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_CTRL_OUT_D2U_COUNTER__COUNT_bc    32u

/*
 * Register: TX_PATH_READY_STATUS
 *   Offset is absolute
 */
#define TX_PATH_READY_STATUS_REG_OFFSET    0x0000069Cu

#define TX_PATH_READY_STATUS__CURRENT_READY_bp    0u
#define TX_PATH_READY_STATUS__CURRENT_READY_bm    0xFFFFFFFFu
#define TX_PATH_READY_STATUS__CURRENT_READY_bc    32u

/*
 * Register: RX_PATH_READY_STATUS
 *   Offset is absolute
 */
#define RX_PATH_READY_STATUS_REG_OFFSET    0x000006A0u

#define RX_PATH_READY_STATUS__CURRENT_READY_bp    0u
#define RX_PATH_READY_STATUS__CURRENT_READY_bm    0xFFFFFFFFu
#define RX_PATH_READY_STATUS__CURRENT_READY_bc    32u

/*
 * Register: TX_PATH_READY_WENT_LOW
 *   Offset is absolute
 */
#define TX_PATH_READY_WENT_LOW_REG_OFFSET    0x000006A4u

#define TX_PATH_READY_WENT_LOW__READY_WENT_LOW_bp    0u
#define TX_PATH_READY_WENT_LOW__READY_WENT_LOW_bm    0xFFFFFFFFu
#define TX_PATH_READY_WENT_LOW__READY_WENT_LOW_bc    32u

/*
 * Register: RX_PATH_READY_WENT_LOW
 *   Offset is absolute
 */
#define RX_PATH_READY_WENT_LOW_REG_OFFSET    0x000006A8u

#define RX_PATH_READY_WENT_LOW__READY_WENT_LOW_bp    0u
#define RX_PATH_READY_WENT_LOW__READY_WENT_LOW_bm    0xFFFFFFFFu
#define RX_PATH_READY_WENT_LOW__READY_WENT_LOW_bc    32u

/*
 * Register: LCL_FLOWCTRL_MESSAGES_TO_PACKETIZE
 *   Offset is absolute
 */
#define LCL_FLOWCTRL_MESSAGES_TO_PACKETIZE_REG_OFFSET    0x000006ACu

#define LCL_FLOWCTRL_MESSAGES_TO_PACKETIZE__NUM_WORDS_bp    0u
#define LCL_FLOWCTRL_MESSAGES_TO_PACKETIZE__NUM_WORDS_bm    0x00000007u
#define LCL_FLOWCTRL_MESSAGES_TO_PACKETIZE__NUM_WORDS_bc    3u

/*
 * Register: U2M_ETH_DECODE_PKT_BAD_STRM0_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_BAD_STRM0_COUNTER_REG_OFFSET    0x000006B0u

#define U2M_ETH_DECODE_PKT_BAD_STRM0_COUNTER__BAD_COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_BAD_STRM0_COUNTER__BAD_COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_BAD_STRM0_COUNTER__BAD_COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_BAD_STRM1_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_BAD_STRM1_COUNTER_REG_OFFSET    0x000006B4u

#define U2M_ETH_DECODE_PKT_BAD_STRM1_COUNTER__BAD_COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_BAD_STRM1_COUNTER__BAD_COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_BAD_STRM1_COUNTER__BAD_COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_BAD_SCP_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_BAD_SCP_COUNTER_REG_OFFSET    0x000006B8u

#define U2M_ETH_DECODE_PKT_BAD_SCP_COUNTER__BAD_COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_BAD_SCP_COUNTER__BAD_COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_BAD_SCP_COUNTER__BAD_COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_BAD_U2M_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_BAD_U2M_COUNTER_REG_OFFSET    0x000006BCu

#define U2M_ETH_DECODE_PKT_BAD_U2M_COUNTER__BAD_COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_BAD_U2M_COUNTER__BAD_COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_BAD_U2M_COUNTER__BAD_COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_BAD_U2D_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_BAD_U2D_COUNTER_REG_OFFSET    0x000006C0u

#define U2M_ETH_DECODE_PKT_BAD_U2D_COUNTER__BAD_COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_BAD_U2D_COUNTER__BAD_COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_BAD_U2D_COUNTER__BAD_COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_DROP_STRM0_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_DROP_STRM0_COUNTER_REG_OFFSET    0x000006C4u

#define U2M_ETH_DECODE_PKT_DROP_STRM0_COUNTER__DROP_COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_DROP_STRM0_COUNTER__DROP_COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_DROP_STRM0_COUNTER__DROP_COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_DROP_STRM1_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_DROP_STRM1_COUNTER_REG_OFFSET    0x000006C8u

#define U2M_ETH_DECODE_PKT_DROP_STRM1_COUNTER__DROP_COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_DROP_STRM1_COUNTER__DROP_COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_DROP_STRM1_COUNTER__DROP_COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_DROP_SCP_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_DROP_SCP_COUNTER_REG_OFFSET    0x000006CCu

#define U2M_ETH_DECODE_PKT_DROP_SCP_COUNTER__DROP_COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_DROP_SCP_COUNTER__DROP_COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_DROP_SCP_COUNTER__DROP_COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_DROP_U2M_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_DROP_U2M_COUNTER_REG_OFFSET    0x000006D0u

#define U2M_ETH_DECODE_PKT_DROP_U2M_COUNTER__DROP_COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_DROP_U2M_COUNTER__DROP_COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_DROP_U2M_COUNTER__DROP_COUNT_bc    32u

/*
 * Register: U2M_ETH_DECODE_PKT_DROP_U2D_COUNTER
 *   Offset is absolute
 */
#define U2M_ETH_DECODE_PKT_DROP_U2D_COUNTER_REG_OFFSET    0x000006D4u

#define U2M_ETH_DECODE_PKT_DROP_U2D_COUNTER__DROP_COUNT_bp    0u
#define U2M_ETH_DECODE_PKT_DROP_U2D_COUNTER__DROP_COUNT_bm    0xFFFFFFFFu
#define U2M_ETH_DECODE_PKT_DROP_U2D_COUNTER__DROP_COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_PKT_BAD_D2M_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_PKT_BAD_D2M_COUNTER_REG_OFFSET    0x000006D8u

#define D2M_ETH_DECODE_PKT_BAD_D2M_COUNTER__BAD_COUNT_bp    0u
#define D2M_ETH_DECODE_PKT_BAD_D2M_COUNTER__BAD_COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_PKT_BAD_D2M_COUNTER__BAD_COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_PKT_BAD_D2U_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_PKT_BAD_D2U_COUNTER_REG_OFFSET    0x000006DCu

#define D2M_ETH_DECODE_PKT_BAD_D2U_COUNTER__BAD_COUNT_bp    0u
#define D2M_ETH_DECODE_PKT_BAD_D2U_COUNTER__BAD_COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_PKT_BAD_D2U_COUNTER__BAD_COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_PKT_DROP_D2M_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_PKT_DROP_D2M_COUNTER_REG_OFFSET    0x000006E0u

#define D2M_ETH_DECODE_PKT_DROP_D2M_COUNTER__DROP_COUNT_bp    0u
#define D2M_ETH_DECODE_PKT_DROP_D2M_COUNTER__DROP_COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_PKT_DROP_D2M_COUNTER__DROP_COUNT_bc    32u

/*
 * Register: D2M_ETH_DECODE_PKT_DROP_D2U_COUNTER
 *   Offset is absolute
 */
#define D2M_ETH_DECODE_PKT_DROP_D2U_COUNTER_REG_OFFSET    0x000006E4u

#define D2M_ETH_DECODE_PKT_DROP_D2U_COUNTER__DROP_COUNT_bp    0u
#define D2M_ETH_DECODE_PKT_DROP_D2U_COUNTER__DROP_COUNT_bm    0xFFFFFFFFu
#define D2M_ETH_DECODE_PKT_DROP_D2U_COUNTER__DROP_COUNT_bc    32u

/*
 * Register: LCL_FLOWCTRL_PKTS_SENT_COUNTER
 *   Offset is absolute
 */
#define LCL_FLOWCTRL_PKTS_SENT_COUNTER_REG_OFFSET    0x000006E8u

#define LCL_FLOWCTRL_PKTS_SENT_COUNTER__COUNT_bp    0u
#define LCL_FLOWCTRL_PKTS_SENT_COUNTER__COUNT_bm    0xFFFFFFFFu
#define LCL_FLOWCTRL_PKTS_SENT_COUNTER__COUNT_bc    32u

/*
 * Register: RMT_FLOWCTRL_PKTS_SENT_COUNTER
 *   Offset is absolute
 */
#define RMT_FLOWCTRL_PKTS_SENT_COUNTER_REG_OFFSET    0x000006ECu

#define RMT_FLOWCTRL_PKTS_SENT_COUNTER__COUNT_bp    0u
#define RMT_FLOWCTRL_PKTS_SENT_COUNTER__COUNT_bm    0xFFFFFFFFu
#define RMT_FLOWCTRL_PKTS_SENT_COUNTER__COUNT_bc    32u

/*
 * Register: M2D_SAF_PKT_DROP_CNT
 *   Offset is absolute
 */
#define M2D_SAF_PKT_DROP_CNT_REG_OFFSET    0x000006F0u

#define M2D_SAF_PKT_DROP_CNT__COUNT_bp    0u
#define M2D_SAF_PKT_DROP_CNT__COUNT_bm    0xFFFFFFFFu
#define M2D_SAF_PKT_DROP_CNT__COUNT_bc    32u

/*
 * Register: SCRATCH_REG0
 *   Offset is absolute
 */
#define SCRATCH_REG0_REG_OFFSET    0x00000700u

#define SCRATCH_REG0__PAD_bp    0u
#define SCRATCH_REG0__PAD_bm    0xFFFFFFFFu
#define SCRATCH_REG0__PAD_bc    32u


/*
 * Top-level struct
 */
typedef struct {
    uint32_t MODE_CTRL;
    uint32_t ID_CTRL;
    uint32_t LPBK_CTRL;
    uint32_t GENERAL_CTRL;
    uint32_t CFE_ERR_STATUS;
    uint32_t INTR0_STATUS;
    uint32_t INTR0_EN;
    uint8_t reserved_0x1c_0x1f[0x4];
    uint32_t BASE_ID_MASK_LO;
    uint32_t BASE_ID_MASK_HI;
    uint32_t MY_BASE_ID_LO;
    uint32_t MY_BASE_ID_HI;
    uint32_t RX_ARB_IFG_INSERTION;
    uint32_t NETMAC_RX_SDU_TYPES;
    uint32_t UPSTREAM_ETH_RX_SOP_COUNTER;
    uint32_t UPSTREAM_ETH_RX_EOP_COUNTER;
    uint32_t UPSTREAM_ETH_TX_SOP_COUNTER;
    uint32_t UPSTREAM_ETH_TX_EOP_COUNTER;
    uint32_t DOWNSTREAM_ETH_RX_SOP_COUNTER;
    uint32_t DOWNSTREAM_ETH_RX_EOP_COUNTER;
    uint32_t DOWNSTREAM_ETH_TX_SOP_COUNTER;
    uint32_t DOWNSTREAM_ETH_TX_EOP_COUNTER;
    uint32_t CFE_L2_TX_SOP_COUNTER;
    uint32_t CFE_L2_TX_EOP_COUNTER;
    uint32_t L2_TX_CFE_SOP_COUNTER[4];
    uint32_t L2_TX_CFE_EOP_COUNTER[4];
    uint32_t CFE_L2_RX_SOP_COUNTER[2];
    uint32_t CFE_L2_RX_EOP_COUNTER[2];
    uint32_t L2_RX_CFE_SOP_COUNTER;
    uint32_t L2_RX_CFE_EOP_COUNTER;
    uint32_t ETH_ENCAP_SOP_COUNTER;
    uint32_t ETH_ENCAP_EOP_COUNTER;
    uint32_t AXI2SX_MDMRX_STRM0_DATA_FIFO_CFG;
    uint32_t AXI2SX_MDMRX_STRM0_DATA_FIFO_STATUS;
    uint32_t AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_THRESH;
    uint32_t AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT;
    uint32_t AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_SMALL;
    uint32_t AXI2SX_MDMRX_STRM0_DATA_FIFO_PKT_CNT_LARGE;
    uint32_t AXI2SX_MDMRX_STRM0_DATA_FIFO_BYTE_CNT_LO;
    uint32_t AXI2SX_MDMRX_STRM0_DATA_FIFO_BYTE_CNT_HI;
    uint32_t AXI2SX_MDMRX_STRM1_DATA_FIFO_CFG;
    uint32_t AXI2SX_MDMRX_STRM1_DATA_FIFO_STATUS;
    uint32_t AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_THRESH;
    uint32_t AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT;
    uint32_t AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_SMALL;
    uint32_t AXI2SX_MDMRX_STRM1_DATA_FIFO_PKT_CNT_LARGE;
    uint32_t AXI2SX_MDMRX_STRM1_DATA_FIFO_BYTE_CNT_LO;
    uint32_t AXI2SX_MDMRX_STRM1_DATA_FIFO_BYTE_CNT_HI;
    uint32_t SX2AXI_MDMTX_STREAM_DATA_FIFO_CFG[4];
    uint32_t SX2AXI_MDMTX_STREAM_DATA_FIFO_STATUS[4];
    uint32_t SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_THRESH[4];
    uint32_t SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT[4];
    uint32_t SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_SMALL[4];
    uint32_t SX2AXI_MDMTX_STREAM_DATA_FIFO_PKT_CNT_LARGE[4];
    uint32_t SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_LO[4];
    uint32_t SX2AXI_MDMTX_STREAM_DATA_FIFO_BYTE_CNT_HI[4];
    uint32_t RX_ARB_MDM0_RX_QUANTUM;
    uint32_t RX_ARB_MDM1_RX_QUANTUM;
    uint32_t RX_ARB_DWNSTRM_RX_QUANTUM;
    uint32_t RX_ARB_PULL_DMAS_QUANTUM;
    uint32_t SCP_DMA_PULL_QUANTUM;
    uint32_t M2U_DMA_PULL_QUANTUM;
    uint32_t DWNSTRM_TX_QUANTUM;
    uint32_t M2D_DMA_PULL_QUANTUM;
    uint32_t TX_STRM0_SAF_THRESHOLD_CFG;
    uint32_t TX_STRM0_SAF_PKT_ACCEPTED;
    uint32_t TX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t TX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t TX_STRM0_SAF_PKT_SENT;
    uint32_t TX_STRM0_SAF_PKT_BYTES_SENT_LO;
    uint32_t TX_STRM0_SAF_PKT_BYTES_SENT_HI;
    uint8_t reserved_0x19c_0x19f[0x4];
    uint32_t TX_STRM1_SAF_THRESHOLD_CFG;
    uint32_t TX_STRM1_SAF_PKT_ACCEPTED;
    uint32_t TX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t TX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t TX_STRM1_SAF_PKT_SENT;
    uint32_t TX_STRM1_SAF_PKT_BYTES_SENT_LO;
    uint32_t TX_STRM1_SAF_PKT_BYTES_SENT_HI;
    uint8_t reserved_0x1bc_0x1bf[0x4];
    uint32_t RX_STRM0_SAF_THRESHOLD_CFG;
    uint32_t RX_STRM0_SAF_PKT_ACCEPTED;
    uint32_t RX_STRM0_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t RX_STRM0_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t RX_STRM0_SAF_PKT_SENT;
    uint32_t RX_STRM0_SAF_PKT_BYTES_SENT_LO;
    uint32_t RX_STRM0_SAF_PKT_BYTES_SENT_HI;
    uint8_t reserved_0x1dc_0x1df[0x4];
    uint32_t RX_STRM1_SAF_THRESHOLD_CFG;
    uint32_t RX_STRM1_SAF_PKT_ACCEPTED;
    uint32_t RX_STRM1_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t RX_STRM1_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t RX_STRM1_SAF_PKT_SENT;
    uint32_t RX_STRM1_SAF_PKT_BYTES_SENT_LO;
    uint32_t RX_STRM1_SAF_PKT_BYTES_SENT_HI;
    uint8_t reserved_0x1fc_0x1ff[0x4];
    uint32_t DMA_PULL_SAF_THRESHOLD_CFG;
    uint32_t DMA_PULL_SAF_PKT_ACCEPTED;
    uint32_t DMA_PULL_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t DMA_PULL_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t DMA_PULL_SAF_PKT_SENT;
    uint32_t DMA_PULL_SAF_PKT_BYTES_SENT_LO;
    uint32_t DMA_PULL_SAF_PKT_BYTES_SENT_HI;
    uint8_t reserved_0x21c_0x21f[0x4];
    uint32_t DWNSTRM_RX_SAF_THRESHOLD_CFG;
    uint32_t DWNSTRM_RX_SAF_PKT_ACCEPTED;
    uint32_t DWNSTRM_RX_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t DWNSTRM_RX_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t DWNSTRM_RX_SAF_PKT_SENT;
    uint32_t DWNSTRM_RX_SAF_PKT_BYTES_SENT_LO;
    uint32_t DWNSTRM_RX_SAF_PKT_BYTES_SENT_HI;
    uint8_t reserved_0x23c_0x23f[0x4];
    uint32_t DWNSTRM_TX_SAF_THRESHOLD_CFG;
    uint32_t DWNSTRM_TX_SAF_PKT_ACCEPTED;
    uint32_t DWNSTRM_TX_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t DWNSTRM_TX_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t DWNSTRM_TX_SAF_PKT_SENT;
    uint32_t DWNSTRM_TX_SAF_PKT_BYTES_SENT_LO;
    uint32_t DWNSTRM_TX_SAF_PKT_BYTES_SENT_HI;
    uint32_t M2D_SAF_THRESHOLD_CFG;
    uint32_t M2D_SAF_PKT_ACCEPTED;
    uint32_t M2D_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t M2D_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t M2D_SAF_PKT_SENT;
    uint32_t M2D_SAF_PKT_BYTES_SENT_LO;
    uint32_t M2D_SAF_PKT_BYTES_SENT_HI;
    uint32_t U2M_UNROUTABLE_CNT;
    uint32_t D2M_UNROUTABLE_CNT;
    uint32_t TX_PRS_UNK_CATSONID_ERR_DROP_CNT;
    uint32_t TX_STRM0_SAF_PKT_DROP_CNT;
    uint32_t TX_STRM1_SAF_PKT_DROP_CNT;
    uint32_t RX_STRM0_SAF_PKT_DROP_CNT;
    uint32_t RX_STRM1_SAF_PKT_DROP_CNT;
    uint32_t DMA_PULL_SAF_PKT_DROP_CNT;
    uint32_t DWNSTRM_TX_SAF_PKT_DROP_CNT;
    uint32_t DWNSTRM_RX_SAF_PKT_DROP_CNT;
    uint32_t U2M_SCRUBBER_SAF_PKT_DROP_CNT;
    uint32_t D2M_SCRUBBER_SAF_PKT_DROP_CNT;
    uint32_t STRM0_TX_PKT_LEN_ERR_CNT;
    uint32_t STRM1_TX_PKT_LEN_ERR_CNT;
    uint32_t SCP_PUSH_PKT_LEN_ERR_CNT;
    uint32_t U2M_PUSH_PKT_LEN_ERR_CNT;
    uint32_t D2M_PUSH_PKT_LEN_ERR_CNT;
    uint32_t DEBUG_MDM_TX_IF;
    uint32_t CFE_SPARE_CELL_CTRL;
    uint32_t CFE_SPARE_CELL_DIN;
    uint32_t CFE_SPARE_CELL_DOUT;
    uint32_t SCP_DMA_PUSH_PKT_CNT;
    uint32_t DEBUG_SCP_DMA_PUSH;
    uint32_t DEBUG_SCP_DMA_PULL;
    uint32_t U2M_DMA_PUSH_PKT_CNT;
    uint32_t DEBUG_U2M_DMA_PUSH;
    uint32_t DEBUG_M2D_DMA_PULL;
    uint32_t D2M_DMA_PUSH_PKT_CNT;
    uint32_t DEBUG_D2M_DMA_PUSH;
    uint32_t DEBUG_M2U_DMA_PULL;
    uint32_t SDU_DMA_PUSH_PKT_CNT;
    uint32_t DEBUG_SDU_DMA_PUSH;
    uint8_t reserved_0x2f8_0x2ff[0x8];
    uint32_t U2M_ETH_DECODE_MULTICAST_FOR_ME[2];
    uint32_t U2M_ETH_DECODE_MULTICAST_FOR_FWD[2];
    uint32_t D2M_ETH_DECODE_MULTICAST_FOR_ME[2];
    uint32_t D2M_ETH_DECODE_MULTICAST_FOR_FWD[2];
    uint32_t U2M_ETH_DECODE_STRM0_OFFSET_ID;
    uint32_t U2M_ETH_DECODE_STRM1_OFFSET_ID;
    uint32_t U2M_ETH_DECODE_DMA_PUSH_OFFSET_ID;
    uint32_t U2M_ETH_DECODE_SCP_OFFSET_ID;
    uint32_t U2M_ETH_DECODE_FLOWCTRL_OFFSET_ID;
    uint32_t D2M_ETH_DECODE_STRM0_OFFSET_ID;
    uint32_t D2M_ETH_DECODE_STRM1_OFFSET_ID;
    uint32_t D2M_ETH_DECODE_DMA_PUSH_OFFSET_ID;
    uint32_t D2M_ETH_DECODE_SCP_OFFSET_ID;
    uint32_t D2M_ETH_DECODE_FLOWCTRL_OFFSET_ID;
    uint32_t ETH_DECODE_UT_TX_ETYPE;
    uint8_t reserved_0x34c_0x34f[0x4];
    uint32_t ETH_DECODE_GW_DATA_ETYPE;
    uint32_t ETH_DECODE_GW_CTRL_ETYPE;
    uint32_t ETH_DECODE_GW_PHY_INFO_ETYPE;
    uint8_t reserved_0x35c_0x36b[0x10];
    uint32_t U2M_ETH_DECODE_CTRL;
    uint32_t D2M_ETH_DECODE_CTRL;
    uint32_t ETH_ENCAP_SRC_STRM0_OFFSET_ID;
    uint32_t ETH_ENCAP_SRC_STRM1_OFFSET_ID;
    uint32_t ETH_ENCAP_SRC_STRM2_OFFSET_ID;
    uint32_t ETH_ENCAP_SRC_STRM3_OFFSET_ID;
    uint32_t ETH_ENCAP_DST_STRM0_OFFSET_ID;
    uint32_t ETH_ENCAP_DST_STRM1_OFFSET_ID;
    uint32_t ETH_ENCAP_DST_STRM2_OFFSET_ID;
    uint32_t ETH_ENCAP_DST_STRM3_OFFSET_ID;
    uint32_t ETH_ENCAP_SRC_FLOWCTRL_OFFSET_ID;
    uint32_t ETH_ENCAP_DST_FLOWCTRL_OFFSET_ID;
    uint32_t ETH_ENCAP_SRC_UNMATCHED_OFFSET_ID;
    uint32_t ETH_ENCAP_DST_UNMATCHED_OFFSET_ID;
    uint32_t ETH_ENCAP_GW_DATA_ETYPE;
    uint32_t ETH_ENCAP_GW_CTRL_ETYPE;
    uint32_t ETH_ENCAP_GW_PHY_INFO_ETYPE;
    uint32_t ETH_ENCAP_FLOWCTRL_ETYPE;
    uint32_t ETH_ENCAP_UNMATCHED_ETYPE;
    uint32_t ETH_ENCAP_UT_ETYPE;
    uint32_t ETH_ENCAP_DST_BASE_ID_DATA_LO;
    uint32_t ETH_ENCAP_DST_BASE_ID_DATA_HI;
    uint32_t ETH_ENCAP_DST_BASE_ID_FLOWCTRL_LO;
    uint32_t ETH_ENCAP_DST_BASE_ID_FLOWCTRL_HI;
    uint8_t reserved_0x3cc_0x3cf[0x4];
    uint32_t ETH_ENCAP_CTRL;
    uint32_t ETH_ENCAP_VLAN_TAG_CTRL;
    uint32_t U2M_SCRUBBER_SAF_PKT_ACCEPTED;
    uint32_t U2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t U2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t U2M_SCRUBBER_SAF_PKT_SENT;
    uint32_t U2M_SCRUBBER_SAF_PKT_BYTES_SENT_LO;
    uint32_t U2M_SCRUBBER_SAF_PKT_BYTES_SENT_HI;
    uint32_t D2M_SCRUBBER_SAF_PKT_ACCEPTED;
    uint32_t D2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_LO;
    uint32_t D2M_SCRUBBER_SAF_PKT_BYTES_ACCEPTED_HI;
    uint32_t D2M_SCRUBBER_SAF_PKT_SENT;
    uint32_t D2M_SCRUBBER_SAF_PKT_BYTES_SENT_LO;
    uint32_t D2M_SCRUBBER_SAF_PKT_BYTES_SENT_HI;
    uint8_t reserved_0x408_0x41f[0x18];
    CFE_COMMON__ETH_ENCAP_DFIFO_STATUS_t ETH_ENCAP_DFIFO_STATUS;
    uint8_t reserved_0x434_0x43f[0xc];
    CFE_COMMON__ETH_ENCAP_CFIFO_STATUS_t ETH_ENCAP_CFIFO_STATUS;
    uint8_t reserved_0x454_0x45f[0xc];
    CFE_COMMON__U2M_SCRUBBER_CFIFO_STATUS_t U2M_SCRUBBER_CFIFO_STATUS;
    uint8_t reserved_0x474_0x47f[0xc];
    CFE_COMMON__D2M_SCRUBBER_CFIFO_STATUS_t D2M_SCRUBBER_CFIFO_STATUS;
    uint8_t reserved_0x494_0x49f[0xc];
    CFE_COMMON__M2D_PULL_SAF_CFIFO_STATUS_t M2D_PULL_SAF_CFIFO_STATUS;
    uint8_t reserved_0x4b4_0x4bf[0xc];
    CFE_COMMON__TX_STRM0_SAF_CFIFO_STATUS_t TX_STRM0_SAF_CFIFO_STATUS;
    uint8_t reserved_0x4d4_0x4df[0xc];
    CFE_COMMON__TX_STRM1_SAF_CFIFO_STATUS_t TX_STRM1_SAF_CFIFO_STATUS;
    uint8_t reserved_0x4f4_0x4ff[0xc];
    CFE_COMMON__DWNSTRM_TX_SAF_CFIFO_STATUS_t DWNSTRM_TX_SAF_CFIFO_STATUS;
    uint8_t reserved_0x514_0x51f[0xc];
    CFE_COMMON__RX_STRM0_SAF_CFIFO_STATUS_t RX_STRM0_SAF_CFIFO_STATUS;
    uint8_t reserved_0x534_0x53f[0xc];
    CFE_COMMON__RX_STRM1_SAF_CFIFO_STATUS_t RX_STRM1_SAF_CFIFO_STATUS;
    uint8_t reserved_0x554_0x55f[0xc];
    CFE_COMMON__DWNSTRM_RX_SAF_CFIFO_STATUS_t DWNSTRM_RX_SAF_CFIFO_STATUS;
    uint8_t reserved_0x574_0x57f[0xc];
    CFE_COMMON__DMA_PULL_SAF_CFIFO_STATUS_t DMA_PULL_SAF_CFIFO_STATUS;
    uint8_t reserved_0x594_0x59f[0xc];
    CFE_COMMON__FC_RCVR_WRAPPER_LCL_DFIFO_STATUS_t FC_RCVR_WRAPPER_LCL_DFIFO_STATUS;
    uint8_t reserved_0x5b4_0x5bf[0xc];
    CFE_COMMON__FC_RCVR_WRAPPER_LCL_CFIFO_STATUS_t FC_RCVR_WRAPPER_LCL_CFIFO_STATUS;
    uint8_t reserved_0x5d4_0x5df[0xc];
    CFE_COMMON__FC_RCVR_WRAPPER_RMT_DFIFO_STATUS_t FC_RCVR_WRAPPER_RMT_DFIFO_STATUS;
    uint8_t reserved_0x5f4_0x5ff[0xc];
    CFE_COMMON__FC_RCVR_WRAPPER_RMT_CFIFO_STATUS_t FC_RCVR_WRAPPER_RMT_CFIFO_STATUS;
    uint32_t U2M_SCRUBBER_SAF_STATUS;
    uint32_t D2M_SCRUBBER_SAF_STATUS;
    uint32_t M2D_PULL_SAF_STATUS;
    uint32_t TX_STRM0_SAF_STATUS;
    uint32_t TX_STRM1_SAF_STATUS;
    uint32_t DWNSTRM_TX_SAF_STATUS;
    uint32_t RX_STRM0_SAF_STATUS;
    uint32_t RX_STRM1_SAF_STATUS;
    uint32_t DWNSTRM_RX_SAF_STATUS;
    uint32_t DMA_PULL_SAF_STATUS;
    uint32_t U2M_ETH_DECODE_PKT_IN_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_OUT_STRM0_COUNTER;
    uint32_t U2M_ETH_DECODE_CTRL_OUT_STRM0_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_OUT_STRM1_COUNTER;
    uint32_t U2M_ETH_DECODE_CTRL_OUT_STRM1_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_OUT_SCP_COUNTER;
    uint32_t U2M_ETH_DECODE_CTRL_OUT_SCP_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_OUT_U2M_PUSH_COUNTER;
    uint32_t U2M_ETH_DECODE_CTRL_OUT_U2M_PUSH_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_OUT_FLOWCTRL_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_OUT_U2D_COUNTER;
    uint32_t U2M_ETH_DECODE_CTRL_OUT_U2D_COUNTER;
    uint32_t D2M_ETH_DECODE_PKT_IN_COUNTER;
    uint32_t D2M_ETH_DECODE_PKT_OUT_STRM0_COUNTER;
    uint32_t D2M_ETH_DECODE_CTRL_OUT_STRM0_COUNTER;
    uint32_t D2M_ETH_DECODE_PKT_OUT_STRM1_COUNTER;
    uint32_t D2M_ETH_DECODE_CTRL_OUT_STRM1_COUNTER;
    uint32_t D2M_ETH_DECODE_PKT_OUT_SCP_COUNTER;
    uint32_t D2M_ETH_DECODE_CTRL_OUT_SCP_COUNTER;
    uint32_t D2M_ETH_DECODE_PKT_OUT_D2M_PUSH_COUNTER;
    uint32_t D2M_ETH_DECODE_CTRL_OUT_D2M_PUSH_COUNTER;
    uint32_t D2M_ETH_DECODE_PKT_OUT_FLOWCTRL_COUNTER;
    uint32_t D2M_ETH_DECODE_PKT_OUT_D2U_COUNTER;
    uint32_t D2M_ETH_DECODE_CTRL_OUT_D2U_COUNTER;
    uint32_t TX_PATH_READY_STATUS;
    uint32_t RX_PATH_READY_STATUS;
    uint32_t TX_PATH_READY_WENT_LOW;
    uint32_t RX_PATH_READY_WENT_LOW;
    uint32_t LCL_FLOWCTRL_MESSAGES_TO_PACKETIZE;
    uint32_t U2M_ETH_DECODE_PKT_BAD_STRM0_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_BAD_STRM1_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_BAD_SCP_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_BAD_U2M_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_BAD_U2D_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_DROP_STRM0_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_DROP_STRM1_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_DROP_SCP_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_DROP_U2M_COUNTER;
    uint32_t U2M_ETH_DECODE_PKT_DROP_U2D_COUNTER;
    uint32_t D2M_ETH_DECODE_PKT_BAD_D2M_COUNTER;
    uint32_t D2M_ETH_DECODE_PKT_BAD_D2U_COUNTER;
    uint32_t D2M_ETH_DECODE_PKT_DROP_D2M_COUNTER;
    uint32_t D2M_ETH_DECODE_PKT_DROP_D2U_COUNTER;
    uint32_t LCL_FLOWCTRL_PKTS_SENT_COUNTER;
    uint32_t RMT_FLOWCTRL_PKTS_SENT_COUNTER;
    uint32_t M2D_SAF_PKT_DROP_CNT;
    uint8_t reserved_0x6f4_0x6ff[0xc];
    uint32_t SCRATCH_REG0;
} CFE_COMMON_t;

#ifdef __cplusplus
} /* namespace CatsonV4Registers */
#endif

#endif /* NETWORK_CFE_COMMON_H */
