// Seed: 1701957560
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
  assign id_1 = ~-1;
  struct packed {
    logic id_3;
    logic id_4;
  } id_5;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply0 id_4,
    input wire id_5
    , id_7
);
  module_0 modCall_1 (
      id_7,
      id_7
  );
  logic id_8;
  ;
endmodule
module module_2 #(
    parameter id_5 = 32'd79
) (
    output tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri1 _id_5,
    output supply1 id_6,
    input tri1 id_7
);
  assign id_0 = -1;
  assign id_6 = id_3;
  wire id_9[-1 : id_5], id_10;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
