<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Processor and Processor Feature Identifiers (LEAF=0x01)."><title>FeatureInfo in raw_cpuid - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../static.files/rustdoc-fa3bb1812debf86c.css"><meta name="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="raw_cpuid" data-themes="" data-resource-suffix="" data-rustdoc-version="1.75.0-nightly (cae0791da 2023-10-05)" data-channel="nightly" data-search-js="search-8be46b629f5f14a8.js" data-settings-js="settings-74424d7eec62a23e.js" ><script src="../static.files/storage-fec3eaa3851e447d.js"></script><script defer src="sidebar-items.js"></script><script defer src="../static.files/main-c5bd66d33317d69f.js"></script><noscript><link rel="stylesheet" href="../static.files/noscript-5d8b3c7633ad77ba.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc struct"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../raw_cpuid/index.html"><img class="rust-logo" src="../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a></nav><nav class="sidebar"><a class="logo-container" href="../raw_cpuid/index.html"><img class="rust-logo" src="../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2 class="location"><a href="#">FeatureInfo</a></h2><div class="sidebar-elems"><section><h3><a href="#implementations">Methods</a></h3><ul class="block"><li><a href="#method.base_family_id">base_family_id</a></li><li><a href="#method.base_model_id">base_model_id</a></li><li><a href="#method.brand_index">brand_index</a></li><li><a href="#method.cflush_cache_line_size">cflush_cache_line_size</a></li><li><a href="#method.extended_family_id">extended_family_id</a></li><li><a href="#method.extended_model_id">extended_model_id</a></li><li><a href="#method.family_id">family_id</a></li><li><a href="#method.has_acpi">has_acpi</a></li><li><a href="#method.has_aesni">has_aesni</a></li><li><a href="#method.has_apic">has_apic</a></li><li><a href="#method.has_avx">has_avx</a></li><li><a href="#method.has_clflush">has_clflush</a></li><li><a href="#method.has_cmov">has_cmov</a></li><li><a href="#method.has_cmpxchg16b">has_cmpxchg16b</a></li><li><a href="#method.has_cmpxchg8b">has_cmpxchg8b</a></li><li><a href="#method.has_cnxtid">has_cnxtid</a></li><li><a href="#method.has_cpl">has_cpl</a></li><li><a href="#method.has_dca">has_dca</a></li><li><a href="#method.has_de">has_de</a></li><li><a href="#method.has_ds">has_ds</a></li><li><a href="#method.has_ds_area">has_ds_area</a></li><li><a href="#method.has_eist">has_eist</a></li><li><a href="#method.has_f16c">has_f16c</a></li><li><a href="#method.has_fma">has_fma</a></li><li><a href="#method.has_fpu">has_fpu</a></li><li><a href="#method.has_fxsave_fxstor">has_fxsave_fxstor</a></li><li><a href="#method.has_htt">has_htt</a></li><li><a href="#method.has_hypervisor">has_hypervisor</a></li><li><a href="#method.has_mca">has_mca</a></li><li><a href="#method.has_mce">has_mce</a></li><li><a href="#method.has_mmx">has_mmx</a></li><li><a href="#method.has_monitor_mwait">has_monitor_mwait</a></li><li><a href="#method.has_movbe">has_movbe</a></li><li><a href="#method.has_msr">has_msr</a></li><li><a href="#method.has_mtrr">has_mtrr</a></li><li><a href="#method.has_oxsave">has_oxsave</a></li><li><a href="#method.has_pae">has_pae</a></li><li><a href="#method.has_pat">has_pat</a></li><li><a href="#method.has_pbe">has_pbe</a></li><li><a href="#method.has_pcid">has_pcid</a></li><li><a href="#method.has_pclmulqdq">has_pclmulqdq</a></li><li><a href="#method.has_pdcm">has_pdcm</a></li><li><a href="#method.has_pge">has_pge</a></li><li><a href="#method.has_popcnt">has_popcnt</a></li><li><a href="#method.has_pse">has_pse</a></li><li><a href="#method.has_pse36">has_pse36</a></li><li><a href="#method.has_psn">has_psn</a></li><li><a href="#method.has_rdrand">has_rdrand</a></li><li><a href="#method.has_smx">has_smx</a></li><li><a href="#method.has_ss">has_ss</a></li><li><a href="#method.has_sse">has_sse</a></li><li><a href="#method.has_sse2">has_sse2</a></li><li><a href="#method.has_sse3">has_sse3</a></li><li><a href="#method.has_sse41">has_sse41</a></li><li><a href="#method.has_sse42">has_sse42</a></li><li><a href="#method.has_ssse3">has_ssse3</a></li><li><a href="#method.has_sysenter_sysexit">has_sysenter_sysexit</a></li><li><a href="#method.has_tm">has_tm</a></li><li><a href="#method.has_tm2">has_tm2</a></li><li><a href="#method.has_tsc">has_tsc</a></li><li><a href="#method.has_tsc_deadline">has_tsc_deadline</a></li><li><a href="#method.has_vme">has_vme</a></li><li><a href="#method.has_vmx">has_vmx</a></li><li><a href="#method.has_x2apic">has_x2apic</a></li><li><a href="#method.has_xsave">has_xsave</a></li><li><a href="#method.initial_local_apic_id">initial_local_apic_id</a></li><li><a href="#method.max_logical_processor_ids">max_logical_processor_ids</a></li><li><a href="#method.model_id">model_id</a></li><li><a href="#method.stepping_id">stepping_id</a></li></ul><h3><a href="#trait-implementations">Trait Implementations</a></h3><ul class="block"><li><a href="#impl-Debug-for-FeatureInfo">Debug</a></li></ul><h3><a href="#synthetic-implementations">Auto Trait Implementations</a></h3><ul class="block"><li><a href="#impl-RefUnwindSafe-for-FeatureInfo">RefUnwindSafe</a></li><li><a href="#impl-Send-for-FeatureInfo">Send</a></li><li><a href="#impl-Sync-for-FeatureInfo">Sync</a></li><li><a href="#impl-Unpin-for-FeatureInfo">Unpin</a></li><li><a href="#impl-UnwindSafe-for-FeatureInfo">UnwindSafe</a></li></ul><h3><a href="#blanket-implementations">Blanket Implementations</a></h3><ul class="block"><li><a href="#impl-Any-for-FeatureInfo">Any</a></li><li><a href="#impl-Borrow%3CT%3E-for-FeatureInfo">Borrow&lt;T&gt;</a></li><li><a href="#impl-BorrowMut%3CT%3E-for-FeatureInfo">BorrowMut&lt;T&gt;</a></li><li><a href="#impl-From%3CT%3E-for-FeatureInfo">From&lt;T&gt;</a></li><li><a href="#impl-Into%3CU%3E-for-FeatureInfo">Into&lt;U&gt;</a></li><li><a href="#impl-TryFrom%3CU%3E-for-FeatureInfo">TryFrom&lt;U&gt;</a></li><li><a href="#impl-TryInto%3CU%3E-for-FeatureInfo">TryInto&lt;U&gt;</a></li></ul></section><h2><a href="index.html">In raw_cpuid</a></h2></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Struct <a href="index.html">raw_cpuid</a>::<wbr><a class="struct" href="#">FeatureInfo</a><button id="copy-path" title="Copy item path to clipboard"><img src="../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../src/raw_cpuid/lib.rs.html#1834-1839">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub struct FeatureInfo { /* private fields */ }</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Processor and Processor Feature Identifiers (LEAF=0x01).</p>
<h2 id="platforms"><a href="#platforms">Platforms</a></h2>
<p>✅ AMD ✅ Intel</p>
</div></details><h2 id="implementations" class="small-section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-FeatureInfo" class="impl"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1841-2411">source</a><a href="#impl-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl <a class="struct" href="struct.FeatureInfo.html" title="struct raw_cpuid::FeatureInfo">FeatureInfo</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.extended_family_id" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1843-1845">source</a><h4 class="code-header">pub fn <a href="#method.extended_family_id" class="fn">extended_family_id</a>(&amp;self) -&gt; u8</h4></section></summary><div class="docblock"><p>Version Information: Extended Family</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.extended_model_id" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1848-1850">source</a><h4 class="code-header">pub fn <a href="#method.extended_model_id" class="fn">extended_model_id</a>(&amp;self) -&gt; u8</h4></section></summary><div class="docblock"><p>Version Information: Extended Model</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.base_family_id" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1853-1855">source</a><h4 class="code-header">pub fn <a href="#method.base_family_id" class="fn">base_family_id</a>(&amp;self) -&gt; u8</h4></section></summary><div class="docblock"><p>Version Information: Family</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.base_model_id" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1858-1860">source</a><h4 class="code-header">pub fn <a href="#method.base_model_id" class="fn">base_model_id</a>(&amp;self) -&gt; u8</h4></section></summary><div class="docblock"><p>Version Information: Model</p>
</div></details><section id="method.family_id" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1862-1873">source</a><h4 class="code-header">pub fn <a href="#method.family_id" class="fn">family_id</a>(&amp;self) -&gt; u8</h4></section><section id="method.model_id" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1875-1887">source</a><h4 class="code-header">pub fn <a href="#method.model_id" class="fn">model_id</a>(&amp;self) -&gt; u8</h4></section><details class="toggle method-toggle" open><summary><section id="method.stepping_id" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1890-1892">source</a><h4 class="code-header">pub fn <a href="#method.stepping_id" class="fn">stepping_id</a>(&amp;self) -&gt; u8</h4></section></summary><div class="docblock"><p>Version Information: Stepping ID</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.brand_index" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1895-1897">source</a><h4 class="code-header">pub fn <a href="#method.brand_index" class="fn">brand_index</a>(&amp;self) -&gt; u8</h4></section></summary><div class="docblock"><p>Brand Index</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cflush_cache_line_size" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1900-1902">source</a><h4 class="code-header">pub fn <a href="#method.cflush_cache_line_size" class="fn">cflush_cache_line_size</a>(&amp;self) -&gt; u8</h4></section></summary><div class="docblock"><p>CLFLUSH line size (Value ∗ 8 = cache line size in bytes)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.initial_local_apic_id" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1905-1907">source</a><h4 class="code-header">pub fn <a href="#method.initial_local_apic_id" class="fn">initial_local_apic_id</a>(&amp;self) -&gt; u8</h4></section></summary><div class="docblock"><p>Initial APIC ID</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.max_logical_processor_ids" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1910-1912">source</a><h4 class="code-header">pub fn <a href="#method.max_logical_processor_ids" class="fn">max_logical_processor_ids</a>(&amp;self) -&gt; u8</h4></section></summary><div class="docblock"><p>Maximum number of addressable IDs for logical processors in this physical package.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_sse3" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1914-1920">source</a><h4 class="code-header">pub fn <a href="#method.has_sse3" class="fn">has_sse3</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_pclmulqdq" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1922-1928">source</a><h4 class="code-header">pub fn <a href="#method.has_pclmulqdq" class="fn">has_pclmulqdq</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>PCLMULQDQ. A value of 1 indicates the processor supports the PCLMULQDQ instruction</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_ds_area" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1930-1936">source</a><h4 class="code-header">pub fn <a href="#method.has_ds_area" class="fn">has_ds_area</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_monitor_mwait" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1938-1943">source</a><h4 class="code-header">pub fn <a href="#method.has_monitor_mwait" class="fn">has_monitor_mwait</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>MONITOR/MWAIT. A value of 1 indicates the processor supports this feature.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_cpl" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1945-1952">source</a><h4 class="code-header">pub fn <a href="#method.has_cpl" class="fn">has_cpl</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the  Debug Store feature to allow for branch message storage qualified by CPL.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_vmx" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1954-1960">source</a><h4 class="code-header">pub fn <a href="#method.has_vmx" class="fn">has_vmx</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_smx" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1962-1968">source</a><h4 class="code-header">pub fn <a href="#method.has_smx" class="fn">has_smx</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 5, Safer Mode Extensions Reference.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_eist" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1970-1976">source</a><h4 class="code-header">pub fn <a href="#method.has_eist" class="fn">has_eist</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Enhanced Intel SpeedStep® technology. A value of 1 indicates that the processor supports this technology.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_tm2" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1978-1984">source</a><h4 class="code-header">pub fn <a href="#method.has_tm2" class="fn">has_tm2</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_ssse3" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1986-1993">source</a><h4 class="code-header">pub fn <a href="#method.has_ssse3" class="fn">has_ssse3</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_cnxtid" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#1995-2003">source</a><h4 class="code-header">pub fn <a href="#method.has_cnxtid" class="fn">has_cnxtid</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>L1 Context ID. A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_fma" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2005-2011">source</a><h4 class="code-header">pub fn <a href="#method.has_fma" class="fn">has_fma</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates the processor supports FMA extensions using YMM state.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_cmpxchg16b" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2013-2020">source</a><h4 class="code-header">pub fn <a href="#method.has_cmpxchg16b" class="fn">has_cmpxchg16b</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>CMPXCHG16B Available. A value of 1 indicates that the feature is available. See the CMPXCHG8B/CMPXCHG16B Compare and Exchange Bytes section. 14</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_pdcm" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2022-2029">source</a><h4 class="code-header">pub fn <a href="#method.has_pdcm" class="fn">has_pdcm</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Perfmon and Debug Capability: A value of 1 indicates the processor supports the performance   and debug feature indication MSR IA32_PERF_CAPABILITIES.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_pcid" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2031-2037">source</a><h4 class="code-header">pub fn <a href="#method.has_pcid" class="fn">has_pcid</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Process-context identifiers. A value of 1 indicates that the processor supports PCIDs and the software may set CR4.PCIDE to 1.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_dca" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2039-2045">source</a><h4 class="code-header">pub fn <a href="#method.has_dca" class="fn">has_dca</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_sse41" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2047-2052">source</a><h4 class="code-header">pub fn <a href="#method.has_sse41" class="fn">has_sse41</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates that the processor supports SSE4.1.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_sse42" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2054-2059">source</a><h4 class="code-header">pub fn <a href="#method.has_sse42" class="fn">has_sse42</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates that the processor supports SSE4.2.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_x2apic" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2061-2066">source</a><h4 class="code-header">pub fn <a href="#method.has_x2apic" class="fn">has_x2apic</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates that the processor supports x2APIC feature.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_movbe" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2068-2073">source</a><h4 class="code-header">pub fn <a href="#method.has_movbe" class="fn">has_movbe</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates that the processor supports MOVBE instruction.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_popcnt" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2075-2080">source</a><h4 class="code-header">pub fn <a href="#method.has_popcnt" class="fn">has_popcnt</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates that the processor supports the POPCNT instruction.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_tsc_deadline" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2082-2088">source</a><h4 class="code-header">pub fn <a href="#method.has_tsc_deadline" class="fn">has_tsc_deadline</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates that the processors local APIC timer supports one-shot operation using a TSC deadline value.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_aesni" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2090-2096">source</a><h4 class="code-header">pub fn <a href="#method.has_aesni" class="fn">has_aesni</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates that the processor supports the AESNI instruction extensions.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_xsave" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2098-2105">source</a><h4 class="code-header">pub fn <a href="#method.has_xsave" class="fn">has_xsave</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCR0.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_oxsave" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2107-2114">source</a><h4 class="code-header">pub fn <a href="#method.has_oxsave" class="fn">has_oxsave</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates that the OS has enabled XSETBV/XGETBV instructions to access XCR0, and support for processor extended state management using XSAVE/XRSTOR.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_avx" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2116-2122">source</a><h4 class="code-header">pub fn <a href="#method.has_avx" class="fn">has_avx</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates the processor supports the AVX instruction extensions.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_f16c" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2124-2130">source</a><h4 class="code-header">pub fn <a href="#method.has_f16c" class="fn">has_f16c</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates that processor supports 16-bit floating-point conversion instructions.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_rdrand" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2132-2137">source</a><h4 class="code-header">pub fn <a href="#method.has_rdrand" class="fn">has_rdrand</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates that processor supports RDRAND instruction.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_hypervisor" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2139-2144">source</a><h4 class="code-header">pub fn <a href="#method.has_hypervisor" class="fn">has_hypervisor</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>A value of 1 indicates the indicates the presence of a hypervisor.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_fpu" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2146-2151">source</a><h4 class="code-header">pub fn <a href="#method.has_fpu" class="fn">has_fpu</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Floating Point Unit On-Chip. The processor contains an x87 FPU.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_vme" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2153-2161">source</a><h4 class="code-header">pub fn <a href="#method.has_vme" class="fn">has_vme</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Virtual 8086 Mode Enhancements. Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_de" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2163-2169">source</a><h4 class="code-header">pub fn <a href="#method.has_de" class="fn">has_de</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Debugging Extensions. Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_pse" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2171-2178">source</a><h4 class="code-header">pub fn <a href="#method.has_pse" class="fn">has_pse</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Page Size Extension. Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_tsc" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2180-2186">source</a><h4 class="code-header">pub fn <a href="#method.has_tsc" class="fn">has_tsc</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Time Stamp Counter. The RDTSC instruction is supported, including CR4.TSD for controlling privilege.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_msr" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2188-2195">source</a><h4 class="code-header">pub fn <a href="#method.has_msr" class="fn">has_msr</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Model Specific Registers RDMSR and WRMSR Instructions. The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_pae" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2197-2205">source</a><h4 class="code-header">pub fn <a href="#method.has_pae" class="fn">has_pae</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Physical Address Extension. Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 Mbyte pages if PAE bit is 1.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_mce" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2207-2217">source</a><h4 class="code-header">pub fn <a href="#method.has_mce" class="fn">has_mce</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Machine Check Exception. Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_cmpxchg8b" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2219-2225">source</a><h4 class="code-header">pub fn <a href="#method.has_cmpxchg8b" class="fn">has_cmpxchg8b</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>CMPXCHG8B Instruction. The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly locked and atomic).</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_apic" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2227-2235">source</a><h4 class="code-header">pub fn <a href="#method.has_apic" class="fn">has_apic</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>APIC On-Chip. The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated).</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_sysenter_sysexit" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2237-2243">source</a><h4 class="code-header">pub fn <a href="#method.has_sysenter_sysexit" class="fn">has_sysenter_sysexit</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>SYSENTER and SYSEXIT Instructions. The SYSENTER and SYSEXIT and associated MSRs are supported.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_mtrr" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2245-2252">source</a><h4 class="code-header">pub fn <a href="#method.has_mtrr" class="fn">has_mtrr</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Memory Type Range Registers. MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_pge" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2254-2261">source</a><h4 class="code-header">pub fn <a href="#method.has_pge" class="fn">has_pge</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Page Global Bit. The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_mca" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2263-2271">source</a><h4 class="code-header">pub fn <a href="#method.has_mca" class="fn">has_mca</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Machine Check Architecture. A value of 1 indicates the Machine Check Architecture of reporting machine errors is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_cmov" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2273-2280">source</a><h4 class="code-header">pub fn <a href="#method.has_cmov" class="fn">has_cmov</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Conditional Move Instructions. The conditional move instruction CMOV is supported. In addition, if x87 FPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_pat" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2282-2290">source</a><h4 class="code-header">pub fn <a href="#method.has_pat" class="fn">has_pat</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Page Attribute Table. Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_pse36" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2292-2301">source</a><h4 class="code-header">pub fn <a href="#method.has_pse36" class="fn">has_pse36</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>36-Bit Page Size Extension. 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_psn" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2303-2309">source</a><h4 class="code-header">pub fn <a href="#method.has_psn" class="fn">has_psn</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Processor Serial Number. The processor supports the 96-bit processor identification number feature and the feature is enabled.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_clflush" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2311-2316">source</a><h4 class="code-header">pub fn <a href="#method.has_clflush" class="fn">has_clflush</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>CLFLUSH Instruction. CLFLUSH Instruction is supported.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_ds" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2318-2328">source</a><h4 class="code-header">pub fn <a href="#method.has_ds" class="fn">has_ds</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Debug Store. The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and processor event-based sampling (PEBS) facilities (see Chapter 23, Introduction to Virtual-Machine Extensions, in the Intel® 64 and IA-32 Architectures Software Developers Manual, Volume 3C).</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_acpi" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2330-2338">source</a><h4 class="code-header">pub fn <a href="#method.has_acpi" class="fn">has_acpi</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Thermal Monitor and Software Controlled Clock Facilities. The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_mmx" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2340-2345">source</a><h4 class="code-header">pub fn <a href="#method.has_mmx" class="fn">has_mmx</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Intel MMX Technology. The processor supports the Intel MMX technology.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_fxsave_fxstor" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2347-2356">source</a><h4 class="code-header">pub fn <a href="#method.has_fxsave_fxstor" class="fn">has_fxsave_fxstor</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>FXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_sse" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2358-2363">source</a><h4 class="code-header">pub fn <a href="#method.has_sse" class="fn">has_sse</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>SSE. The processor supports the SSE extensions.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_sse2" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2365-2370">source</a><h4 class="code-header">pub fn <a href="#method.has_sse2" class="fn">has_sse2</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>SSE2. The processor supports the SSE2 extensions.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_ss" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2372-2379">source</a><h4 class="code-header">pub fn <a href="#method.has_ss" class="fn">has_ss</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Self Snoop. The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_htt" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2381-2391">source</a><h4 class="code-header">pub fn <a href="#method.has_htt" class="fn">has_htt</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Max APIC IDs reserved field is Valid. A value of 0 for HTT indicates there is only a single logical processor in the package and software should assume only a single APIC ID is reserved.  A value of 1 for HTT indicates the value in CPUID.1.EBX[23:16] (the Maximum number of addressable IDs for logical processors in this package) is valid for the package.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_tm" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2393-2399">source</a><h4 class="code-header">pub fn <a href="#method.has_tm" class="fn">has_tm</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Thermal Monitor. The processor implements the thermal monitor automatic thermal control circuitry (TCC).</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.has_pbe" class="method"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2401-2410">source</a><h4 class="code-header">pub fn <a href="#method.has_pbe" class="fn">has_pbe</a>(&amp;self) -&gt; bool</h4></section></summary><div class="docblock"><p>Pending Break Enable. The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability.</p>
</div></details></div></details></div><h2 id="trait-implementations" class="small-section-header">Trait Implementations<a href="#trait-implementations" class="anchor">§</a></h2><div id="trait-implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-Debug-for-FeatureInfo" class="impl"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2413-2431">source</a><a href="#impl-Debug-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl Debug for <a class="struct" href="struct.FeatureInfo.html" title="struct raw_cpuid::FeatureInfo">FeatureInfo</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.fmt" class="method trait-impl"><a class="src rightside" href="../src/raw_cpuid/lib.rs.html#2414-2430">source</a><a href="#method.fmt" class="anchor">§</a><h4 class="code-header">fn <a class="fn">fmt</a>(&amp;self, f: &amp;mut Formatter&lt;'_&gt;) -&gt; Result</h4></section></summary><div class='docblock'>Formats the value using the given formatter. <a>Read more</a></div></details></div></details></div><h2 id="synthetic-implementations" class="small-section-header">Auto Trait Implementations<a href="#synthetic-implementations" class="anchor">§</a></h2><div id="synthetic-implementations-list"><section id="impl-RefUnwindSafe-for-FeatureInfo" class="impl"><a href="#impl-RefUnwindSafe-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl RefUnwindSafe for <a class="struct" href="struct.FeatureInfo.html" title="struct raw_cpuid::FeatureInfo">FeatureInfo</a></h3></section><section id="impl-Send-for-FeatureInfo" class="impl"><a href="#impl-Send-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl Send for <a class="struct" href="struct.FeatureInfo.html" title="struct raw_cpuid::FeatureInfo">FeatureInfo</a></h3></section><section id="impl-Sync-for-FeatureInfo" class="impl"><a href="#impl-Sync-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl Sync for <a class="struct" href="struct.FeatureInfo.html" title="struct raw_cpuid::FeatureInfo">FeatureInfo</a></h3></section><section id="impl-Unpin-for-FeatureInfo" class="impl"><a href="#impl-Unpin-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl Unpin for <a class="struct" href="struct.FeatureInfo.html" title="struct raw_cpuid::FeatureInfo">FeatureInfo</a></h3></section><section id="impl-UnwindSafe-for-FeatureInfo" class="impl"><a href="#impl-UnwindSafe-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl UnwindSafe for <a class="struct" href="struct.FeatureInfo.html" title="struct raw_cpuid::FeatureInfo">FeatureInfo</a></h3></section></div><h2 id="blanket-implementations" class="small-section-header">Blanket Implementations<a href="#blanket-implementations" class="anchor">§</a></h2><div id="blanket-implementations-list"><details class="toggle implementors-toggle"><summary><section id="impl-Any-for-FeatureInfo" class="impl"><a href="#impl-Any-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; Any for T<span class="where fmt-newline">where
    T: 'static + ?Sized,</span></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.type_id" class="method trait-impl"><a href="#method.type_id" class="anchor">§</a><h4 class="code-header">fn <a class="fn">type_id</a>(&amp;self) -&gt; TypeId</h4></section></summary><div class='docblock'>Gets the <code>TypeId</code> of <code>self</code>. <a>Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Borrow%3CT%3E-for-FeatureInfo" class="impl"><a href="#impl-Borrow%3CT%3E-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; Borrow&lt;T&gt; for T<span class="where fmt-newline">where
    T: ?Sized,</span></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow" class="method trait-impl"><a href="#method.borrow" class="anchor">§</a><h4 class="code-header">fn <a class="fn">borrow</a>(&amp;self) -&gt; &amp;T</h4></section></summary><div class='docblock'>Immutably borrows from an owned value. <a>Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-BorrowMut%3CT%3E-for-FeatureInfo" class="impl"><a href="#impl-BorrowMut%3CT%3E-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; BorrowMut&lt;T&gt; for T<span class="where fmt-newline">where
    T: ?Sized,</span></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow_mut" class="method trait-impl"><a href="#method.borrow_mut" class="anchor">§</a><h4 class="code-header">fn <a class="fn">borrow_mut</a>(&amp;mut self) -&gt; &amp;mut T</h4></section></summary><div class='docblock'>Mutably borrows from an owned value. <a>Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-From%3CT%3E-for-FeatureInfo" class="impl"><a href="#impl-From%3CT%3E-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; From&lt;T&gt; for T</h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.from" class="method trait-impl"><a href="#method.from" class="anchor">§</a><h4 class="code-header">fn <a class="fn">from</a>(t: T) -&gt; T</h4></section></summary><div class="docblock"><p>Returns the argument unchanged.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Into%3CU%3E-for-FeatureInfo" class="impl"><a href="#impl-Into%3CU%3E-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; Into&lt;U&gt; for T<span class="where fmt-newline">where
    U: From&lt;T&gt;,</span></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.into" class="method trait-impl"><a href="#method.into" class="anchor">§</a><h4 class="code-header">fn <a class="fn">into</a>(self) -&gt; U</h4></section></summary><div class="docblock"><p>Calls <code>U::from(self)</code>.</p>
<p>That is, this conversion is whatever the implementation of
<code>[From]&lt;T&gt; for U</code> chooses to do.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryFrom%3CU%3E-for-FeatureInfo" class="impl"><a href="#impl-TryFrom%3CU%3E-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; TryFrom&lt;U&gt; for T<span class="where fmt-newline">where
    U: Into&lt;T&gt;,</span></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error-1" class="associatedtype trait-impl"><a href="#associatedtype.Error-1" class="anchor">§</a><h4 class="code-header">type <a class="associatedtype">Error</a> = Infallible</h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_from" class="method trait-impl"><a href="#method.try_from" class="anchor">§</a><h4 class="code-header">fn <a class="fn">try_from</a>(value: U) -&gt; Result&lt;T, &lt;T as TryFrom&lt;U&gt;&gt;::Error&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryInto%3CU%3E-for-FeatureInfo" class="impl"><a href="#impl-TryInto%3CU%3E-for-FeatureInfo" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; TryInto&lt;U&gt; for T<span class="where fmt-newline">where
    U: TryFrom&lt;T&gt;,</span></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error" class="associatedtype trait-impl"><a href="#associatedtype.Error" class="anchor">§</a><h4 class="code-header">type <a class="associatedtype">Error</a> = &lt;U as TryFrom&lt;T&gt;&gt;::Error</h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_into" class="method trait-impl"><a href="#method.try_into" class="anchor">§</a><h4 class="code-header">fn <a class="fn">try_into</a>(self) -&gt; Result&lt;U, &lt;U as TryFrom&lt;T&gt;&gt;::Error&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details></div></section></div></main></body></html>