// Seed: 834587617
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7  = -1 ? 1'b0 + id_9 : id_3;
  assign id_16 = -1'b0;
  id_24(
      .id_0(id_14 & 1),
      .id_1(id_6),
      .id_2(1),
      .id_3(id_13),
      .id_4(-1'b0),
      .id_5(),
      .id_6(1),
      .id_7(id_1[1]),
      .id_8(-1),
      .id_9(id_3),
      .id_10(id_7),
      .id_11(1'h0),
      .id_12((id_17) ^ 1),
      .id_13(id_3),
      .id_14(id_7),
      .id_15(1)
  );
  wire id_25, id_26;
  assign id_14 = 1;
  initial id_17 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5[1] = id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3
  );
  assign modCall_1.id_7 = 0;
  assign id_5[-1'b0] = id_1;
  assign id_4 = 1;
endmodule
