# Reversible_Logic
Analysis of ALU, Division and Multipliers
FAULT TOLERANT KMD GATES.docx

This document contains 
A detailed processing steps and description of finding ‘Minimum Test Vectors’ and estimation of ‘Fault Coverage’.

Analysis of ALU, Division and Multiplier.docx

This document contains 

A consolidated complete details of KMD Gates, its characteristics, Design of reversible ALU, Design of reversible Floating point division and Design of reversible Vedic Multiplier. It includes circuit level description, block level representation and results discussion.


Complete details of the Published document can be found at, 
Design of integrated reversible fault-tolerant arithmetic and logic unit - https://www.sciencedirect.com/science/article/pii/S0141933118305672 (https://doi.org/10.1016/j.micpro.2019.05.009)
Design of Fault-Tolerant Reversible Floating Point Division - http://ojs.midem-drustvo.si/index.php/InfMIDEM/article/view/577
Design of fault-tolerant reversible Vedic multiplier in quantum cellular automata - http://dl.nsf.ac.lk/handle/1/25003 (http://dx.doi.org/10.4038/jnsfsr.v47i4.9677)
