|SaleTerminal
CLOCK_50 => CLOCK_50.IN6
RESET_N => RESET_N.IN2
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
VGA_R[0] << VGA_Controller:VGA_Controller_inst0.VGA_R
VGA_R[1] << VGA_Controller:VGA_Controller_inst0.VGA_R
VGA_R[2] << VGA_Controller:VGA_Controller_inst0.VGA_R
VGA_R[3] << VGA_Controller:VGA_Controller_inst0.VGA_R
VGA_R[4] << VGA_Controller:VGA_Controller_inst0.VGA_R
VGA_R[5] << VGA_Controller:VGA_Controller_inst0.VGA_R
VGA_R[6] << VGA_Controller:VGA_Controller_inst0.VGA_R
VGA_R[7] << VGA_Controller:VGA_Controller_inst0.VGA_R
VGA_G[0] << VGA_Controller:VGA_Controller_inst0.VGA_G
VGA_G[1] << VGA_Controller:VGA_Controller_inst0.VGA_G
VGA_G[2] << VGA_Controller:VGA_Controller_inst0.VGA_G
VGA_G[3] << VGA_Controller:VGA_Controller_inst0.VGA_G
VGA_G[4] << VGA_Controller:VGA_Controller_inst0.VGA_G
VGA_G[5] << VGA_Controller:VGA_Controller_inst0.VGA_G
VGA_G[6] << VGA_Controller:VGA_Controller_inst0.VGA_G
VGA_G[7] << VGA_Controller:VGA_Controller_inst0.VGA_G
VGA_B[0] << VGA_Controller:VGA_Controller_inst0.VGA_B
VGA_B[1] << VGA_Controller:VGA_Controller_inst0.VGA_B
VGA_B[2] << VGA_Controller:VGA_Controller_inst0.VGA_B
VGA_B[3] << VGA_Controller:VGA_Controller_inst0.VGA_B
VGA_B[4] << VGA_Controller:VGA_Controller_inst0.VGA_B
VGA_B[5] << VGA_Controller:VGA_Controller_inst0.VGA_B
VGA_B[6] << VGA_Controller:VGA_Controller_inst0.VGA_B
VGA_B[7] << VGA_Controller:VGA_Controller_inst0.VGA_B
VGA_BLANK_N << VGA_Controller:VGA_Controller_inst0.VGA_BLANK_N
VGA_CLK << VGA_Controller:VGA_Controller_inst0.VGA_CLK
VGA_HS << VGA_Controller:VGA_Controller_inst0.VGA_HS
VGA_VS << VGA_Controller:VGA_Controller_inst0.VGA_VS
VGA_SYNC_N << VGA_Controller:VGA_Controller_inst0.VGA_SYNC_N
HEX0[0] << BarcodeController:BarcodeController_inst0.HEX0
HEX0[1] << BarcodeController:BarcodeController_inst0.HEX0
HEX0[2] << BarcodeController:BarcodeController_inst0.HEX0
HEX0[3] << BarcodeController:BarcodeController_inst0.HEX0
HEX0[4] << BarcodeController:BarcodeController_inst0.HEX0
HEX0[5] << BarcodeController:BarcodeController_inst0.HEX0
HEX0[6] << BarcodeController:BarcodeController_inst0.HEX0
HEX1[0] << BarcodeController:BarcodeController_inst0.HEX1
HEX1[1] << BarcodeController:BarcodeController_inst0.HEX1
HEX1[2] << BarcodeController:BarcodeController_inst0.HEX1
HEX1[3] << BarcodeController:BarcodeController_inst0.HEX1
HEX1[4] << BarcodeController:BarcodeController_inst0.HEX1
HEX1[5] << BarcodeController:BarcodeController_inst0.HEX1
HEX1[6] << BarcodeController:BarcodeController_inst0.HEX1
HEX2[0] << BarcodeController:BarcodeController_inst0.HEX2
HEX2[1] << BarcodeController:BarcodeController_inst0.HEX2
HEX2[2] << BarcodeController:BarcodeController_inst0.HEX2
HEX2[3] << BarcodeController:BarcodeController_inst0.HEX2
HEX2[4] << BarcodeController:BarcodeController_inst0.HEX2
HEX2[5] << BarcodeController:BarcodeController_inst0.HEX2
HEX2[6] << BarcodeController:BarcodeController_inst0.HEX2
HEX3[0] << BarcodeController:BarcodeController_inst0.HEX3
HEX3[1] << BarcodeController:BarcodeController_inst0.HEX3
HEX3[2] << BarcodeController:BarcodeController_inst0.HEX3
HEX3[3] << BarcodeController:BarcodeController_inst0.HEX3
HEX3[4] << BarcodeController:BarcodeController_inst0.HEX3
HEX3[5] << BarcodeController:BarcodeController_inst0.HEX3
HEX3[6] << BarcodeController:BarcodeController_inst0.HEX3
HEX4[0] << HoverController:HoverController_inst0.HEX4
HEX4[1] << HoverController:HoverController_inst0.HEX4
HEX4[2] << HoverController:HoverController_inst0.HEX4
HEX4[3] << HoverController:HoverController_inst0.HEX4
HEX4[4] << HoverController:HoverController_inst0.HEX4
HEX4[5] << HoverController:HoverController_inst0.HEX4
HEX4[6] << HoverController:HoverController_inst0.HEX4
HEX5[0] << HoverController:HoverController_inst0.HEX5
HEX5[1] << HoverController:HoverController_inst0.HEX5
HEX5[2] << HoverController:HoverController_inst0.HEX5
HEX5[3] << HoverController:HoverController_inst0.HEX5
HEX5[4] << HoverController:HoverController_inst0.HEX5
HEX5[5] << HoverController:HoverController_inst0.HEX5
HEX5[6] << HoverController:HoverController_inst0.HEX5
LEDR[0] << LED_Controller:LED_Controller_inst0.LEDR
LEDR[1] << LED_Controller:LED_Controller_inst0.LEDR
LEDR[2] << LED_Controller:LED_Controller_inst0.LEDR
LEDR[3] << LED_Controller:LED_Controller_inst0.LEDR
LEDR[4] << LED_Controller:LED_Controller_inst0.LEDR
LEDR[5] << LED_Controller:LED_Controller_inst0.LEDR
LEDR[6] << LED_Controller:LED_Controller_inst0.LEDR
LEDR[7] << LED_Controller:LED_Controller_inst0.LEDR
LEDR[8] << LED_Controller:LED_Controller_inst0.LEDR
LEDR[9] << LED_Controller:LED_Controller_inst0.LEDR


|SaleTerminal|ButtonController:ButtonController_inst0
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
CLOCK_50 => CLOCK_50.IN15
CMD_En[0] <= ButtonLevelPulseConverter:ButtonLevelPulseConverter_CMD0.ButtonPulseOut
CMD_En[1] <= ButtonLevelPulseConverter:ButtonLevelPulseConverter_CMD1.ButtonPulseOut
CMD_En[2] <= ButtonLevelPulseConverter:ButtonLevelPulseConverter_CMD2.ButtonPulseOut
CMD_En[3] <= ButtonLevelPulseConverter:ButtonLevelPulseConverter_CMD3.ButtonPulseOut
KEY_En[0] <= ButtonLevelPulseConverter:ButtonLevelPulseConverter_KEY0.ButtonPulseOut
KEY_En[1] <= ButtonLevelPulseConverter:ButtonLevelPulseConverter_KEY1.ButtonPulseOut
KEY_En[2] <= ButtonLevelPulseConverter:ButtonLevelPulseConverter_KEY2.ButtonPulseOut
KEY_En[3] <= ButtonLevelPulseConverter:ButtonLevelPulseConverter_KEY3.ButtonPulseOut
CMD_Reg[0] <= CMD_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
CMD_Reg[1] <= CMD_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
CMD_Reg[2] <= CMD_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
CMD_Reg[3] <= CMD_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
KEY_Reg[0] <= KEY_Reg[0].DB_MAX_OUTPUT_PORT_TYPE
KEY_Reg[1] <= KEY_Reg[1].DB_MAX_OUTPUT_PORT_TYPE
KEY_Reg[2] <= KEY_Reg[2].DB_MAX_OUTPUT_PORT_TYPE
KEY_Reg[3] <= KEY_Reg[3].DB_MAX_OUTPUT_PORT_TYPE
CleanSWOut[0] <= CleanSWOut[0].DB_MAX_OUTPUT_PORT_TYPE
CleanSWOut[1] <= SwitchDebouncer:SwitchDebouncer_SW1.CleanSWOut
CleanSWOut[2] <= SwitchDebouncer:SwitchDebouncer_SW2.CleanSWOut
CleanButtonOut[0] <= CleanButtonOut[0].DB_MAX_OUTPUT_PORT_TYPE
CleanButtonOut[1] <= CleanButtonOut[1].DB_MAX_OUTPUT_PORT_TYPE
CleanButtonOut[2] <= CleanButtonOut[2].DB_MAX_OUTPUT_PORT_TYPE
CleanButtonOut[3] <= CleanButtonOut[3].DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonDebouncer:ButtonDebouncer_Key0
CLK => CleanButtonOut~reg0.CLK
CLK => Counter[0].CLK
CLK => Counter[1].CLK
CLK => PB_sync_1.CLK
CLK => PB_sync_0.CLK
NoisyButtonIn => PB_sync_0.DATAIN
CleanButtonOut <= CleanButtonOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonDebouncer:ButtonDebouncer_Key1
CLK => CleanButtonOut~reg0.CLK
CLK => Counter[0].CLK
CLK => Counter[1].CLK
CLK => PB_sync_1.CLK
CLK => PB_sync_0.CLK
NoisyButtonIn => PB_sync_0.DATAIN
CleanButtonOut <= CleanButtonOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonDebouncer:ButtonDebouncer_Key2
CLK => CleanButtonOut~reg0.CLK
CLK => Counter[0].CLK
CLK => Counter[1].CLK
CLK => PB_sync_1.CLK
CLK => PB_sync_0.CLK
NoisyButtonIn => PB_sync_0.DATAIN
CleanButtonOut <= CleanButtonOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonDebouncer:ButtonDebouncer_Key3
CLK => CleanButtonOut~reg0.CLK
CLK => Counter[0].CLK
CLK => Counter[1].CLK
CLK => PB_sync_1.CLK
CLK => PB_sync_0.CLK
NoisyButtonIn => PB_sync_0.DATAIN
CleanButtonOut <= CleanButtonOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|SwitchDebouncer:SwitchDebouncer_SW0
CLK => CleanSWOut~reg0.CLK
CLK => Counter[0].CLK
CLK => Counter[1].CLK
CLK => PB_sync_1.CLK
CLK => PB_sync_0.CLK
NoisySWIn => PB_sync_0.DATAIN
CleanSWOut <= CleanSWOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|SwitchDebouncer:SwitchDebouncer_SW1
CLK => CleanSWOut~reg0.CLK
CLK => Counter[0].CLK
CLK => Counter[1].CLK
CLK => PB_sync_1.CLK
CLK => PB_sync_0.CLK
NoisySWIn => PB_sync_0.DATAIN
CleanSWOut <= CleanSWOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|SwitchDebouncer:SwitchDebouncer_SW2
CLK => CleanSWOut~reg0.CLK
CLK => Counter[0].CLK
CLK => Counter[1].CLK
CLK => PB_sync_1.CLK
CLK => PB_sync_0.CLK
NoisySWIn => PB_sync_0.DATAIN
CleanSWOut <= CleanSWOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonManager:ButtonManager_inst0
SW0 => KEY_Reg.OUTPUTSELECT
SW0 => KEY_Reg.OUTPUTSELECT
SW0 => KEY_Reg.OUTPUTSELECT
SW0 => KEY_Reg.OUTPUTSELECT
SW0 => CMD_Reg.OUTPUTSELECT
SW0 => CMD_Reg.OUTPUTSELECT
SW0 => CMD_Reg.OUTPUTSELECT
SW0 => CMD_Reg.OUTPUTSELECT
KEY[0] => KEY_Reg.DATAA
KEY[0] => CMD_Reg.DATAB
KEY[1] => KEY_Reg.DATAA
KEY[1] => CMD_Reg.DATAB
KEY[2] => KEY_Reg.DATAA
KEY[2] => CMD_Reg.DATAB
KEY[3] => KEY_Reg.DATAA
KEY[3] => CMD_Reg.DATAB
CMD_Reg[0] <= CMD_Reg.DB_MAX_OUTPUT_PORT_TYPE
CMD_Reg[1] <= CMD_Reg.DB_MAX_OUTPUT_PORT_TYPE
CMD_Reg[2] <= CMD_Reg.DB_MAX_OUTPUT_PORT_TYPE
CMD_Reg[3] <= CMD_Reg.DB_MAX_OUTPUT_PORT_TYPE
KEY_Reg[0] <= KEY_Reg.DB_MAX_OUTPUT_PORT_TYPE
KEY_Reg[1] <= KEY_Reg.DB_MAX_OUTPUT_PORT_TYPE
KEY_Reg[2] <= KEY_Reg.DB_MAX_OUTPUT_PORT_TYPE
KEY_Reg[3] <= KEY_Reg.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonLevelPulseConverter:ButtonLevelPulseConverter_KEY0
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonLevelPulseConverter:ButtonLevelPulseConverter_KEY1
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonLevelPulseConverter:ButtonLevelPulseConverter_KEY2
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonLevelPulseConverter:ButtonLevelPulseConverter_KEY3
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonLevelPulseConverter:ButtonLevelPulseConverter_CMD0
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonLevelPulseConverter:ButtonLevelPulseConverter_CMD1
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonLevelPulseConverter:ButtonLevelPulseConverter_CMD2
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|ButtonController:ButtonController_inst0|ButtonLevelPulseConverter:ButtonLevelPulseConverter_CMD3
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0
CLOCK_50 => CLOCK_50.IN1
RESET_N => RESET_N.IN1
HighlightedProductList[0] => HighlightedProductList[0].IN1
HighlightedProductList[1] => HighlightedProductList[1].IN1
HighlightedProductList[2] => HighlightedProductList[2].IN1
HighlightedProductList[3] => HighlightedProductList[3].IN1
HighlightedProductList[4] => HighlightedProductList[4].IN1
HighlightedProductList[5] => HighlightedProductList[5].IN1
HighlightedProductList[6] => HighlightedProductList[6].IN1
HighlightedProductList[7] => HighlightedProductList[7].IN1
HighlightedProductList[8] => HighlightedProductList[8].IN1
HighlightedProductList[9] => HighlightedProductList[9].IN1
HighlightedProductList[10] => HighlightedProductList[10].IN1
HighlightedProductList[11] => HighlightedProductList[11].IN1
SW2 => SW2.IN1
BasketProductNum[0] => BasketProductNum[0].IN1
BasketProductNum[1] => BasketProductNum[1].IN1
BasketProductNum[2] => BasketProductNum[2].IN1
BasketProductNum[3] => BasketProductNum[3].IN1
BasketProductIDList[0] => BasketProductIDList[0].IN1
BasketProductIDList[1] => BasketProductIDList[1].IN1
BasketProductIDList[2] => BasketProductIDList[2].IN1
BasketProductIDList[3] => BasketProductIDList[3].IN1
BasketProductIDList[4] => BasketProductIDList[4].IN1
BasketProductIDList[5] => BasketProductIDList[5].IN1
BasketProductIDList[6] => BasketProductIDList[6].IN1
BasketProductIDList[7] => BasketProductIDList[7].IN1
BasketProductIDList[8] => BasketProductIDList[8].IN1
BasketProductIDList[9] => BasketProductIDList[9].IN1
BasketProductIDList[10] => BasketProductIDList[10].IN1
BasketProductIDList[11] => BasketProductIDList[11].IN1
BasketProductIDList[12] => BasketProductIDList[12].IN1
BasketProductIDList[13] => BasketProductIDList[13].IN1
BasketProductIDList[14] => BasketProductIDList[14].IN1
BasketProductIDList[15] => BasketProductIDList[15].IN1
BasketProductIDList[16] => BasketProductIDList[16].IN1
BasketProductIDList[17] => BasketProductIDList[17].IN1
BasketProductIDList[18] => BasketProductIDList[18].IN1
BasketProductIDList[19] => BasketProductIDList[19].IN1
BasketProductIDList[20] => BasketProductIDList[20].IN1
BasketProductIDList[21] => BasketProductIDList[21].IN1
BasketProductIDList[22] => BasketProductIDList[22].IN1
BasketProductIDList[23] => BasketProductIDList[23].IN1
BasketProductIDList[24] => BasketProductIDList[24].IN1
BasketProductIDList[25] => BasketProductIDList[25].IN1
BasketProductIDList[26] => BasketProductIDList[26].IN1
BasketProductIDList[27] => BasketProductIDList[27].IN1
BasketProductIDList[28] => BasketProductIDList[28].IN1
BasketProductIDList[29] => BasketProductIDList[29].IN1
BasketProductIDList[30] => BasketProductIDList[30].IN1
BasketProductIDList[31] => BasketProductIDList[31].IN1
BasketProductIDList[32] => BasketProductIDList[32].IN1
BasketProductIDList[33] => BasketProductIDList[33].IN1
BasketProductIDList[34] => BasketProductIDList[34].IN1
BasketProductIDList[35] => BasketProductIDList[35].IN1
BasketProductIDList[36] => BasketProductIDList[36].IN1
BasketProductIDList[37] => BasketProductIDList[37].IN1
BasketProductIDList[38] => BasketProductIDList[38].IN1
BasketProductIDList[39] => BasketProductIDList[39].IN1
BasketProductIDList[40] => BasketProductIDList[40].IN1
BasketProductIDList[41] => BasketProductIDList[41].IN1
BasketProductIDList[42] => BasketProductIDList[42].IN1
BasketProductIDList[43] => BasketProductIDList[43].IN1
BasketProductIDList[44] => BasketProductIDList[44].IN1
BasketProductIDList[45] => BasketProductIDList[45].IN1
BasketProductIDList[46] => BasketProductIDList[46].IN1
BasketProductIDList[47] => BasketProductIDList[47].IN1
numbers[0] => numbers[0].IN1
numbers[1] => numbers[1].IN1
numbers[2] => numbers[2].IN1
numbers[3] => numbers[3].IN1
numbers[4] => numbers[4].IN1
numbers[5] => numbers[5].IN1
numbers[6] => numbers[6].IN1
numbers[7] => numbers[7].IN1
numbers[8] => numbers[8].IN1
numbers[9] => numbers[9].IN1
numbers[10] => numbers[10].IN1
numbers[11] => numbers[11].IN1
numbers[12] => numbers[12].IN1
numbers[13] => numbers[13].IN1
numbers[14] => numbers[14].IN1
numbers[15] => numbers[15].IN1
numbers[16] => numbers[16].IN1
numbers[17] => numbers[17].IN1
numbers[18] => numbers[18].IN1
numbers[19] => numbers[19].IN1
numbers[20] => numbers[20].IN1
numbers[21] => numbers[21].IN1
numbers[22] => numbers[22].IN1
numbers[23] => numbers[23].IN1
numbers[24] => numbers[24].IN1
numbers[25] => numbers[25].IN1
numbers[26] => numbers[26].IN1
numbers[27] => numbers[27].IN1
numbers[28] => numbers[28].IN1
numbers[29] => numbers[29].IN1
numbers[30] => numbers[30].IN1
numbers[31] => numbers[31].IN1
numbers[32] => numbers[32].IN1
numbers[33] => numbers[33].IN1
numbers[34] => numbers[34].IN1
numbers[35] => numbers[35].IN1
numbers[36] => numbers[36].IN1
numbers[37] => numbers[37].IN1
numbers[38] => numbers[38].IN1
numbers[39] => numbers[39].IN1
numbers[40] => numbers[40].IN1
numbers[41] => numbers[41].IN1
numbers[42] => numbers[42].IN1
numbers[43] => numbers[43].IN1
numbers[44] => numbers[44].IN1
numbers[45] => numbers[45].IN1
numbers[46] => numbers[46].IN1
numbers[47] => numbers[47].IN1
numbers[48] => numbers[48].IN1
numbers[49] => numbers[49].IN1
numbers[50] => numbers[50].IN1
numbers[51] => numbers[51].IN1
numbers[52] => numbers[52].IN1
numbers[53] => numbers[53].IN1
numbers[54] => numbers[54].IN1
numbers[55] => numbers[55].IN1
numbers[56] => numbers[56].IN1
numbers[57] => numbers[57].IN1
numbers[58] => numbers[58].IN1
numbers[59] => numbers[59].IN1
numbers[60] => numbers[60].IN1
numbers[61] => numbers[61].IN1
numbers[62] => numbers[62].IN1
numbers[63] => numbers[63].IN1
numbers[64] => numbers[64].IN1
numbers[65] => numbers[65].IN1
numbers[66] => numbers[66].IN1
numbers[67] => numbers[67].IN1
numbers[68] => numbers[68].IN1
numbers[69] => numbers[69].IN1
numbers[70] => numbers[70].IN1
numbers[71] => numbers[71].IN1
numbers[72] => numbers[72].IN1
numbers[73] => numbers[73].IN1
numbers[74] => numbers[74].IN1
numbers[75] => numbers[75].IN1
numbers[76] => numbers[76].IN1
numbers[77] => numbers[77].IN1
numbers[78] => numbers[78].IN1
numbers[79] => numbers[79].IN1
numbers[80] => numbers[80].IN1
numbers[81] => numbers[81].IN1
numbers[82] => numbers[82].IN1
numbers[83] => numbers[83].IN1
numbers[84] => numbers[84].IN1
numbers[85] => numbers[85].IN1
numbers[86] => numbers[86].IN1
numbers[87] => numbers[87].IN1
numbers[88] => numbers[88].IN1
numbers[89] => numbers[89].IN1
numbers[90] => numbers[90].IN1
numbers[91] => numbers[91].IN1
numbers[92] => numbers[92].IN1
numbers[93] => numbers[93].IN1
numbers[94] => numbers[94].IN1
numbers[95] => numbers[95].IN1
numbers[96] => numbers[96].IN1
numbers[97] => numbers[97].IN1
numbers[98] => numbers[98].IN1
numbers[99] => numbers[99].IN1
numbers[100] => numbers[100].IN1
numbers[101] => numbers[101].IN1
numbers[102] => numbers[102].IN1
numbers[103] => numbers[103].IN1
numbers[104] => numbers[104].IN1
numbers[105] => numbers[105].IN1
numbers[106] => numbers[106].IN1
numbers[107] => numbers[107].IN1
numbers[108] => numbers[108].IN1
numbers[109] => numbers[109].IN1
numbers[110] => numbers[110].IN1
numbers[111] => numbers[111].IN1
numbers[112] => numbers[112].IN1
numbers[113] => numbers[113].IN1
numbers[114] => numbers[114].IN1
numbers[115] => numbers[115].IN1
numbers[116] => numbers[116].IN1
numbers[117] => numbers[117].IN1
numbers[118] => numbers[118].IN1
numbers[119] => numbers[119].IN1
numbers[120] => numbers[120].IN1
numbers[121] => numbers[121].IN1
numbers[122] => numbers[122].IN1
numbers[123] => numbers[123].IN1
numbers[124] => numbers[124].IN1
numbers[125] => numbers[125].IN1
numbers[126] => numbers[126].IN1
numbers[127] => numbers[127].IN1
numbers[128] => numbers[128].IN1
numbers[129] => numbers[129].IN1
numbers[130] => numbers[130].IN1
numbers[131] => numbers[131].IN1
numbers[132] => numbers[132].IN1
numbers[133] => numbers[133].IN1
numbers[134] => numbers[134].IN1
numbers[135] => numbers[135].IN1
numbers[136] => numbers[136].IN1
numbers[137] => numbers[137].IN1
numbers[138] => numbers[138].IN1
numbers[139] => numbers[139].IN1
numbers[140] => numbers[140].IN1
numbers[141] => numbers[141].IN1
numbers[142] => numbers[142].IN1
numbers[143] => numbers[143].IN1
numbers[144] => numbers[144].IN1
numbers[145] => numbers[145].IN1
numbers[146] => numbers[146].IN1
numbers[147] => numbers[147].IN1
numbers[148] => numbers[148].IN1
numbers[149] => numbers[149].IN1
numbers[150] => numbers[150].IN1
numbers[151] => numbers[151].IN1
numbers[152] => numbers[152].IN1
numbers[153] => numbers[153].IN1
numbers[154] => numbers[154].IN1
numbers[155] => numbers[155].IN1
numbers[156] => numbers[156].IN1
numbers[157] => numbers[157].IN1
numbers[158] => numbers[158].IN1
numbers[159] => numbers[159].IN1
numbers[160] => numbers[160].IN1
numbers[161] => numbers[161].IN1
numbers[162] => numbers[162].IN1
numbers[163] => numbers[163].IN1
numbers[164] => numbers[164].IN1
numbers[165] => numbers[165].IN1
numbers[166] => numbers[166].IN1
numbers[167] => numbers[167].IN1
numbers[168] => numbers[168].IN1
numbers[169] => numbers[169].IN1
numbers[170] => numbers[170].IN1
numbers[171] => numbers[171].IN1
numbers[172] => numbers[172].IN1
numbers[173] => numbers[173].IN1
numbers[174] => numbers[174].IN1
numbers[175] => numbers[175].IN1
numbers[176] => numbers[176].IN1
numbers[177] => numbers[177].IN1
numbers[178] => numbers[178].IN1
numbers[179] => numbers[179].IN1
numbers[180] => numbers[180].IN1
numbers[181] => numbers[181].IN1
numbers[182] => numbers[182].IN1
numbers[183] => numbers[183].IN1
numbers[184] => numbers[184].IN1
numbers[185] => numbers[185].IN1
numbers[186] => numbers[186].IN1
numbers[187] => numbers[187].IN1
numbers[188] => numbers[188].IN1
numbers[189] => numbers[189].IN1
numbers[190] => numbers[190].IN1
numbers[191] => numbers[191].IN1
numbers[192] => numbers[192].IN1
numbers[193] => numbers[193].IN1
numbers[194] => numbers[194].IN1
numbers[195] => numbers[195].IN1
numbers[196] => numbers[196].IN1
numbers[197] => numbers[197].IN1
numbers[198] => numbers[198].IN1
numbers[199] => numbers[199].IN1
numbers[200] => numbers[200].IN1
numbers[201] => numbers[201].IN1
numbers[202] => numbers[202].IN1
numbers[203] => numbers[203].IN1
numbers[204] => numbers[204].IN1
numbers[205] => numbers[205].IN1
numbers[206] => numbers[206].IN1
numbers[207] => numbers[207].IN1
numbers[208] => numbers[208].IN1
numbers[209] => numbers[209].IN1
numbers[210] => numbers[210].IN1
numbers[211] => numbers[211].IN1
numbers[212] => numbers[212].IN1
numbers[213] => numbers[213].IN1
numbers[214] => numbers[214].IN1
numbers[215] => numbers[215].IN1
numbers[216] => numbers[216].IN1
numbers[217] => numbers[217].IN1
numbers[218] => numbers[218].IN1
numbers[219] => numbers[219].IN1
numbers[220] => numbers[220].IN1
numbers[221] => numbers[221].IN1
numbers[222] => numbers[222].IN1
numbers[223] => numbers[223].IN1
numbers[224] => numbers[224].IN1
numbers[225] => numbers[225].IN1
numbers[226] => numbers[226].IN1
numbers[227] => numbers[227].IN1
numbers[228] => numbers[228].IN1
numbers[229] => numbers[229].IN1
numbers[230] => numbers[230].IN1
numbers[231] => numbers[231].IN1
numbers[232] => numbers[232].IN1
numbers[233] => numbers[233].IN1
numbers[234] => numbers[234].IN1
numbers[235] => numbers[235].IN1
numbers[236] => numbers[236].IN1
numbers[237] => numbers[237].IN1
numbers[238] => numbers[238].IN1
numbers[239] => numbers[239].IN1
total_price[0] => total_price[0].IN1
total_price[1] => total_price[1].IN1
total_price[2] => total_price[2].IN1
total_price[3] => total_price[3].IN1
total_price[4] => total_price[4].IN1
total_price[5] => total_price[5].IN1
total_price[6] => total_price[6].IN1
total_price[7] => total_price[7].IN1
total_price[8] => total_price[8].IN1
total_price[9] => total_price[9].IN1
total_price[10] => total_price[10].IN1
total_price[11] => total_price[11].IN1
total_price[12] => total_price[12].IN1
total_price[13] => total_price[13].IN1
total_price[14] => total_price[14].IN1
total_price[15] => total_price[15].IN1
total_price[16] => total_price[16].IN1
total_price[17] => total_price[17].IN1
total_price[18] => total_price[18].IN1
total_price[19] => total_price[19].IN1
VGA_R[0] <= PixelController:PixelController_inst0.PixBus
VGA_R[1] <= PixelController:PixelController_inst0.PixBus
VGA_R[2] <= PixelController:PixelController_inst0.PixBus
VGA_R[3] <= PixelController:PixelController_inst0.PixBus
VGA_R[4] <= PixelController:PixelController_inst0.PixBus
VGA_R[5] <= PixelController:PixelController_inst0.PixBus
VGA_R[6] <= PixelController:PixelController_inst0.PixBus
VGA_R[7] <= PixelController:PixelController_inst0.PixBus
VGA_G[0] <= PixelController:PixelController_inst0.PixBus
VGA_G[1] <= PixelController:PixelController_inst0.PixBus
VGA_G[2] <= PixelController:PixelController_inst0.PixBus
VGA_G[3] <= PixelController:PixelController_inst0.PixBus
VGA_G[4] <= PixelController:PixelController_inst0.PixBus
VGA_G[5] <= PixelController:PixelController_inst0.PixBus
VGA_G[6] <= PixelController:PixelController_inst0.PixBus
VGA_G[7] <= PixelController:PixelController_inst0.PixBus
VGA_B[0] <= PixelController:PixelController_inst0.PixBus
VGA_B[1] <= PixelController:PixelController_inst0.PixBus
VGA_B[2] <= PixelController:PixelController_inst0.PixBus
VGA_B[3] <= PixelController:PixelController_inst0.PixBus
VGA_B[4] <= PixelController:PixelController_inst0.PixBus
VGA_B[5] <= PixelController:PixelController_inst0.PixBus
VGA_B[6] <= PixelController:PixelController_inst0.PixBus
VGA_B[7] <= PixelController:PixelController_inst0.PixBus
VGA_CLK <= VGA_CLK_W.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= HVSync_Generator:HVSync_Generator_inst0.VGA_HS
VGA_VS <= HVSync_Generator:HVSync_Generator_inst0.VGA_VS
VGA_BLANK_N <= HVSync_Generator:HVSync_Generator_inst0.VGA_BLANK_N
VGA_SYNC_N <= <GND>


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|VGA_PLL:VGA_PLL_inst0
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= VGA_PLL_0002:vga_pll_inst.outclk_0
locked <= VGA_PLL_0002:vga_pll_inst.locked


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|VGA_PLL:VGA_PLL_inst0|VGA_PLL_0002:vga_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|VGA_PLL:VGA_PLL_inst0|VGA_PLL_0002:vga_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|HVSync_Generator:HVSync_Generator_inst0
VGA_CLK => CounterY[0]~reg0.CLK
VGA_CLK => CounterY[1]~reg0.CLK
VGA_CLK => CounterY[2]~reg0.CLK
VGA_CLK => CounterY[3]~reg0.CLK
VGA_CLK => CounterY[4]~reg0.CLK
VGA_CLK => CounterY[5]~reg0.CLK
VGA_CLK => CounterY[6]~reg0.CLK
VGA_CLK => CounterY[7]~reg0.CLK
VGA_CLK => CounterY[8]~reg0.CLK
VGA_CLK => CounterY[9]~reg0.CLK
VGA_CLK => CounterX[0]~reg0.CLK
VGA_CLK => CounterX[1]~reg0.CLK
VGA_CLK => CounterX[2]~reg0.CLK
VGA_CLK => CounterX[3]~reg0.CLK
VGA_CLK => CounterX[4]~reg0.CLK
VGA_CLK => CounterX[5]~reg0.CLK
VGA_CLK => CounterX[6]~reg0.CLK
VGA_CLK => CounterX[7]~reg0.CLK
VGA_CLK => CounterX[8]~reg0.CLK
VGA_CLK => CounterX[9]~reg0.CLK
VGA_CLK => CounterX[10]~reg0.CLK
RST_N => always0.IN1
RST_N => always0.IN1
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= VGA_BLANK_N.DB_MAX_OUTPUT_PORT_TYPE
CounterX[0] <= CounterX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[1] <= CounterX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[2] <= CounterX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[3] <= CounterX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[4] <= CounterX[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[5] <= CounterX[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[6] <= CounterX[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[7] <= CounterX[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[8] <= CounterX[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[9] <= CounterX[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterX[10] <= CounterX[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[0] <= CounterY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[1] <= CounterY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[2] <= CounterY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[3] <= CounterY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[4] <= CounterY[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[5] <= CounterY[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[6] <= CounterY[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[7] <= CounterY[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[8] <= CounterY[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CounterY[9] <= CounterY[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0
CounterX[0] => CounterX[0].IN2
CounterX[1] => CounterX[1].IN2
CounterX[2] => CounterX[2].IN2
CounterX[3] => CounterX[3].IN2
CounterX[4] => CounterX[4].IN2
CounterX[5] => CounterX[5].IN2
CounterX[6] => CounterX[6].IN2
CounterX[7] => CounterX[7].IN2
CounterX[8] => CounterX[8].IN2
CounterX[9] => CounterX[9].IN2
CounterX[10] => CounterX[10].IN2
CounterY[0] => CounterY[0].IN2
CounterY[1] => CounterY[1].IN2
CounterY[2] => CounterY[2].IN2
CounterY[3] => CounterY[3].IN2
CounterY[4] => CounterY[4].IN2
CounterY[5] => CounterY[5].IN2
CounterY[6] => CounterY[6].IN2
CounterY[7] => CounterY[7].IN2
CounterY[8] => CounterY[8].IN2
CounterY[9] => CounterY[9].IN2
HighlightedProductList[0] => HighlightedProductList[0].IN1
HighlightedProductList[1] => HighlightedProductList[1].IN1
HighlightedProductList[2] => HighlightedProductList[2].IN1
HighlightedProductList[3] => HighlightedProductList[3].IN1
HighlightedProductList[4] => HighlightedProductList[4].IN1
HighlightedProductList[5] => HighlightedProductList[5].IN1
HighlightedProductList[6] => HighlightedProductList[6].IN1
HighlightedProductList[7] => HighlightedProductList[7].IN1
HighlightedProductList[8] => HighlightedProductList[8].IN1
HighlightedProductList[9] => HighlightedProductList[9].IN1
HighlightedProductList[10] => HighlightedProductList[10].IN1
HighlightedProductList[11] => HighlightedProductList[11].IN1
CLOCK => CLOCK.IN2
SW2 => SW2.IN1
BasketProductNum[0] => BasketProductNum[0].IN1
BasketProductNum[1] => BasketProductNum[1].IN1
BasketProductNum[2] => BasketProductNum[2].IN1
BasketProductNum[3] => BasketProductNum[3].IN1
BasketProductIDList[0] => BasketProductIDList[0].IN1
BasketProductIDList[1] => BasketProductIDList[1].IN1
BasketProductIDList[2] => BasketProductIDList[2].IN1
BasketProductIDList[3] => BasketProductIDList[3].IN1
BasketProductIDList[4] => BasketProductIDList[4].IN1
BasketProductIDList[5] => BasketProductIDList[5].IN1
BasketProductIDList[6] => BasketProductIDList[6].IN1
BasketProductIDList[7] => BasketProductIDList[7].IN1
BasketProductIDList[8] => BasketProductIDList[8].IN1
BasketProductIDList[9] => BasketProductIDList[9].IN1
BasketProductIDList[10] => BasketProductIDList[10].IN1
BasketProductIDList[11] => BasketProductIDList[11].IN1
BasketProductIDList[12] => BasketProductIDList[12].IN1
BasketProductIDList[13] => BasketProductIDList[13].IN1
BasketProductIDList[14] => BasketProductIDList[14].IN1
BasketProductIDList[15] => BasketProductIDList[15].IN1
BasketProductIDList[16] => BasketProductIDList[16].IN1
BasketProductIDList[17] => BasketProductIDList[17].IN1
BasketProductIDList[18] => BasketProductIDList[18].IN1
BasketProductIDList[19] => BasketProductIDList[19].IN1
BasketProductIDList[20] => BasketProductIDList[20].IN1
BasketProductIDList[21] => BasketProductIDList[21].IN1
BasketProductIDList[22] => BasketProductIDList[22].IN1
BasketProductIDList[23] => BasketProductIDList[23].IN1
BasketProductIDList[24] => BasketProductIDList[24].IN1
BasketProductIDList[25] => BasketProductIDList[25].IN1
BasketProductIDList[26] => BasketProductIDList[26].IN1
BasketProductIDList[27] => BasketProductIDList[27].IN1
BasketProductIDList[28] => BasketProductIDList[28].IN1
BasketProductIDList[29] => BasketProductIDList[29].IN1
BasketProductIDList[30] => BasketProductIDList[30].IN1
BasketProductIDList[31] => BasketProductIDList[31].IN1
BasketProductIDList[32] => BasketProductIDList[32].IN1
BasketProductIDList[33] => BasketProductIDList[33].IN1
BasketProductIDList[34] => BasketProductIDList[34].IN1
BasketProductIDList[35] => BasketProductIDList[35].IN1
BasketProductIDList[36] => BasketProductIDList[36].IN1
BasketProductIDList[37] => BasketProductIDList[37].IN1
BasketProductIDList[38] => BasketProductIDList[38].IN1
BasketProductIDList[39] => BasketProductIDList[39].IN1
BasketProductIDList[40] => BasketProductIDList[40].IN1
BasketProductIDList[41] => BasketProductIDList[41].IN1
BasketProductIDList[42] => BasketProductIDList[42].IN1
BasketProductIDList[43] => BasketProductIDList[43].IN1
BasketProductIDList[44] => BasketProductIDList[44].IN1
BasketProductIDList[45] => BasketProductIDList[45].IN1
BasketProductIDList[46] => BasketProductIDList[46].IN1
BasketProductIDList[47] => BasketProductIDList[47].IN1
numbers[0] => numbers[0].IN1
numbers[1] => numbers[1].IN1
numbers[2] => numbers[2].IN1
numbers[3] => numbers[3].IN1
numbers[4] => numbers[4].IN1
numbers[5] => numbers[5].IN1
numbers[6] => numbers[6].IN1
numbers[7] => numbers[7].IN1
numbers[8] => numbers[8].IN1
numbers[9] => numbers[9].IN1
numbers[10] => numbers[10].IN1
numbers[11] => numbers[11].IN1
numbers[12] => numbers[12].IN1
numbers[13] => numbers[13].IN1
numbers[14] => numbers[14].IN1
numbers[15] => numbers[15].IN1
numbers[16] => numbers[16].IN1
numbers[17] => numbers[17].IN1
numbers[18] => numbers[18].IN1
numbers[19] => numbers[19].IN1
numbers[20] => numbers[20].IN1
numbers[21] => numbers[21].IN1
numbers[22] => numbers[22].IN1
numbers[23] => numbers[23].IN1
numbers[24] => numbers[24].IN1
numbers[25] => numbers[25].IN1
numbers[26] => numbers[26].IN1
numbers[27] => numbers[27].IN1
numbers[28] => numbers[28].IN1
numbers[29] => numbers[29].IN1
numbers[30] => numbers[30].IN1
numbers[31] => numbers[31].IN1
numbers[32] => numbers[32].IN1
numbers[33] => numbers[33].IN1
numbers[34] => numbers[34].IN1
numbers[35] => numbers[35].IN1
numbers[36] => numbers[36].IN1
numbers[37] => numbers[37].IN1
numbers[38] => numbers[38].IN1
numbers[39] => numbers[39].IN1
numbers[40] => numbers[40].IN1
numbers[41] => numbers[41].IN1
numbers[42] => numbers[42].IN1
numbers[43] => numbers[43].IN1
numbers[44] => numbers[44].IN1
numbers[45] => numbers[45].IN1
numbers[46] => numbers[46].IN1
numbers[47] => numbers[47].IN1
numbers[48] => numbers[48].IN1
numbers[49] => numbers[49].IN1
numbers[50] => numbers[50].IN1
numbers[51] => numbers[51].IN1
numbers[52] => numbers[52].IN1
numbers[53] => numbers[53].IN1
numbers[54] => numbers[54].IN1
numbers[55] => numbers[55].IN1
numbers[56] => numbers[56].IN1
numbers[57] => numbers[57].IN1
numbers[58] => numbers[58].IN1
numbers[59] => numbers[59].IN1
numbers[60] => numbers[60].IN1
numbers[61] => numbers[61].IN1
numbers[62] => numbers[62].IN1
numbers[63] => numbers[63].IN1
numbers[64] => numbers[64].IN1
numbers[65] => numbers[65].IN1
numbers[66] => numbers[66].IN1
numbers[67] => numbers[67].IN1
numbers[68] => numbers[68].IN1
numbers[69] => numbers[69].IN1
numbers[70] => numbers[70].IN1
numbers[71] => numbers[71].IN1
numbers[72] => numbers[72].IN1
numbers[73] => numbers[73].IN1
numbers[74] => numbers[74].IN1
numbers[75] => numbers[75].IN1
numbers[76] => numbers[76].IN1
numbers[77] => numbers[77].IN1
numbers[78] => numbers[78].IN1
numbers[79] => numbers[79].IN1
numbers[80] => numbers[80].IN1
numbers[81] => numbers[81].IN1
numbers[82] => numbers[82].IN1
numbers[83] => numbers[83].IN1
numbers[84] => numbers[84].IN1
numbers[85] => numbers[85].IN1
numbers[86] => numbers[86].IN1
numbers[87] => numbers[87].IN1
numbers[88] => numbers[88].IN1
numbers[89] => numbers[89].IN1
numbers[90] => numbers[90].IN1
numbers[91] => numbers[91].IN1
numbers[92] => numbers[92].IN1
numbers[93] => numbers[93].IN1
numbers[94] => numbers[94].IN1
numbers[95] => numbers[95].IN1
numbers[96] => numbers[96].IN1
numbers[97] => numbers[97].IN1
numbers[98] => numbers[98].IN1
numbers[99] => numbers[99].IN1
numbers[100] => numbers[100].IN1
numbers[101] => numbers[101].IN1
numbers[102] => numbers[102].IN1
numbers[103] => numbers[103].IN1
numbers[104] => numbers[104].IN1
numbers[105] => numbers[105].IN1
numbers[106] => numbers[106].IN1
numbers[107] => numbers[107].IN1
numbers[108] => numbers[108].IN1
numbers[109] => numbers[109].IN1
numbers[110] => numbers[110].IN1
numbers[111] => numbers[111].IN1
numbers[112] => numbers[112].IN1
numbers[113] => numbers[113].IN1
numbers[114] => numbers[114].IN1
numbers[115] => numbers[115].IN1
numbers[116] => numbers[116].IN1
numbers[117] => numbers[117].IN1
numbers[118] => numbers[118].IN1
numbers[119] => numbers[119].IN1
numbers[120] => numbers[120].IN1
numbers[121] => numbers[121].IN1
numbers[122] => numbers[122].IN1
numbers[123] => numbers[123].IN1
numbers[124] => numbers[124].IN1
numbers[125] => numbers[125].IN1
numbers[126] => numbers[126].IN1
numbers[127] => numbers[127].IN1
numbers[128] => numbers[128].IN1
numbers[129] => numbers[129].IN1
numbers[130] => numbers[130].IN1
numbers[131] => numbers[131].IN1
numbers[132] => numbers[132].IN1
numbers[133] => numbers[133].IN1
numbers[134] => numbers[134].IN1
numbers[135] => numbers[135].IN1
numbers[136] => numbers[136].IN1
numbers[137] => numbers[137].IN1
numbers[138] => numbers[138].IN1
numbers[139] => numbers[139].IN1
numbers[140] => numbers[140].IN1
numbers[141] => numbers[141].IN1
numbers[142] => numbers[142].IN1
numbers[143] => numbers[143].IN1
numbers[144] => numbers[144].IN1
numbers[145] => numbers[145].IN1
numbers[146] => numbers[146].IN1
numbers[147] => numbers[147].IN1
numbers[148] => numbers[148].IN1
numbers[149] => numbers[149].IN1
numbers[150] => numbers[150].IN1
numbers[151] => numbers[151].IN1
numbers[152] => numbers[152].IN1
numbers[153] => numbers[153].IN1
numbers[154] => numbers[154].IN1
numbers[155] => numbers[155].IN1
numbers[156] => numbers[156].IN1
numbers[157] => numbers[157].IN1
numbers[158] => numbers[158].IN1
numbers[159] => numbers[159].IN1
numbers[160] => numbers[160].IN1
numbers[161] => numbers[161].IN1
numbers[162] => numbers[162].IN1
numbers[163] => numbers[163].IN1
numbers[164] => numbers[164].IN1
numbers[165] => numbers[165].IN1
numbers[166] => numbers[166].IN1
numbers[167] => numbers[167].IN1
numbers[168] => numbers[168].IN1
numbers[169] => numbers[169].IN1
numbers[170] => numbers[170].IN1
numbers[171] => numbers[171].IN1
numbers[172] => numbers[172].IN1
numbers[173] => numbers[173].IN1
numbers[174] => numbers[174].IN1
numbers[175] => numbers[175].IN1
numbers[176] => numbers[176].IN1
numbers[177] => numbers[177].IN1
numbers[178] => numbers[178].IN1
numbers[179] => numbers[179].IN1
numbers[180] => numbers[180].IN1
numbers[181] => numbers[181].IN1
numbers[182] => numbers[182].IN1
numbers[183] => numbers[183].IN1
numbers[184] => numbers[184].IN1
numbers[185] => numbers[185].IN1
numbers[186] => numbers[186].IN1
numbers[187] => numbers[187].IN1
numbers[188] => numbers[188].IN1
numbers[189] => numbers[189].IN1
numbers[190] => numbers[190].IN1
numbers[191] => numbers[191].IN1
numbers[192] => numbers[192].IN1
numbers[193] => numbers[193].IN1
numbers[194] => numbers[194].IN1
numbers[195] => numbers[195].IN1
numbers[196] => numbers[196].IN1
numbers[197] => numbers[197].IN1
numbers[198] => numbers[198].IN1
numbers[199] => numbers[199].IN1
numbers[200] => numbers[200].IN1
numbers[201] => numbers[201].IN1
numbers[202] => numbers[202].IN1
numbers[203] => numbers[203].IN1
numbers[204] => numbers[204].IN1
numbers[205] => numbers[205].IN1
numbers[206] => numbers[206].IN1
numbers[207] => numbers[207].IN1
numbers[208] => numbers[208].IN1
numbers[209] => numbers[209].IN1
numbers[210] => numbers[210].IN1
numbers[211] => numbers[211].IN1
numbers[212] => numbers[212].IN1
numbers[213] => numbers[213].IN1
numbers[214] => numbers[214].IN1
numbers[215] => numbers[215].IN1
numbers[216] => numbers[216].IN1
numbers[217] => numbers[217].IN1
numbers[218] => numbers[218].IN1
numbers[219] => numbers[219].IN1
numbers[220] => numbers[220].IN1
numbers[221] => numbers[221].IN1
numbers[222] => numbers[222].IN1
numbers[223] => numbers[223].IN1
numbers[224] => numbers[224].IN1
numbers[225] => numbers[225].IN1
numbers[226] => numbers[226].IN1
numbers[227] => numbers[227].IN1
numbers[228] => numbers[228].IN1
numbers[229] => numbers[229].IN1
numbers[230] => numbers[230].IN1
numbers[231] => numbers[231].IN1
numbers[232] => numbers[232].IN1
numbers[233] => numbers[233].IN1
numbers[234] => numbers[234].IN1
numbers[235] => numbers[235].IN1
numbers[236] => numbers[236].IN1
numbers[237] => numbers[237].IN1
numbers[238] => numbers[238].IN1
numbers[239] => numbers[239].IN1
total_price[0] => total_price[0].IN1
total_price[1] => total_price[1].IN1
total_price[2] => total_price[2].IN1
total_price[3] => total_price[3].IN1
total_price[4] => total_price[4].IN1
total_price[5] => total_price[5].IN1
total_price[6] => total_price[6].IN1
total_price[7] => total_price[7].IN1
total_price[8] => total_price[8].IN1
total_price[9] => total_price[9].IN1
total_price[10] => total_price[10].IN1
total_price[11] => total_price[11].IN1
total_price[12] => total_price[12].IN1
total_price[13] => total_price[13].IN1
total_price[14] => total_price[14].IN1
total_price[15] => total_price[15].IN1
total_price[16] => total_price[16].IN1
total_price[17] => total_price[17].IN1
total_price[18] => total_price[18].IN1
total_price[19] => total_price[19].IN1
PixBus[0] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[1] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[2] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[3] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[4] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[5] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[6] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[7] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[8] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[9] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[10] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[11] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[12] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[13] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[14] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[15] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[16] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[17] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[18] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[19] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[20] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[21] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[22] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE
PixBus[23] <= PixBus.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|Image_Shape_Submodule:Image_Shape_Submodule_inst0
CounterX[0] => CounterX[0].IN1
CounterX[1] => CounterX[1].IN1
CounterX[2] => CounterX[2].IN1
CounterX[3] => CounterX[3].IN1
CounterX[4] => CounterX[4].IN1
CounterX[5] => CounterX[5].IN1
CounterX[6] => CounterX[6].IN1
CounterX[7] => CounterX[7].IN1
CounterX[8] => CounterX[8].IN1
CounterX[9] => CounterX[9].IN1
CounterX[10] => CounterX[10].IN1
CounterY[0] => CounterY[0].IN1
CounterY[1] => CounterY[1].IN1
CounterY[2] => CounterY[2].IN1
CounterY[3] => CounterY[3].IN1
CounterY[4] => CounterY[4].IN1
CounterY[5] => CounterY[5].IN1
CounterY[6] => CounterY[6].IN1
CounterY[7] => CounterY[7].IN1
CounterY[8] => CounterY[8].IN1
CounterY[9] => CounterY[9].IN1
HighlightedProductList[0] => HighlightedProductList[0].IN1
HighlightedProductList[1] => HighlightedProductList[1].IN1
HighlightedProductList[2] => HighlightedProductList[2].IN1
HighlightedProductList[3] => HighlightedProductList[3].IN1
HighlightedProductList[4] => HighlightedProductList[4].IN1
HighlightedProductList[5] => HighlightedProductList[5].IN1
HighlightedProductList[6] => HighlightedProductList[6].IN1
HighlightedProductList[7] => HighlightedProductList[7].IN1
HighlightedProductList[8] => HighlightedProductList[8].IN1
HighlightedProductList[9] => HighlightedProductList[9].IN1
HighlightedProductList[10] => HighlightedProductList[10].IN1
HighlightedProductList[11] => HighlightedProductList[11].IN1
CLOCK => CLOCK.IN1
SW2 => SW2.IN1
BasketProductNum[0] => BasketProductNum[0].IN1
BasketProductNum[1] => BasketProductNum[1].IN1
BasketProductNum[2] => BasketProductNum[2].IN1
BasketProductNum[3] => BasketProductNum[3].IN1
RGB_Bus[0] <= RGB_Bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[1] <= RGB_Bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[2] <= RGB_Bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[3] <= RGB_Bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[4] <= RGB_Bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[5] <= RGB_Bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[6] <= RGB_Bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[7] <= RGB_Bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[8] <= RGB_Bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[9] <= RGB_Bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[10] <= RGB_Bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[11] <= RGB_Bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[12] <= RGB_Bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[13] <= RGB_Bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[14] <= RGB_Bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[15] <= RGB_Bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[16] <= RGB_Bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[17] <= RGB_Bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[18] <= RGB_Bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[19] <= RGB_Bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[20] <= RGB_Bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[21] <= RGB_Bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[22] <= RGB_Bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RGB_Bus[23] <= RGB_Bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|Image_Shape_Submodule:Image_Shape_Submodule_inst0|ImageROM:ImageROM_inst0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|Image_Shape_Submodule:Image_Shape_Submodule_inst0|ImageROM:ImageROM_inst0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jjj1:auto_generated.address_a[0]
address_a[1] => altsyncram_jjj1:auto_generated.address_a[1]
address_a[2] => altsyncram_jjj1:auto_generated.address_a[2]
address_a[3] => altsyncram_jjj1:auto_generated.address_a[3]
address_a[4] => altsyncram_jjj1:auto_generated.address_a[4]
address_a[5] => altsyncram_jjj1:auto_generated.address_a[5]
address_a[6] => altsyncram_jjj1:auto_generated.address_a[6]
address_a[7] => altsyncram_jjj1:auto_generated.address_a[7]
address_a[8] => altsyncram_jjj1:auto_generated.address_a[8]
address_a[9] => altsyncram_jjj1:auto_generated.address_a[9]
address_a[10] => altsyncram_jjj1:auto_generated.address_a[10]
address_a[11] => altsyncram_jjj1:auto_generated.address_a[11]
address_a[12] => altsyncram_jjj1:auto_generated.address_a[12]
address_a[13] => altsyncram_jjj1:auto_generated.address_a[13]
address_a[14] => altsyncram_jjj1:auto_generated.address_a[14]
address_a[15] => altsyncram_jjj1:auto_generated.address_a[15]
address_a[16] => altsyncram_jjj1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jjj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jjj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jjj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jjj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jjj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jjj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jjj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jjj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jjj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_jjj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_jjj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_jjj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_jjj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_jjj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_jjj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_jjj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_jjj1:auto_generated.q_a[15]
q_a[16] <= altsyncram_jjj1:auto_generated.q_a[16]
q_a[17] <= altsyncram_jjj1:auto_generated.q_a[17]
q_a[18] <= altsyncram_jjj1:auto_generated.q_a[18]
q_a[19] <= altsyncram_jjj1:auto_generated.q_a[19]
q_a[20] <= altsyncram_jjj1:auto_generated.q_a[20]
q_a[21] <= altsyncram_jjj1:auto_generated.q_a[21]
q_a[22] <= altsyncram_jjj1:auto_generated.q_a[22]
q_a[23] <= altsyncram_jjj1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|Image_Shape_Submodule:Image_Shape_Submodule_inst0|ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[0] => ram_block1a256.PORTAADDR
address_a[0] => ram_block1a257.PORTAADDR
address_a[0] => ram_block1a258.PORTAADDR
address_a[0] => ram_block1a259.PORTAADDR
address_a[0] => ram_block1a260.PORTAADDR
address_a[0] => ram_block1a261.PORTAADDR
address_a[0] => ram_block1a262.PORTAADDR
address_a[0] => ram_block1a263.PORTAADDR
address_a[0] => ram_block1a264.PORTAADDR
address_a[0] => ram_block1a265.PORTAADDR
address_a[0] => ram_block1a266.PORTAADDR
address_a[0] => ram_block1a267.PORTAADDR
address_a[0] => ram_block1a268.PORTAADDR
address_a[0] => ram_block1a269.PORTAADDR
address_a[0] => ram_block1a270.PORTAADDR
address_a[0] => ram_block1a271.PORTAADDR
address_a[0] => ram_block1a272.PORTAADDR
address_a[0] => ram_block1a273.PORTAADDR
address_a[0] => ram_block1a274.PORTAADDR
address_a[0] => ram_block1a275.PORTAADDR
address_a[0] => ram_block1a276.PORTAADDR
address_a[0] => ram_block1a277.PORTAADDR
address_a[0] => ram_block1a278.PORTAADDR
address_a[0] => ram_block1a279.PORTAADDR
address_a[0] => ram_block1a280.PORTAADDR
address_a[0] => ram_block1a281.PORTAADDR
address_a[0] => ram_block1a282.PORTAADDR
address_a[0] => ram_block1a283.PORTAADDR
address_a[0] => ram_block1a284.PORTAADDR
address_a[0] => ram_block1a285.PORTAADDR
address_a[0] => ram_block1a286.PORTAADDR
address_a[0] => ram_block1a287.PORTAADDR
address_a[0] => ram_block1a288.PORTAADDR
address_a[0] => ram_block1a289.PORTAADDR
address_a[0] => ram_block1a290.PORTAADDR
address_a[0] => ram_block1a291.PORTAADDR
address_a[0] => ram_block1a292.PORTAADDR
address_a[0] => ram_block1a293.PORTAADDR
address_a[0] => ram_block1a294.PORTAADDR
address_a[0] => ram_block1a295.PORTAADDR
address_a[0] => ram_block1a296.PORTAADDR
address_a[0] => ram_block1a297.PORTAADDR
address_a[0] => ram_block1a298.PORTAADDR
address_a[0] => ram_block1a299.PORTAADDR
address_a[0] => ram_block1a300.PORTAADDR
address_a[0] => ram_block1a301.PORTAADDR
address_a[0] => ram_block1a302.PORTAADDR
address_a[0] => ram_block1a303.PORTAADDR
address_a[0] => ram_block1a304.PORTAADDR
address_a[0] => ram_block1a305.PORTAADDR
address_a[0] => ram_block1a306.PORTAADDR
address_a[0] => ram_block1a307.PORTAADDR
address_a[0] => ram_block1a308.PORTAADDR
address_a[0] => ram_block1a309.PORTAADDR
address_a[0] => ram_block1a310.PORTAADDR
address_a[0] => ram_block1a311.PORTAADDR
address_a[0] => ram_block1a312.PORTAADDR
address_a[0] => ram_block1a313.PORTAADDR
address_a[0] => ram_block1a314.PORTAADDR
address_a[0] => ram_block1a315.PORTAADDR
address_a[0] => ram_block1a316.PORTAADDR
address_a[0] => ram_block1a317.PORTAADDR
address_a[0] => ram_block1a318.PORTAADDR
address_a[0] => ram_block1a319.PORTAADDR
address_a[0] => ram_block1a320.PORTAADDR
address_a[0] => ram_block1a321.PORTAADDR
address_a[0] => ram_block1a322.PORTAADDR
address_a[0] => ram_block1a323.PORTAADDR
address_a[0] => ram_block1a324.PORTAADDR
address_a[0] => ram_block1a325.PORTAADDR
address_a[0] => ram_block1a326.PORTAADDR
address_a[0] => ram_block1a327.PORTAADDR
address_a[0] => ram_block1a328.PORTAADDR
address_a[0] => ram_block1a329.PORTAADDR
address_a[0] => ram_block1a330.PORTAADDR
address_a[0] => ram_block1a331.PORTAADDR
address_a[0] => ram_block1a332.PORTAADDR
address_a[0] => ram_block1a333.PORTAADDR
address_a[0] => ram_block1a334.PORTAADDR
address_a[0] => ram_block1a335.PORTAADDR
address_a[0] => ram_block1a336.PORTAADDR
address_a[0] => ram_block1a337.PORTAADDR
address_a[0] => ram_block1a338.PORTAADDR
address_a[0] => ram_block1a339.PORTAADDR
address_a[0] => ram_block1a340.PORTAADDR
address_a[0] => ram_block1a341.PORTAADDR
address_a[0] => ram_block1a342.PORTAADDR
address_a[0] => ram_block1a343.PORTAADDR
address_a[0] => ram_block1a344.PORTAADDR
address_a[0] => ram_block1a345.PORTAADDR
address_a[0] => ram_block1a346.PORTAADDR
address_a[0] => ram_block1a347.PORTAADDR
address_a[0] => ram_block1a348.PORTAADDR
address_a[0] => ram_block1a349.PORTAADDR
address_a[0] => ram_block1a350.PORTAADDR
address_a[0] => ram_block1a351.PORTAADDR
address_a[0] => ram_block1a352.PORTAADDR
address_a[0] => ram_block1a353.PORTAADDR
address_a[0] => ram_block1a354.PORTAADDR
address_a[0] => ram_block1a355.PORTAADDR
address_a[0] => ram_block1a356.PORTAADDR
address_a[0] => ram_block1a357.PORTAADDR
address_a[0] => ram_block1a358.PORTAADDR
address_a[0] => ram_block1a359.PORTAADDR
address_a[0] => ram_block1a360.PORTAADDR
address_a[0] => ram_block1a361.PORTAADDR
address_a[0] => ram_block1a362.PORTAADDR
address_a[0] => ram_block1a363.PORTAADDR
address_a[0] => ram_block1a364.PORTAADDR
address_a[0] => ram_block1a365.PORTAADDR
address_a[0] => ram_block1a366.PORTAADDR
address_a[0] => ram_block1a367.PORTAADDR
address_a[0] => ram_block1a368.PORTAADDR
address_a[0] => ram_block1a369.PORTAADDR
address_a[0] => ram_block1a370.PORTAADDR
address_a[0] => ram_block1a371.PORTAADDR
address_a[0] => ram_block1a372.PORTAADDR
address_a[0] => ram_block1a373.PORTAADDR
address_a[0] => ram_block1a374.PORTAADDR
address_a[0] => ram_block1a375.PORTAADDR
address_a[0] => ram_block1a376.PORTAADDR
address_a[0] => ram_block1a377.PORTAADDR
address_a[0] => ram_block1a378.PORTAADDR
address_a[0] => ram_block1a379.PORTAADDR
address_a[0] => ram_block1a380.PORTAADDR
address_a[0] => ram_block1a381.PORTAADDR
address_a[0] => ram_block1a382.PORTAADDR
address_a[0] => ram_block1a383.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[1] => ram_block1a256.PORTAADDR1
address_a[1] => ram_block1a257.PORTAADDR1
address_a[1] => ram_block1a258.PORTAADDR1
address_a[1] => ram_block1a259.PORTAADDR1
address_a[1] => ram_block1a260.PORTAADDR1
address_a[1] => ram_block1a261.PORTAADDR1
address_a[1] => ram_block1a262.PORTAADDR1
address_a[1] => ram_block1a263.PORTAADDR1
address_a[1] => ram_block1a264.PORTAADDR1
address_a[1] => ram_block1a265.PORTAADDR1
address_a[1] => ram_block1a266.PORTAADDR1
address_a[1] => ram_block1a267.PORTAADDR1
address_a[1] => ram_block1a268.PORTAADDR1
address_a[1] => ram_block1a269.PORTAADDR1
address_a[1] => ram_block1a270.PORTAADDR1
address_a[1] => ram_block1a271.PORTAADDR1
address_a[1] => ram_block1a272.PORTAADDR1
address_a[1] => ram_block1a273.PORTAADDR1
address_a[1] => ram_block1a274.PORTAADDR1
address_a[1] => ram_block1a275.PORTAADDR1
address_a[1] => ram_block1a276.PORTAADDR1
address_a[1] => ram_block1a277.PORTAADDR1
address_a[1] => ram_block1a278.PORTAADDR1
address_a[1] => ram_block1a279.PORTAADDR1
address_a[1] => ram_block1a280.PORTAADDR1
address_a[1] => ram_block1a281.PORTAADDR1
address_a[1] => ram_block1a282.PORTAADDR1
address_a[1] => ram_block1a283.PORTAADDR1
address_a[1] => ram_block1a284.PORTAADDR1
address_a[1] => ram_block1a285.PORTAADDR1
address_a[1] => ram_block1a286.PORTAADDR1
address_a[1] => ram_block1a287.PORTAADDR1
address_a[1] => ram_block1a288.PORTAADDR1
address_a[1] => ram_block1a289.PORTAADDR1
address_a[1] => ram_block1a290.PORTAADDR1
address_a[1] => ram_block1a291.PORTAADDR1
address_a[1] => ram_block1a292.PORTAADDR1
address_a[1] => ram_block1a293.PORTAADDR1
address_a[1] => ram_block1a294.PORTAADDR1
address_a[1] => ram_block1a295.PORTAADDR1
address_a[1] => ram_block1a296.PORTAADDR1
address_a[1] => ram_block1a297.PORTAADDR1
address_a[1] => ram_block1a298.PORTAADDR1
address_a[1] => ram_block1a299.PORTAADDR1
address_a[1] => ram_block1a300.PORTAADDR1
address_a[1] => ram_block1a301.PORTAADDR1
address_a[1] => ram_block1a302.PORTAADDR1
address_a[1] => ram_block1a303.PORTAADDR1
address_a[1] => ram_block1a304.PORTAADDR1
address_a[1] => ram_block1a305.PORTAADDR1
address_a[1] => ram_block1a306.PORTAADDR1
address_a[1] => ram_block1a307.PORTAADDR1
address_a[1] => ram_block1a308.PORTAADDR1
address_a[1] => ram_block1a309.PORTAADDR1
address_a[1] => ram_block1a310.PORTAADDR1
address_a[1] => ram_block1a311.PORTAADDR1
address_a[1] => ram_block1a312.PORTAADDR1
address_a[1] => ram_block1a313.PORTAADDR1
address_a[1] => ram_block1a314.PORTAADDR1
address_a[1] => ram_block1a315.PORTAADDR1
address_a[1] => ram_block1a316.PORTAADDR1
address_a[1] => ram_block1a317.PORTAADDR1
address_a[1] => ram_block1a318.PORTAADDR1
address_a[1] => ram_block1a319.PORTAADDR1
address_a[1] => ram_block1a320.PORTAADDR1
address_a[1] => ram_block1a321.PORTAADDR1
address_a[1] => ram_block1a322.PORTAADDR1
address_a[1] => ram_block1a323.PORTAADDR1
address_a[1] => ram_block1a324.PORTAADDR1
address_a[1] => ram_block1a325.PORTAADDR1
address_a[1] => ram_block1a326.PORTAADDR1
address_a[1] => ram_block1a327.PORTAADDR1
address_a[1] => ram_block1a328.PORTAADDR1
address_a[1] => ram_block1a329.PORTAADDR1
address_a[1] => ram_block1a330.PORTAADDR1
address_a[1] => ram_block1a331.PORTAADDR1
address_a[1] => ram_block1a332.PORTAADDR1
address_a[1] => ram_block1a333.PORTAADDR1
address_a[1] => ram_block1a334.PORTAADDR1
address_a[1] => ram_block1a335.PORTAADDR1
address_a[1] => ram_block1a336.PORTAADDR1
address_a[1] => ram_block1a337.PORTAADDR1
address_a[1] => ram_block1a338.PORTAADDR1
address_a[1] => ram_block1a339.PORTAADDR1
address_a[1] => ram_block1a340.PORTAADDR1
address_a[1] => ram_block1a341.PORTAADDR1
address_a[1] => ram_block1a342.PORTAADDR1
address_a[1] => ram_block1a343.PORTAADDR1
address_a[1] => ram_block1a344.PORTAADDR1
address_a[1] => ram_block1a345.PORTAADDR1
address_a[1] => ram_block1a346.PORTAADDR1
address_a[1] => ram_block1a347.PORTAADDR1
address_a[1] => ram_block1a348.PORTAADDR1
address_a[1] => ram_block1a349.PORTAADDR1
address_a[1] => ram_block1a350.PORTAADDR1
address_a[1] => ram_block1a351.PORTAADDR1
address_a[1] => ram_block1a352.PORTAADDR1
address_a[1] => ram_block1a353.PORTAADDR1
address_a[1] => ram_block1a354.PORTAADDR1
address_a[1] => ram_block1a355.PORTAADDR1
address_a[1] => ram_block1a356.PORTAADDR1
address_a[1] => ram_block1a357.PORTAADDR1
address_a[1] => ram_block1a358.PORTAADDR1
address_a[1] => ram_block1a359.PORTAADDR1
address_a[1] => ram_block1a360.PORTAADDR1
address_a[1] => ram_block1a361.PORTAADDR1
address_a[1] => ram_block1a362.PORTAADDR1
address_a[1] => ram_block1a363.PORTAADDR1
address_a[1] => ram_block1a364.PORTAADDR1
address_a[1] => ram_block1a365.PORTAADDR1
address_a[1] => ram_block1a366.PORTAADDR1
address_a[1] => ram_block1a367.PORTAADDR1
address_a[1] => ram_block1a368.PORTAADDR1
address_a[1] => ram_block1a369.PORTAADDR1
address_a[1] => ram_block1a370.PORTAADDR1
address_a[1] => ram_block1a371.PORTAADDR1
address_a[1] => ram_block1a372.PORTAADDR1
address_a[1] => ram_block1a373.PORTAADDR1
address_a[1] => ram_block1a374.PORTAADDR1
address_a[1] => ram_block1a375.PORTAADDR1
address_a[1] => ram_block1a376.PORTAADDR1
address_a[1] => ram_block1a377.PORTAADDR1
address_a[1] => ram_block1a378.PORTAADDR1
address_a[1] => ram_block1a379.PORTAADDR1
address_a[1] => ram_block1a380.PORTAADDR1
address_a[1] => ram_block1a381.PORTAADDR1
address_a[1] => ram_block1a382.PORTAADDR1
address_a[1] => ram_block1a383.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[2] => ram_block1a256.PORTAADDR2
address_a[2] => ram_block1a257.PORTAADDR2
address_a[2] => ram_block1a258.PORTAADDR2
address_a[2] => ram_block1a259.PORTAADDR2
address_a[2] => ram_block1a260.PORTAADDR2
address_a[2] => ram_block1a261.PORTAADDR2
address_a[2] => ram_block1a262.PORTAADDR2
address_a[2] => ram_block1a263.PORTAADDR2
address_a[2] => ram_block1a264.PORTAADDR2
address_a[2] => ram_block1a265.PORTAADDR2
address_a[2] => ram_block1a266.PORTAADDR2
address_a[2] => ram_block1a267.PORTAADDR2
address_a[2] => ram_block1a268.PORTAADDR2
address_a[2] => ram_block1a269.PORTAADDR2
address_a[2] => ram_block1a270.PORTAADDR2
address_a[2] => ram_block1a271.PORTAADDR2
address_a[2] => ram_block1a272.PORTAADDR2
address_a[2] => ram_block1a273.PORTAADDR2
address_a[2] => ram_block1a274.PORTAADDR2
address_a[2] => ram_block1a275.PORTAADDR2
address_a[2] => ram_block1a276.PORTAADDR2
address_a[2] => ram_block1a277.PORTAADDR2
address_a[2] => ram_block1a278.PORTAADDR2
address_a[2] => ram_block1a279.PORTAADDR2
address_a[2] => ram_block1a280.PORTAADDR2
address_a[2] => ram_block1a281.PORTAADDR2
address_a[2] => ram_block1a282.PORTAADDR2
address_a[2] => ram_block1a283.PORTAADDR2
address_a[2] => ram_block1a284.PORTAADDR2
address_a[2] => ram_block1a285.PORTAADDR2
address_a[2] => ram_block1a286.PORTAADDR2
address_a[2] => ram_block1a287.PORTAADDR2
address_a[2] => ram_block1a288.PORTAADDR2
address_a[2] => ram_block1a289.PORTAADDR2
address_a[2] => ram_block1a290.PORTAADDR2
address_a[2] => ram_block1a291.PORTAADDR2
address_a[2] => ram_block1a292.PORTAADDR2
address_a[2] => ram_block1a293.PORTAADDR2
address_a[2] => ram_block1a294.PORTAADDR2
address_a[2] => ram_block1a295.PORTAADDR2
address_a[2] => ram_block1a296.PORTAADDR2
address_a[2] => ram_block1a297.PORTAADDR2
address_a[2] => ram_block1a298.PORTAADDR2
address_a[2] => ram_block1a299.PORTAADDR2
address_a[2] => ram_block1a300.PORTAADDR2
address_a[2] => ram_block1a301.PORTAADDR2
address_a[2] => ram_block1a302.PORTAADDR2
address_a[2] => ram_block1a303.PORTAADDR2
address_a[2] => ram_block1a304.PORTAADDR2
address_a[2] => ram_block1a305.PORTAADDR2
address_a[2] => ram_block1a306.PORTAADDR2
address_a[2] => ram_block1a307.PORTAADDR2
address_a[2] => ram_block1a308.PORTAADDR2
address_a[2] => ram_block1a309.PORTAADDR2
address_a[2] => ram_block1a310.PORTAADDR2
address_a[2] => ram_block1a311.PORTAADDR2
address_a[2] => ram_block1a312.PORTAADDR2
address_a[2] => ram_block1a313.PORTAADDR2
address_a[2] => ram_block1a314.PORTAADDR2
address_a[2] => ram_block1a315.PORTAADDR2
address_a[2] => ram_block1a316.PORTAADDR2
address_a[2] => ram_block1a317.PORTAADDR2
address_a[2] => ram_block1a318.PORTAADDR2
address_a[2] => ram_block1a319.PORTAADDR2
address_a[2] => ram_block1a320.PORTAADDR2
address_a[2] => ram_block1a321.PORTAADDR2
address_a[2] => ram_block1a322.PORTAADDR2
address_a[2] => ram_block1a323.PORTAADDR2
address_a[2] => ram_block1a324.PORTAADDR2
address_a[2] => ram_block1a325.PORTAADDR2
address_a[2] => ram_block1a326.PORTAADDR2
address_a[2] => ram_block1a327.PORTAADDR2
address_a[2] => ram_block1a328.PORTAADDR2
address_a[2] => ram_block1a329.PORTAADDR2
address_a[2] => ram_block1a330.PORTAADDR2
address_a[2] => ram_block1a331.PORTAADDR2
address_a[2] => ram_block1a332.PORTAADDR2
address_a[2] => ram_block1a333.PORTAADDR2
address_a[2] => ram_block1a334.PORTAADDR2
address_a[2] => ram_block1a335.PORTAADDR2
address_a[2] => ram_block1a336.PORTAADDR2
address_a[2] => ram_block1a337.PORTAADDR2
address_a[2] => ram_block1a338.PORTAADDR2
address_a[2] => ram_block1a339.PORTAADDR2
address_a[2] => ram_block1a340.PORTAADDR2
address_a[2] => ram_block1a341.PORTAADDR2
address_a[2] => ram_block1a342.PORTAADDR2
address_a[2] => ram_block1a343.PORTAADDR2
address_a[2] => ram_block1a344.PORTAADDR2
address_a[2] => ram_block1a345.PORTAADDR2
address_a[2] => ram_block1a346.PORTAADDR2
address_a[2] => ram_block1a347.PORTAADDR2
address_a[2] => ram_block1a348.PORTAADDR2
address_a[2] => ram_block1a349.PORTAADDR2
address_a[2] => ram_block1a350.PORTAADDR2
address_a[2] => ram_block1a351.PORTAADDR2
address_a[2] => ram_block1a352.PORTAADDR2
address_a[2] => ram_block1a353.PORTAADDR2
address_a[2] => ram_block1a354.PORTAADDR2
address_a[2] => ram_block1a355.PORTAADDR2
address_a[2] => ram_block1a356.PORTAADDR2
address_a[2] => ram_block1a357.PORTAADDR2
address_a[2] => ram_block1a358.PORTAADDR2
address_a[2] => ram_block1a359.PORTAADDR2
address_a[2] => ram_block1a360.PORTAADDR2
address_a[2] => ram_block1a361.PORTAADDR2
address_a[2] => ram_block1a362.PORTAADDR2
address_a[2] => ram_block1a363.PORTAADDR2
address_a[2] => ram_block1a364.PORTAADDR2
address_a[2] => ram_block1a365.PORTAADDR2
address_a[2] => ram_block1a366.PORTAADDR2
address_a[2] => ram_block1a367.PORTAADDR2
address_a[2] => ram_block1a368.PORTAADDR2
address_a[2] => ram_block1a369.PORTAADDR2
address_a[2] => ram_block1a370.PORTAADDR2
address_a[2] => ram_block1a371.PORTAADDR2
address_a[2] => ram_block1a372.PORTAADDR2
address_a[2] => ram_block1a373.PORTAADDR2
address_a[2] => ram_block1a374.PORTAADDR2
address_a[2] => ram_block1a375.PORTAADDR2
address_a[2] => ram_block1a376.PORTAADDR2
address_a[2] => ram_block1a377.PORTAADDR2
address_a[2] => ram_block1a378.PORTAADDR2
address_a[2] => ram_block1a379.PORTAADDR2
address_a[2] => ram_block1a380.PORTAADDR2
address_a[2] => ram_block1a381.PORTAADDR2
address_a[2] => ram_block1a382.PORTAADDR2
address_a[2] => ram_block1a383.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[3] => ram_block1a256.PORTAADDR3
address_a[3] => ram_block1a257.PORTAADDR3
address_a[3] => ram_block1a258.PORTAADDR3
address_a[3] => ram_block1a259.PORTAADDR3
address_a[3] => ram_block1a260.PORTAADDR3
address_a[3] => ram_block1a261.PORTAADDR3
address_a[3] => ram_block1a262.PORTAADDR3
address_a[3] => ram_block1a263.PORTAADDR3
address_a[3] => ram_block1a264.PORTAADDR3
address_a[3] => ram_block1a265.PORTAADDR3
address_a[3] => ram_block1a266.PORTAADDR3
address_a[3] => ram_block1a267.PORTAADDR3
address_a[3] => ram_block1a268.PORTAADDR3
address_a[3] => ram_block1a269.PORTAADDR3
address_a[3] => ram_block1a270.PORTAADDR3
address_a[3] => ram_block1a271.PORTAADDR3
address_a[3] => ram_block1a272.PORTAADDR3
address_a[3] => ram_block1a273.PORTAADDR3
address_a[3] => ram_block1a274.PORTAADDR3
address_a[3] => ram_block1a275.PORTAADDR3
address_a[3] => ram_block1a276.PORTAADDR3
address_a[3] => ram_block1a277.PORTAADDR3
address_a[3] => ram_block1a278.PORTAADDR3
address_a[3] => ram_block1a279.PORTAADDR3
address_a[3] => ram_block1a280.PORTAADDR3
address_a[3] => ram_block1a281.PORTAADDR3
address_a[3] => ram_block1a282.PORTAADDR3
address_a[3] => ram_block1a283.PORTAADDR3
address_a[3] => ram_block1a284.PORTAADDR3
address_a[3] => ram_block1a285.PORTAADDR3
address_a[3] => ram_block1a286.PORTAADDR3
address_a[3] => ram_block1a287.PORTAADDR3
address_a[3] => ram_block1a288.PORTAADDR3
address_a[3] => ram_block1a289.PORTAADDR3
address_a[3] => ram_block1a290.PORTAADDR3
address_a[3] => ram_block1a291.PORTAADDR3
address_a[3] => ram_block1a292.PORTAADDR3
address_a[3] => ram_block1a293.PORTAADDR3
address_a[3] => ram_block1a294.PORTAADDR3
address_a[3] => ram_block1a295.PORTAADDR3
address_a[3] => ram_block1a296.PORTAADDR3
address_a[3] => ram_block1a297.PORTAADDR3
address_a[3] => ram_block1a298.PORTAADDR3
address_a[3] => ram_block1a299.PORTAADDR3
address_a[3] => ram_block1a300.PORTAADDR3
address_a[3] => ram_block1a301.PORTAADDR3
address_a[3] => ram_block1a302.PORTAADDR3
address_a[3] => ram_block1a303.PORTAADDR3
address_a[3] => ram_block1a304.PORTAADDR3
address_a[3] => ram_block1a305.PORTAADDR3
address_a[3] => ram_block1a306.PORTAADDR3
address_a[3] => ram_block1a307.PORTAADDR3
address_a[3] => ram_block1a308.PORTAADDR3
address_a[3] => ram_block1a309.PORTAADDR3
address_a[3] => ram_block1a310.PORTAADDR3
address_a[3] => ram_block1a311.PORTAADDR3
address_a[3] => ram_block1a312.PORTAADDR3
address_a[3] => ram_block1a313.PORTAADDR3
address_a[3] => ram_block1a314.PORTAADDR3
address_a[3] => ram_block1a315.PORTAADDR3
address_a[3] => ram_block1a316.PORTAADDR3
address_a[3] => ram_block1a317.PORTAADDR3
address_a[3] => ram_block1a318.PORTAADDR3
address_a[3] => ram_block1a319.PORTAADDR3
address_a[3] => ram_block1a320.PORTAADDR3
address_a[3] => ram_block1a321.PORTAADDR3
address_a[3] => ram_block1a322.PORTAADDR3
address_a[3] => ram_block1a323.PORTAADDR3
address_a[3] => ram_block1a324.PORTAADDR3
address_a[3] => ram_block1a325.PORTAADDR3
address_a[3] => ram_block1a326.PORTAADDR3
address_a[3] => ram_block1a327.PORTAADDR3
address_a[3] => ram_block1a328.PORTAADDR3
address_a[3] => ram_block1a329.PORTAADDR3
address_a[3] => ram_block1a330.PORTAADDR3
address_a[3] => ram_block1a331.PORTAADDR3
address_a[3] => ram_block1a332.PORTAADDR3
address_a[3] => ram_block1a333.PORTAADDR3
address_a[3] => ram_block1a334.PORTAADDR3
address_a[3] => ram_block1a335.PORTAADDR3
address_a[3] => ram_block1a336.PORTAADDR3
address_a[3] => ram_block1a337.PORTAADDR3
address_a[3] => ram_block1a338.PORTAADDR3
address_a[3] => ram_block1a339.PORTAADDR3
address_a[3] => ram_block1a340.PORTAADDR3
address_a[3] => ram_block1a341.PORTAADDR3
address_a[3] => ram_block1a342.PORTAADDR3
address_a[3] => ram_block1a343.PORTAADDR3
address_a[3] => ram_block1a344.PORTAADDR3
address_a[3] => ram_block1a345.PORTAADDR3
address_a[3] => ram_block1a346.PORTAADDR3
address_a[3] => ram_block1a347.PORTAADDR3
address_a[3] => ram_block1a348.PORTAADDR3
address_a[3] => ram_block1a349.PORTAADDR3
address_a[3] => ram_block1a350.PORTAADDR3
address_a[3] => ram_block1a351.PORTAADDR3
address_a[3] => ram_block1a352.PORTAADDR3
address_a[3] => ram_block1a353.PORTAADDR3
address_a[3] => ram_block1a354.PORTAADDR3
address_a[3] => ram_block1a355.PORTAADDR3
address_a[3] => ram_block1a356.PORTAADDR3
address_a[3] => ram_block1a357.PORTAADDR3
address_a[3] => ram_block1a358.PORTAADDR3
address_a[3] => ram_block1a359.PORTAADDR3
address_a[3] => ram_block1a360.PORTAADDR3
address_a[3] => ram_block1a361.PORTAADDR3
address_a[3] => ram_block1a362.PORTAADDR3
address_a[3] => ram_block1a363.PORTAADDR3
address_a[3] => ram_block1a364.PORTAADDR3
address_a[3] => ram_block1a365.PORTAADDR3
address_a[3] => ram_block1a366.PORTAADDR3
address_a[3] => ram_block1a367.PORTAADDR3
address_a[3] => ram_block1a368.PORTAADDR3
address_a[3] => ram_block1a369.PORTAADDR3
address_a[3] => ram_block1a370.PORTAADDR3
address_a[3] => ram_block1a371.PORTAADDR3
address_a[3] => ram_block1a372.PORTAADDR3
address_a[3] => ram_block1a373.PORTAADDR3
address_a[3] => ram_block1a374.PORTAADDR3
address_a[3] => ram_block1a375.PORTAADDR3
address_a[3] => ram_block1a376.PORTAADDR3
address_a[3] => ram_block1a377.PORTAADDR3
address_a[3] => ram_block1a378.PORTAADDR3
address_a[3] => ram_block1a379.PORTAADDR3
address_a[3] => ram_block1a380.PORTAADDR3
address_a[3] => ram_block1a381.PORTAADDR3
address_a[3] => ram_block1a382.PORTAADDR3
address_a[3] => ram_block1a383.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[4] => ram_block1a256.PORTAADDR4
address_a[4] => ram_block1a257.PORTAADDR4
address_a[4] => ram_block1a258.PORTAADDR4
address_a[4] => ram_block1a259.PORTAADDR4
address_a[4] => ram_block1a260.PORTAADDR4
address_a[4] => ram_block1a261.PORTAADDR4
address_a[4] => ram_block1a262.PORTAADDR4
address_a[4] => ram_block1a263.PORTAADDR4
address_a[4] => ram_block1a264.PORTAADDR4
address_a[4] => ram_block1a265.PORTAADDR4
address_a[4] => ram_block1a266.PORTAADDR4
address_a[4] => ram_block1a267.PORTAADDR4
address_a[4] => ram_block1a268.PORTAADDR4
address_a[4] => ram_block1a269.PORTAADDR4
address_a[4] => ram_block1a270.PORTAADDR4
address_a[4] => ram_block1a271.PORTAADDR4
address_a[4] => ram_block1a272.PORTAADDR4
address_a[4] => ram_block1a273.PORTAADDR4
address_a[4] => ram_block1a274.PORTAADDR4
address_a[4] => ram_block1a275.PORTAADDR4
address_a[4] => ram_block1a276.PORTAADDR4
address_a[4] => ram_block1a277.PORTAADDR4
address_a[4] => ram_block1a278.PORTAADDR4
address_a[4] => ram_block1a279.PORTAADDR4
address_a[4] => ram_block1a280.PORTAADDR4
address_a[4] => ram_block1a281.PORTAADDR4
address_a[4] => ram_block1a282.PORTAADDR4
address_a[4] => ram_block1a283.PORTAADDR4
address_a[4] => ram_block1a284.PORTAADDR4
address_a[4] => ram_block1a285.PORTAADDR4
address_a[4] => ram_block1a286.PORTAADDR4
address_a[4] => ram_block1a287.PORTAADDR4
address_a[4] => ram_block1a288.PORTAADDR4
address_a[4] => ram_block1a289.PORTAADDR4
address_a[4] => ram_block1a290.PORTAADDR4
address_a[4] => ram_block1a291.PORTAADDR4
address_a[4] => ram_block1a292.PORTAADDR4
address_a[4] => ram_block1a293.PORTAADDR4
address_a[4] => ram_block1a294.PORTAADDR4
address_a[4] => ram_block1a295.PORTAADDR4
address_a[4] => ram_block1a296.PORTAADDR4
address_a[4] => ram_block1a297.PORTAADDR4
address_a[4] => ram_block1a298.PORTAADDR4
address_a[4] => ram_block1a299.PORTAADDR4
address_a[4] => ram_block1a300.PORTAADDR4
address_a[4] => ram_block1a301.PORTAADDR4
address_a[4] => ram_block1a302.PORTAADDR4
address_a[4] => ram_block1a303.PORTAADDR4
address_a[4] => ram_block1a304.PORTAADDR4
address_a[4] => ram_block1a305.PORTAADDR4
address_a[4] => ram_block1a306.PORTAADDR4
address_a[4] => ram_block1a307.PORTAADDR4
address_a[4] => ram_block1a308.PORTAADDR4
address_a[4] => ram_block1a309.PORTAADDR4
address_a[4] => ram_block1a310.PORTAADDR4
address_a[4] => ram_block1a311.PORTAADDR4
address_a[4] => ram_block1a312.PORTAADDR4
address_a[4] => ram_block1a313.PORTAADDR4
address_a[4] => ram_block1a314.PORTAADDR4
address_a[4] => ram_block1a315.PORTAADDR4
address_a[4] => ram_block1a316.PORTAADDR4
address_a[4] => ram_block1a317.PORTAADDR4
address_a[4] => ram_block1a318.PORTAADDR4
address_a[4] => ram_block1a319.PORTAADDR4
address_a[4] => ram_block1a320.PORTAADDR4
address_a[4] => ram_block1a321.PORTAADDR4
address_a[4] => ram_block1a322.PORTAADDR4
address_a[4] => ram_block1a323.PORTAADDR4
address_a[4] => ram_block1a324.PORTAADDR4
address_a[4] => ram_block1a325.PORTAADDR4
address_a[4] => ram_block1a326.PORTAADDR4
address_a[4] => ram_block1a327.PORTAADDR4
address_a[4] => ram_block1a328.PORTAADDR4
address_a[4] => ram_block1a329.PORTAADDR4
address_a[4] => ram_block1a330.PORTAADDR4
address_a[4] => ram_block1a331.PORTAADDR4
address_a[4] => ram_block1a332.PORTAADDR4
address_a[4] => ram_block1a333.PORTAADDR4
address_a[4] => ram_block1a334.PORTAADDR4
address_a[4] => ram_block1a335.PORTAADDR4
address_a[4] => ram_block1a336.PORTAADDR4
address_a[4] => ram_block1a337.PORTAADDR4
address_a[4] => ram_block1a338.PORTAADDR4
address_a[4] => ram_block1a339.PORTAADDR4
address_a[4] => ram_block1a340.PORTAADDR4
address_a[4] => ram_block1a341.PORTAADDR4
address_a[4] => ram_block1a342.PORTAADDR4
address_a[4] => ram_block1a343.PORTAADDR4
address_a[4] => ram_block1a344.PORTAADDR4
address_a[4] => ram_block1a345.PORTAADDR4
address_a[4] => ram_block1a346.PORTAADDR4
address_a[4] => ram_block1a347.PORTAADDR4
address_a[4] => ram_block1a348.PORTAADDR4
address_a[4] => ram_block1a349.PORTAADDR4
address_a[4] => ram_block1a350.PORTAADDR4
address_a[4] => ram_block1a351.PORTAADDR4
address_a[4] => ram_block1a352.PORTAADDR4
address_a[4] => ram_block1a353.PORTAADDR4
address_a[4] => ram_block1a354.PORTAADDR4
address_a[4] => ram_block1a355.PORTAADDR4
address_a[4] => ram_block1a356.PORTAADDR4
address_a[4] => ram_block1a357.PORTAADDR4
address_a[4] => ram_block1a358.PORTAADDR4
address_a[4] => ram_block1a359.PORTAADDR4
address_a[4] => ram_block1a360.PORTAADDR4
address_a[4] => ram_block1a361.PORTAADDR4
address_a[4] => ram_block1a362.PORTAADDR4
address_a[4] => ram_block1a363.PORTAADDR4
address_a[4] => ram_block1a364.PORTAADDR4
address_a[4] => ram_block1a365.PORTAADDR4
address_a[4] => ram_block1a366.PORTAADDR4
address_a[4] => ram_block1a367.PORTAADDR4
address_a[4] => ram_block1a368.PORTAADDR4
address_a[4] => ram_block1a369.PORTAADDR4
address_a[4] => ram_block1a370.PORTAADDR4
address_a[4] => ram_block1a371.PORTAADDR4
address_a[4] => ram_block1a372.PORTAADDR4
address_a[4] => ram_block1a373.PORTAADDR4
address_a[4] => ram_block1a374.PORTAADDR4
address_a[4] => ram_block1a375.PORTAADDR4
address_a[4] => ram_block1a376.PORTAADDR4
address_a[4] => ram_block1a377.PORTAADDR4
address_a[4] => ram_block1a378.PORTAADDR4
address_a[4] => ram_block1a379.PORTAADDR4
address_a[4] => ram_block1a380.PORTAADDR4
address_a[4] => ram_block1a381.PORTAADDR4
address_a[4] => ram_block1a382.PORTAADDR4
address_a[4] => ram_block1a383.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[5] => ram_block1a256.PORTAADDR5
address_a[5] => ram_block1a257.PORTAADDR5
address_a[5] => ram_block1a258.PORTAADDR5
address_a[5] => ram_block1a259.PORTAADDR5
address_a[5] => ram_block1a260.PORTAADDR5
address_a[5] => ram_block1a261.PORTAADDR5
address_a[5] => ram_block1a262.PORTAADDR5
address_a[5] => ram_block1a263.PORTAADDR5
address_a[5] => ram_block1a264.PORTAADDR5
address_a[5] => ram_block1a265.PORTAADDR5
address_a[5] => ram_block1a266.PORTAADDR5
address_a[5] => ram_block1a267.PORTAADDR5
address_a[5] => ram_block1a268.PORTAADDR5
address_a[5] => ram_block1a269.PORTAADDR5
address_a[5] => ram_block1a270.PORTAADDR5
address_a[5] => ram_block1a271.PORTAADDR5
address_a[5] => ram_block1a272.PORTAADDR5
address_a[5] => ram_block1a273.PORTAADDR5
address_a[5] => ram_block1a274.PORTAADDR5
address_a[5] => ram_block1a275.PORTAADDR5
address_a[5] => ram_block1a276.PORTAADDR5
address_a[5] => ram_block1a277.PORTAADDR5
address_a[5] => ram_block1a278.PORTAADDR5
address_a[5] => ram_block1a279.PORTAADDR5
address_a[5] => ram_block1a280.PORTAADDR5
address_a[5] => ram_block1a281.PORTAADDR5
address_a[5] => ram_block1a282.PORTAADDR5
address_a[5] => ram_block1a283.PORTAADDR5
address_a[5] => ram_block1a284.PORTAADDR5
address_a[5] => ram_block1a285.PORTAADDR5
address_a[5] => ram_block1a286.PORTAADDR5
address_a[5] => ram_block1a287.PORTAADDR5
address_a[5] => ram_block1a288.PORTAADDR5
address_a[5] => ram_block1a289.PORTAADDR5
address_a[5] => ram_block1a290.PORTAADDR5
address_a[5] => ram_block1a291.PORTAADDR5
address_a[5] => ram_block1a292.PORTAADDR5
address_a[5] => ram_block1a293.PORTAADDR5
address_a[5] => ram_block1a294.PORTAADDR5
address_a[5] => ram_block1a295.PORTAADDR5
address_a[5] => ram_block1a296.PORTAADDR5
address_a[5] => ram_block1a297.PORTAADDR5
address_a[5] => ram_block1a298.PORTAADDR5
address_a[5] => ram_block1a299.PORTAADDR5
address_a[5] => ram_block1a300.PORTAADDR5
address_a[5] => ram_block1a301.PORTAADDR5
address_a[5] => ram_block1a302.PORTAADDR5
address_a[5] => ram_block1a303.PORTAADDR5
address_a[5] => ram_block1a304.PORTAADDR5
address_a[5] => ram_block1a305.PORTAADDR5
address_a[5] => ram_block1a306.PORTAADDR5
address_a[5] => ram_block1a307.PORTAADDR5
address_a[5] => ram_block1a308.PORTAADDR5
address_a[5] => ram_block1a309.PORTAADDR5
address_a[5] => ram_block1a310.PORTAADDR5
address_a[5] => ram_block1a311.PORTAADDR5
address_a[5] => ram_block1a312.PORTAADDR5
address_a[5] => ram_block1a313.PORTAADDR5
address_a[5] => ram_block1a314.PORTAADDR5
address_a[5] => ram_block1a315.PORTAADDR5
address_a[5] => ram_block1a316.PORTAADDR5
address_a[5] => ram_block1a317.PORTAADDR5
address_a[5] => ram_block1a318.PORTAADDR5
address_a[5] => ram_block1a319.PORTAADDR5
address_a[5] => ram_block1a320.PORTAADDR5
address_a[5] => ram_block1a321.PORTAADDR5
address_a[5] => ram_block1a322.PORTAADDR5
address_a[5] => ram_block1a323.PORTAADDR5
address_a[5] => ram_block1a324.PORTAADDR5
address_a[5] => ram_block1a325.PORTAADDR5
address_a[5] => ram_block1a326.PORTAADDR5
address_a[5] => ram_block1a327.PORTAADDR5
address_a[5] => ram_block1a328.PORTAADDR5
address_a[5] => ram_block1a329.PORTAADDR5
address_a[5] => ram_block1a330.PORTAADDR5
address_a[5] => ram_block1a331.PORTAADDR5
address_a[5] => ram_block1a332.PORTAADDR5
address_a[5] => ram_block1a333.PORTAADDR5
address_a[5] => ram_block1a334.PORTAADDR5
address_a[5] => ram_block1a335.PORTAADDR5
address_a[5] => ram_block1a336.PORTAADDR5
address_a[5] => ram_block1a337.PORTAADDR5
address_a[5] => ram_block1a338.PORTAADDR5
address_a[5] => ram_block1a339.PORTAADDR5
address_a[5] => ram_block1a340.PORTAADDR5
address_a[5] => ram_block1a341.PORTAADDR5
address_a[5] => ram_block1a342.PORTAADDR5
address_a[5] => ram_block1a343.PORTAADDR5
address_a[5] => ram_block1a344.PORTAADDR5
address_a[5] => ram_block1a345.PORTAADDR5
address_a[5] => ram_block1a346.PORTAADDR5
address_a[5] => ram_block1a347.PORTAADDR5
address_a[5] => ram_block1a348.PORTAADDR5
address_a[5] => ram_block1a349.PORTAADDR5
address_a[5] => ram_block1a350.PORTAADDR5
address_a[5] => ram_block1a351.PORTAADDR5
address_a[5] => ram_block1a352.PORTAADDR5
address_a[5] => ram_block1a353.PORTAADDR5
address_a[5] => ram_block1a354.PORTAADDR5
address_a[5] => ram_block1a355.PORTAADDR5
address_a[5] => ram_block1a356.PORTAADDR5
address_a[5] => ram_block1a357.PORTAADDR5
address_a[5] => ram_block1a358.PORTAADDR5
address_a[5] => ram_block1a359.PORTAADDR5
address_a[5] => ram_block1a360.PORTAADDR5
address_a[5] => ram_block1a361.PORTAADDR5
address_a[5] => ram_block1a362.PORTAADDR5
address_a[5] => ram_block1a363.PORTAADDR5
address_a[5] => ram_block1a364.PORTAADDR5
address_a[5] => ram_block1a365.PORTAADDR5
address_a[5] => ram_block1a366.PORTAADDR5
address_a[5] => ram_block1a367.PORTAADDR5
address_a[5] => ram_block1a368.PORTAADDR5
address_a[5] => ram_block1a369.PORTAADDR5
address_a[5] => ram_block1a370.PORTAADDR5
address_a[5] => ram_block1a371.PORTAADDR5
address_a[5] => ram_block1a372.PORTAADDR5
address_a[5] => ram_block1a373.PORTAADDR5
address_a[5] => ram_block1a374.PORTAADDR5
address_a[5] => ram_block1a375.PORTAADDR5
address_a[5] => ram_block1a376.PORTAADDR5
address_a[5] => ram_block1a377.PORTAADDR5
address_a[5] => ram_block1a378.PORTAADDR5
address_a[5] => ram_block1a379.PORTAADDR5
address_a[5] => ram_block1a380.PORTAADDR5
address_a[5] => ram_block1a381.PORTAADDR5
address_a[5] => ram_block1a382.PORTAADDR5
address_a[5] => ram_block1a383.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[6] => ram_block1a224.PORTAADDR6
address_a[6] => ram_block1a225.PORTAADDR6
address_a[6] => ram_block1a226.PORTAADDR6
address_a[6] => ram_block1a227.PORTAADDR6
address_a[6] => ram_block1a228.PORTAADDR6
address_a[6] => ram_block1a229.PORTAADDR6
address_a[6] => ram_block1a230.PORTAADDR6
address_a[6] => ram_block1a231.PORTAADDR6
address_a[6] => ram_block1a232.PORTAADDR6
address_a[6] => ram_block1a233.PORTAADDR6
address_a[6] => ram_block1a234.PORTAADDR6
address_a[6] => ram_block1a235.PORTAADDR6
address_a[6] => ram_block1a236.PORTAADDR6
address_a[6] => ram_block1a237.PORTAADDR6
address_a[6] => ram_block1a238.PORTAADDR6
address_a[6] => ram_block1a239.PORTAADDR6
address_a[6] => ram_block1a240.PORTAADDR6
address_a[6] => ram_block1a241.PORTAADDR6
address_a[6] => ram_block1a242.PORTAADDR6
address_a[6] => ram_block1a243.PORTAADDR6
address_a[6] => ram_block1a244.PORTAADDR6
address_a[6] => ram_block1a245.PORTAADDR6
address_a[6] => ram_block1a246.PORTAADDR6
address_a[6] => ram_block1a247.PORTAADDR6
address_a[6] => ram_block1a248.PORTAADDR6
address_a[6] => ram_block1a249.PORTAADDR6
address_a[6] => ram_block1a250.PORTAADDR6
address_a[6] => ram_block1a251.PORTAADDR6
address_a[6] => ram_block1a252.PORTAADDR6
address_a[6] => ram_block1a253.PORTAADDR6
address_a[6] => ram_block1a254.PORTAADDR6
address_a[6] => ram_block1a255.PORTAADDR6
address_a[6] => ram_block1a256.PORTAADDR6
address_a[6] => ram_block1a257.PORTAADDR6
address_a[6] => ram_block1a258.PORTAADDR6
address_a[6] => ram_block1a259.PORTAADDR6
address_a[6] => ram_block1a260.PORTAADDR6
address_a[6] => ram_block1a261.PORTAADDR6
address_a[6] => ram_block1a262.PORTAADDR6
address_a[6] => ram_block1a263.PORTAADDR6
address_a[6] => ram_block1a264.PORTAADDR6
address_a[6] => ram_block1a265.PORTAADDR6
address_a[6] => ram_block1a266.PORTAADDR6
address_a[6] => ram_block1a267.PORTAADDR6
address_a[6] => ram_block1a268.PORTAADDR6
address_a[6] => ram_block1a269.PORTAADDR6
address_a[6] => ram_block1a270.PORTAADDR6
address_a[6] => ram_block1a271.PORTAADDR6
address_a[6] => ram_block1a272.PORTAADDR6
address_a[6] => ram_block1a273.PORTAADDR6
address_a[6] => ram_block1a274.PORTAADDR6
address_a[6] => ram_block1a275.PORTAADDR6
address_a[6] => ram_block1a276.PORTAADDR6
address_a[6] => ram_block1a277.PORTAADDR6
address_a[6] => ram_block1a278.PORTAADDR6
address_a[6] => ram_block1a279.PORTAADDR6
address_a[6] => ram_block1a280.PORTAADDR6
address_a[6] => ram_block1a281.PORTAADDR6
address_a[6] => ram_block1a282.PORTAADDR6
address_a[6] => ram_block1a283.PORTAADDR6
address_a[6] => ram_block1a284.PORTAADDR6
address_a[6] => ram_block1a285.PORTAADDR6
address_a[6] => ram_block1a286.PORTAADDR6
address_a[6] => ram_block1a287.PORTAADDR6
address_a[6] => ram_block1a288.PORTAADDR6
address_a[6] => ram_block1a289.PORTAADDR6
address_a[6] => ram_block1a290.PORTAADDR6
address_a[6] => ram_block1a291.PORTAADDR6
address_a[6] => ram_block1a292.PORTAADDR6
address_a[6] => ram_block1a293.PORTAADDR6
address_a[6] => ram_block1a294.PORTAADDR6
address_a[6] => ram_block1a295.PORTAADDR6
address_a[6] => ram_block1a296.PORTAADDR6
address_a[6] => ram_block1a297.PORTAADDR6
address_a[6] => ram_block1a298.PORTAADDR6
address_a[6] => ram_block1a299.PORTAADDR6
address_a[6] => ram_block1a300.PORTAADDR6
address_a[6] => ram_block1a301.PORTAADDR6
address_a[6] => ram_block1a302.PORTAADDR6
address_a[6] => ram_block1a303.PORTAADDR6
address_a[6] => ram_block1a304.PORTAADDR6
address_a[6] => ram_block1a305.PORTAADDR6
address_a[6] => ram_block1a306.PORTAADDR6
address_a[6] => ram_block1a307.PORTAADDR6
address_a[6] => ram_block1a308.PORTAADDR6
address_a[6] => ram_block1a309.PORTAADDR6
address_a[6] => ram_block1a310.PORTAADDR6
address_a[6] => ram_block1a311.PORTAADDR6
address_a[6] => ram_block1a312.PORTAADDR6
address_a[6] => ram_block1a313.PORTAADDR6
address_a[6] => ram_block1a314.PORTAADDR6
address_a[6] => ram_block1a315.PORTAADDR6
address_a[6] => ram_block1a316.PORTAADDR6
address_a[6] => ram_block1a317.PORTAADDR6
address_a[6] => ram_block1a318.PORTAADDR6
address_a[6] => ram_block1a319.PORTAADDR6
address_a[6] => ram_block1a320.PORTAADDR6
address_a[6] => ram_block1a321.PORTAADDR6
address_a[6] => ram_block1a322.PORTAADDR6
address_a[6] => ram_block1a323.PORTAADDR6
address_a[6] => ram_block1a324.PORTAADDR6
address_a[6] => ram_block1a325.PORTAADDR6
address_a[6] => ram_block1a326.PORTAADDR6
address_a[6] => ram_block1a327.PORTAADDR6
address_a[6] => ram_block1a328.PORTAADDR6
address_a[6] => ram_block1a329.PORTAADDR6
address_a[6] => ram_block1a330.PORTAADDR6
address_a[6] => ram_block1a331.PORTAADDR6
address_a[6] => ram_block1a332.PORTAADDR6
address_a[6] => ram_block1a333.PORTAADDR6
address_a[6] => ram_block1a334.PORTAADDR6
address_a[6] => ram_block1a335.PORTAADDR6
address_a[6] => ram_block1a336.PORTAADDR6
address_a[6] => ram_block1a337.PORTAADDR6
address_a[6] => ram_block1a338.PORTAADDR6
address_a[6] => ram_block1a339.PORTAADDR6
address_a[6] => ram_block1a340.PORTAADDR6
address_a[6] => ram_block1a341.PORTAADDR6
address_a[6] => ram_block1a342.PORTAADDR6
address_a[6] => ram_block1a343.PORTAADDR6
address_a[6] => ram_block1a344.PORTAADDR6
address_a[6] => ram_block1a345.PORTAADDR6
address_a[6] => ram_block1a346.PORTAADDR6
address_a[6] => ram_block1a347.PORTAADDR6
address_a[6] => ram_block1a348.PORTAADDR6
address_a[6] => ram_block1a349.PORTAADDR6
address_a[6] => ram_block1a350.PORTAADDR6
address_a[6] => ram_block1a351.PORTAADDR6
address_a[6] => ram_block1a352.PORTAADDR6
address_a[6] => ram_block1a353.PORTAADDR6
address_a[6] => ram_block1a354.PORTAADDR6
address_a[6] => ram_block1a355.PORTAADDR6
address_a[6] => ram_block1a356.PORTAADDR6
address_a[6] => ram_block1a357.PORTAADDR6
address_a[6] => ram_block1a358.PORTAADDR6
address_a[6] => ram_block1a359.PORTAADDR6
address_a[6] => ram_block1a360.PORTAADDR6
address_a[6] => ram_block1a361.PORTAADDR6
address_a[6] => ram_block1a362.PORTAADDR6
address_a[6] => ram_block1a363.PORTAADDR6
address_a[6] => ram_block1a364.PORTAADDR6
address_a[6] => ram_block1a365.PORTAADDR6
address_a[6] => ram_block1a366.PORTAADDR6
address_a[6] => ram_block1a367.PORTAADDR6
address_a[6] => ram_block1a368.PORTAADDR6
address_a[6] => ram_block1a369.PORTAADDR6
address_a[6] => ram_block1a370.PORTAADDR6
address_a[6] => ram_block1a371.PORTAADDR6
address_a[6] => ram_block1a372.PORTAADDR6
address_a[6] => ram_block1a373.PORTAADDR6
address_a[6] => ram_block1a374.PORTAADDR6
address_a[6] => ram_block1a375.PORTAADDR6
address_a[6] => ram_block1a376.PORTAADDR6
address_a[6] => ram_block1a377.PORTAADDR6
address_a[6] => ram_block1a378.PORTAADDR6
address_a[6] => ram_block1a379.PORTAADDR6
address_a[6] => ram_block1a380.PORTAADDR6
address_a[6] => ram_block1a381.PORTAADDR6
address_a[6] => ram_block1a382.PORTAADDR6
address_a[6] => ram_block1a383.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[7] => ram_block1a192.PORTAADDR7
address_a[7] => ram_block1a193.PORTAADDR7
address_a[7] => ram_block1a194.PORTAADDR7
address_a[7] => ram_block1a195.PORTAADDR7
address_a[7] => ram_block1a196.PORTAADDR7
address_a[7] => ram_block1a197.PORTAADDR7
address_a[7] => ram_block1a198.PORTAADDR7
address_a[7] => ram_block1a199.PORTAADDR7
address_a[7] => ram_block1a200.PORTAADDR7
address_a[7] => ram_block1a201.PORTAADDR7
address_a[7] => ram_block1a202.PORTAADDR7
address_a[7] => ram_block1a203.PORTAADDR7
address_a[7] => ram_block1a204.PORTAADDR7
address_a[7] => ram_block1a205.PORTAADDR7
address_a[7] => ram_block1a206.PORTAADDR7
address_a[7] => ram_block1a207.PORTAADDR7
address_a[7] => ram_block1a208.PORTAADDR7
address_a[7] => ram_block1a209.PORTAADDR7
address_a[7] => ram_block1a210.PORTAADDR7
address_a[7] => ram_block1a211.PORTAADDR7
address_a[7] => ram_block1a212.PORTAADDR7
address_a[7] => ram_block1a213.PORTAADDR7
address_a[7] => ram_block1a214.PORTAADDR7
address_a[7] => ram_block1a215.PORTAADDR7
address_a[7] => ram_block1a216.PORTAADDR7
address_a[7] => ram_block1a217.PORTAADDR7
address_a[7] => ram_block1a218.PORTAADDR7
address_a[7] => ram_block1a219.PORTAADDR7
address_a[7] => ram_block1a220.PORTAADDR7
address_a[7] => ram_block1a221.PORTAADDR7
address_a[7] => ram_block1a222.PORTAADDR7
address_a[7] => ram_block1a223.PORTAADDR7
address_a[7] => ram_block1a224.PORTAADDR7
address_a[7] => ram_block1a225.PORTAADDR7
address_a[7] => ram_block1a226.PORTAADDR7
address_a[7] => ram_block1a227.PORTAADDR7
address_a[7] => ram_block1a228.PORTAADDR7
address_a[7] => ram_block1a229.PORTAADDR7
address_a[7] => ram_block1a230.PORTAADDR7
address_a[7] => ram_block1a231.PORTAADDR7
address_a[7] => ram_block1a232.PORTAADDR7
address_a[7] => ram_block1a233.PORTAADDR7
address_a[7] => ram_block1a234.PORTAADDR7
address_a[7] => ram_block1a235.PORTAADDR7
address_a[7] => ram_block1a236.PORTAADDR7
address_a[7] => ram_block1a237.PORTAADDR7
address_a[7] => ram_block1a238.PORTAADDR7
address_a[7] => ram_block1a239.PORTAADDR7
address_a[7] => ram_block1a240.PORTAADDR7
address_a[7] => ram_block1a241.PORTAADDR7
address_a[7] => ram_block1a242.PORTAADDR7
address_a[7] => ram_block1a243.PORTAADDR7
address_a[7] => ram_block1a244.PORTAADDR7
address_a[7] => ram_block1a245.PORTAADDR7
address_a[7] => ram_block1a246.PORTAADDR7
address_a[7] => ram_block1a247.PORTAADDR7
address_a[7] => ram_block1a248.PORTAADDR7
address_a[7] => ram_block1a249.PORTAADDR7
address_a[7] => ram_block1a250.PORTAADDR7
address_a[7] => ram_block1a251.PORTAADDR7
address_a[7] => ram_block1a252.PORTAADDR7
address_a[7] => ram_block1a253.PORTAADDR7
address_a[7] => ram_block1a254.PORTAADDR7
address_a[7] => ram_block1a255.PORTAADDR7
address_a[7] => ram_block1a256.PORTAADDR7
address_a[7] => ram_block1a257.PORTAADDR7
address_a[7] => ram_block1a258.PORTAADDR7
address_a[7] => ram_block1a259.PORTAADDR7
address_a[7] => ram_block1a260.PORTAADDR7
address_a[7] => ram_block1a261.PORTAADDR7
address_a[7] => ram_block1a262.PORTAADDR7
address_a[7] => ram_block1a263.PORTAADDR7
address_a[7] => ram_block1a264.PORTAADDR7
address_a[7] => ram_block1a265.PORTAADDR7
address_a[7] => ram_block1a266.PORTAADDR7
address_a[7] => ram_block1a267.PORTAADDR7
address_a[7] => ram_block1a268.PORTAADDR7
address_a[7] => ram_block1a269.PORTAADDR7
address_a[7] => ram_block1a270.PORTAADDR7
address_a[7] => ram_block1a271.PORTAADDR7
address_a[7] => ram_block1a272.PORTAADDR7
address_a[7] => ram_block1a273.PORTAADDR7
address_a[7] => ram_block1a274.PORTAADDR7
address_a[7] => ram_block1a275.PORTAADDR7
address_a[7] => ram_block1a276.PORTAADDR7
address_a[7] => ram_block1a277.PORTAADDR7
address_a[7] => ram_block1a278.PORTAADDR7
address_a[7] => ram_block1a279.PORTAADDR7
address_a[7] => ram_block1a280.PORTAADDR7
address_a[7] => ram_block1a281.PORTAADDR7
address_a[7] => ram_block1a282.PORTAADDR7
address_a[7] => ram_block1a283.PORTAADDR7
address_a[7] => ram_block1a284.PORTAADDR7
address_a[7] => ram_block1a285.PORTAADDR7
address_a[7] => ram_block1a286.PORTAADDR7
address_a[7] => ram_block1a287.PORTAADDR7
address_a[7] => ram_block1a288.PORTAADDR7
address_a[7] => ram_block1a289.PORTAADDR7
address_a[7] => ram_block1a290.PORTAADDR7
address_a[7] => ram_block1a291.PORTAADDR7
address_a[7] => ram_block1a292.PORTAADDR7
address_a[7] => ram_block1a293.PORTAADDR7
address_a[7] => ram_block1a294.PORTAADDR7
address_a[7] => ram_block1a295.PORTAADDR7
address_a[7] => ram_block1a296.PORTAADDR7
address_a[7] => ram_block1a297.PORTAADDR7
address_a[7] => ram_block1a298.PORTAADDR7
address_a[7] => ram_block1a299.PORTAADDR7
address_a[7] => ram_block1a300.PORTAADDR7
address_a[7] => ram_block1a301.PORTAADDR7
address_a[7] => ram_block1a302.PORTAADDR7
address_a[7] => ram_block1a303.PORTAADDR7
address_a[7] => ram_block1a304.PORTAADDR7
address_a[7] => ram_block1a305.PORTAADDR7
address_a[7] => ram_block1a306.PORTAADDR7
address_a[7] => ram_block1a307.PORTAADDR7
address_a[7] => ram_block1a308.PORTAADDR7
address_a[7] => ram_block1a309.PORTAADDR7
address_a[7] => ram_block1a310.PORTAADDR7
address_a[7] => ram_block1a311.PORTAADDR7
address_a[7] => ram_block1a312.PORTAADDR7
address_a[7] => ram_block1a313.PORTAADDR7
address_a[7] => ram_block1a314.PORTAADDR7
address_a[7] => ram_block1a315.PORTAADDR7
address_a[7] => ram_block1a316.PORTAADDR7
address_a[7] => ram_block1a317.PORTAADDR7
address_a[7] => ram_block1a318.PORTAADDR7
address_a[7] => ram_block1a319.PORTAADDR7
address_a[7] => ram_block1a320.PORTAADDR7
address_a[7] => ram_block1a321.PORTAADDR7
address_a[7] => ram_block1a322.PORTAADDR7
address_a[7] => ram_block1a323.PORTAADDR7
address_a[7] => ram_block1a324.PORTAADDR7
address_a[7] => ram_block1a325.PORTAADDR7
address_a[7] => ram_block1a326.PORTAADDR7
address_a[7] => ram_block1a327.PORTAADDR7
address_a[7] => ram_block1a328.PORTAADDR7
address_a[7] => ram_block1a329.PORTAADDR7
address_a[7] => ram_block1a330.PORTAADDR7
address_a[7] => ram_block1a331.PORTAADDR7
address_a[7] => ram_block1a332.PORTAADDR7
address_a[7] => ram_block1a333.PORTAADDR7
address_a[7] => ram_block1a334.PORTAADDR7
address_a[7] => ram_block1a335.PORTAADDR7
address_a[7] => ram_block1a336.PORTAADDR7
address_a[7] => ram_block1a337.PORTAADDR7
address_a[7] => ram_block1a338.PORTAADDR7
address_a[7] => ram_block1a339.PORTAADDR7
address_a[7] => ram_block1a340.PORTAADDR7
address_a[7] => ram_block1a341.PORTAADDR7
address_a[7] => ram_block1a342.PORTAADDR7
address_a[7] => ram_block1a343.PORTAADDR7
address_a[7] => ram_block1a344.PORTAADDR7
address_a[7] => ram_block1a345.PORTAADDR7
address_a[7] => ram_block1a346.PORTAADDR7
address_a[7] => ram_block1a347.PORTAADDR7
address_a[7] => ram_block1a348.PORTAADDR7
address_a[7] => ram_block1a349.PORTAADDR7
address_a[7] => ram_block1a350.PORTAADDR7
address_a[7] => ram_block1a351.PORTAADDR7
address_a[7] => ram_block1a352.PORTAADDR7
address_a[7] => ram_block1a353.PORTAADDR7
address_a[7] => ram_block1a354.PORTAADDR7
address_a[7] => ram_block1a355.PORTAADDR7
address_a[7] => ram_block1a356.PORTAADDR7
address_a[7] => ram_block1a357.PORTAADDR7
address_a[7] => ram_block1a358.PORTAADDR7
address_a[7] => ram_block1a359.PORTAADDR7
address_a[7] => ram_block1a360.PORTAADDR7
address_a[7] => ram_block1a361.PORTAADDR7
address_a[7] => ram_block1a362.PORTAADDR7
address_a[7] => ram_block1a363.PORTAADDR7
address_a[7] => ram_block1a364.PORTAADDR7
address_a[7] => ram_block1a365.PORTAADDR7
address_a[7] => ram_block1a366.PORTAADDR7
address_a[7] => ram_block1a367.PORTAADDR7
address_a[7] => ram_block1a368.PORTAADDR7
address_a[7] => ram_block1a369.PORTAADDR7
address_a[7] => ram_block1a370.PORTAADDR7
address_a[7] => ram_block1a371.PORTAADDR7
address_a[7] => ram_block1a372.PORTAADDR7
address_a[7] => ram_block1a373.PORTAADDR7
address_a[7] => ram_block1a374.PORTAADDR7
address_a[7] => ram_block1a375.PORTAADDR7
address_a[7] => ram_block1a376.PORTAADDR7
address_a[7] => ram_block1a377.PORTAADDR7
address_a[7] => ram_block1a378.PORTAADDR7
address_a[7] => ram_block1a379.PORTAADDR7
address_a[7] => ram_block1a380.PORTAADDR7
address_a[7] => ram_block1a381.PORTAADDR7
address_a[7] => ram_block1a382.PORTAADDR7
address_a[7] => ram_block1a383.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[8] => ram_block1a192.PORTAADDR8
address_a[8] => ram_block1a193.PORTAADDR8
address_a[8] => ram_block1a194.PORTAADDR8
address_a[8] => ram_block1a195.PORTAADDR8
address_a[8] => ram_block1a196.PORTAADDR8
address_a[8] => ram_block1a197.PORTAADDR8
address_a[8] => ram_block1a198.PORTAADDR8
address_a[8] => ram_block1a199.PORTAADDR8
address_a[8] => ram_block1a200.PORTAADDR8
address_a[8] => ram_block1a201.PORTAADDR8
address_a[8] => ram_block1a202.PORTAADDR8
address_a[8] => ram_block1a203.PORTAADDR8
address_a[8] => ram_block1a204.PORTAADDR8
address_a[8] => ram_block1a205.PORTAADDR8
address_a[8] => ram_block1a206.PORTAADDR8
address_a[8] => ram_block1a207.PORTAADDR8
address_a[8] => ram_block1a208.PORTAADDR8
address_a[8] => ram_block1a209.PORTAADDR8
address_a[8] => ram_block1a210.PORTAADDR8
address_a[8] => ram_block1a211.PORTAADDR8
address_a[8] => ram_block1a212.PORTAADDR8
address_a[8] => ram_block1a213.PORTAADDR8
address_a[8] => ram_block1a214.PORTAADDR8
address_a[8] => ram_block1a215.PORTAADDR8
address_a[8] => ram_block1a216.PORTAADDR8
address_a[8] => ram_block1a217.PORTAADDR8
address_a[8] => ram_block1a218.PORTAADDR8
address_a[8] => ram_block1a219.PORTAADDR8
address_a[8] => ram_block1a220.PORTAADDR8
address_a[8] => ram_block1a221.PORTAADDR8
address_a[8] => ram_block1a222.PORTAADDR8
address_a[8] => ram_block1a223.PORTAADDR8
address_a[8] => ram_block1a224.PORTAADDR8
address_a[8] => ram_block1a225.PORTAADDR8
address_a[8] => ram_block1a226.PORTAADDR8
address_a[8] => ram_block1a227.PORTAADDR8
address_a[8] => ram_block1a228.PORTAADDR8
address_a[8] => ram_block1a229.PORTAADDR8
address_a[8] => ram_block1a230.PORTAADDR8
address_a[8] => ram_block1a231.PORTAADDR8
address_a[8] => ram_block1a232.PORTAADDR8
address_a[8] => ram_block1a233.PORTAADDR8
address_a[8] => ram_block1a234.PORTAADDR8
address_a[8] => ram_block1a235.PORTAADDR8
address_a[8] => ram_block1a236.PORTAADDR8
address_a[8] => ram_block1a237.PORTAADDR8
address_a[8] => ram_block1a238.PORTAADDR8
address_a[8] => ram_block1a239.PORTAADDR8
address_a[8] => ram_block1a240.PORTAADDR8
address_a[8] => ram_block1a241.PORTAADDR8
address_a[8] => ram_block1a242.PORTAADDR8
address_a[8] => ram_block1a243.PORTAADDR8
address_a[8] => ram_block1a244.PORTAADDR8
address_a[8] => ram_block1a245.PORTAADDR8
address_a[8] => ram_block1a246.PORTAADDR8
address_a[8] => ram_block1a247.PORTAADDR8
address_a[8] => ram_block1a248.PORTAADDR8
address_a[8] => ram_block1a249.PORTAADDR8
address_a[8] => ram_block1a250.PORTAADDR8
address_a[8] => ram_block1a251.PORTAADDR8
address_a[8] => ram_block1a252.PORTAADDR8
address_a[8] => ram_block1a253.PORTAADDR8
address_a[8] => ram_block1a254.PORTAADDR8
address_a[8] => ram_block1a255.PORTAADDR8
address_a[8] => ram_block1a256.PORTAADDR8
address_a[8] => ram_block1a257.PORTAADDR8
address_a[8] => ram_block1a258.PORTAADDR8
address_a[8] => ram_block1a259.PORTAADDR8
address_a[8] => ram_block1a260.PORTAADDR8
address_a[8] => ram_block1a261.PORTAADDR8
address_a[8] => ram_block1a262.PORTAADDR8
address_a[8] => ram_block1a263.PORTAADDR8
address_a[8] => ram_block1a264.PORTAADDR8
address_a[8] => ram_block1a265.PORTAADDR8
address_a[8] => ram_block1a266.PORTAADDR8
address_a[8] => ram_block1a267.PORTAADDR8
address_a[8] => ram_block1a268.PORTAADDR8
address_a[8] => ram_block1a269.PORTAADDR8
address_a[8] => ram_block1a270.PORTAADDR8
address_a[8] => ram_block1a271.PORTAADDR8
address_a[8] => ram_block1a272.PORTAADDR8
address_a[8] => ram_block1a273.PORTAADDR8
address_a[8] => ram_block1a274.PORTAADDR8
address_a[8] => ram_block1a275.PORTAADDR8
address_a[8] => ram_block1a276.PORTAADDR8
address_a[8] => ram_block1a277.PORTAADDR8
address_a[8] => ram_block1a278.PORTAADDR8
address_a[8] => ram_block1a279.PORTAADDR8
address_a[8] => ram_block1a280.PORTAADDR8
address_a[8] => ram_block1a281.PORTAADDR8
address_a[8] => ram_block1a282.PORTAADDR8
address_a[8] => ram_block1a283.PORTAADDR8
address_a[8] => ram_block1a284.PORTAADDR8
address_a[8] => ram_block1a285.PORTAADDR8
address_a[8] => ram_block1a286.PORTAADDR8
address_a[8] => ram_block1a287.PORTAADDR8
address_a[8] => ram_block1a288.PORTAADDR8
address_a[8] => ram_block1a289.PORTAADDR8
address_a[8] => ram_block1a290.PORTAADDR8
address_a[8] => ram_block1a291.PORTAADDR8
address_a[8] => ram_block1a292.PORTAADDR8
address_a[8] => ram_block1a293.PORTAADDR8
address_a[8] => ram_block1a294.PORTAADDR8
address_a[8] => ram_block1a295.PORTAADDR8
address_a[8] => ram_block1a296.PORTAADDR8
address_a[8] => ram_block1a297.PORTAADDR8
address_a[8] => ram_block1a298.PORTAADDR8
address_a[8] => ram_block1a299.PORTAADDR8
address_a[8] => ram_block1a300.PORTAADDR8
address_a[8] => ram_block1a301.PORTAADDR8
address_a[8] => ram_block1a302.PORTAADDR8
address_a[8] => ram_block1a303.PORTAADDR8
address_a[8] => ram_block1a304.PORTAADDR8
address_a[8] => ram_block1a305.PORTAADDR8
address_a[8] => ram_block1a306.PORTAADDR8
address_a[8] => ram_block1a307.PORTAADDR8
address_a[8] => ram_block1a308.PORTAADDR8
address_a[8] => ram_block1a309.PORTAADDR8
address_a[8] => ram_block1a310.PORTAADDR8
address_a[8] => ram_block1a311.PORTAADDR8
address_a[8] => ram_block1a312.PORTAADDR8
address_a[8] => ram_block1a313.PORTAADDR8
address_a[8] => ram_block1a314.PORTAADDR8
address_a[8] => ram_block1a315.PORTAADDR8
address_a[8] => ram_block1a316.PORTAADDR8
address_a[8] => ram_block1a317.PORTAADDR8
address_a[8] => ram_block1a318.PORTAADDR8
address_a[8] => ram_block1a319.PORTAADDR8
address_a[8] => ram_block1a320.PORTAADDR8
address_a[8] => ram_block1a321.PORTAADDR8
address_a[8] => ram_block1a322.PORTAADDR8
address_a[8] => ram_block1a323.PORTAADDR8
address_a[8] => ram_block1a324.PORTAADDR8
address_a[8] => ram_block1a325.PORTAADDR8
address_a[8] => ram_block1a326.PORTAADDR8
address_a[8] => ram_block1a327.PORTAADDR8
address_a[8] => ram_block1a328.PORTAADDR8
address_a[8] => ram_block1a329.PORTAADDR8
address_a[8] => ram_block1a330.PORTAADDR8
address_a[8] => ram_block1a331.PORTAADDR8
address_a[8] => ram_block1a332.PORTAADDR8
address_a[8] => ram_block1a333.PORTAADDR8
address_a[8] => ram_block1a334.PORTAADDR8
address_a[8] => ram_block1a335.PORTAADDR8
address_a[8] => ram_block1a336.PORTAADDR8
address_a[8] => ram_block1a337.PORTAADDR8
address_a[8] => ram_block1a338.PORTAADDR8
address_a[8] => ram_block1a339.PORTAADDR8
address_a[8] => ram_block1a340.PORTAADDR8
address_a[8] => ram_block1a341.PORTAADDR8
address_a[8] => ram_block1a342.PORTAADDR8
address_a[8] => ram_block1a343.PORTAADDR8
address_a[8] => ram_block1a344.PORTAADDR8
address_a[8] => ram_block1a345.PORTAADDR8
address_a[8] => ram_block1a346.PORTAADDR8
address_a[8] => ram_block1a347.PORTAADDR8
address_a[8] => ram_block1a348.PORTAADDR8
address_a[8] => ram_block1a349.PORTAADDR8
address_a[8] => ram_block1a350.PORTAADDR8
address_a[8] => ram_block1a351.PORTAADDR8
address_a[8] => ram_block1a352.PORTAADDR8
address_a[8] => ram_block1a353.PORTAADDR8
address_a[8] => ram_block1a354.PORTAADDR8
address_a[8] => ram_block1a355.PORTAADDR8
address_a[8] => ram_block1a356.PORTAADDR8
address_a[8] => ram_block1a357.PORTAADDR8
address_a[8] => ram_block1a358.PORTAADDR8
address_a[8] => ram_block1a359.PORTAADDR8
address_a[8] => ram_block1a360.PORTAADDR8
address_a[8] => ram_block1a361.PORTAADDR8
address_a[8] => ram_block1a362.PORTAADDR8
address_a[8] => ram_block1a363.PORTAADDR8
address_a[8] => ram_block1a364.PORTAADDR8
address_a[8] => ram_block1a365.PORTAADDR8
address_a[8] => ram_block1a366.PORTAADDR8
address_a[8] => ram_block1a367.PORTAADDR8
address_a[8] => ram_block1a368.PORTAADDR8
address_a[8] => ram_block1a369.PORTAADDR8
address_a[8] => ram_block1a370.PORTAADDR8
address_a[8] => ram_block1a371.PORTAADDR8
address_a[8] => ram_block1a372.PORTAADDR8
address_a[8] => ram_block1a373.PORTAADDR8
address_a[8] => ram_block1a374.PORTAADDR8
address_a[8] => ram_block1a375.PORTAADDR8
address_a[8] => ram_block1a376.PORTAADDR8
address_a[8] => ram_block1a377.PORTAADDR8
address_a[8] => ram_block1a378.PORTAADDR8
address_a[8] => ram_block1a379.PORTAADDR8
address_a[8] => ram_block1a380.PORTAADDR8
address_a[8] => ram_block1a381.PORTAADDR8
address_a[8] => ram_block1a382.PORTAADDR8
address_a[8] => ram_block1a383.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[9] => ram_block1a192.PORTAADDR9
address_a[9] => ram_block1a193.PORTAADDR9
address_a[9] => ram_block1a194.PORTAADDR9
address_a[9] => ram_block1a195.PORTAADDR9
address_a[9] => ram_block1a196.PORTAADDR9
address_a[9] => ram_block1a197.PORTAADDR9
address_a[9] => ram_block1a198.PORTAADDR9
address_a[9] => ram_block1a199.PORTAADDR9
address_a[9] => ram_block1a200.PORTAADDR9
address_a[9] => ram_block1a201.PORTAADDR9
address_a[9] => ram_block1a202.PORTAADDR9
address_a[9] => ram_block1a203.PORTAADDR9
address_a[9] => ram_block1a204.PORTAADDR9
address_a[9] => ram_block1a205.PORTAADDR9
address_a[9] => ram_block1a206.PORTAADDR9
address_a[9] => ram_block1a207.PORTAADDR9
address_a[9] => ram_block1a208.PORTAADDR9
address_a[9] => ram_block1a209.PORTAADDR9
address_a[9] => ram_block1a210.PORTAADDR9
address_a[9] => ram_block1a211.PORTAADDR9
address_a[9] => ram_block1a212.PORTAADDR9
address_a[9] => ram_block1a213.PORTAADDR9
address_a[9] => ram_block1a214.PORTAADDR9
address_a[9] => ram_block1a215.PORTAADDR9
address_a[9] => ram_block1a216.PORTAADDR9
address_a[9] => ram_block1a217.PORTAADDR9
address_a[9] => ram_block1a218.PORTAADDR9
address_a[9] => ram_block1a219.PORTAADDR9
address_a[9] => ram_block1a220.PORTAADDR9
address_a[9] => ram_block1a221.PORTAADDR9
address_a[9] => ram_block1a222.PORTAADDR9
address_a[9] => ram_block1a223.PORTAADDR9
address_a[9] => ram_block1a224.PORTAADDR9
address_a[9] => ram_block1a225.PORTAADDR9
address_a[9] => ram_block1a226.PORTAADDR9
address_a[9] => ram_block1a227.PORTAADDR9
address_a[9] => ram_block1a228.PORTAADDR9
address_a[9] => ram_block1a229.PORTAADDR9
address_a[9] => ram_block1a230.PORTAADDR9
address_a[9] => ram_block1a231.PORTAADDR9
address_a[9] => ram_block1a232.PORTAADDR9
address_a[9] => ram_block1a233.PORTAADDR9
address_a[9] => ram_block1a234.PORTAADDR9
address_a[9] => ram_block1a235.PORTAADDR9
address_a[9] => ram_block1a236.PORTAADDR9
address_a[9] => ram_block1a237.PORTAADDR9
address_a[9] => ram_block1a238.PORTAADDR9
address_a[9] => ram_block1a239.PORTAADDR9
address_a[9] => ram_block1a240.PORTAADDR9
address_a[9] => ram_block1a241.PORTAADDR9
address_a[9] => ram_block1a242.PORTAADDR9
address_a[9] => ram_block1a243.PORTAADDR9
address_a[9] => ram_block1a244.PORTAADDR9
address_a[9] => ram_block1a245.PORTAADDR9
address_a[9] => ram_block1a246.PORTAADDR9
address_a[9] => ram_block1a247.PORTAADDR9
address_a[9] => ram_block1a248.PORTAADDR9
address_a[9] => ram_block1a249.PORTAADDR9
address_a[9] => ram_block1a250.PORTAADDR9
address_a[9] => ram_block1a251.PORTAADDR9
address_a[9] => ram_block1a252.PORTAADDR9
address_a[9] => ram_block1a253.PORTAADDR9
address_a[9] => ram_block1a254.PORTAADDR9
address_a[9] => ram_block1a255.PORTAADDR9
address_a[9] => ram_block1a256.PORTAADDR9
address_a[9] => ram_block1a257.PORTAADDR9
address_a[9] => ram_block1a258.PORTAADDR9
address_a[9] => ram_block1a259.PORTAADDR9
address_a[9] => ram_block1a260.PORTAADDR9
address_a[9] => ram_block1a261.PORTAADDR9
address_a[9] => ram_block1a262.PORTAADDR9
address_a[9] => ram_block1a263.PORTAADDR9
address_a[9] => ram_block1a264.PORTAADDR9
address_a[9] => ram_block1a265.PORTAADDR9
address_a[9] => ram_block1a266.PORTAADDR9
address_a[9] => ram_block1a267.PORTAADDR9
address_a[9] => ram_block1a268.PORTAADDR9
address_a[9] => ram_block1a269.PORTAADDR9
address_a[9] => ram_block1a270.PORTAADDR9
address_a[9] => ram_block1a271.PORTAADDR9
address_a[9] => ram_block1a272.PORTAADDR9
address_a[9] => ram_block1a273.PORTAADDR9
address_a[9] => ram_block1a274.PORTAADDR9
address_a[9] => ram_block1a275.PORTAADDR9
address_a[9] => ram_block1a276.PORTAADDR9
address_a[9] => ram_block1a277.PORTAADDR9
address_a[9] => ram_block1a278.PORTAADDR9
address_a[9] => ram_block1a279.PORTAADDR9
address_a[9] => ram_block1a280.PORTAADDR9
address_a[9] => ram_block1a281.PORTAADDR9
address_a[9] => ram_block1a282.PORTAADDR9
address_a[9] => ram_block1a283.PORTAADDR9
address_a[9] => ram_block1a284.PORTAADDR9
address_a[9] => ram_block1a285.PORTAADDR9
address_a[9] => ram_block1a286.PORTAADDR9
address_a[9] => ram_block1a287.PORTAADDR9
address_a[9] => ram_block1a288.PORTAADDR9
address_a[9] => ram_block1a289.PORTAADDR9
address_a[9] => ram_block1a290.PORTAADDR9
address_a[9] => ram_block1a291.PORTAADDR9
address_a[9] => ram_block1a292.PORTAADDR9
address_a[9] => ram_block1a293.PORTAADDR9
address_a[9] => ram_block1a294.PORTAADDR9
address_a[9] => ram_block1a295.PORTAADDR9
address_a[9] => ram_block1a296.PORTAADDR9
address_a[9] => ram_block1a297.PORTAADDR9
address_a[9] => ram_block1a298.PORTAADDR9
address_a[9] => ram_block1a299.PORTAADDR9
address_a[9] => ram_block1a300.PORTAADDR9
address_a[9] => ram_block1a301.PORTAADDR9
address_a[9] => ram_block1a302.PORTAADDR9
address_a[9] => ram_block1a303.PORTAADDR9
address_a[9] => ram_block1a304.PORTAADDR9
address_a[9] => ram_block1a305.PORTAADDR9
address_a[9] => ram_block1a306.PORTAADDR9
address_a[9] => ram_block1a307.PORTAADDR9
address_a[9] => ram_block1a308.PORTAADDR9
address_a[9] => ram_block1a309.PORTAADDR9
address_a[9] => ram_block1a310.PORTAADDR9
address_a[9] => ram_block1a311.PORTAADDR9
address_a[9] => ram_block1a312.PORTAADDR9
address_a[9] => ram_block1a313.PORTAADDR9
address_a[9] => ram_block1a314.PORTAADDR9
address_a[9] => ram_block1a315.PORTAADDR9
address_a[9] => ram_block1a316.PORTAADDR9
address_a[9] => ram_block1a317.PORTAADDR9
address_a[9] => ram_block1a318.PORTAADDR9
address_a[9] => ram_block1a319.PORTAADDR9
address_a[9] => ram_block1a320.PORTAADDR9
address_a[9] => ram_block1a321.PORTAADDR9
address_a[9] => ram_block1a322.PORTAADDR9
address_a[9] => ram_block1a323.PORTAADDR9
address_a[9] => ram_block1a324.PORTAADDR9
address_a[9] => ram_block1a325.PORTAADDR9
address_a[9] => ram_block1a326.PORTAADDR9
address_a[9] => ram_block1a327.PORTAADDR9
address_a[9] => ram_block1a328.PORTAADDR9
address_a[9] => ram_block1a329.PORTAADDR9
address_a[9] => ram_block1a330.PORTAADDR9
address_a[9] => ram_block1a331.PORTAADDR9
address_a[9] => ram_block1a332.PORTAADDR9
address_a[9] => ram_block1a333.PORTAADDR9
address_a[9] => ram_block1a334.PORTAADDR9
address_a[9] => ram_block1a335.PORTAADDR9
address_a[9] => ram_block1a336.PORTAADDR9
address_a[9] => ram_block1a337.PORTAADDR9
address_a[9] => ram_block1a338.PORTAADDR9
address_a[9] => ram_block1a339.PORTAADDR9
address_a[9] => ram_block1a340.PORTAADDR9
address_a[9] => ram_block1a341.PORTAADDR9
address_a[9] => ram_block1a342.PORTAADDR9
address_a[9] => ram_block1a343.PORTAADDR9
address_a[9] => ram_block1a344.PORTAADDR9
address_a[9] => ram_block1a345.PORTAADDR9
address_a[9] => ram_block1a346.PORTAADDR9
address_a[9] => ram_block1a347.PORTAADDR9
address_a[9] => ram_block1a348.PORTAADDR9
address_a[9] => ram_block1a349.PORTAADDR9
address_a[9] => ram_block1a350.PORTAADDR9
address_a[9] => ram_block1a351.PORTAADDR9
address_a[9] => ram_block1a352.PORTAADDR9
address_a[9] => ram_block1a353.PORTAADDR9
address_a[9] => ram_block1a354.PORTAADDR9
address_a[9] => ram_block1a355.PORTAADDR9
address_a[9] => ram_block1a356.PORTAADDR9
address_a[9] => ram_block1a357.PORTAADDR9
address_a[9] => ram_block1a358.PORTAADDR9
address_a[9] => ram_block1a359.PORTAADDR9
address_a[9] => ram_block1a360.PORTAADDR9
address_a[9] => ram_block1a361.PORTAADDR9
address_a[9] => ram_block1a362.PORTAADDR9
address_a[9] => ram_block1a363.PORTAADDR9
address_a[9] => ram_block1a364.PORTAADDR9
address_a[9] => ram_block1a365.PORTAADDR9
address_a[9] => ram_block1a366.PORTAADDR9
address_a[9] => ram_block1a367.PORTAADDR9
address_a[9] => ram_block1a368.PORTAADDR9
address_a[9] => ram_block1a369.PORTAADDR9
address_a[9] => ram_block1a370.PORTAADDR9
address_a[9] => ram_block1a371.PORTAADDR9
address_a[9] => ram_block1a372.PORTAADDR9
address_a[9] => ram_block1a373.PORTAADDR9
address_a[9] => ram_block1a374.PORTAADDR9
address_a[9] => ram_block1a375.PORTAADDR9
address_a[9] => ram_block1a376.PORTAADDR9
address_a[9] => ram_block1a377.PORTAADDR9
address_a[9] => ram_block1a378.PORTAADDR9
address_a[9] => ram_block1a379.PORTAADDR9
address_a[9] => ram_block1a380.PORTAADDR9
address_a[9] => ram_block1a381.PORTAADDR9
address_a[9] => ram_block1a382.PORTAADDR9
address_a[9] => ram_block1a383.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[10] => ram_block1a192.PORTAADDR10
address_a[10] => ram_block1a193.PORTAADDR10
address_a[10] => ram_block1a194.PORTAADDR10
address_a[10] => ram_block1a195.PORTAADDR10
address_a[10] => ram_block1a196.PORTAADDR10
address_a[10] => ram_block1a197.PORTAADDR10
address_a[10] => ram_block1a198.PORTAADDR10
address_a[10] => ram_block1a199.PORTAADDR10
address_a[10] => ram_block1a200.PORTAADDR10
address_a[10] => ram_block1a201.PORTAADDR10
address_a[10] => ram_block1a202.PORTAADDR10
address_a[10] => ram_block1a203.PORTAADDR10
address_a[10] => ram_block1a204.PORTAADDR10
address_a[10] => ram_block1a205.PORTAADDR10
address_a[10] => ram_block1a206.PORTAADDR10
address_a[10] => ram_block1a207.PORTAADDR10
address_a[10] => ram_block1a208.PORTAADDR10
address_a[10] => ram_block1a209.PORTAADDR10
address_a[10] => ram_block1a210.PORTAADDR10
address_a[10] => ram_block1a211.PORTAADDR10
address_a[10] => ram_block1a212.PORTAADDR10
address_a[10] => ram_block1a213.PORTAADDR10
address_a[10] => ram_block1a214.PORTAADDR10
address_a[10] => ram_block1a215.PORTAADDR10
address_a[10] => ram_block1a216.PORTAADDR10
address_a[10] => ram_block1a217.PORTAADDR10
address_a[10] => ram_block1a218.PORTAADDR10
address_a[10] => ram_block1a219.PORTAADDR10
address_a[10] => ram_block1a220.PORTAADDR10
address_a[10] => ram_block1a221.PORTAADDR10
address_a[10] => ram_block1a222.PORTAADDR10
address_a[10] => ram_block1a223.PORTAADDR10
address_a[10] => ram_block1a224.PORTAADDR10
address_a[10] => ram_block1a225.PORTAADDR10
address_a[10] => ram_block1a226.PORTAADDR10
address_a[10] => ram_block1a227.PORTAADDR10
address_a[10] => ram_block1a228.PORTAADDR10
address_a[10] => ram_block1a229.PORTAADDR10
address_a[10] => ram_block1a230.PORTAADDR10
address_a[10] => ram_block1a231.PORTAADDR10
address_a[10] => ram_block1a232.PORTAADDR10
address_a[10] => ram_block1a233.PORTAADDR10
address_a[10] => ram_block1a234.PORTAADDR10
address_a[10] => ram_block1a235.PORTAADDR10
address_a[10] => ram_block1a236.PORTAADDR10
address_a[10] => ram_block1a237.PORTAADDR10
address_a[10] => ram_block1a238.PORTAADDR10
address_a[10] => ram_block1a239.PORTAADDR10
address_a[10] => ram_block1a240.PORTAADDR10
address_a[10] => ram_block1a241.PORTAADDR10
address_a[10] => ram_block1a242.PORTAADDR10
address_a[10] => ram_block1a243.PORTAADDR10
address_a[10] => ram_block1a244.PORTAADDR10
address_a[10] => ram_block1a245.PORTAADDR10
address_a[10] => ram_block1a246.PORTAADDR10
address_a[10] => ram_block1a247.PORTAADDR10
address_a[10] => ram_block1a248.PORTAADDR10
address_a[10] => ram_block1a249.PORTAADDR10
address_a[10] => ram_block1a250.PORTAADDR10
address_a[10] => ram_block1a251.PORTAADDR10
address_a[10] => ram_block1a252.PORTAADDR10
address_a[10] => ram_block1a253.PORTAADDR10
address_a[10] => ram_block1a254.PORTAADDR10
address_a[10] => ram_block1a255.PORTAADDR10
address_a[10] => ram_block1a256.PORTAADDR10
address_a[10] => ram_block1a257.PORTAADDR10
address_a[10] => ram_block1a258.PORTAADDR10
address_a[10] => ram_block1a259.PORTAADDR10
address_a[10] => ram_block1a260.PORTAADDR10
address_a[10] => ram_block1a261.PORTAADDR10
address_a[10] => ram_block1a262.PORTAADDR10
address_a[10] => ram_block1a263.PORTAADDR10
address_a[10] => ram_block1a264.PORTAADDR10
address_a[10] => ram_block1a265.PORTAADDR10
address_a[10] => ram_block1a266.PORTAADDR10
address_a[10] => ram_block1a267.PORTAADDR10
address_a[10] => ram_block1a268.PORTAADDR10
address_a[10] => ram_block1a269.PORTAADDR10
address_a[10] => ram_block1a270.PORTAADDR10
address_a[10] => ram_block1a271.PORTAADDR10
address_a[10] => ram_block1a272.PORTAADDR10
address_a[10] => ram_block1a273.PORTAADDR10
address_a[10] => ram_block1a274.PORTAADDR10
address_a[10] => ram_block1a275.PORTAADDR10
address_a[10] => ram_block1a276.PORTAADDR10
address_a[10] => ram_block1a277.PORTAADDR10
address_a[10] => ram_block1a278.PORTAADDR10
address_a[10] => ram_block1a279.PORTAADDR10
address_a[10] => ram_block1a280.PORTAADDR10
address_a[10] => ram_block1a281.PORTAADDR10
address_a[10] => ram_block1a282.PORTAADDR10
address_a[10] => ram_block1a283.PORTAADDR10
address_a[10] => ram_block1a284.PORTAADDR10
address_a[10] => ram_block1a285.PORTAADDR10
address_a[10] => ram_block1a286.PORTAADDR10
address_a[10] => ram_block1a287.PORTAADDR10
address_a[10] => ram_block1a288.PORTAADDR10
address_a[10] => ram_block1a289.PORTAADDR10
address_a[10] => ram_block1a290.PORTAADDR10
address_a[10] => ram_block1a291.PORTAADDR10
address_a[10] => ram_block1a292.PORTAADDR10
address_a[10] => ram_block1a293.PORTAADDR10
address_a[10] => ram_block1a294.PORTAADDR10
address_a[10] => ram_block1a295.PORTAADDR10
address_a[10] => ram_block1a296.PORTAADDR10
address_a[10] => ram_block1a297.PORTAADDR10
address_a[10] => ram_block1a298.PORTAADDR10
address_a[10] => ram_block1a299.PORTAADDR10
address_a[10] => ram_block1a300.PORTAADDR10
address_a[10] => ram_block1a301.PORTAADDR10
address_a[10] => ram_block1a302.PORTAADDR10
address_a[10] => ram_block1a303.PORTAADDR10
address_a[10] => ram_block1a304.PORTAADDR10
address_a[10] => ram_block1a305.PORTAADDR10
address_a[10] => ram_block1a306.PORTAADDR10
address_a[10] => ram_block1a307.PORTAADDR10
address_a[10] => ram_block1a308.PORTAADDR10
address_a[10] => ram_block1a309.PORTAADDR10
address_a[10] => ram_block1a310.PORTAADDR10
address_a[10] => ram_block1a311.PORTAADDR10
address_a[10] => ram_block1a312.PORTAADDR10
address_a[10] => ram_block1a313.PORTAADDR10
address_a[10] => ram_block1a314.PORTAADDR10
address_a[10] => ram_block1a315.PORTAADDR10
address_a[10] => ram_block1a316.PORTAADDR10
address_a[10] => ram_block1a317.PORTAADDR10
address_a[10] => ram_block1a318.PORTAADDR10
address_a[10] => ram_block1a319.PORTAADDR10
address_a[10] => ram_block1a320.PORTAADDR10
address_a[10] => ram_block1a321.PORTAADDR10
address_a[10] => ram_block1a322.PORTAADDR10
address_a[10] => ram_block1a323.PORTAADDR10
address_a[10] => ram_block1a324.PORTAADDR10
address_a[10] => ram_block1a325.PORTAADDR10
address_a[10] => ram_block1a326.PORTAADDR10
address_a[10] => ram_block1a327.PORTAADDR10
address_a[10] => ram_block1a328.PORTAADDR10
address_a[10] => ram_block1a329.PORTAADDR10
address_a[10] => ram_block1a330.PORTAADDR10
address_a[10] => ram_block1a331.PORTAADDR10
address_a[10] => ram_block1a332.PORTAADDR10
address_a[10] => ram_block1a333.PORTAADDR10
address_a[10] => ram_block1a334.PORTAADDR10
address_a[10] => ram_block1a335.PORTAADDR10
address_a[10] => ram_block1a336.PORTAADDR10
address_a[10] => ram_block1a337.PORTAADDR10
address_a[10] => ram_block1a338.PORTAADDR10
address_a[10] => ram_block1a339.PORTAADDR10
address_a[10] => ram_block1a340.PORTAADDR10
address_a[10] => ram_block1a341.PORTAADDR10
address_a[10] => ram_block1a342.PORTAADDR10
address_a[10] => ram_block1a343.PORTAADDR10
address_a[10] => ram_block1a344.PORTAADDR10
address_a[10] => ram_block1a345.PORTAADDR10
address_a[10] => ram_block1a346.PORTAADDR10
address_a[10] => ram_block1a347.PORTAADDR10
address_a[10] => ram_block1a348.PORTAADDR10
address_a[10] => ram_block1a349.PORTAADDR10
address_a[10] => ram_block1a350.PORTAADDR10
address_a[10] => ram_block1a351.PORTAADDR10
address_a[10] => ram_block1a352.PORTAADDR10
address_a[10] => ram_block1a353.PORTAADDR10
address_a[10] => ram_block1a354.PORTAADDR10
address_a[10] => ram_block1a355.PORTAADDR10
address_a[10] => ram_block1a356.PORTAADDR10
address_a[10] => ram_block1a357.PORTAADDR10
address_a[10] => ram_block1a358.PORTAADDR10
address_a[10] => ram_block1a359.PORTAADDR10
address_a[10] => ram_block1a360.PORTAADDR10
address_a[10] => ram_block1a361.PORTAADDR10
address_a[10] => ram_block1a362.PORTAADDR10
address_a[10] => ram_block1a363.PORTAADDR10
address_a[10] => ram_block1a364.PORTAADDR10
address_a[10] => ram_block1a365.PORTAADDR10
address_a[10] => ram_block1a366.PORTAADDR10
address_a[10] => ram_block1a367.PORTAADDR10
address_a[10] => ram_block1a368.PORTAADDR10
address_a[10] => ram_block1a369.PORTAADDR10
address_a[10] => ram_block1a370.PORTAADDR10
address_a[10] => ram_block1a371.PORTAADDR10
address_a[10] => ram_block1a372.PORTAADDR10
address_a[10] => ram_block1a373.PORTAADDR10
address_a[10] => ram_block1a374.PORTAADDR10
address_a[10] => ram_block1a375.PORTAADDR10
address_a[10] => ram_block1a376.PORTAADDR10
address_a[10] => ram_block1a377.PORTAADDR10
address_a[10] => ram_block1a378.PORTAADDR10
address_a[10] => ram_block1a379.PORTAADDR10
address_a[10] => ram_block1a380.PORTAADDR10
address_a[10] => ram_block1a381.PORTAADDR10
address_a[10] => ram_block1a382.PORTAADDR10
address_a[10] => ram_block1a383.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[11] => ram_block1a192.PORTAADDR11
address_a[11] => ram_block1a193.PORTAADDR11
address_a[11] => ram_block1a194.PORTAADDR11
address_a[11] => ram_block1a195.PORTAADDR11
address_a[11] => ram_block1a196.PORTAADDR11
address_a[11] => ram_block1a197.PORTAADDR11
address_a[11] => ram_block1a198.PORTAADDR11
address_a[11] => ram_block1a199.PORTAADDR11
address_a[11] => ram_block1a200.PORTAADDR11
address_a[11] => ram_block1a201.PORTAADDR11
address_a[11] => ram_block1a202.PORTAADDR11
address_a[11] => ram_block1a203.PORTAADDR11
address_a[11] => ram_block1a204.PORTAADDR11
address_a[11] => ram_block1a205.PORTAADDR11
address_a[11] => ram_block1a206.PORTAADDR11
address_a[11] => ram_block1a207.PORTAADDR11
address_a[11] => ram_block1a208.PORTAADDR11
address_a[11] => ram_block1a209.PORTAADDR11
address_a[11] => ram_block1a210.PORTAADDR11
address_a[11] => ram_block1a211.PORTAADDR11
address_a[11] => ram_block1a212.PORTAADDR11
address_a[11] => ram_block1a213.PORTAADDR11
address_a[11] => ram_block1a214.PORTAADDR11
address_a[11] => ram_block1a215.PORTAADDR11
address_a[11] => ram_block1a216.PORTAADDR11
address_a[11] => ram_block1a217.PORTAADDR11
address_a[11] => ram_block1a218.PORTAADDR11
address_a[11] => ram_block1a219.PORTAADDR11
address_a[11] => ram_block1a220.PORTAADDR11
address_a[11] => ram_block1a221.PORTAADDR11
address_a[11] => ram_block1a222.PORTAADDR11
address_a[11] => ram_block1a223.PORTAADDR11
address_a[11] => ram_block1a224.PORTAADDR11
address_a[11] => ram_block1a225.PORTAADDR11
address_a[11] => ram_block1a226.PORTAADDR11
address_a[11] => ram_block1a227.PORTAADDR11
address_a[11] => ram_block1a228.PORTAADDR11
address_a[11] => ram_block1a229.PORTAADDR11
address_a[11] => ram_block1a230.PORTAADDR11
address_a[11] => ram_block1a231.PORTAADDR11
address_a[11] => ram_block1a232.PORTAADDR11
address_a[11] => ram_block1a233.PORTAADDR11
address_a[11] => ram_block1a234.PORTAADDR11
address_a[11] => ram_block1a235.PORTAADDR11
address_a[11] => ram_block1a236.PORTAADDR11
address_a[11] => ram_block1a237.PORTAADDR11
address_a[11] => ram_block1a238.PORTAADDR11
address_a[11] => ram_block1a239.PORTAADDR11
address_a[11] => ram_block1a240.PORTAADDR11
address_a[11] => ram_block1a241.PORTAADDR11
address_a[11] => ram_block1a242.PORTAADDR11
address_a[11] => ram_block1a243.PORTAADDR11
address_a[11] => ram_block1a244.PORTAADDR11
address_a[11] => ram_block1a245.PORTAADDR11
address_a[11] => ram_block1a246.PORTAADDR11
address_a[11] => ram_block1a247.PORTAADDR11
address_a[11] => ram_block1a248.PORTAADDR11
address_a[11] => ram_block1a249.PORTAADDR11
address_a[11] => ram_block1a250.PORTAADDR11
address_a[11] => ram_block1a251.PORTAADDR11
address_a[11] => ram_block1a252.PORTAADDR11
address_a[11] => ram_block1a253.PORTAADDR11
address_a[11] => ram_block1a254.PORTAADDR11
address_a[11] => ram_block1a255.PORTAADDR11
address_a[11] => ram_block1a256.PORTAADDR11
address_a[11] => ram_block1a257.PORTAADDR11
address_a[11] => ram_block1a258.PORTAADDR11
address_a[11] => ram_block1a259.PORTAADDR11
address_a[11] => ram_block1a260.PORTAADDR11
address_a[11] => ram_block1a261.PORTAADDR11
address_a[11] => ram_block1a262.PORTAADDR11
address_a[11] => ram_block1a263.PORTAADDR11
address_a[11] => ram_block1a264.PORTAADDR11
address_a[11] => ram_block1a265.PORTAADDR11
address_a[11] => ram_block1a266.PORTAADDR11
address_a[11] => ram_block1a267.PORTAADDR11
address_a[11] => ram_block1a268.PORTAADDR11
address_a[11] => ram_block1a269.PORTAADDR11
address_a[11] => ram_block1a270.PORTAADDR11
address_a[11] => ram_block1a271.PORTAADDR11
address_a[11] => ram_block1a272.PORTAADDR11
address_a[11] => ram_block1a273.PORTAADDR11
address_a[11] => ram_block1a274.PORTAADDR11
address_a[11] => ram_block1a275.PORTAADDR11
address_a[11] => ram_block1a276.PORTAADDR11
address_a[11] => ram_block1a277.PORTAADDR11
address_a[11] => ram_block1a278.PORTAADDR11
address_a[11] => ram_block1a279.PORTAADDR11
address_a[11] => ram_block1a280.PORTAADDR11
address_a[11] => ram_block1a281.PORTAADDR11
address_a[11] => ram_block1a282.PORTAADDR11
address_a[11] => ram_block1a283.PORTAADDR11
address_a[11] => ram_block1a284.PORTAADDR11
address_a[11] => ram_block1a285.PORTAADDR11
address_a[11] => ram_block1a286.PORTAADDR11
address_a[11] => ram_block1a287.PORTAADDR11
address_a[11] => ram_block1a288.PORTAADDR11
address_a[11] => ram_block1a289.PORTAADDR11
address_a[11] => ram_block1a290.PORTAADDR11
address_a[11] => ram_block1a291.PORTAADDR11
address_a[11] => ram_block1a292.PORTAADDR11
address_a[11] => ram_block1a293.PORTAADDR11
address_a[11] => ram_block1a294.PORTAADDR11
address_a[11] => ram_block1a295.PORTAADDR11
address_a[11] => ram_block1a296.PORTAADDR11
address_a[11] => ram_block1a297.PORTAADDR11
address_a[11] => ram_block1a298.PORTAADDR11
address_a[11] => ram_block1a299.PORTAADDR11
address_a[11] => ram_block1a300.PORTAADDR11
address_a[11] => ram_block1a301.PORTAADDR11
address_a[11] => ram_block1a302.PORTAADDR11
address_a[11] => ram_block1a303.PORTAADDR11
address_a[11] => ram_block1a304.PORTAADDR11
address_a[11] => ram_block1a305.PORTAADDR11
address_a[11] => ram_block1a306.PORTAADDR11
address_a[11] => ram_block1a307.PORTAADDR11
address_a[11] => ram_block1a308.PORTAADDR11
address_a[11] => ram_block1a309.PORTAADDR11
address_a[11] => ram_block1a310.PORTAADDR11
address_a[11] => ram_block1a311.PORTAADDR11
address_a[11] => ram_block1a312.PORTAADDR11
address_a[11] => ram_block1a313.PORTAADDR11
address_a[11] => ram_block1a314.PORTAADDR11
address_a[11] => ram_block1a315.PORTAADDR11
address_a[11] => ram_block1a316.PORTAADDR11
address_a[11] => ram_block1a317.PORTAADDR11
address_a[11] => ram_block1a318.PORTAADDR11
address_a[11] => ram_block1a319.PORTAADDR11
address_a[11] => ram_block1a320.PORTAADDR11
address_a[11] => ram_block1a321.PORTAADDR11
address_a[11] => ram_block1a322.PORTAADDR11
address_a[11] => ram_block1a323.PORTAADDR11
address_a[11] => ram_block1a324.PORTAADDR11
address_a[11] => ram_block1a325.PORTAADDR11
address_a[11] => ram_block1a326.PORTAADDR11
address_a[11] => ram_block1a327.PORTAADDR11
address_a[11] => ram_block1a328.PORTAADDR11
address_a[11] => ram_block1a329.PORTAADDR11
address_a[11] => ram_block1a330.PORTAADDR11
address_a[11] => ram_block1a331.PORTAADDR11
address_a[11] => ram_block1a332.PORTAADDR11
address_a[11] => ram_block1a333.PORTAADDR11
address_a[11] => ram_block1a334.PORTAADDR11
address_a[11] => ram_block1a335.PORTAADDR11
address_a[11] => ram_block1a336.PORTAADDR11
address_a[11] => ram_block1a337.PORTAADDR11
address_a[11] => ram_block1a338.PORTAADDR11
address_a[11] => ram_block1a339.PORTAADDR11
address_a[11] => ram_block1a340.PORTAADDR11
address_a[11] => ram_block1a341.PORTAADDR11
address_a[11] => ram_block1a342.PORTAADDR11
address_a[11] => ram_block1a343.PORTAADDR11
address_a[11] => ram_block1a344.PORTAADDR11
address_a[11] => ram_block1a345.PORTAADDR11
address_a[11] => ram_block1a346.PORTAADDR11
address_a[11] => ram_block1a347.PORTAADDR11
address_a[11] => ram_block1a348.PORTAADDR11
address_a[11] => ram_block1a349.PORTAADDR11
address_a[11] => ram_block1a350.PORTAADDR11
address_a[11] => ram_block1a351.PORTAADDR11
address_a[11] => ram_block1a352.PORTAADDR11
address_a[11] => ram_block1a353.PORTAADDR11
address_a[11] => ram_block1a354.PORTAADDR11
address_a[11] => ram_block1a355.PORTAADDR11
address_a[11] => ram_block1a356.PORTAADDR11
address_a[11] => ram_block1a357.PORTAADDR11
address_a[11] => ram_block1a358.PORTAADDR11
address_a[11] => ram_block1a359.PORTAADDR11
address_a[11] => ram_block1a360.PORTAADDR11
address_a[11] => ram_block1a361.PORTAADDR11
address_a[11] => ram_block1a362.PORTAADDR11
address_a[11] => ram_block1a363.PORTAADDR11
address_a[11] => ram_block1a364.PORTAADDR11
address_a[11] => ram_block1a365.PORTAADDR11
address_a[11] => ram_block1a366.PORTAADDR11
address_a[11] => ram_block1a367.PORTAADDR11
address_a[11] => ram_block1a368.PORTAADDR11
address_a[11] => ram_block1a369.PORTAADDR11
address_a[11] => ram_block1a370.PORTAADDR11
address_a[11] => ram_block1a371.PORTAADDR11
address_a[11] => ram_block1a372.PORTAADDR11
address_a[11] => ram_block1a373.PORTAADDR11
address_a[11] => ram_block1a374.PORTAADDR11
address_a[11] => ram_block1a375.PORTAADDR11
address_a[11] => ram_block1a376.PORTAADDR11
address_a[11] => ram_block1a377.PORTAADDR11
address_a[11] => ram_block1a378.PORTAADDR11
address_a[11] => ram_block1a379.PORTAADDR11
address_a[11] => ram_block1a380.PORTAADDR11
address_a[11] => ram_block1a381.PORTAADDR11
address_a[11] => ram_block1a382.PORTAADDR11
address_a[11] => ram_block1a383.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[12] => ram_block1a128.PORTAADDR12
address_a[12] => ram_block1a129.PORTAADDR12
address_a[12] => ram_block1a130.PORTAADDR12
address_a[12] => ram_block1a131.PORTAADDR12
address_a[12] => ram_block1a132.PORTAADDR12
address_a[12] => ram_block1a133.PORTAADDR12
address_a[12] => ram_block1a134.PORTAADDR12
address_a[12] => ram_block1a135.PORTAADDR12
address_a[12] => ram_block1a136.PORTAADDR12
address_a[12] => ram_block1a137.PORTAADDR12
address_a[12] => ram_block1a138.PORTAADDR12
address_a[12] => ram_block1a139.PORTAADDR12
address_a[12] => ram_block1a140.PORTAADDR12
address_a[12] => ram_block1a141.PORTAADDR12
address_a[12] => ram_block1a142.PORTAADDR12
address_a[12] => ram_block1a143.PORTAADDR12
address_a[12] => ram_block1a144.PORTAADDR12
address_a[12] => ram_block1a145.PORTAADDR12
address_a[12] => ram_block1a146.PORTAADDR12
address_a[12] => ram_block1a147.PORTAADDR12
address_a[12] => ram_block1a148.PORTAADDR12
address_a[12] => ram_block1a149.PORTAADDR12
address_a[12] => ram_block1a150.PORTAADDR12
address_a[12] => ram_block1a151.PORTAADDR12
address_a[12] => ram_block1a152.PORTAADDR12
address_a[12] => ram_block1a153.PORTAADDR12
address_a[12] => ram_block1a154.PORTAADDR12
address_a[12] => ram_block1a155.PORTAADDR12
address_a[12] => ram_block1a156.PORTAADDR12
address_a[12] => ram_block1a157.PORTAADDR12
address_a[12] => ram_block1a158.PORTAADDR12
address_a[12] => ram_block1a159.PORTAADDR12
address_a[12] => ram_block1a160.PORTAADDR12
address_a[12] => ram_block1a161.PORTAADDR12
address_a[12] => ram_block1a162.PORTAADDR12
address_a[12] => ram_block1a163.PORTAADDR12
address_a[12] => ram_block1a164.PORTAADDR12
address_a[12] => ram_block1a165.PORTAADDR12
address_a[12] => ram_block1a166.PORTAADDR12
address_a[12] => ram_block1a167.PORTAADDR12
address_a[12] => ram_block1a168.PORTAADDR12
address_a[12] => ram_block1a169.PORTAADDR12
address_a[12] => ram_block1a170.PORTAADDR12
address_a[12] => ram_block1a171.PORTAADDR12
address_a[12] => ram_block1a172.PORTAADDR12
address_a[12] => ram_block1a173.PORTAADDR12
address_a[12] => ram_block1a174.PORTAADDR12
address_a[12] => ram_block1a175.PORTAADDR12
address_a[12] => ram_block1a176.PORTAADDR12
address_a[12] => ram_block1a177.PORTAADDR12
address_a[12] => ram_block1a178.PORTAADDR12
address_a[12] => ram_block1a179.PORTAADDR12
address_a[12] => ram_block1a180.PORTAADDR12
address_a[12] => ram_block1a181.PORTAADDR12
address_a[12] => ram_block1a182.PORTAADDR12
address_a[12] => ram_block1a183.PORTAADDR12
address_a[12] => ram_block1a184.PORTAADDR12
address_a[12] => ram_block1a185.PORTAADDR12
address_a[12] => ram_block1a186.PORTAADDR12
address_a[12] => ram_block1a187.PORTAADDR12
address_a[12] => ram_block1a188.PORTAADDR12
address_a[12] => ram_block1a189.PORTAADDR12
address_a[12] => ram_block1a190.PORTAADDR12
address_a[12] => ram_block1a191.PORTAADDR12
address_a[12] => ram_block1a192.PORTAADDR12
address_a[12] => ram_block1a193.PORTAADDR12
address_a[12] => ram_block1a194.PORTAADDR12
address_a[12] => ram_block1a195.PORTAADDR12
address_a[12] => ram_block1a196.PORTAADDR12
address_a[12] => ram_block1a197.PORTAADDR12
address_a[12] => ram_block1a198.PORTAADDR12
address_a[12] => ram_block1a199.PORTAADDR12
address_a[12] => ram_block1a200.PORTAADDR12
address_a[12] => ram_block1a201.PORTAADDR12
address_a[12] => ram_block1a202.PORTAADDR12
address_a[12] => ram_block1a203.PORTAADDR12
address_a[12] => ram_block1a204.PORTAADDR12
address_a[12] => ram_block1a205.PORTAADDR12
address_a[12] => ram_block1a206.PORTAADDR12
address_a[12] => ram_block1a207.PORTAADDR12
address_a[12] => ram_block1a208.PORTAADDR12
address_a[12] => ram_block1a209.PORTAADDR12
address_a[12] => ram_block1a210.PORTAADDR12
address_a[12] => ram_block1a211.PORTAADDR12
address_a[12] => ram_block1a212.PORTAADDR12
address_a[12] => ram_block1a213.PORTAADDR12
address_a[12] => ram_block1a214.PORTAADDR12
address_a[12] => ram_block1a215.PORTAADDR12
address_a[12] => ram_block1a216.PORTAADDR12
address_a[12] => ram_block1a217.PORTAADDR12
address_a[12] => ram_block1a218.PORTAADDR12
address_a[12] => ram_block1a219.PORTAADDR12
address_a[12] => ram_block1a220.PORTAADDR12
address_a[12] => ram_block1a221.PORTAADDR12
address_a[12] => ram_block1a222.PORTAADDR12
address_a[12] => ram_block1a223.PORTAADDR12
address_a[12] => ram_block1a224.PORTAADDR12
address_a[12] => ram_block1a225.PORTAADDR12
address_a[12] => ram_block1a226.PORTAADDR12
address_a[12] => ram_block1a227.PORTAADDR12
address_a[12] => ram_block1a228.PORTAADDR12
address_a[12] => ram_block1a229.PORTAADDR12
address_a[12] => ram_block1a230.PORTAADDR12
address_a[12] => ram_block1a231.PORTAADDR12
address_a[12] => ram_block1a232.PORTAADDR12
address_a[12] => ram_block1a233.PORTAADDR12
address_a[12] => ram_block1a234.PORTAADDR12
address_a[12] => ram_block1a235.PORTAADDR12
address_a[12] => ram_block1a236.PORTAADDR12
address_a[12] => ram_block1a237.PORTAADDR12
address_a[12] => ram_block1a238.PORTAADDR12
address_a[12] => ram_block1a239.PORTAADDR12
address_a[12] => ram_block1a240.PORTAADDR12
address_a[12] => ram_block1a241.PORTAADDR12
address_a[12] => ram_block1a242.PORTAADDR12
address_a[12] => ram_block1a243.PORTAADDR12
address_a[12] => ram_block1a244.PORTAADDR12
address_a[12] => ram_block1a245.PORTAADDR12
address_a[12] => ram_block1a246.PORTAADDR12
address_a[12] => ram_block1a247.PORTAADDR12
address_a[12] => ram_block1a248.PORTAADDR12
address_a[12] => ram_block1a249.PORTAADDR12
address_a[12] => ram_block1a250.PORTAADDR12
address_a[12] => ram_block1a251.PORTAADDR12
address_a[12] => ram_block1a252.PORTAADDR12
address_a[12] => ram_block1a253.PORTAADDR12
address_a[12] => ram_block1a254.PORTAADDR12
address_a[12] => ram_block1a255.PORTAADDR12
address_a[12] => ram_block1a256.PORTAADDR12
address_a[12] => ram_block1a257.PORTAADDR12
address_a[12] => ram_block1a258.PORTAADDR12
address_a[12] => ram_block1a259.PORTAADDR12
address_a[12] => ram_block1a260.PORTAADDR12
address_a[12] => ram_block1a261.PORTAADDR12
address_a[12] => ram_block1a262.PORTAADDR12
address_a[12] => ram_block1a263.PORTAADDR12
address_a[12] => ram_block1a264.PORTAADDR12
address_a[12] => ram_block1a265.PORTAADDR12
address_a[12] => ram_block1a266.PORTAADDR12
address_a[12] => ram_block1a267.PORTAADDR12
address_a[12] => ram_block1a268.PORTAADDR12
address_a[12] => ram_block1a269.PORTAADDR12
address_a[12] => ram_block1a270.PORTAADDR12
address_a[12] => ram_block1a271.PORTAADDR12
address_a[12] => ram_block1a272.PORTAADDR12
address_a[12] => ram_block1a273.PORTAADDR12
address_a[12] => ram_block1a274.PORTAADDR12
address_a[12] => ram_block1a275.PORTAADDR12
address_a[12] => ram_block1a276.PORTAADDR12
address_a[12] => ram_block1a277.PORTAADDR12
address_a[12] => ram_block1a278.PORTAADDR12
address_a[12] => ram_block1a279.PORTAADDR12
address_a[12] => ram_block1a280.PORTAADDR12
address_a[12] => ram_block1a281.PORTAADDR12
address_a[12] => ram_block1a282.PORTAADDR12
address_a[12] => ram_block1a283.PORTAADDR12
address_a[12] => ram_block1a284.PORTAADDR12
address_a[12] => ram_block1a285.PORTAADDR12
address_a[12] => ram_block1a286.PORTAADDR12
address_a[12] => ram_block1a287.PORTAADDR12
address_a[12] => ram_block1a288.PORTAADDR12
address_a[12] => ram_block1a289.PORTAADDR12
address_a[12] => ram_block1a290.PORTAADDR12
address_a[12] => ram_block1a291.PORTAADDR12
address_a[12] => ram_block1a292.PORTAADDR12
address_a[12] => ram_block1a293.PORTAADDR12
address_a[12] => ram_block1a294.PORTAADDR12
address_a[12] => ram_block1a295.PORTAADDR12
address_a[12] => ram_block1a296.PORTAADDR12
address_a[12] => ram_block1a297.PORTAADDR12
address_a[12] => ram_block1a298.PORTAADDR12
address_a[12] => ram_block1a299.PORTAADDR12
address_a[12] => ram_block1a300.PORTAADDR12
address_a[12] => ram_block1a301.PORTAADDR12
address_a[12] => ram_block1a302.PORTAADDR12
address_a[12] => ram_block1a303.PORTAADDR12
address_a[12] => ram_block1a304.PORTAADDR12
address_a[12] => ram_block1a305.PORTAADDR12
address_a[12] => ram_block1a306.PORTAADDR12
address_a[12] => ram_block1a307.PORTAADDR12
address_a[12] => ram_block1a308.PORTAADDR12
address_a[12] => ram_block1a309.PORTAADDR12
address_a[12] => ram_block1a310.PORTAADDR12
address_a[12] => ram_block1a311.PORTAADDR12
address_a[12] => ram_block1a312.PORTAADDR12
address_a[12] => ram_block1a313.PORTAADDR12
address_a[12] => ram_block1a314.PORTAADDR12
address_a[12] => ram_block1a315.PORTAADDR12
address_a[12] => ram_block1a316.PORTAADDR12
address_a[12] => ram_block1a317.PORTAADDR12
address_a[12] => ram_block1a318.PORTAADDR12
address_a[12] => ram_block1a319.PORTAADDR12
address_a[12] => ram_block1a320.PORTAADDR12
address_a[12] => ram_block1a321.PORTAADDR12
address_a[12] => ram_block1a322.PORTAADDR12
address_a[12] => ram_block1a323.PORTAADDR12
address_a[12] => ram_block1a324.PORTAADDR12
address_a[12] => ram_block1a325.PORTAADDR12
address_a[12] => ram_block1a326.PORTAADDR12
address_a[12] => ram_block1a327.PORTAADDR12
address_a[12] => ram_block1a328.PORTAADDR12
address_a[12] => ram_block1a329.PORTAADDR12
address_a[12] => ram_block1a330.PORTAADDR12
address_a[12] => ram_block1a331.PORTAADDR12
address_a[12] => ram_block1a332.PORTAADDR12
address_a[12] => ram_block1a333.PORTAADDR12
address_a[12] => ram_block1a334.PORTAADDR12
address_a[12] => ram_block1a335.PORTAADDR12
address_a[12] => ram_block1a336.PORTAADDR12
address_a[12] => ram_block1a337.PORTAADDR12
address_a[12] => ram_block1a338.PORTAADDR12
address_a[12] => ram_block1a339.PORTAADDR12
address_a[12] => ram_block1a340.PORTAADDR12
address_a[12] => ram_block1a341.PORTAADDR12
address_a[12] => ram_block1a342.PORTAADDR12
address_a[12] => ram_block1a343.PORTAADDR12
address_a[12] => ram_block1a344.PORTAADDR12
address_a[12] => ram_block1a345.PORTAADDR12
address_a[12] => ram_block1a346.PORTAADDR12
address_a[12] => ram_block1a347.PORTAADDR12
address_a[12] => ram_block1a348.PORTAADDR12
address_a[12] => ram_block1a349.PORTAADDR12
address_a[12] => ram_block1a350.PORTAADDR12
address_a[12] => ram_block1a351.PORTAADDR12
address_a[12] => ram_block1a352.PORTAADDR12
address_a[12] => ram_block1a353.PORTAADDR12
address_a[12] => ram_block1a354.PORTAADDR12
address_a[12] => ram_block1a355.PORTAADDR12
address_a[12] => ram_block1a356.PORTAADDR12
address_a[12] => ram_block1a357.PORTAADDR12
address_a[12] => ram_block1a358.PORTAADDR12
address_a[12] => ram_block1a359.PORTAADDR12
address_a[12] => ram_block1a360.PORTAADDR12
address_a[12] => ram_block1a361.PORTAADDR12
address_a[12] => ram_block1a362.PORTAADDR12
address_a[12] => ram_block1a363.PORTAADDR12
address_a[12] => ram_block1a364.PORTAADDR12
address_a[12] => ram_block1a365.PORTAADDR12
address_a[12] => ram_block1a366.PORTAADDR12
address_a[12] => ram_block1a367.PORTAADDR12
address_a[12] => ram_block1a368.PORTAADDR12
address_a[12] => ram_block1a369.PORTAADDR12
address_a[12] => ram_block1a370.PORTAADDR12
address_a[12] => ram_block1a371.PORTAADDR12
address_a[12] => ram_block1a372.PORTAADDR12
address_a[12] => ram_block1a373.PORTAADDR12
address_a[12] => ram_block1a374.PORTAADDR12
address_a[12] => ram_block1a375.PORTAADDR12
address_a[12] => ram_block1a376.PORTAADDR12
address_a[12] => ram_block1a377.PORTAADDR12
address_a[12] => ram_block1a378.PORTAADDR12
address_a[12] => ram_block1a379.PORTAADDR12
address_a[12] => ram_block1a380.PORTAADDR12
address_a[12] => ram_block1a381.PORTAADDR12
address_a[12] => ram_block1a382.PORTAADDR12
address_a[12] => ram_block1a383.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_m2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_m2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_m2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_m2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
clock0 => ram_block1a256.CLK0
clock0 => ram_block1a257.CLK0
clock0 => ram_block1a258.CLK0
clock0 => ram_block1a259.CLK0
clock0 => ram_block1a260.CLK0
clock0 => ram_block1a261.CLK0
clock0 => ram_block1a262.CLK0
clock0 => ram_block1a263.CLK0
clock0 => ram_block1a264.CLK0
clock0 => ram_block1a265.CLK0
clock0 => ram_block1a266.CLK0
clock0 => ram_block1a267.CLK0
clock0 => ram_block1a268.CLK0
clock0 => ram_block1a269.CLK0
clock0 => ram_block1a270.CLK0
clock0 => ram_block1a271.CLK0
clock0 => ram_block1a272.CLK0
clock0 => ram_block1a273.CLK0
clock0 => ram_block1a274.CLK0
clock0 => ram_block1a275.CLK0
clock0 => ram_block1a276.CLK0
clock0 => ram_block1a277.CLK0
clock0 => ram_block1a278.CLK0
clock0 => ram_block1a279.CLK0
clock0 => ram_block1a280.CLK0
clock0 => ram_block1a281.CLK0
clock0 => ram_block1a282.CLK0
clock0 => ram_block1a283.CLK0
clock0 => ram_block1a284.CLK0
clock0 => ram_block1a285.CLK0
clock0 => ram_block1a286.CLK0
clock0 => ram_block1a287.CLK0
clock0 => ram_block1a288.CLK0
clock0 => ram_block1a289.CLK0
clock0 => ram_block1a290.CLK0
clock0 => ram_block1a291.CLK0
clock0 => ram_block1a292.CLK0
clock0 => ram_block1a293.CLK0
clock0 => ram_block1a294.CLK0
clock0 => ram_block1a295.CLK0
clock0 => ram_block1a296.CLK0
clock0 => ram_block1a297.CLK0
clock0 => ram_block1a298.CLK0
clock0 => ram_block1a299.CLK0
clock0 => ram_block1a300.CLK0
clock0 => ram_block1a301.CLK0
clock0 => ram_block1a302.CLK0
clock0 => ram_block1a303.CLK0
clock0 => ram_block1a304.CLK0
clock0 => ram_block1a305.CLK0
clock0 => ram_block1a306.CLK0
clock0 => ram_block1a307.CLK0
clock0 => ram_block1a308.CLK0
clock0 => ram_block1a309.CLK0
clock0 => ram_block1a310.CLK0
clock0 => ram_block1a311.CLK0
clock0 => ram_block1a312.CLK0
clock0 => ram_block1a313.CLK0
clock0 => ram_block1a314.CLK0
clock0 => ram_block1a315.CLK0
clock0 => ram_block1a316.CLK0
clock0 => ram_block1a317.CLK0
clock0 => ram_block1a318.CLK0
clock0 => ram_block1a319.CLK0
clock0 => ram_block1a320.CLK0
clock0 => ram_block1a321.CLK0
clock0 => ram_block1a322.CLK0
clock0 => ram_block1a323.CLK0
clock0 => ram_block1a324.CLK0
clock0 => ram_block1a325.CLK0
clock0 => ram_block1a326.CLK0
clock0 => ram_block1a327.CLK0
clock0 => ram_block1a328.CLK0
clock0 => ram_block1a329.CLK0
clock0 => ram_block1a330.CLK0
clock0 => ram_block1a331.CLK0
clock0 => ram_block1a332.CLK0
clock0 => ram_block1a333.CLK0
clock0 => ram_block1a334.CLK0
clock0 => ram_block1a335.CLK0
clock0 => ram_block1a336.CLK0
clock0 => ram_block1a337.CLK0
clock0 => ram_block1a338.CLK0
clock0 => ram_block1a339.CLK0
clock0 => ram_block1a340.CLK0
clock0 => ram_block1a341.CLK0
clock0 => ram_block1a342.CLK0
clock0 => ram_block1a343.CLK0
clock0 => ram_block1a344.CLK0
clock0 => ram_block1a345.CLK0
clock0 => ram_block1a346.CLK0
clock0 => ram_block1a347.CLK0
clock0 => ram_block1a348.CLK0
clock0 => ram_block1a349.CLK0
clock0 => ram_block1a350.CLK0
clock0 => ram_block1a351.CLK0
clock0 => ram_block1a352.CLK0
clock0 => ram_block1a353.CLK0
clock0 => ram_block1a354.CLK0
clock0 => ram_block1a355.CLK0
clock0 => ram_block1a356.CLK0
clock0 => ram_block1a357.CLK0
clock0 => ram_block1a358.CLK0
clock0 => ram_block1a359.CLK0
clock0 => ram_block1a360.CLK0
clock0 => ram_block1a361.CLK0
clock0 => ram_block1a362.CLK0
clock0 => ram_block1a363.CLK0
clock0 => ram_block1a364.CLK0
clock0 => ram_block1a365.CLK0
clock0 => ram_block1a366.CLK0
clock0 => ram_block1a367.CLK0
clock0 => ram_block1a368.CLK0
clock0 => ram_block1a369.CLK0
clock0 => ram_block1a370.CLK0
clock0 => ram_block1a371.CLK0
clock0 => ram_block1a372.CLK0
clock0 => ram_block1a373.CLK0
clock0 => ram_block1a374.CLK0
clock0 => ram_block1a375.CLK0
clock0 => ram_block1a376.CLK0
clock0 => ram_block1a377.CLK0
clock0 => ram_block1a378.CLK0
clock0 => ram_block1a379.CLK0
clock0 => ram_block1a380.CLK0
clock0 => ram_block1a381.CLK0
clock0 => ram_block1a382.CLK0
clock0 => ram_block1a383.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_rib:mux2.result[0]
q_a[1] <= mux_rib:mux2.result[1]
q_a[2] <= mux_rib:mux2.result[2]
q_a[3] <= mux_rib:mux2.result[3]
q_a[4] <= mux_rib:mux2.result[4]
q_a[5] <= mux_rib:mux2.result[5]
q_a[6] <= mux_rib:mux2.result[6]
q_a[7] <= mux_rib:mux2.result[7]
q_a[8] <= mux_rib:mux2.result[8]
q_a[9] <= mux_rib:mux2.result[9]
q_a[10] <= mux_rib:mux2.result[10]
q_a[11] <= mux_rib:mux2.result[11]
q_a[12] <= mux_rib:mux2.result[12]
q_a[13] <= mux_rib:mux2.result[13]
q_a[14] <= mux_rib:mux2.result[14]
q_a[15] <= mux_rib:mux2.result[15]
q_a[16] <= mux_rib:mux2.result[16]
q_a[17] <= mux_rib:mux2.result[17]
q_a[18] <= mux_rib:mux2.result[18]
q_a[19] <= mux_rib:mux2.result[19]
q_a[20] <= mux_rib:mux2.result[20]
q_a[21] <= mux_rib:mux2.result[21]
q_a[22] <= mux_rib:mux2.result[22]
q_a[23] <= mux_rib:mux2.result[23]


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|Image_Shape_Submodule:Image_Shape_Submodule_inst0|ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated|decode_m2a:rden_decode
data[0] => w_anode1577w[1].IN0
data[0] => w_anode1594w[1].IN1
data[0] => w_anode1604w[1].IN0
data[0] => w_anode1614w[1].IN1
data[0] => w_anode1624w[1].IN0
data[0] => w_anode1634w[1].IN1
data[0] => w_anode1644w[1].IN0
data[0] => w_anode1654w[1].IN1
data[0] => w_anode1664w[1].IN0
data[0] => w_anode1675w[1].IN1
data[0] => w_anode1685w[1].IN0
data[0] => w_anode1695w[1].IN1
data[0] => w_anode1705w[1].IN0
data[0] => w_anode1715w[1].IN1
data[0] => w_anode1725w[1].IN0
data[0] => w_anode1735w[1].IN1
data[1] => w_anode1577w[2].IN0
data[1] => w_anode1594w[2].IN0
data[1] => w_anode1604w[2].IN1
data[1] => w_anode1614w[2].IN1
data[1] => w_anode1624w[2].IN0
data[1] => w_anode1634w[2].IN0
data[1] => w_anode1644w[2].IN1
data[1] => w_anode1654w[2].IN1
data[1] => w_anode1664w[2].IN0
data[1] => w_anode1675w[2].IN0
data[1] => w_anode1685w[2].IN1
data[1] => w_anode1695w[2].IN1
data[1] => w_anode1705w[2].IN0
data[1] => w_anode1715w[2].IN0
data[1] => w_anode1725w[2].IN1
data[1] => w_anode1735w[2].IN1
data[2] => w_anode1577w[3].IN0
data[2] => w_anode1594w[3].IN0
data[2] => w_anode1604w[3].IN0
data[2] => w_anode1614w[3].IN0
data[2] => w_anode1624w[3].IN1
data[2] => w_anode1634w[3].IN1
data[2] => w_anode1644w[3].IN1
data[2] => w_anode1654w[3].IN1
data[2] => w_anode1664w[3].IN0
data[2] => w_anode1675w[3].IN0
data[2] => w_anode1685w[3].IN0
data[2] => w_anode1695w[3].IN0
data[2] => w_anode1705w[3].IN1
data[2] => w_anode1715w[3].IN1
data[2] => w_anode1725w[3].IN1
data[2] => w_anode1735w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode1664w[1].IN0
data[3] => w_anode1675w[1].IN0
data[3] => w_anode1685w[1].IN0
data[3] => w_anode1695w[1].IN0
data[3] => w_anode1705w[1].IN0
data[3] => w_anode1715w[1].IN0
data[3] => w_anode1725w[1].IN0
data[3] => w_anode1735w[1].IN0
eq[0] <= w_anode1577w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1594w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1604w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1614w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1624w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1634w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1644w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1654w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1664w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1675w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1685w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1695w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1705w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1725w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1735w[3].DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|Image_Shape_Submodule:Image_Shape_Submodule_inst0|ImageROM:ImageROM_inst0|altsyncram:altsyncram_component|altsyncram_jjj1:auto_generated|mux_rib:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w0_n0_mux_dataout.IN1
data[25] => l1_w1_n0_mux_dataout.IN1
data[26] => l1_w2_n0_mux_dataout.IN1
data[27] => l1_w3_n0_mux_dataout.IN1
data[28] => l1_w4_n0_mux_dataout.IN1
data[29] => l1_w5_n0_mux_dataout.IN1
data[30] => l1_w6_n0_mux_dataout.IN1
data[31] => l1_w7_n0_mux_dataout.IN1
data[32] => l1_w8_n0_mux_dataout.IN1
data[33] => l1_w9_n0_mux_dataout.IN1
data[34] => l1_w10_n0_mux_dataout.IN1
data[35] => l1_w11_n0_mux_dataout.IN1
data[36] => l1_w12_n0_mux_dataout.IN1
data[37] => l1_w13_n0_mux_dataout.IN1
data[38] => l1_w14_n0_mux_dataout.IN1
data[39] => l1_w15_n0_mux_dataout.IN1
data[40] => l1_w16_n0_mux_dataout.IN1
data[41] => l1_w17_n0_mux_dataout.IN1
data[42] => l1_w18_n0_mux_dataout.IN1
data[43] => l1_w19_n0_mux_dataout.IN1
data[44] => l1_w20_n0_mux_dataout.IN1
data[45] => l1_w21_n0_mux_dataout.IN1
data[46] => l1_w22_n0_mux_dataout.IN1
data[47] => l1_w23_n0_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
data[64] => l1_w16_n1_mux_dataout.IN1
data[65] => l1_w17_n1_mux_dataout.IN1
data[66] => l1_w18_n1_mux_dataout.IN1
data[67] => l1_w19_n1_mux_dataout.IN1
data[68] => l1_w20_n1_mux_dataout.IN1
data[69] => l1_w21_n1_mux_dataout.IN1
data[70] => l1_w22_n1_mux_dataout.IN1
data[71] => l1_w23_n1_mux_dataout.IN1
data[72] => l1_w0_n1_mux_dataout.IN1
data[73] => l1_w1_n1_mux_dataout.IN1
data[74] => l1_w2_n1_mux_dataout.IN1
data[75] => l1_w3_n1_mux_dataout.IN1
data[76] => l1_w4_n1_mux_dataout.IN1
data[77] => l1_w5_n1_mux_dataout.IN1
data[78] => l1_w6_n1_mux_dataout.IN1
data[79] => l1_w7_n1_mux_dataout.IN1
data[80] => l1_w8_n1_mux_dataout.IN1
data[81] => l1_w9_n1_mux_dataout.IN1
data[82] => l1_w10_n1_mux_dataout.IN1
data[83] => l1_w11_n1_mux_dataout.IN1
data[84] => l1_w12_n1_mux_dataout.IN1
data[85] => l1_w13_n1_mux_dataout.IN1
data[86] => l1_w14_n1_mux_dataout.IN1
data[87] => l1_w15_n1_mux_dataout.IN1
data[88] => l1_w16_n1_mux_dataout.IN1
data[89] => l1_w17_n1_mux_dataout.IN1
data[90] => l1_w18_n1_mux_dataout.IN1
data[91] => l1_w19_n1_mux_dataout.IN1
data[92] => l1_w20_n1_mux_dataout.IN1
data[93] => l1_w21_n1_mux_dataout.IN1
data[94] => l1_w22_n1_mux_dataout.IN1
data[95] => l1_w23_n1_mux_dataout.IN1
data[96] => l1_w0_n2_mux_dataout.IN1
data[97] => l1_w1_n2_mux_dataout.IN1
data[98] => l1_w2_n2_mux_dataout.IN1
data[99] => l1_w3_n2_mux_dataout.IN1
data[100] => l1_w4_n2_mux_dataout.IN1
data[101] => l1_w5_n2_mux_dataout.IN1
data[102] => l1_w6_n2_mux_dataout.IN1
data[103] => l1_w7_n2_mux_dataout.IN1
data[104] => l1_w8_n2_mux_dataout.IN1
data[105] => l1_w9_n2_mux_dataout.IN1
data[106] => l1_w10_n2_mux_dataout.IN1
data[107] => l1_w11_n2_mux_dataout.IN1
data[108] => l1_w12_n2_mux_dataout.IN1
data[109] => l1_w13_n2_mux_dataout.IN1
data[110] => l1_w14_n2_mux_dataout.IN1
data[111] => l1_w15_n2_mux_dataout.IN1
data[112] => l1_w16_n2_mux_dataout.IN1
data[113] => l1_w17_n2_mux_dataout.IN1
data[114] => l1_w18_n2_mux_dataout.IN1
data[115] => l1_w19_n2_mux_dataout.IN1
data[116] => l1_w20_n2_mux_dataout.IN1
data[117] => l1_w21_n2_mux_dataout.IN1
data[118] => l1_w22_n2_mux_dataout.IN1
data[119] => l1_w23_n2_mux_dataout.IN1
data[120] => l1_w0_n2_mux_dataout.IN1
data[121] => l1_w1_n2_mux_dataout.IN1
data[122] => l1_w2_n2_mux_dataout.IN1
data[123] => l1_w3_n2_mux_dataout.IN1
data[124] => l1_w4_n2_mux_dataout.IN1
data[125] => l1_w5_n2_mux_dataout.IN1
data[126] => l1_w6_n2_mux_dataout.IN1
data[127] => l1_w7_n2_mux_dataout.IN1
data[128] => l1_w8_n2_mux_dataout.IN1
data[129] => l1_w9_n2_mux_dataout.IN1
data[130] => l1_w10_n2_mux_dataout.IN1
data[131] => l1_w11_n2_mux_dataout.IN1
data[132] => l1_w12_n2_mux_dataout.IN1
data[133] => l1_w13_n2_mux_dataout.IN1
data[134] => l1_w14_n2_mux_dataout.IN1
data[135] => l1_w15_n2_mux_dataout.IN1
data[136] => l1_w16_n2_mux_dataout.IN1
data[137] => l1_w17_n2_mux_dataout.IN1
data[138] => l1_w18_n2_mux_dataout.IN1
data[139] => l1_w19_n2_mux_dataout.IN1
data[140] => l1_w20_n2_mux_dataout.IN1
data[141] => l1_w21_n2_mux_dataout.IN1
data[142] => l1_w22_n2_mux_dataout.IN1
data[143] => l1_w23_n2_mux_dataout.IN1
data[144] => l1_w0_n3_mux_dataout.IN1
data[145] => l1_w1_n3_mux_dataout.IN1
data[146] => l1_w2_n3_mux_dataout.IN1
data[147] => l1_w3_n3_mux_dataout.IN1
data[148] => l1_w4_n3_mux_dataout.IN1
data[149] => l1_w5_n3_mux_dataout.IN1
data[150] => l1_w6_n3_mux_dataout.IN1
data[151] => l1_w7_n3_mux_dataout.IN1
data[152] => l1_w8_n3_mux_dataout.IN1
data[153] => l1_w9_n3_mux_dataout.IN1
data[154] => l1_w10_n3_mux_dataout.IN1
data[155] => l1_w11_n3_mux_dataout.IN1
data[156] => l1_w12_n3_mux_dataout.IN1
data[157] => l1_w13_n3_mux_dataout.IN1
data[158] => l1_w14_n3_mux_dataout.IN1
data[159] => l1_w15_n3_mux_dataout.IN1
data[160] => l1_w16_n3_mux_dataout.IN1
data[161] => l1_w17_n3_mux_dataout.IN1
data[162] => l1_w18_n3_mux_dataout.IN1
data[163] => l1_w19_n3_mux_dataout.IN1
data[164] => l1_w20_n3_mux_dataout.IN1
data[165] => l1_w21_n3_mux_dataout.IN1
data[166] => l1_w22_n3_mux_dataout.IN1
data[167] => l1_w23_n3_mux_dataout.IN1
data[168] => l1_w0_n3_mux_dataout.IN1
data[169] => l1_w1_n3_mux_dataout.IN1
data[170] => l1_w2_n3_mux_dataout.IN1
data[171] => l1_w3_n3_mux_dataout.IN1
data[172] => l1_w4_n3_mux_dataout.IN1
data[173] => l1_w5_n3_mux_dataout.IN1
data[174] => l1_w6_n3_mux_dataout.IN1
data[175] => l1_w7_n3_mux_dataout.IN1
data[176] => l1_w8_n3_mux_dataout.IN1
data[177] => l1_w9_n3_mux_dataout.IN1
data[178] => l1_w10_n3_mux_dataout.IN1
data[179] => l1_w11_n3_mux_dataout.IN1
data[180] => l1_w12_n3_mux_dataout.IN1
data[181] => l1_w13_n3_mux_dataout.IN1
data[182] => l1_w14_n3_mux_dataout.IN1
data[183] => l1_w15_n3_mux_dataout.IN1
data[184] => l1_w16_n3_mux_dataout.IN1
data[185] => l1_w17_n3_mux_dataout.IN1
data[186] => l1_w18_n3_mux_dataout.IN1
data[187] => l1_w19_n3_mux_dataout.IN1
data[188] => l1_w20_n3_mux_dataout.IN1
data[189] => l1_w21_n3_mux_dataout.IN1
data[190] => l1_w22_n3_mux_dataout.IN1
data[191] => l1_w23_n3_mux_dataout.IN1
data[192] => l1_w0_n4_mux_dataout.IN1
data[193] => l1_w1_n4_mux_dataout.IN1
data[194] => l1_w2_n4_mux_dataout.IN1
data[195] => l1_w3_n4_mux_dataout.IN1
data[196] => l1_w4_n4_mux_dataout.IN1
data[197] => l1_w5_n4_mux_dataout.IN1
data[198] => l1_w6_n4_mux_dataout.IN1
data[199] => l1_w7_n4_mux_dataout.IN1
data[200] => l1_w8_n4_mux_dataout.IN1
data[201] => l1_w9_n4_mux_dataout.IN1
data[202] => l1_w10_n4_mux_dataout.IN1
data[203] => l1_w11_n4_mux_dataout.IN1
data[204] => l1_w12_n4_mux_dataout.IN1
data[205] => l1_w13_n4_mux_dataout.IN1
data[206] => l1_w14_n4_mux_dataout.IN1
data[207] => l1_w15_n4_mux_dataout.IN1
data[208] => l1_w16_n4_mux_dataout.IN1
data[209] => l1_w17_n4_mux_dataout.IN1
data[210] => l1_w18_n4_mux_dataout.IN1
data[211] => l1_w19_n4_mux_dataout.IN1
data[212] => l1_w20_n4_mux_dataout.IN1
data[213] => l1_w21_n4_mux_dataout.IN1
data[214] => l1_w22_n4_mux_dataout.IN1
data[215] => l1_w23_n4_mux_dataout.IN1
data[216] => l1_w0_n4_mux_dataout.IN1
data[217] => l1_w1_n4_mux_dataout.IN1
data[218] => l1_w2_n4_mux_dataout.IN1
data[219] => l1_w3_n4_mux_dataout.IN1
data[220] => l1_w4_n4_mux_dataout.IN1
data[221] => l1_w5_n4_mux_dataout.IN1
data[222] => l1_w6_n4_mux_dataout.IN1
data[223] => l1_w7_n4_mux_dataout.IN1
data[224] => l1_w8_n4_mux_dataout.IN1
data[225] => l1_w9_n4_mux_dataout.IN1
data[226] => l1_w10_n4_mux_dataout.IN1
data[227] => l1_w11_n4_mux_dataout.IN1
data[228] => l1_w12_n4_mux_dataout.IN1
data[229] => l1_w13_n4_mux_dataout.IN1
data[230] => l1_w14_n4_mux_dataout.IN1
data[231] => l1_w15_n4_mux_dataout.IN1
data[232] => l1_w16_n4_mux_dataout.IN1
data[233] => l1_w17_n4_mux_dataout.IN1
data[234] => l1_w18_n4_mux_dataout.IN1
data[235] => l1_w19_n4_mux_dataout.IN1
data[236] => l1_w20_n4_mux_dataout.IN1
data[237] => l1_w21_n4_mux_dataout.IN1
data[238] => l1_w22_n4_mux_dataout.IN1
data[239] => l1_w23_n4_mux_dataout.IN1
data[240] => l1_w0_n5_mux_dataout.IN1
data[241] => l1_w1_n5_mux_dataout.IN1
data[242] => l1_w2_n5_mux_dataout.IN1
data[243] => l1_w3_n5_mux_dataout.IN1
data[244] => l1_w4_n5_mux_dataout.IN1
data[245] => l1_w5_n5_mux_dataout.IN1
data[246] => l1_w6_n5_mux_dataout.IN1
data[247] => l1_w7_n5_mux_dataout.IN1
data[248] => l1_w8_n5_mux_dataout.IN1
data[249] => l1_w9_n5_mux_dataout.IN1
data[250] => l1_w10_n5_mux_dataout.IN1
data[251] => l1_w11_n5_mux_dataout.IN1
data[252] => l1_w12_n5_mux_dataout.IN1
data[253] => l1_w13_n5_mux_dataout.IN1
data[254] => l1_w14_n5_mux_dataout.IN1
data[255] => l1_w15_n5_mux_dataout.IN1
data[256] => l1_w16_n5_mux_dataout.IN1
data[257] => l1_w17_n5_mux_dataout.IN1
data[258] => l1_w18_n5_mux_dataout.IN1
data[259] => l1_w19_n5_mux_dataout.IN1
data[260] => l1_w20_n5_mux_dataout.IN1
data[261] => l1_w21_n5_mux_dataout.IN1
data[262] => l1_w22_n5_mux_dataout.IN1
data[263] => l1_w23_n5_mux_dataout.IN1
data[264] => l1_w0_n5_mux_dataout.IN1
data[265] => l1_w1_n5_mux_dataout.IN1
data[266] => l1_w2_n5_mux_dataout.IN1
data[267] => l1_w3_n5_mux_dataout.IN1
data[268] => l1_w4_n5_mux_dataout.IN1
data[269] => l1_w5_n5_mux_dataout.IN1
data[270] => l1_w6_n5_mux_dataout.IN1
data[271] => l1_w7_n5_mux_dataout.IN1
data[272] => l1_w8_n5_mux_dataout.IN1
data[273] => l1_w9_n5_mux_dataout.IN1
data[274] => l1_w10_n5_mux_dataout.IN1
data[275] => l1_w11_n5_mux_dataout.IN1
data[276] => l1_w12_n5_mux_dataout.IN1
data[277] => l1_w13_n5_mux_dataout.IN1
data[278] => l1_w14_n5_mux_dataout.IN1
data[279] => l1_w15_n5_mux_dataout.IN1
data[280] => l1_w16_n5_mux_dataout.IN1
data[281] => l1_w17_n5_mux_dataout.IN1
data[282] => l1_w18_n5_mux_dataout.IN1
data[283] => l1_w19_n5_mux_dataout.IN1
data[284] => l1_w20_n5_mux_dataout.IN1
data[285] => l1_w21_n5_mux_dataout.IN1
data[286] => l1_w22_n5_mux_dataout.IN1
data[287] => l1_w23_n5_mux_dataout.IN1
data[288] => l1_w0_n6_mux_dataout.IN1
data[289] => l1_w1_n6_mux_dataout.IN1
data[290] => l1_w2_n6_mux_dataout.IN1
data[291] => l1_w3_n6_mux_dataout.IN1
data[292] => l1_w4_n6_mux_dataout.IN1
data[293] => l1_w5_n6_mux_dataout.IN1
data[294] => l1_w6_n6_mux_dataout.IN1
data[295] => l1_w7_n6_mux_dataout.IN1
data[296] => l1_w8_n6_mux_dataout.IN1
data[297] => l1_w9_n6_mux_dataout.IN1
data[298] => l1_w10_n6_mux_dataout.IN1
data[299] => l1_w11_n6_mux_dataout.IN1
data[300] => l1_w12_n6_mux_dataout.IN1
data[301] => l1_w13_n6_mux_dataout.IN1
data[302] => l1_w14_n6_mux_dataout.IN1
data[303] => l1_w15_n6_mux_dataout.IN1
data[304] => l1_w16_n6_mux_dataout.IN1
data[305] => l1_w17_n6_mux_dataout.IN1
data[306] => l1_w18_n6_mux_dataout.IN1
data[307] => l1_w19_n6_mux_dataout.IN1
data[308] => l1_w20_n6_mux_dataout.IN1
data[309] => l1_w21_n6_mux_dataout.IN1
data[310] => l1_w22_n6_mux_dataout.IN1
data[311] => l1_w23_n6_mux_dataout.IN1
data[312] => l1_w0_n6_mux_dataout.IN1
data[313] => l1_w1_n6_mux_dataout.IN1
data[314] => l1_w2_n6_mux_dataout.IN1
data[315] => l1_w3_n6_mux_dataout.IN1
data[316] => l1_w4_n6_mux_dataout.IN1
data[317] => l1_w5_n6_mux_dataout.IN1
data[318] => l1_w6_n6_mux_dataout.IN1
data[319] => l1_w7_n6_mux_dataout.IN1
data[320] => l1_w8_n6_mux_dataout.IN1
data[321] => l1_w9_n6_mux_dataout.IN1
data[322] => l1_w10_n6_mux_dataout.IN1
data[323] => l1_w11_n6_mux_dataout.IN1
data[324] => l1_w12_n6_mux_dataout.IN1
data[325] => l1_w13_n6_mux_dataout.IN1
data[326] => l1_w14_n6_mux_dataout.IN1
data[327] => l1_w15_n6_mux_dataout.IN1
data[328] => l1_w16_n6_mux_dataout.IN1
data[329] => l1_w17_n6_mux_dataout.IN1
data[330] => l1_w18_n6_mux_dataout.IN1
data[331] => l1_w19_n6_mux_dataout.IN1
data[332] => l1_w20_n6_mux_dataout.IN1
data[333] => l1_w21_n6_mux_dataout.IN1
data[334] => l1_w22_n6_mux_dataout.IN1
data[335] => l1_w23_n6_mux_dataout.IN1
data[336] => l1_w0_n7_mux_dataout.IN1
data[337] => l1_w1_n7_mux_dataout.IN1
data[338] => l1_w2_n7_mux_dataout.IN1
data[339] => l1_w3_n7_mux_dataout.IN1
data[340] => l1_w4_n7_mux_dataout.IN1
data[341] => l1_w5_n7_mux_dataout.IN1
data[342] => l1_w6_n7_mux_dataout.IN1
data[343] => l1_w7_n7_mux_dataout.IN1
data[344] => l1_w8_n7_mux_dataout.IN1
data[345] => l1_w9_n7_mux_dataout.IN1
data[346] => l1_w10_n7_mux_dataout.IN1
data[347] => l1_w11_n7_mux_dataout.IN1
data[348] => l1_w12_n7_mux_dataout.IN1
data[349] => l1_w13_n7_mux_dataout.IN1
data[350] => l1_w14_n7_mux_dataout.IN1
data[351] => l1_w15_n7_mux_dataout.IN1
data[352] => l1_w16_n7_mux_dataout.IN1
data[353] => l1_w17_n7_mux_dataout.IN1
data[354] => l1_w18_n7_mux_dataout.IN1
data[355] => l1_w19_n7_mux_dataout.IN1
data[356] => l1_w20_n7_mux_dataout.IN1
data[357] => l1_w21_n7_mux_dataout.IN1
data[358] => l1_w22_n7_mux_dataout.IN1
data[359] => l1_w23_n7_mux_dataout.IN1
data[360] => l1_w0_n7_mux_dataout.IN1
data[361] => l1_w1_n7_mux_dataout.IN1
data[362] => l1_w2_n7_mux_dataout.IN1
data[363] => l1_w3_n7_mux_dataout.IN1
data[364] => l1_w4_n7_mux_dataout.IN1
data[365] => l1_w5_n7_mux_dataout.IN1
data[366] => l1_w6_n7_mux_dataout.IN1
data[367] => l1_w7_n7_mux_dataout.IN1
data[368] => l1_w8_n7_mux_dataout.IN1
data[369] => l1_w9_n7_mux_dataout.IN1
data[370] => l1_w10_n7_mux_dataout.IN1
data[371] => l1_w11_n7_mux_dataout.IN1
data[372] => l1_w12_n7_mux_dataout.IN1
data[373] => l1_w13_n7_mux_dataout.IN1
data[374] => l1_w14_n7_mux_dataout.IN1
data[375] => l1_w15_n7_mux_dataout.IN1
data[376] => l1_w16_n7_mux_dataout.IN1
data[377] => l1_w17_n7_mux_dataout.IN1
data[378] => l1_w18_n7_mux_dataout.IN1
data[379] => l1_w19_n7_mux_dataout.IN1
data[380] => l1_w20_n7_mux_dataout.IN1
data[381] => l1_w21_n7_mux_dataout.IN1
data[382] => l1_w22_n7_mux_dataout.IN1
data[383] => l1_w23_n7_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l4_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l4_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l4_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l4_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l4_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l4_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l4_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l4_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l4_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l4_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l4_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l4_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l4_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w12_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w12_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w13_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w13_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w14_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w14_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w15_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w15_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w16_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w16_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w17_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w17_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w18_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w18_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w19_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w19_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w20_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w20_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w21_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w21_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w22_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w22_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w23_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w23_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w10_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w11_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w12_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w13_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w14_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w15_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w16_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w17_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w18_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w19_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w20_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w21_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w22_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w23_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w8_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w9_n0_mux_dataout.IN0
sel[3] => _.IN0


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|Image_Shape_Submodule:Image_Shape_Submodule_inst0|ImageLocator:ImageLocator_inst0
CLK => ROM_Addr[0]~reg0.CLK
CLK => ROM_Addr[1]~reg0.CLK
CLK => ROM_Addr[2]~reg0.CLK
CLK => ROM_Addr[3]~reg0.CLK
CLK => ROM_Addr[4]~reg0.CLK
CLK => ROM_Addr[5]~reg0.CLK
CLK => ROM_Addr[6]~reg0.CLK
CLK => ROM_Addr[7]~reg0.CLK
CLK => ROM_Addr[8]~reg0.CLK
CLK => ROM_Addr[9]~reg0.CLK
CLK => ROM_Addr[10]~reg0.CLK
CLK => ROM_Addr[11]~reg0.CLK
CLK => ROM_Addr[12]~reg0.CLK
CLK => ROM_Addr[13]~reg0.CLK
CLK => ROM_Addr[14]~reg0.CLK
CLK => ROM_Addr[15]~reg0.CLK
CLK => ROM_Addr[16]~reg0.CLK
CLK => SW2_Reg.CLK
CLK => inHighlightedImgArea_Reg.CLK
CLK => inHighlightedPrdArea_Reg.CLK
CounterX[0] => LessThan0.IN22
CounterX[0] => LessThan1.IN22
CounterX[0] => LessThan2.IN22
CounterX[0] => LessThan27.IN22
CounterX[0] => LessThan28.IN22
CounterX[0] => LessThan29.IN22
CounterX[0] => LessThan30.IN22
CounterX[0] => LessThan31.IN22
CounterX[0] => LessThan32.IN22
CounterX[0] => LessThan33.IN22
CounterX[0] => LessThan34.IN22
CounterX[0] => LessThan35.IN22
CounterX[0] => LessThan36.IN22
CounterX[0] => LessThan37.IN22
CounterX[0] => LessThan38.IN22
CounterX[0] => LessThan39.IN22
CounterX[0] => LessThan40.IN22
CounterX[0] => LessThan41.IN22
CounterX[0] => LessThan42.IN22
CounterX[0] => LessThan43.IN22
CounterX[0] => LessThan44.IN22
CounterX[0] => Add2.IN64
CounterX[0] => Equal0.IN31
CounterX[0] => Equal1.IN31
CounterX[0] => Equal2.IN31
CounterX[0] => Equal16.IN31
CounterX[1] => LessThan0.IN21
CounterX[1] => LessThan1.IN21
CounterX[1] => LessThan2.IN21
CounterX[1] => LessThan27.IN21
CounterX[1] => LessThan28.IN21
CounterX[1] => LessThan29.IN21
CounterX[1] => LessThan30.IN21
CounterX[1] => LessThan31.IN21
CounterX[1] => LessThan32.IN21
CounterX[1] => LessThan33.IN21
CounterX[1] => LessThan34.IN21
CounterX[1] => LessThan35.IN21
CounterX[1] => LessThan36.IN21
CounterX[1] => LessThan37.IN21
CounterX[1] => LessThan38.IN21
CounterX[1] => LessThan39.IN21
CounterX[1] => LessThan40.IN21
CounterX[1] => LessThan41.IN21
CounterX[1] => LessThan42.IN21
CounterX[1] => LessThan43.IN21
CounterX[1] => LessThan44.IN21
CounterX[1] => Add2.IN63
CounterX[1] => Equal0.IN30
CounterX[1] => Equal1.IN30
CounterX[1] => Equal2.IN30
CounterX[1] => Equal16.IN30
CounterX[2] => LessThan0.IN20
CounterX[2] => LessThan1.IN20
CounterX[2] => LessThan2.IN20
CounterX[2] => LessThan27.IN20
CounterX[2] => LessThan28.IN20
CounterX[2] => LessThan29.IN20
CounterX[2] => LessThan30.IN20
CounterX[2] => LessThan31.IN20
CounterX[2] => LessThan32.IN20
CounterX[2] => LessThan33.IN20
CounterX[2] => LessThan34.IN20
CounterX[2] => LessThan35.IN20
CounterX[2] => LessThan36.IN20
CounterX[2] => LessThan37.IN20
CounterX[2] => LessThan38.IN20
CounterX[2] => LessThan39.IN20
CounterX[2] => LessThan40.IN20
CounterX[2] => LessThan41.IN20
CounterX[2] => LessThan42.IN20
CounterX[2] => LessThan43.IN20
CounterX[2] => LessThan44.IN20
CounterX[2] => Add1.IN17
CounterX[2] => Equal0.IN1
CounterX[2] => Equal1.IN3
CounterX[2] => Equal2.IN29
CounterX[2] => Equal16.IN3
CounterX[3] => LessThan0.IN19
CounterX[3] => LessThan1.IN19
CounterX[3] => LessThan2.IN19
CounterX[3] => LessThan27.IN19
CounterX[3] => LessThan28.IN19
CounterX[3] => LessThan29.IN19
CounterX[3] => LessThan30.IN19
CounterX[3] => LessThan31.IN19
CounterX[3] => LessThan32.IN19
CounterX[3] => LessThan33.IN19
CounterX[3] => LessThan34.IN19
CounterX[3] => LessThan35.IN19
CounterX[3] => LessThan36.IN19
CounterX[3] => LessThan37.IN19
CounterX[3] => LessThan38.IN19
CounterX[3] => LessThan39.IN19
CounterX[3] => LessThan40.IN19
CounterX[3] => LessThan41.IN19
CounterX[3] => LessThan42.IN19
CounterX[3] => LessThan43.IN19
CounterX[3] => LessThan44.IN19
CounterX[3] => Add1.IN16
CounterX[3] => Equal0.IN29
CounterX[3] => Equal1.IN2
CounterX[3] => Equal2.IN2
CounterX[3] => Equal16.IN2
CounterX[4] => LessThan0.IN18
CounterX[4] => LessThan1.IN18
CounterX[4] => LessThan2.IN18
CounterX[4] => LessThan27.IN18
CounterX[4] => LessThan28.IN18
CounterX[4] => LessThan29.IN18
CounterX[4] => LessThan30.IN18
CounterX[4] => LessThan31.IN18
CounterX[4] => LessThan32.IN18
CounterX[4] => LessThan33.IN18
CounterX[4] => LessThan34.IN18
CounterX[4] => LessThan35.IN18
CounterX[4] => LessThan36.IN18
CounterX[4] => LessThan37.IN18
CounterX[4] => LessThan38.IN18
CounterX[4] => LessThan39.IN18
CounterX[4] => LessThan40.IN18
CounterX[4] => LessThan41.IN18
CounterX[4] => LessThan42.IN18
CounterX[4] => LessThan43.IN18
CounterX[4] => LessThan44.IN18
CounterX[4] => Add1.IN15
CounterX[4] => Equal0.IN0
CounterX[4] => Equal1.IN1
CounterX[4] => Equal2.IN1
CounterX[4] => Equal16.IN29
CounterX[5] => LessThan0.IN17
CounterX[5] => LessThan1.IN17
CounterX[5] => LessThan2.IN17
CounterX[5] => LessThan27.IN17
CounterX[5] => LessThan28.IN17
CounterX[5] => LessThan29.IN17
CounterX[5] => LessThan30.IN17
CounterX[5] => LessThan31.IN17
CounterX[5] => LessThan32.IN17
CounterX[5] => LessThan33.IN17
CounterX[5] => LessThan34.IN17
CounterX[5] => LessThan35.IN17
CounterX[5] => LessThan36.IN17
CounterX[5] => LessThan37.IN17
CounterX[5] => LessThan38.IN17
CounterX[5] => LessThan39.IN17
CounterX[5] => LessThan40.IN17
CounterX[5] => LessThan41.IN17
CounterX[5] => LessThan42.IN17
CounterX[5] => LessThan43.IN17
CounterX[5] => LessThan44.IN17
CounterX[5] => Add1.IN14
CounterX[5] => Equal0.IN28
CounterX[5] => Equal1.IN0
CounterX[5] => Equal2.IN28
CounterX[5] => Equal16.IN1
CounterX[6] => LessThan0.IN16
CounterX[6] => LessThan1.IN16
CounterX[6] => LessThan2.IN16
CounterX[6] => LessThan27.IN16
CounterX[6] => LessThan28.IN16
CounterX[6] => LessThan29.IN16
CounterX[6] => LessThan30.IN16
CounterX[6] => LessThan31.IN16
CounterX[6] => LessThan32.IN16
CounterX[6] => LessThan33.IN16
CounterX[6] => LessThan34.IN16
CounterX[6] => LessThan35.IN16
CounterX[6] => LessThan36.IN16
CounterX[6] => LessThan37.IN16
CounterX[6] => LessThan38.IN16
CounterX[6] => LessThan39.IN16
CounterX[6] => LessThan40.IN16
CounterX[6] => LessThan41.IN16
CounterX[6] => LessThan42.IN16
CounterX[6] => LessThan43.IN16
CounterX[6] => LessThan44.IN16
CounterX[6] => Add1.IN13
CounterX[6] => Equal0.IN27
CounterX[6] => Equal1.IN29
CounterX[6] => Equal2.IN27
CounterX[6] => Equal16.IN28
CounterX[7] => LessThan0.IN15
CounterX[7] => LessThan1.IN15
CounterX[7] => LessThan2.IN15
CounterX[7] => LessThan27.IN15
CounterX[7] => LessThan28.IN15
CounterX[7] => LessThan29.IN15
CounterX[7] => LessThan30.IN15
CounterX[7] => LessThan31.IN15
CounterX[7] => LessThan32.IN15
CounterX[7] => LessThan33.IN15
CounterX[7] => LessThan34.IN15
CounterX[7] => LessThan35.IN15
CounterX[7] => LessThan36.IN15
CounterX[7] => LessThan37.IN15
CounterX[7] => LessThan38.IN15
CounterX[7] => LessThan39.IN15
CounterX[7] => LessThan40.IN15
CounterX[7] => LessThan41.IN15
CounterX[7] => LessThan42.IN15
CounterX[7] => LessThan43.IN15
CounterX[7] => LessThan44.IN15
CounterX[7] => Add1.IN12
CounterX[7] => Equal0.IN26
CounterX[7] => Equal1.IN28
CounterX[7] => Equal2.IN26
CounterX[7] => Equal16.IN27
CounterX[8] => LessThan0.IN14
CounterX[8] => LessThan1.IN14
CounterX[8] => LessThan2.IN14
CounterX[8] => LessThan27.IN14
CounterX[8] => LessThan28.IN14
CounterX[8] => LessThan29.IN14
CounterX[8] => LessThan30.IN14
CounterX[8] => LessThan31.IN14
CounterX[8] => LessThan32.IN14
CounterX[8] => LessThan33.IN14
CounterX[8] => LessThan34.IN14
CounterX[8] => LessThan35.IN14
CounterX[8] => LessThan36.IN14
CounterX[8] => LessThan37.IN14
CounterX[8] => LessThan38.IN14
CounterX[8] => LessThan39.IN14
CounterX[8] => LessThan40.IN14
CounterX[8] => LessThan41.IN14
CounterX[8] => LessThan42.IN14
CounterX[8] => LessThan43.IN14
CounterX[8] => LessThan44.IN14
CounterX[8] => Add1.IN11
CounterX[8] => Equal0.IN25
CounterX[8] => Equal1.IN27
CounterX[8] => Equal2.IN0
CounterX[8] => Equal16.IN0
CounterX[9] => LessThan0.IN13
CounterX[9] => LessThan1.IN13
CounterX[9] => LessThan2.IN13
CounterX[9] => LessThan27.IN13
CounterX[9] => LessThan28.IN13
CounterX[9] => LessThan29.IN13
CounterX[9] => LessThan30.IN13
CounterX[9] => LessThan31.IN13
CounterX[9] => LessThan32.IN13
CounterX[9] => LessThan33.IN13
CounterX[9] => LessThan34.IN13
CounterX[9] => LessThan35.IN13
CounterX[9] => LessThan36.IN13
CounterX[9] => LessThan37.IN13
CounterX[9] => LessThan38.IN13
CounterX[9] => LessThan39.IN13
CounterX[9] => LessThan40.IN13
CounterX[9] => LessThan41.IN13
CounterX[9] => LessThan42.IN13
CounterX[9] => LessThan43.IN13
CounterX[9] => LessThan44.IN13
CounterX[9] => Add1.IN10
CounterX[9] => Equal0.IN24
CounterX[9] => Equal1.IN26
CounterX[9] => Equal2.IN25
CounterX[9] => Equal16.IN26
CounterX[10] => LessThan0.IN12
CounterX[10] => LessThan1.IN12
CounterX[10] => LessThan2.IN12
CounterX[10] => LessThan27.IN12
CounterX[10] => LessThan28.IN12
CounterX[10] => LessThan29.IN12
CounterX[10] => LessThan30.IN12
CounterX[10] => LessThan31.IN12
CounterX[10] => LessThan32.IN12
CounterX[10] => LessThan33.IN12
CounterX[10] => LessThan34.IN12
CounterX[10] => LessThan35.IN12
CounterX[10] => LessThan36.IN12
CounterX[10] => LessThan37.IN12
CounterX[10] => LessThan38.IN12
CounterX[10] => LessThan39.IN12
CounterX[10] => LessThan40.IN12
CounterX[10] => LessThan41.IN12
CounterX[10] => LessThan42.IN12
CounterX[10] => LessThan43.IN12
CounterX[10] => LessThan44.IN12
CounterX[10] => Add1.IN9
CounterX[10] => Equal0.IN23
CounterX[10] => Equal1.IN25
CounterX[10] => Equal2.IN24
CounterX[10] => Equal16.IN25
CounterY[0] => LessThan3.IN20
CounterY[0] => LessThan4.IN20
CounterY[0] => LessThan5.IN20
CounterY[0] => LessThan6.IN20
CounterY[0] => LessThan7.IN20
CounterY[0] => LessThan8.IN20
CounterY[0] => LessThan9.IN20
CounterY[0] => LessThan10.IN20
CounterY[0] => LessThan11.IN20
CounterY[0] => LessThan12.IN20
CounterY[0] => LessThan13.IN20
CounterY[0] => LessThan14.IN20
CounterY[0] => LessThan15.IN20
CounterY[0] => LessThan16.IN20
CounterY[0] => LessThan17.IN20
CounterY[0] => LessThan18.IN20
CounterY[0] => LessThan19.IN20
CounterY[0] => LessThan20.IN20
CounterY[0] => LessThan21.IN20
CounterY[0] => LessThan22.IN20
CounterY[0] => LessThan23.IN20
CounterY[0] => LessThan24.IN20
CounterY[0] => LessThan25.IN20
CounterY[0] => LessThan26.IN20
CounterY[0] => LessThan45.IN20
CounterY[0] => LessThan46.IN20
CounterY[0] => LessThan47.IN20
CounterY[0] => LessThan48.IN20
CounterY[0] => LessThan49.IN20
CounterY[0] => LessThan50.IN20
CounterY[0] => LessThan51.IN20
CounterY[0] => LessThan52.IN20
CounterY[0] => LessThan53.IN20
CounterY[0] => LessThan54.IN20
CounterY[0] => LessThan55.IN20
CounterY[0] => LessThan56.IN20
CounterY[0] => LessThan57.IN20
CounterY[0] => LessThan58.IN20
CounterY[0] => Add3.IN19
CounterY[0] => Equal3.IN31
CounterY[0] => Equal4.IN31
CounterY[0] => Equal5.IN31
CounterY[0] => Equal6.IN31
CounterY[0] => Equal7.IN31
CounterY[0] => Equal8.IN31
CounterY[0] => Equal9.IN31
CounterY[0] => Equal10.IN31
CounterY[0] => Equal11.IN31
CounterY[0] => Equal12.IN31
CounterY[0] => Equal13.IN31
CounterY[0] => Equal14.IN31
CounterY[0] => Equal15.IN31
CounterY[0] => Equal17.IN31
CounterY[0] => Equal18.IN31
CounterY[1] => LessThan3.IN19
CounterY[1] => LessThan4.IN19
CounterY[1] => LessThan5.IN19
CounterY[1] => LessThan6.IN19
CounterY[1] => LessThan7.IN19
CounterY[1] => LessThan8.IN19
CounterY[1] => LessThan9.IN19
CounterY[1] => LessThan10.IN19
CounterY[1] => LessThan11.IN19
CounterY[1] => LessThan12.IN19
CounterY[1] => LessThan13.IN19
CounterY[1] => LessThan14.IN19
CounterY[1] => LessThan15.IN19
CounterY[1] => LessThan16.IN19
CounterY[1] => LessThan17.IN19
CounterY[1] => LessThan18.IN19
CounterY[1] => LessThan19.IN19
CounterY[1] => LessThan20.IN19
CounterY[1] => LessThan21.IN19
CounterY[1] => LessThan22.IN19
CounterY[1] => LessThan23.IN19
CounterY[1] => LessThan24.IN19
CounterY[1] => LessThan25.IN19
CounterY[1] => LessThan26.IN19
CounterY[1] => LessThan45.IN19
CounterY[1] => LessThan46.IN19
CounterY[1] => LessThan47.IN19
CounterY[1] => LessThan48.IN19
CounterY[1] => LessThan49.IN19
CounterY[1] => LessThan50.IN19
CounterY[1] => LessThan51.IN19
CounterY[1] => LessThan52.IN19
CounterY[1] => LessThan53.IN19
CounterY[1] => LessThan54.IN19
CounterY[1] => LessThan55.IN19
CounterY[1] => LessThan56.IN19
CounterY[1] => LessThan57.IN19
CounterY[1] => LessThan58.IN19
CounterY[1] => Add3.IN18
CounterY[1] => Equal3.IN30
CounterY[1] => Equal4.IN30
CounterY[1] => Equal5.IN30
CounterY[1] => Equal6.IN30
CounterY[1] => Equal7.IN30
CounterY[1] => Equal8.IN30
CounterY[1] => Equal9.IN30
CounterY[1] => Equal10.IN30
CounterY[1] => Equal11.IN30
CounterY[1] => Equal12.IN30
CounterY[1] => Equal13.IN30
CounterY[1] => Equal14.IN30
CounterY[1] => Equal15.IN30
CounterY[1] => Equal17.IN30
CounterY[1] => Equal18.IN2
CounterY[2] => LessThan3.IN18
CounterY[2] => LessThan4.IN18
CounterY[2] => LessThan5.IN18
CounterY[2] => LessThan6.IN18
CounterY[2] => LessThan7.IN18
CounterY[2] => LessThan8.IN18
CounterY[2] => LessThan9.IN18
CounterY[2] => LessThan10.IN18
CounterY[2] => LessThan11.IN18
CounterY[2] => LessThan12.IN18
CounterY[2] => LessThan13.IN18
CounterY[2] => LessThan14.IN18
CounterY[2] => LessThan15.IN18
CounterY[2] => LessThan16.IN18
CounterY[2] => LessThan17.IN18
CounterY[2] => LessThan18.IN18
CounterY[2] => LessThan19.IN18
CounterY[2] => LessThan20.IN18
CounterY[2] => LessThan21.IN18
CounterY[2] => LessThan22.IN18
CounterY[2] => LessThan23.IN18
CounterY[2] => LessThan24.IN18
CounterY[2] => LessThan25.IN18
CounterY[2] => LessThan26.IN18
CounterY[2] => LessThan45.IN18
CounterY[2] => LessThan46.IN18
CounterY[2] => LessThan47.IN18
CounterY[2] => LessThan48.IN18
CounterY[2] => LessThan49.IN18
CounterY[2] => LessThan50.IN18
CounterY[2] => LessThan51.IN18
CounterY[2] => LessThan52.IN18
CounterY[2] => LessThan53.IN18
CounterY[2] => LessThan54.IN18
CounterY[2] => LessThan55.IN18
CounterY[2] => LessThan56.IN18
CounterY[2] => LessThan57.IN18
CounterY[2] => LessThan58.IN18
CounterY[2] => Add3.IN17
CounterY[2] => Equal3.IN3
CounterY[2] => Equal4.IN2
CounterY[2] => Equal5.IN2
CounterY[2] => Equal6.IN3
CounterY[2] => Equal7.IN4
CounterY[2] => Equal8.IN1
CounterY[2] => Equal9.IN3
CounterY[2] => Equal10.IN3
CounterY[2] => Equal11.IN5
CounterY[2] => Equal12.IN3
CounterY[2] => Equal13.IN4
CounterY[2] => Equal14.IN5
CounterY[2] => Equal15.IN3
CounterY[2] => Equal17.IN3
CounterY[2] => Equal18.IN30
CounterY[3] => LessThan3.IN17
CounterY[3] => LessThan4.IN17
CounterY[3] => LessThan5.IN17
CounterY[3] => LessThan6.IN17
CounterY[3] => LessThan7.IN17
CounterY[3] => LessThan8.IN17
CounterY[3] => LessThan9.IN17
CounterY[3] => LessThan10.IN17
CounterY[3] => LessThan11.IN17
CounterY[3] => LessThan12.IN17
CounterY[3] => LessThan13.IN17
CounterY[3] => LessThan14.IN17
CounterY[3] => LessThan15.IN17
CounterY[3] => LessThan16.IN17
CounterY[3] => LessThan17.IN17
CounterY[3] => LessThan18.IN17
CounterY[3] => LessThan19.IN17
CounterY[3] => LessThan20.IN17
CounterY[3] => LessThan21.IN17
CounterY[3] => LessThan22.IN17
CounterY[3] => LessThan23.IN17
CounterY[3] => LessThan24.IN17
CounterY[3] => LessThan25.IN17
CounterY[3] => LessThan26.IN17
CounterY[3] => LessThan45.IN17
CounterY[3] => LessThan46.IN17
CounterY[3] => LessThan47.IN17
CounterY[3] => LessThan48.IN17
CounterY[3] => LessThan49.IN17
CounterY[3] => LessThan50.IN17
CounterY[3] => LessThan51.IN17
CounterY[3] => LessThan52.IN17
CounterY[3] => LessThan53.IN17
CounterY[3] => LessThan54.IN17
CounterY[3] => LessThan55.IN17
CounterY[3] => LessThan56.IN17
CounterY[3] => LessThan57.IN17
CounterY[3] => LessThan58.IN17
CounterY[3] => Add3.IN16
CounterY[3] => Equal3.IN2
CounterY[3] => Equal4.IN29
CounterY[3] => Equal5.IN1
CounterY[3] => Equal6.IN29
CounterY[3] => Equal7.IN3
CounterY[3] => Equal8.IN29
CounterY[3] => Equal9.IN2
CounterY[3] => Equal10.IN29
CounterY[3] => Equal11.IN4
CounterY[3] => Equal12.IN29
CounterY[3] => Equal13.IN3
CounterY[3] => Equal14.IN29
CounterY[3] => Equal15.IN2
CounterY[3] => Equal17.IN29
CounterY[3] => Equal18.IN29
CounterY[4] => LessThan3.IN16
CounterY[4] => LessThan4.IN16
CounterY[4] => LessThan5.IN16
CounterY[4] => LessThan6.IN16
CounterY[4] => LessThan7.IN16
CounterY[4] => LessThan8.IN16
CounterY[4] => LessThan9.IN16
CounterY[4] => LessThan10.IN16
CounterY[4] => LessThan11.IN16
CounterY[4] => LessThan12.IN16
CounterY[4] => LessThan13.IN16
CounterY[4] => LessThan14.IN16
CounterY[4] => LessThan15.IN16
CounterY[4] => LessThan16.IN16
CounterY[4] => LessThan17.IN16
CounterY[4] => LessThan18.IN16
CounterY[4] => LessThan19.IN16
CounterY[4] => LessThan20.IN16
CounterY[4] => LessThan21.IN16
CounterY[4] => LessThan22.IN16
CounterY[4] => LessThan23.IN16
CounterY[4] => LessThan24.IN16
CounterY[4] => LessThan25.IN16
CounterY[4] => LessThan26.IN16
CounterY[4] => LessThan45.IN16
CounterY[4] => LessThan46.IN16
CounterY[4] => LessThan47.IN16
CounterY[4] => LessThan48.IN16
CounterY[4] => LessThan49.IN16
CounterY[4] => LessThan50.IN16
CounterY[4] => LessThan51.IN16
CounterY[4] => LessThan52.IN16
CounterY[4] => LessThan53.IN16
CounterY[4] => LessThan54.IN16
CounterY[4] => LessThan55.IN16
CounterY[4] => LessThan56.IN16
CounterY[4] => LessThan57.IN16
CounterY[4] => LessThan58.IN16
CounterY[4] => Add3.IN15
CounterY[4] => Equal3.IN1
CounterY[4] => Equal4.IN28
CounterY[4] => Equal5.IN29
CounterY[4] => Equal6.IN2
CounterY[4] => Equal7.IN2
CounterY[4] => Equal8.IN28
CounterY[4] => Equal9.IN29
CounterY[4] => Equal10.IN2
CounterY[4] => Equal11.IN3
CounterY[4] => Equal12.IN28
CounterY[4] => Equal13.IN29
CounterY[4] => Equal14.IN4
CounterY[4] => Equal15.IN1
CounterY[4] => Equal17.IN2
CounterY[4] => Equal18.IN1
CounterY[5] => LessThan3.IN15
CounterY[5] => LessThan4.IN15
CounterY[5] => LessThan5.IN15
CounterY[5] => LessThan6.IN15
CounterY[5] => LessThan7.IN15
CounterY[5] => LessThan8.IN15
CounterY[5] => LessThan9.IN15
CounterY[5] => LessThan10.IN15
CounterY[5] => LessThan11.IN15
CounterY[5] => LessThan12.IN15
CounterY[5] => LessThan13.IN15
CounterY[5] => LessThan14.IN15
CounterY[5] => LessThan15.IN15
CounterY[5] => LessThan16.IN15
CounterY[5] => LessThan17.IN15
CounterY[5] => LessThan18.IN15
CounterY[5] => LessThan19.IN15
CounterY[5] => LessThan20.IN15
CounterY[5] => LessThan21.IN15
CounterY[5] => LessThan22.IN15
CounterY[5] => LessThan23.IN15
CounterY[5] => LessThan24.IN15
CounterY[5] => LessThan25.IN15
CounterY[5] => LessThan26.IN15
CounterY[5] => LessThan45.IN15
CounterY[5] => LessThan46.IN15
CounterY[5] => LessThan47.IN15
CounterY[5] => LessThan48.IN15
CounterY[5] => LessThan49.IN15
CounterY[5] => LessThan50.IN15
CounterY[5] => LessThan51.IN15
CounterY[5] => LessThan52.IN15
CounterY[5] => LessThan53.IN15
CounterY[5] => LessThan54.IN15
CounterY[5] => LessThan55.IN15
CounterY[5] => LessThan56.IN15
CounterY[5] => LessThan57.IN15
CounterY[5] => LessThan58.IN15
CounterY[5] => Add3.IN14
CounterY[5] => Equal3.IN0
CounterY[5] => Equal4.IN1
CounterY[5] => Equal5.IN28
CounterY[5] => Equal6.IN1
CounterY[5] => Equal7.IN29
CounterY[5] => Equal8.IN27
CounterY[5] => Equal9.IN1
CounterY[5] => Equal10.IN28
CounterY[5] => Equal11.IN2
CounterY[5] => Equal12.IN2
CounterY[5] => Equal13.IN28
CounterY[5] => Equal14.IN3
CounterY[5] => Equal15.IN29
CounterY[5] => Equal17.IN28
CounterY[5] => Equal18.IN0
CounterY[6] => LessThan3.IN14
CounterY[6] => LessThan4.IN14
CounterY[6] => LessThan5.IN14
CounterY[6] => LessThan6.IN14
CounterY[6] => LessThan7.IN14
CounterY[6] => LessThan8.IN14
CounterY[6] => LessThan9.IN14
CounterY[6] => LessThan10.IN14
CounterY[6] => LessThan11.IN14
CounterY[6] => LessThan12.IN14
CounterY[6] => LessThan13.IN14
CounterY[6] => LessThan14.IN14
CounterY[6] => LessThan15.IN14
CounterY[6] => LessThan16.IN14
CounterY[6] => LessThan17.IN14
CounterY[6] => LessThan18.IN14
CounterY[6] => LessThan19.IN14
CounterY[6] => LessThan20.IN14
CounterY[6] => LessThan21.IN14
CounterY[6] => LessThan22.IN14
CounterY[6] => LessThan23.IN14
CounterY[6] => LessThan24.IN14
CounterY[6] => LessThan25.IN14
CounterY[6] => LessThan26.IN14
CounterY[6] => LessThan45.IN14
CounterY[6] => LessThan46.IN14
CounterY[6] => LessThan47.IN14
CounterY[6] => LessThan48.IN14
CounterY[6] => LessThan49.IN14
CounterY[6] => LessThan50.IN14
CounterY[6] => LessThan51.IN14
CounterY[6] => LessThan52.IN14
CounterY[6] => LessThan53.IN14
CounterY[6] => LessThan54.IN14
CounterY[6] => LessThan55.IN14
CounterY[6] => LessThan56.IN14
CounterY[6] => LessThan57.IN14
CounterY[6] => LessThan58.IN14
CounterY[6] => Add3.IN13
CounterY[6] => Equal3.IN29
CounterY[6] => Equal4.IN0
CounterY[6] => Equal5.IN27
CounterY[6] => Equal6.IN28
CounterY[6] => Equal7.IN1
CounterY[6] => Equal8.IN26
CounterY[6] => Equal9.IN28
CounterY[6] => Equal10.IN1
CounterY[6] => Equal11.IN1
CounterY[6] => Equal12.IN27
CounterY[6] => Equal13.IN2
CounterY[6] => Equal14.IN2
CounterY[6] => Equal15.IN28
CounterY[6] => Equal17.IN27
CounterY[6] => Equal18.IN28
CounterY[7] => LessThan3.IN13
CounterY[7] => LessThan4.IN13
CounterY[7] => LessThan5.IN13
CounterY[7] => LessThan6.IN13
CounterY[7] => LessThan7.IN13
CounterY[7] => LessThan8.IN13
CounterY[7] => LessThan9.IN13
CounterY[7] => LessThan10.IN13
CounterY[7] => LessThan11.IN13
CounterY[7] => LessThan12.IN13
CounterY[7] => LessThan13.IN13
CounterY[7] => LessThan14.IN13
CounterY[7] => LessThan15.IN13
CounterY[7] => LessThan16.IN13
CounterY[7] => LessThan17.IN13
CounterY[7] => LessThan18.IN13
CounterY[7] => LessThan19.IN13
CounterY[7] => LessThan20.IN13
CounterY[7] => LessThan21.IN13
CounterY[7] => LessThan22.IN13
CounterY[7] => LessThan23.IN13
CounterY[7] => LessThan24.IN13
CounterY[7] => LessThan25.IN13
CounterY[7] => LessThan26.IN13
CounterY[7] => LessThan45.IN13
CounterY[7] => LessThan46.IN13
CounterY[7] => LessThan47.IN13
CounterY[7] => LessThan48.IN13
CounterY[7] => LessThan49.IN13
CounterY[7] => LessThan50.IN13
CounterY[7] => LessThan51.IN13
CounterY[7] => LessThan52.IN13
CounterY[7] => LessThan53.IN13
CounterY[7] => LessThan54.IN13
CounterY[7] => LessThan55.IN13
CounterY[7] => LessThan56.IN13
CounterY[7] => LessThan57.IN13
CounterY[7] => LessThan58.IN13
CounterY[7] => Add3.IN12
CounterY[7] => Equal3.IN28
CounterY[7] => Equal4.IN27
CounterY[7] => Equal5.IN0
CounterY[7] => Equal6.IN0
CounterY[7] => Equal7.IN0
CounterY[7] => Equal8.IN25
CounterY[7] => Equal9.IN27
CounterY[7] => Equal10.IN27
CounterY[7] => Equal11.IN29
CounterY[7] => Equal12.IN1
CounterY[7] => Equal13.IN1
CounterY[7] => Equal14.IN1
CounterY[7] => Equal15.IN27
CounterY[7] => Equal17.IN1
CounterY[7] => Equal18.IN27
CounterY[8] => LessThan3.IN12
CounterY[8] => LessThan4.IN12
CounterY[8] => LessThan5.IN12
CounterY[8] => LessThan6.IN12
CounterY[8] => LessThan7.IN12
CounterY[8] => LessThan8.IN12
CounterY[8] => LessThan9.IN12
CounterY[8] => LessThan10.IN12
CounterY[8] => LessThan11.IN12
CounterY[8] => LessThan12.IN12
CounterY[8] => LessThan13.IN12
CounterY[8] => LessThan14.IN12
CounterY[8] => LessThan15.IN12
CounterY[8] => LessThan16.IN12
CounterY[8] => LessThan17.IN12
CounterY[8] => LessThan18.IN12
CounterY[8] => LessThan19.IN12
CounterY[8] => LessThan20.IN12
CounterY[8] => LessThan21.IN12
CounterY[8] => LessThan22.IN12
CounterY[8] => LessThan23.IN12
CounterY[8] => LessThan24.IN12
CounterY[8] => LessThan25.IN12
CounterY[8] => LessThan26.IN12
CounterY[8] => LessThan45.IN12
CounterY[8] => LessThan46.IN12
CounterY[8] => LessThan47.IN12
CounterY[8] => LessThan48.IN12
CounterY[8] => LessThan49.IN12
CounterY[8] => LessThan50.IN12
CounterY[8] => LessThan51.IN12
CounterY[8] => LessThan52.IN12
CounterY[8] => LessThan53.IN12
CounterY[8] => LessThan54.IN12
CounterY[8] => LessThan55.IN12
CounterY[8] => LessThan56.IN12
CounterY[8] => LessThan57.IN12
CounterY[8] => LessThan58.IN12
CounterY[8] => Add3.IN11
CounterY[8] => Equal3.IN27
CounterY[8] => Equal4.IN26
CounterY[8] => Equal5.IN26
CounterY[8] => Equal6.IN27
CounterY[8] => Equal7.IN28
CounterY[8] => Equal8.IN0
CounterY[8] => Equal9.IN0
CounterY[8] => Equal10.IN0
CounterY[8] => Equal11.IN0
CounterY[8] => Equal12.IN0
CounterY[8] => Equal13.IN0
CounterY[8] => Equal14.IN0
CounterY[8] => Equal15.IN26
CounterY[8] => Equal17.IN0
CounterY[8] => Equal18.IN26
CounterY[9] => LessThan3.IN11
CounterY[9] => LessThan4.IN11
CounterY[9] => LessThan5.IN11
CounterY[9] => LessThan6.IN11
CounterY[9] => LessThan7.IN11
CounterY[9] => LessThan8.IN11
CounterY[9] => LessThan9.IN11
CounterY[9] => LessThan10.IN11
CounterY[9] => LessThan11.IN11
CounterY[9] => LessThan12.IN11
CounterY[9] => LessThan13.IN11
CounterY[9] => LessThan14.IN11
CounterY[9] => LessThan15.IN11
CounterY[9] => LessThan16.IN11
CounterY[9] => LessThan17.IN11
CounterY[9] => LessThan18.IN11
CounterY[9] => LessThan19.IN11
CounterY[9] => LessThan20.IN11
CounterY[9] => LessThan21.IN11
CounterY[9] => LessThan22.IN11
CounterY[9] => LessThan23.IN11
CounterY[9] => LessThan24.IN11
CounterY[9] => LessThan25.IN11
CounterY[9] => LessThan26.IN11
CounterY[9] => LessThan45.IN11
CounterY[9] => LessThan46.IN11
CounterY[9] => LessThan47.IN11
CounterY[9] => LessThan48.IN11
CounterY[9] => LessThan49.IN11
CounterY[9] => LessThan50.IN11
CounterY[9] => LessThan51.IN11
CounterY[9] => LessThan52.IN11
CounterY[9] => LessThan53.IN11
CounterY[9] => LessThan54.IN11
CounterY[9] => LessThan55.IN11
CounterY[9] => LessThan56.IN11
CounterY[9] => LessThan57.IN11
CounterY[9] => LessThan58.IN11
CounterY[9] => Add3.IN10
CounterY[9] => Equal3.IN26
CounterY[9] => Equal4.IN25
CounterY[9] => Equal5.IN25
CounterY[9] => Equal6.IN26
CounterY[9] => Equal7.IN27
CounterY[9] => Equal8.IN24
CounterY[9] => Equal9.IN26
CounterY[9] => Equal10.IN26
CounterY[9] => Equal11.IN28
CounterY[9] => Equal12.IN26
CounterY[9] => Equal13.IN27
CounterY[9] => Equal14.IN28
CounterY[9] => Equal15.IN0
CounterY[9] => Equal17.IN26
CounterY[9] => Equal18.IN25
HighlightedProductList[0] => inHighlightedImgArea.IN1
HighlightedProductList[0] => inHighlightedPrdArea.IN1
HighlightedProductList[1] => inHighlightedImgArea.IN1
HighlightedProductList[1] => inHighlightedPrdArea.IN1
HighlightedProductList[2] => inHighlightedImgArea.IN1
HighlightedProductList[2] => inHighlightedPrdArea.IN1
HighlightedProductList[3] => inHighlightedImgArea.IN1
HighlightedProductList[3] => inHighlightedPrdArea.IN1
HighlightedProductList[4] => inHighlightedImgArea.IN1
HighlightedProductList[4] => inHighlightedPrdArea.IN1
HighlightedProductList[5] => inHighlightedImgArea.IN1
HighlightedProductList[5] => inHighlightedPrdArea.IN1
HighlightedProductList[6] => inHighlightedImgArea.IN1
HighlightedProductList[6] => inHighlightedPrdArea.IN1
HighlightedProductList[7] => inHighlightedImgArea.IN1
HighlightedProductList[7] => inHighlightedPrdArea.IN1
HighlightedProductList[8] => inHighlightedImgArea.IN1
HighlightedProductList[8] => inHighlightedPrdArea.IN1
HighlightedProductList[9] => inHighlightedImgArea.IN1
HighlightedProductList[9] => inHighlightedPrdArea.IN1
HighlightedProductList[10] => inHighlightedImgArea.IN1
HighlightedProductList[10] => inHighlightedPrdArea.IN1
HighlightedProductList[11] => inHighlightedImgArea.IN1
HighlightedProductList[11] => inHighlightedPrdArea.IN1
SW2 => SW2_Reg.DATAIN
BasketProductNum[0] => ShiftLeft0.IN16
BasketProductNum[0] => WideOr1.IN0
BasketProductNum[1] => ShiftLeft0.IN15
BasketProductNum[1] => WideOr1.IN1
BasketProductNum[2] => ShiftLeft0.IN14
BasketProductNum[2] => WideOr1.IN2
BasketProductNum[3] => ShiftLeft0.IN13
BasketProductNum[3] => WideOr1.IN3
ROM_Addr[0] <= ROM_Addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[1] <= ROM_Addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[2] <= ROM_Addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[3] <= ROM_Addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[4] <= ROM_Addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[5] <= ROM_Addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[6] <= ROM_Addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[7] <= ROM_Addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[8] <= ROM_Addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[9] <= ROM_Addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[10] <= ROM_Addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[11] <= ROM_Addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[12] <= ROM_Addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[13] <= ROM_Addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[14] <= ROM_Addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[15] <= ROM_Addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_Addr[16] <= ROM_Addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[0] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[1] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[2] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[3] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[4] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[5] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[6] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[7] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[8] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[9] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[10] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[11] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[12] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[13] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[14] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[15] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[16] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[17] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[18] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[19] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[20] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[21] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[22] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
PixelBus[23] <= PixelBus.DB_MAX_OUTPUT_PORT_TYPE
isImage <= Encoder16x4:Encoder16x4_inst0.valid
inHighlightedArea <= inHighlightedArea.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|Image_Shape_Submodule:Image_Shape_Submodule_inst0|ImageLocator:ImageLocator_inst0|Encoder16x4:Encoder16x4_inst0
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
valid <= valid.DB_MAX_OUTPUT_PORT_TYPE
out[0] <= out_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|Image_Shape_Submodule:Image_Shape_Submodule_inst0|ImageLocator:ImageLocator_inst0|Encoder16x4:Encoder16x4_inst0|encoder8x3:b2v_inst
X[0] => ~NO_FANOUT~
X[1] => Y_ALTERA_SYNTHESIZED.IN0
X[2] => Y_ALTERA_SYNTHESIZED.IN0
X[3] => Y_ALTERA_SYNTHESIZED.IN1
X[3] => Y_ALTERA_SYNTHESIZED.IN1
X[4] => Y_ALTERA_SYNTHESIZED.IN0
X[5] => Y_ALTERA_SYNTHESIZED.IN1
X[5] => Y_ALTERA_SYNTHESIZED.IN1
X[6] => Y_ALTERA_SYNTHESIZED.IN1
X[6] => Y_ALTERA_SYNTHESIZED.IN1
X[7] => Y_ALTERA_SYNTHESIZED.IN1
X[7] => Y_ALTERA_SYNTHESIZED.IN1
X[7] => Y_ALTERA_SYNTHESIZED.IN1
Y[0] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|Image_Shape_Submodule:Image_Shape_Submodule_inst0|ImageLocator:ImageLocator_inst0|Encoder16x4:Encoder16x4_inst0|encoder8x3:b2v_inst3
X[0] => ~NO_FANOUT~
X[1] => Y_ALTERA_SYNTHESIZED.IN0
X[2] => Y_ALTERA_SYNTHESIZED.IN0
X[3] => Y_ALTERA_SYNTHESIZED.IN1
X[3] => Y_ALTERA_SYNTHESIZED.IN1
X[4] => Y_ALTERA_SYNTHESIZED.IN0
X[5] => Y_ALTERA_SYNTHESIZED.IN1
X[5] => Y_ALTERA_SYNTHESIZED.IN1
X[6] => Y_ALTERA_SYNTHESIZED.IN1
X[6] => Y_ALTERA_SYNTHESIZED.IN1
X[7] => Y_ALTERA_SYNTHESIZED.IN1
X[7] => Y_ALTERA_SYNTHESIZED.IN1
X[7] => Y_ALTERA_SYNTHESIZED.IN1
Y[0] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y_ALTERA_SYNTHESIZED.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0
product_IDS[0] => product_IDS[0].IN1
product_IDS[1] => product_IDS[1].IN1
product_IDS[2] => product_IDS[2].IN1
product_IDS[3] => product_IDS[3].IN1
product_IDS[4] => product_IDS[4].IN1
product_IDS[5] => product_IDS[5].IN1
product_IDS[6] => product_IDS[6].IN1
product_IDS[7] => product_IDS[7].IN1
product_IDS[8] => product_IDS[8].IN1
product_IDS[9] => product_IDS[9].IN1
product_IDS[10] => product_IDS[10].IN1
product_IDS[11] => product_IDS[11].IN1
product_IDS[12] => product_IDS[12].IN1
product_IDS[13] => product_IDS[13].IN1
product_IDS[14] => product_IDS[14].IN1
product_IDS[15] => product_IDS[15].IN1
product_IDS[16] => product_IDS[16].IN1
product_IDS[17] => product_IDS[17].IN1
product_IDS[18] => product_IDS[18].IN1
product_IDS[19] => product_IDS[19].IN1
product_IDS[20] => product_IDS[20].IN1
product_IDS[21] => product_IDS[21].IN1
product_IDS[22] => product_IDS[22].IN1
product_IDS[23] => product_IDS[23].IN1
product_IDS[24] => product_IDS[24].IN1
product_IDS[25] => product_IDS[25].IN1
product_IDS[26] => product_IDS[26].IN1
product_IDS[27] => product_IDS[27].IN1
product_IDS[28] => product_IDS[28].IN1
product_IDS[29] => product_IDS[29].IN1
product_IDS[30] => product_IDS[30].IN1
product_IDS[31] => product_IDS[31].IN1
product_IDS[32] => product_IDS[32].IN1
product_IDS[33] => product_IDS[33].IN1
product_IDS[34] => product_IDS[34].IN1
product_IDS[35] => product_IDS[35].IN1
product_IDS[36] => product_IDS[36].IN1
product_IDS[37] => product_IDS[37].IN1
product_IDS[38] => product_IDS[38].IN1
product_IDS[39] => product_IDS[39].IN1
product_IDS[40] => product_IDS[40].IN1
product_IDS[41] => product_IDS[41].IN1
product_IDS[42] => product_IDS[42].IN1
product_IDS[43] => product_IDS[43].IN1
product_IDS[44] => product_IDS[44].IN1
product_IDS[45] => product_IDS[45].IN1
product_IDS[46] => product_IDS[46].IN1
product_IDS[47] => product_IDS[47].IN1
H_counter[0] => H_counter[0].IN2
H_counter[1] => H_counter[1].IN2
H_counter[2] => H_counter[2].IN2
H_counter[3] => H_counter[3].IN2
H_counter[4] => H_counter[4].IN2
H_counter[5] => H_counter[5].IN2
H_counter[6] => H_counter[6].IN2
H_counter[7] => H_counter[7].IN2
H_counter[8] => H_counter[8].IN2
H_counter[9] => H_counter[9].IN2
H_counter[10] => H_counter[10].IN2
V_counter[0] => V_counter[0].IN2
V_counter[1] => V_counter[1].IN2
V_counter[2] => V_counter[2].IN2
V_counter[3] => V_counter[3].IN2
V_counter[4] => V_counter[4].IN2
V_counter[5] => V_counter[5].IN2
V_counter[6] => V_counter[6].IN2
V_counter[7] => V_counter[7].IN2
V_counter[8] => V_counter[8].IN2
V_counter[9] => V_counter[9].IN2
CLK => CLK.IN3
output_bit <= Add0.DB_MAX_OUTPUT_PORT_TYPE
numbers[0] => numbers[0].IN1
numbers[1] => numbers[1].IN1
numbers[2] => numbers[2].IN1
numbers[3] => numbers[3].IN1
numbers[4] => numbers[4].IN1
numbers[5] => numbers[5].IN1
numbers[6] => numbers[6].IN1
numbers[7] => numbers[7].IN1
numbers[8] => numbers[8].IN1
numbers[9] => numbers[9].IN1
numbers[10] => numbers[10].IN1
numbers[11] => numbers[11].IN1
numbers[12] => numbers[12].IN1
numbers[13] => numbers[13].IN1
numbers[14] => numbers[14].IN1
numbers[15] => numbers[15].IN1
numbers[16] => numbers[16].IN1
numbers[17] => numbers[17].IN1
numbers[18] => numbers[18].IN1
numbers[19] => numbers[19].IN1
numbers[20] => numbers[20].IN1
numbers[21] => numbers[21].IN1
numbers[22] => numbers[22].IN1
numbers[23] => numbers[23].IN1
numbers[24] => numbers[24].IN1
numbers[25] => numbers[25].IN1
numbers[26] => numbers[26].IN1
numbers[27] => numbers[27].IN1
numbers[28] => numbers[28].IN1
numbers[29] => numbers[29].IN1
numbers[30] => numbers[30].IN1
numbers[31] => numbers[31].IN1
numbers[32] => numbers[32].IN1
numbers[33] => numbers[33].IN1
numbers[34] => numbers[34].IN1
numbers[35] => numbers[35].IN1
numbers[36] => numbers[36].IN1
numbers[37] => numbers[37].IN1
numbers[38] => numbers[38].IN1
numbers[39] => numbers[39].IN1
numbers[40] => numbers[40].IN1
numbers[41] => numbers[41].IN1
numbers[42] => numbers[42].IN1
numbers[43] => numbers[43].IN1
numbers[44] => numbers[44].IN1
numbers[45] => numbers[45].IN1
numbers[46] => numbers[46].IN1
numbers[47] => numbers[47].IN1
numbers[48] => numbers[48].IN1
numbers[49] => numbers[49].IN1
numbers[50] => numbers[50].IN1
numbers[51] => numbers[51].IN1
numbers[52] => numbers[52].IN1
numbers[53] => numbers[53].IN1
numbers[54] => numbers[54].IN1
numbers[55] => numbers[55].IN1
numbers[56] => numbers[56].IN1
numbers[57] => numbers[57].IN1
numbers[58] => numbers[58].IN1
numbers[59] => numbers[59].IN1
numbers[60] => numbers[60].IN1
numbers[61] => numbers[61].IN1
numbers[62] => numbers[62].IN1
numbers[63] => numbers[63].IN1
numbers[64] => numbers[64].IN1
numbers[65] => numbers[65].IN1
numbers[66] => numbers[66].IN1
numbers[67] => numbers[67].IN1
numbers[68] => numbers[68].IN1
numbers[69] => numbers[69].IN1
numbers[70] => numbers[70].IN1
numbers[71] => numbers[71].IN1
numbers[72] => numbers[72].IN1
numbers[73] => numbers[73].IN1
numbers[74] => numbers[74].IN1
numbers[75] => numbers[75].IN1
numbers[76] => numbers[76].IN1
numbers[77] => numbers[77].IN1
numbers[78] => numbers[78].IN1
numbers[79] => numbers[79].IN1
numbers[80] => numbers[80].IN1
numbers[81] => numbers[81].IN1
numbers[82] => numbers[82].IN1
numbers[83] => numbers[83].IN1
numbers[84] => numbers[84].IN1
numbers[85] => numbers[85].IN1
numbers[86] => numbers[86].IN1
numbers[87] => numbers[87].IN1
numbers[88] => numbers[88].IN1
numbers[89] => numbers[89].IN1
numbers[90] => numbers[90].IN1
numbers[91] => numbers[91].IN1
numbers[92] => numbers[92].IN1
numbers[93] => numbers[93].IN1
numbers[94] => numbers[94].IN1
numbers[95] => numbers[95].IN1
numbers[96] => numbers[96].IN1
numbers[97] => numbers[97].IN1
numbers[98] => numbers[98].IN1
numbers[99] => numbers[99].IN1
numbers[100] => numbers[100].IN1
numbers[101] => numbers[101].IN1
numbers[102] => numbers[102].IN1
numbers[103] => numbers[103].IN1
numbers[104] => numbers[104].IN1
numbers[105] => numbers[105].IN1
numbers[106] => numbers[106].IN1
numbers[107] => numbers[107].IN1
numbers[108] => numbers[108].IN1
numbers[109] => numbers[109].IN1
numbers[110] => numbers[110].IN1
numbers[111] => numbers[111].IN1
numbers[112] => numbers[112].IN1
numbers[113] => numbers[113].IN1
numbers[114] => numbers[114].IN1
numbers[115] => numbers[115].IN1
numbers[116] => numbers[116].IN1
numbers[117] => numbers[117].IN1
numbers[118] => numbers[118].IN1
numbers[119] => numbers[119].IN1
numbers[120] => numbers[120].IN1
numbers[121] => numbers[121].IN1
numbers[122] => numbers[122].IN1
numbers[123] => numbers[123].IN1
numbers[124] => numbers[124].IN1
numbers[125] => numbers[125].IN1
numbers[126] => numbers[126].IN1
numbers[127] => numbers[127].IN1
numbers[128] => numbers[128].IN1
numbers[129] => numbers[129].IN1
numbers[130] => numbers[130].IN1
numbers[131] => numbers[131].IN1
numbers[132] => numbers[132].IN1
numbers[133] => numbers[133].IN1
numbers[134] => numbers[134].IN1
numbers[135] => numbers[135].IN1
numbers[136] => numbers[136].IN1
numbers[137] => numbers[137].IN1
numbers[138] => numbers[138].IN1
numbers[139] => numbers[139].IN1
numbers[140] => numbers[140].IN1
numbers[141] => numbers[141].IN1
numbers[142] => numbers[142].IN1
numbers[143] => numbers[143].IN1
numbers[144] => numbers[144].IN1
numbers[145] => numbers[145].IN1
numbers[146] => numbers[146].IN1
numbers[147] => numbers[147].IN1
numbers[148] => numbers[148].IN1
numbers[149] => numbers[149].IN1
numbers[150] => numbers[150].IN1
numbers[151] => numbers[151].IN1
numbers[152] => numbers[152].IN1
numbers[153] => numbers[153].IN1
numbers[154] => numbers[154].IN1
numbers[155] => numbers[155].IN1
numbers[156] => numbers[156].IN1
numbers[157] => numbers[157].IN1
numbers[158] => numbers[158].IN1
numbers[159] => numbers[159].IN1
numbers[160] => numbers[160].IN1
numbers[161] => numbers[161].IN1
numbers[162] => numbers[162].IN1
numbers[163] => numbers[163].IN1
numbers[164] => numbers[164].IN1
numbers[165] => numbers[165].IN1
numbers[166] => numbers[166].IN1
numbers[167] => numbers[167].IN1
numbers[168] => numbers[168].IN1
numbers[169] => numbers[169].IN1
numbers[170] => numbers[170].IN1
numbers[171] => numbers[171].IN1
numbers[172] => numbers[172].IN1
numbers[173] => numbers[173].IN1
numbers[174] => numbers[174].IN1
numbers[175] => numbers[175].IN1
numbers[176] => numbers[176].IN1
numbers[177] => numbers[177].IN1
numbers[178] => numbers[178].IN1
numbers[179] => numbers[179].IN1
numbers[180] => numbers[180].IN1
numbers[181] => numbers[181].IN1
numbers[182] => numbers[182].IN1
numbers[183] => numbers[183].IN1
numbers[184] => numbers[184].IN1
numbers[185] => numbers[185].IN1
numbers[186] => numbers[186].IN1
numbers[187] => numbers[187].IN1
numbers[188] => numbers[188].IN1
numbers[189] => numbers[189].IN1
numbers[190] => numbers[190].IN1
numbers[191] => numbers[191].IN1
numbers[192] => numbers[192].IN1
numbers[193] => numbers[193].IN1
numbers[194] => numbers[194].IN1
numbers[195] => numbers[195].IN1
numbers[196] => numbers[196].IN1
numbers[197] => numbers[197].IN1
numbers[198] => numbers[198].IN1
numbers[199] => numbers[199].IN1
numbers[200] => numbers[200].IN1
numbers[201] => numbers[201].IN1
numbers[202] => numbers[202].IN1
numbers[203] => numbers[203].IN1
numbers[204] => numbers[204].IN1
numbers[205] => numbers[205].IN1
numbers[206] => numbers[206].IN1
numbers[207] => numbers[207].IN1
numbers[208] => numbers[208].IN1
numbers[209] => numbers[209].IN1
numbers[210] => numbers[210].IN1
numbers[211] => numbers[211].IN1
numbers[212] => numbers[212].IN1
numbers[213] => numbers[213].IN1
numbers[214] => numbers[214].IN1
numbers[215] => numbers[215].IN1
numbers[216] => numbers[216].IN1
numbers[217] => numbers[217].IN1
numbers[218] => numbers[218].IN1
numbers[219] => numbers[219].IN1
numbers[220] => numbers[220].IN1
numbers[221] => numbers[221].IN1
numbers[222] => numbers[222].IN1
numbers[223] => numbers[223].IN1
numbers[224] => numbers[224].IN1
numbers[225] => numbers[225].IN1
numbers[226] => numbers[226].IN1
numbers[227] => numbers[227].IN1
numbers[228] => numbers[228].IN1
numbers[229] => numbers[229].IN1
numbers[230] => numbers[230].IN1
numbers[231] => numbers[231].IN1
numbers[232] => numbers[232].IN1
numbers[233] => numbers[233].IN1
numbers[234] => numbers[234].IN1
numbers[235] => numbers[235].IN1
numbers[236] => numbers[236].IN1
numbers[237] => numbers[237].IN1
numbers[238] => numbers[238].IN1
numbers[239] => numbers[239].IN1
total_price[0] => total_price[0].IN1
total_price[1] => total_price[1].IN1
total_price[2] => total_price[2].IN1
total_price[3] => total_price[3].IN1
total_price[4] => total_price[4].IN1
total_price[5] => total_price[5].IN1
total_price[6] => total_price[6].IN1
total_price[7] => total_price[7].IN1
total_price[8] => total_price[8].IN1
total_price[9] => total_price[9].IN1
total_price[10] => total_price[10].IN1
total_price[11] => total_price[11].IN1
total_price[12] => total_price[12].IN1
total_price[13] => total_price[13].IN1
total_price[14] => total_price[14].IN1
total_price[15] => total_price[15].IN1
total_price[16] => total_price[16].IN1
total_price[17] => total_price[17].IN1
total_price[18] => total_price[18].IN1
total_price[19] => total_price[19].IN1


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1
product_IDS[0] => product_IDS[0].IN1
product_IDS[1] => product_IDS[1].IN1
product_IDS[2] => product_IDS[2].IN1
product_IDS[3] => product_IDS[3].IN1
product_IDS[4] => product_IDS[4].IN1
product_IDS[5] => product_IDS[5].IN1
product_IDS[6] => product_IDS[6].IN1
product_IDS[7] => product_IDS[7].IN1
product_IDS[8] => product_IDS[8].IN1
product_IDS[9] => product_IDS[9].IN1
product_IDS[10] => product_IDS[10].IN1
product_IDS[11] => product_IDS[11].IN1
product_IDS[12] => product_IDS[12].IN1
product_IDS[13] => product_IDS[13].IN1
product_IDS[14] => product_IDS[14].IN1
product_IDS[15] => product_IDS[15].IN1
product_IDS[16] => product_IDS[16].IN1
product_IDS[17] => product_IDS[17].IN1
product_IDS[18] => product_IDS[18].IN1
product_IDS[19] => product_IDS[19].IN1
product_IDS[20] => product_IDS[20].IN1
product_IDS[21] => product_IDS[21].IN1
product_IDS[22] => product_IDS[22].IN1
product_IDS[23] => product_IDS[23].IN1
product_IDS[24] => product_IDS[24].IN1
product_IDS[25] => product_IDS[25].IN1
product_IDS[26] => product_IDS[26].IN1
product_IDS[27] => product_IDS[27].IN1
product_IDS[28] => product_IDS[28].IN1
product_IDS[29] => product_IDS[29].IN1
product_IDS[30] => product_IDS[30].IN1
product_IDS[31] => product_IDS[31].IN1
product_IDS[32] => product_IDS[32].IN1
product_IDS[33] => product_IDS[33].IN1
product_IDS[34] => product_IDS[34].IN1
product_IDS[35] => product_IDS[35].IN1
product_IDS[36] => product_IDS[36].IN1
product_IDS[37] => product_IDS[37].IN1
product_IDS[38] => product_IDS[38].IN1
product_IDS[39] => product_IDS[39].IN1
product_IDS[40] => product_IDS[40].IN1
product_IDS[41] => product_IDS[41].IN1
product_IDS[42] => product_IDS[42].IN1
product_IDS[43] => product_IDS[43].IN1
product_IDS[44] => product_IDS[44].IN1
product_IDS[45] => product_IDS[45].IN1
product_IDS[46] => product_IDS[46].IN1
product_IDS[47] => product_IDS[47].IN1
CLK => CLK.IN1
H_counter[0] => H_counter[0].IN1
H_counter[1] => H_counter[1].IN1
H_counter[2] => H_counter[2].IN1
H_counter[3] => H_counter[3].IN1
H_counter[4] => H_counter[4].IN1
H_counter[5] => H_counter[5].IN1
H_counter[6] => H_counter[6].IN1
H_counter[7] => H_counter[7].IN1
H_counter[8] => H_counter[8].IN1
H_counter[9] => H_counter[9].IN1
H_counter[10] => H_counter[10].IN1
V_counter[0] => V_counter[0].IN1
V_counter[1] => V_counter[1].IN1
V_counter[2] => V_counter[2].IN1
V_counter[3] => V_counter[3].IN1
V_counter[4] => V_counter[4].IN1
V_counter[5] => V_counter[5].IN1
V_counter[6] => V_counter[6].IN1
V_counter[7] => V_counter[7].IN1
V_counter[8] => V_counter[8].IN1
V_counter[9] => V_counter[9].IN1
output_bit <= letter_writer:letter_writer_1.output_bit
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
output_bit_char[0] <= letter_writer:letter_writer_1.output_bit_char
output_bit_char[1] <= letter_writer:letter_writer_1.output_bit_char
output_bit_char[2] <= letter_writer:letter_writer_1.output_bit_char
output_bit_char[3] <= letter_writer:letter_writer_1.output_bit_char
output_bit_char[4] <= letter_writer:letter_writer_1.output_bit_char
output_bit_char[5] <= letter_writer:letter_writer_1.output_bit_char
output_bit_char[6] <= letter_writer:letter_writer_1.output_bit_char
coloumn_counter[0] <= letter_writer:letter_writer_1.coloumn_counter
coloumn_counter[1] <= letter_writer:letter_writer_1.coloumn_counter
coloumn_counter[2] <= letter_writer:letter_writer_1.coloumn_counter
coloumn_counter[3] <= letter_writer:letter_writer_1.coloumn_counter


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|writer:writer_1
ProductID[0] => Decoder1.IN3
ProductID[0] => Decoder3.IN2
ProductID[1] => Decoder1.IN2
ProductID[1] => Decoder2.IN2
ProductID[2] => Decoder0.IN1
ProductID[2] => Decoder1.IN1
ProductID[2] => Decoder2.IN1
ProductID[2] => Decoder3.IN1
ProductID[3] => Decoder0.IN0
ProductID[3] => Decoder1.IN0
ProductID[3] => Decoder2.IN0
ProductID[3] => Decoder3.IN0
dat[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[1] <= <GND>
dat[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <GND>
dat[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[7] <= <GND>
dat[8] <= <GND>
dat[9] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= <GND>
dat[12] <= <GND>
dat[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[14] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= <GND>
dat[20] <= dat6.DB_MAX_OUTPUT_PORT_TYPE
dat[21] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
dat[22] <= dat5.DB_MAX_OUTPUT_PORT_TYPE
dat[23] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
dat[24] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[25] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
dat[26] <= <GND>
dat[27] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
dat[28] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= <GND>
dat[34] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dat[35] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= dat3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= <GND>
dat[41] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dat[42] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= <GND>
dat[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[49] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[50] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[52] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= <GND>
dat[55] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[56] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[57] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dat[58] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
dat[60] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|writer:writer_2
ProductID[0] => Decoder1.IN3
ProductID[0] => Decoder3.IN2
ProductID[1] => Decoder1.IN2
ProductID[1] => Decoder2.IN2
ProductID[2] => Decoder0.IN1
ProductID[2] => Decoder1.IN1
ProductID[2] => Decoder2.IN1
ProductID[2] => Decoder3.IN1
ProductID[3] => Decoder0.IN0
ProductID[3] => Decoder1.IN0
ProductID[3] => Decoder2.IN0
ProductID[3] => Decoder3.IN0
dat[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[1] <= <GND>
dat[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <GND>
dat[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[7] <= <GND>
dat[8] <= <GND>
dat[9] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= <GND>
dat[12] <= <GND>
dat[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[14] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= <GND>
dat[20] <= dat6.DB_MAX_OUTPUT_PORT_TYPE
dat[21] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
dat[22] <= dat5.DB_MAX_OUTPUT_PORT_TYPE
dat[23] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
dat[24] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[25] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
dat[26] <= <GND>
dat[27] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
dat[28] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= <GND>
dat[34] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dat[35] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= dat3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= <GND>
dat[41] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dat[42] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= <GND>
dat[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[49] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[50] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[52] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= <GND>
dat[55] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[56] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[57] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dat[58] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
dat[60] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|writer:writer_3
ProductID[0] => Decoder1.IN3
ProductID[0] => Decoder3.IN2
ProductID[1] => Decoder1.IN2
ProductID[1] => Decoder2.IN2
ProductID[2] => Decoder0.IN1
ProductID[2] => Decoder1.IN1
ProductID[2] => Decoder2.IN1
ProductID[2] => Decoder3.IN1
ProductID[3] => Decoder0.IN0
ProductID[3] => Decoder1.IN0
ProductID[3] => Decoder2.IN0
ProductID[3] => Decoder3.IN0
dat[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[1] <= <GND>
dat[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <GND>
dat[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[7] <= <GND>
dat[8] <= <GND>
dat[9] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= <GND>
dat[12] <= <GND>
dat[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[14] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= <GND>
dat[20] <= dat6.DB_MAX_OUTPUT_PORT_TYPE
dat[21] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
dat[22] <= dat5.DB_MAX_OUTPUT_PORT_TYPE
dat[23] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
dat[24] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[25] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
dat[26] <= <GND>
dat[27] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
dat[28] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= <GND>
dat[34] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dat[35] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= dat3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= <GND>
dat[41] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dat[42] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= <GND>
dat[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[49] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[50] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[52] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= <GND>
dat[55] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[56] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[57] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dat[58] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
dat[60] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|writer:writer_4
ProductID[0] => Decoder1.IN3
ProductID[0] => Decoder3.IN2
ProductID[1] => Decoder1.IN2
ProductID[1] => Decoder2.IN2
ProductID[2] => Decoder0.IN1
ProductID[2] => Decoder1.IN1
ProductID[2] => Decoder2.IN1
ProductID[2] => Decoder3.IN1
ProductID[3] => Decoder0.IN0
ProductID[3] => Decoder1.IN0
ProductID[3] => Decoder2.IN0
ProductID[3] => Decoder3.IN0
dat[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[1] <= <GND>
dat[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <GND>
dat[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[7] <= <GND>
dat[8] <= <GND>
dat[9] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= <GND>
dat[12] <= <GND>
dat[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[14] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= <GND>
dat[20] <= dat6.DB_MAX_OUTPUT_PORT_TYPE
dat[21] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
dat[22] <= dat5.DB_MAX_OUTPUT_PORT_TYPE
dat[23] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
dat[24] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[25] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
dat[26] <= <GND>
dat[27] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
dat[28] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= <GND>
dat[34] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dat[35] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= dat3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= <GND>
dat[41] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dat[42] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= <GND>
dat[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[49] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[50] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[52] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= <GND>
dat[55] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[56] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[57] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dat[58] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
dat[60] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|writer:writer_5
ProductID[0] => Decoder1.IN3
ProductID[0] => Decoder3.IN2
ProductID[1] => Decoder1.IN2
ProductID[1] => Decoder2.IN2
ProductID[2] => Decoder0.IN1
ProductID[2] => Decoder1.IN1
ProductID[2] => Decoder2.IN1
ProductID[2] => Decoder3.IN1
ProductID[3] => Decoder0.IN0
ProductID[3] => Decoder1.IN0
ProductID[3] => Decoder2.IN0
ProductID[3] => Decoder3.IN0
dat[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[1] <= <GND>
dat[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <GND>
dat[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[7] <= <GND>
dat[8] <= <GND>
dat[9] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= <GND>
dat[12] <= <GND>
dat[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[14] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= <GND>
dat[20] <= dat6.DB_MAX_OUTPUT_PORT_TYPE
dat[21] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
dat[22] <= dat5.DB_MAX_OUTPUT_PORT_TYPE
dat[23] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
dat[24] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[25] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
dat[26] <= <GND>
dat[27] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
dat[28] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= <GND>
dat[34] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dat[35] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= dat3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= <GND>
dat[41] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dat[42] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= <GND>
dat[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[49] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[50] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[52] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= <GND>
dat[55] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[56] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[57] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dat[58] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
dat[60] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|writer:writer_6
ProductID[0] => Decoder1.IN3
ProductID[0] => Decoder3.IN2
ProductID[1] => Decoder1.IN2
ProductID[1] => Decoder2.IN2
ProductID[2] => Decoder0.IN1
ProductID[2] => Decoder1.IN1
ProductID[2] => Decoder2.IN1
ProductID[2] => Decoder3.IN1
ProductID[3] => Decoder0.IN0
ProductID[3] => Decoder1.IN0
ProductID[3] => Decoder2.IN0
ProductID[3] => Decoder3.IN0
dat[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[1] <= <GND>
dat[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <GND>
dat[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[7] <= <GND>
dat[8] <= <GND>
dat[9] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= <GND>
dat[12] <= <GND>
dat[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[14] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= <GND>
dat[20] <= dat6.DB_MAX_OUTPUT_PORT_TYPE
dat[21] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
dat[22] <= dat5.DB_MAX_OUTPUT_PORT_TYPE
dat[23] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
dat[24] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[25] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
dat[26] <= <GND>
dat[27] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
dat[28] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= <GND>
dat[34] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dat[35] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= dat3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= <GND>
dat[41] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dat[42] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= <GND>
dat[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[49] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[50] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[52] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= <GND>
dat[55] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[56] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[57] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dat[58] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
dat[60] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|writer:writer_7
ProductID[0] => Decoder1.IN3
ProductID[0] => Decoder3.IN2
ProductID[1] => Decoder1.IN2
ProductID[1] => Decoder2.IN2
ProductID[2] => Decoder0.IN1
ProductID[2] => Decoder1.IN1
ProductID[2] => Decoder2.IN1
ProductID[2] => Decoder3.IN1
ProductID[3] => Decoder0.IN0
ProductID[3] => Decoder1.IN0
ProductID[3] => Decoder2.IN0
ProductID[3] => Decoder3.IN0
dat[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[1] <= <GND>
dat[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <GND>
dat[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[7] <= <GND>
dat[8] <= <GND>
dat[9] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= <GND>
dat[12] <= <GND>
dat[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[14] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= <GND>
dat[20] <= dat6.DB_MAX_OUTPUT_PORT_TYPE
dat[21] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
dat[22] <= dat5.DB_MAX_OUTPUT_PORT_TYPE
dat[23] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
dat[24] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[25] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
dat[26] <= <GND>
dat[27] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
dat[28] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= <GND>
dat[34] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dat[35] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= dat3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= <GND>
dat[41] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dat[42] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= <GND>
dat[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[49] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[50] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[52] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= <GND>
dat[55] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[56] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[57] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dat[58] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
dat[60] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|writer:writer_8
ProductID[0] => Decoder1.IN3
ProductID[0] => Decoder3.IN2
ProductID[1] => Decoder1.IN2
ProductID[1] => Decoder2.IN2
ProductID[2] => Decoder0.IN1
ProductID[2] => Decoder1.IN1
ProductID[2] => Decoder2.IN1
ProductID[2] => Decoder3.IN1
ProductID[3] => Decoder0.IN0
ProductID[3] => Decoder1.IN0
ProductID[3] => Decoder2.IN0
ProductID[3] => Decoder3.IN0
dat[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[1] <= <GND>
dat[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <GND>
dat[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[7] <= <GND>
dat[8] <= <GND>
dat[9] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= <GND>
dat[12] <= <GND>
dat[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[14] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= <GND>
dat[20] <= dat6.DB_MAX_OUTPUT_PORT_TYPE
dat[21] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
dat[22] <= dat5.DB_MAX_OUTPUT_PORT_TYPE
dat[23] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
dat[24] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[25] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
dat[26] <= <GND>
dat[27] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
dat[28] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= <GND>
dat[34] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dat[35] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= dat3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= <GND>
dat[41] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dat[42] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= <GND>
dat[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[49] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[50] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[52] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= <GND>
dat[55] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[56] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[57] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dat[58] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
dat[60] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|writer:writer_9
ProductID[0] => Decoder1.IN3
ProductID[0] => Decoder3.IN2
ProductID[1] => Decoder1.IN2
ProductID[1] => Decoder2.IN2
ProductID[2] => Decoder0.IN1
ProductID[2] => Decoder1.IN1
ProductID[2] => Decoder2.IN1
ProductID[2] => Decoder3.IN1
ProductID[3] => Decoder0.IN0
ProductID[3] => Decoder1.IN0
ProductID[3] => Decoder2.IN0
ProductID[3] => Decoder3.IN0
dat[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[1] <= <GND>
dat[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <GND>
dat[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[7] <= <GND>
dat[8] <= <GND>
dat[9] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= <GND>
dat[12] <= <GND>
dat[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[14] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= <GND>
dat[20] <= dat6.DB_MAX_OUTPUT_PORT_TYPE
dat[21] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
dat[22] <= dat5.DB_MAX_OUTPUT_PORT_TYPE
dat[23] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
dat[24] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[25] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
dat[26] <= <GND>
dat[27] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
dat[28] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= <GND>
dat[34] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dat[35] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= dat3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= <GND>
dat[41] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dat[42] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= <GND>
dat[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[49] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[50] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[52] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= <GND>
dat[55] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[56] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[57] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dat[58] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
dat[60] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|writer:writer_10
ProductID[0] => Decoder1.IN3
ProductID[0] => Decoder3.IN2
ProductID[1] => Decoder1.IN2
ProductID[1] => Decoder2.IN2
ProductID[2] => Decoder0.IN1
ProductID[2] => Decoder1.IN1
ProductID[2] => Decoder2.IN1
ProductID[2] => Decoder3.IN1
ProductID[3] => Decoder0.IN0
ProductID[3] => Decoder1.IN0
ProductID[3] => Decoder2.IN0
ProductID[3] => Decoder3.IN0
dat[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[1] <= <GND>
dat[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <GND>
dat[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[7] <= <GND>
dat[8] <= <GND>
dat[9] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= <GND>
dat[12] <= <GND>
dat[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[14] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= <GND>
dat[20] <= dat6.DB_MAX_OUTPUT_PORT_TYPE
dat[21] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
dat[22] <= dat5.DB_MAX_OUTPUT_PORT_TYPE
dat[23] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
dat[24] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[25] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
dat[26] <= <GND>
dat[27] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
dat[28] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= <GND>
dat[34] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dat[35] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= dat3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= <GND>
dat[41] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dat[42] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= <GND>
dat[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[49] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[50] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[52] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= <GND>
dat[55] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[56] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[57] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dat[58] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
dat[60] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|writer:writer_11
ProductID[0] => Decoder1.IN3
ProductID[0] => Decoder3.IN2
ProductID[1] => Decoder1.IN2
ProductID[1] => Decoder2.IN2
ProductID[2] => Decoder0.IN1
ProductID[2] => Decoder1.IN1
ProductID[2] => Decoder2.IN1
ProductID[2] => Decoder3.IN1
ProductID[3] => Decoder0.IN0
ProductID[3] => Decoder1.IN0
ProductID[3] => Decoder2.IN0
ProductID[3] => Decoder3.IN0
dat[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[1] <= <GND>
dat[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <GND>
dat[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[7] <= <GND>
dat[8] <= <GND>
dat[9] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= <GND>
dat[12] <= <GND>
dat[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[14] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= <GND>
dat[20] <= dat6.DB_MAX_OUTPUT_PORT_TYPE
dat[21] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
dat[22] <= dat5.DB_MAX_OUTPUT_PORT_TYPE
dat[23] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
dat[24] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[25] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
dat[26] <= <GND>
dat[27] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
dat[28] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= <GND>
dat[34] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dat[35] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= dat3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= <GND>
dat[41] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dat[42] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= <GND>
dat[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[49] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[50] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[52] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= <GND>
dat[55] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[56] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[57] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dat[58] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
dat[60] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|writer:writer_12
ProductID[0] => Decoder1.IN3
ProductID[0] => Decoder3.IN2
ProductID[1] => Decoder1.IN2
ProductID[1] => Decoder2.IN2
ProductID[2] => Decoder0.IN1
ProductID[2] => Decoder1.IN1
ProductID[2] => Decoder2.IN1
ProductID[2] => Decoder3.IN1
ProductID[3] => Decoder0.IN0
ProductID[3] => Decoder1.IN0
ProductID[3] => Decoder2.IN0
ProductID[3] => Decoder3.IN0
dat[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[1] <= <GND>
dat[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <GND>
dat[6] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[7] <= <GND>
dat[8] <= <GND>
dat[9] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= <GND>
dat[12] <= <GND>
dat[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[14] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= <GND>
dat[20] <= dat6.DB_MAX_OUTPUT_PORT_TYPE
dat[21] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
dat[22] <= dat5.DB_MAX_OUTPUT_PORT_TYPE
dat[23] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
dat[24] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[25] <= Decoder3.DB_MAX_OUTPUT_PORT_TYPE
dat[26] <= <GND>
dat[27] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
dat[28] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= <GND>
dat[34] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
dat[35] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= dat3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= <GND>
dat[41] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
dat[42] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= <GND>
dat[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[49] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[50] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[52] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= <GND>
dat[55] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
dat[56] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[57] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dat[58] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
dat[60] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|letter_writer:letter_writer_1
H_counter[0] => LessThan24.IN22
H_counter[0] => LessThan25.IN22
H_counter[1] => LessThan24.IN21
H_counter[1] => LessThan25.IN21
H_counter[2] => LessThan24.IN20
H_counter[2] => LessThan25.IN20
H_counter[3] => LessThan24.IN19
H_counter[3] => LessThan25.IN19
H_counter[4] => LessThan24.IN18
H_counter[4] => LessThan25.IN18
H_counter[5] => LessThan24.IN17
H_counter[5] => LessThan25.IN17
H_counter[6] => LessThan24.IN16
H_counter[6] => LessThan25.IN16
H_counter[7] => LessThan24.IN15
H_counter[7] => LessThan25.IN15
H_counter[8] => LessThan24.IN14
H_counter[8] => LessThan25.IN14
H_counter[9] => LessThan24.IN13
H_counter[9] => LessThan25.IN13
H_counter[10] => LessThan24.IN12
H_counter[10] => LessThan25.IN12
ve_counter[0] => LessThan0.IN20
ve_counter[0] => LessThan1.IN20
ve_counter[0] => LessThan2.IN20
ve_counter[0] => LessThan3.IN20
ve_counter[0] => LessThan4.IN20
ve_counter[0] => LessThan5.IN20
ve_counter[0] => LessThan6.IN20
ve_counter[0] => LessThan7.IN20
ve_counter[0] => LessThan8.IN20
ve_counter[0] => LessThan9.IN20
ve_counter[0] => LessThan10.IN20
ve_counter[0] => LessThan11.IN20
ve_counter[0] => LessThan12.IN20
ve_counter[0] => LessThan13.IN20
ve_counter[0] => LessThan14.IN20
ve_counter[0] => LessThan15.IN20
ve_counter[0] => LessThan16.IN20
ve_counter[0] => LessThan17.IN20
ve_counter[0] => LessThan18.IN20
ve_counter[0] => LessThan19.IN20
ve_counter[0] => LessThan20.IN20
ve_counter[0] => LessThan21.IN20
ve_counter[0] => LessThan22.IN20
ve_counter[0] => LessThan23.IN20
ve_counter[1] => LessThan0.IN19
ve_counter[1] => LessThan1.IN19
ve_counter[1] => LessThan2.IN19
ve_counter[1] => LessThan3.IN19
ve_counter[1] => LessThan4.IN19
ve_counter[1] => LessThan5.IN19
ve_counter[1] => LessThan6.IN19
ve_counter[1] => LessThan7.IN19
ve_counter[1] => LessThan8.IN19
ve_counter[1] => LessThan9.IN19
ve_counter[1] => LessThan10.IN19
ve_counter[1] => LessThan11.IN19
ve_counter[1] => LessThan12.IN19
ve_counter[1] => LessThan13.IN19
ve_counter[1] => LessThan14.IN19
ve_counter[1] => LessThan15.IN19
ve_counter[1] => LessThan16.IN19
ve_counter[1] => LessThan17.IN19
ve_counter[1] => LessThan18.IN19
ve_counter[1] => LessThan19.IN19
ve_counter[1] => LessThan20.IN19
ve_counter[1] => LessThan21.IN19
ve_counter[1] => LessThan22.IN19
ve_counter[1] => LessThan23.IN19
ve_counter[2] => LessThan0.IN18
ve_counter[2] => LessThan1.IN18
ve_counter[2] => LessThan2.IN18
ve_counter[2] => LessThan3.IN18
ve_counter[2] => LessThan4.IN18
ve_counter[2] => LessThan5.IN18
ve_counter[2] => LessThan6.IN18
ve_counter[2] => LessThan7.IN18
ve_counter[2] => LessThan8.IN18
ve_counter[2] => LessThan9.IN18
ve_counter[2] => LessThan10.IN18
ve_counter[2] => LessThan11.IN18
ve_counter[2] => LessThan12.IN18
ve_counter[2] => LessThan13.IN18
ve_counter[2] => LessThan14.IN18
ve_counter[2] => LessThan15.IN18
ve_counter[2] => LessThan16.IN18
ve_counter[2] => LessThan17.IN18
ve_counter[2] => LessThan18.IN18
ve_counter[2] => LessThan19.IN18
ve_counter[2] => LessThan20.IN18
ve_counter[2] => LessThan21.IN18
ve_counter[2] => LessThan22.IN18
ve_counter[2] => LessThan23.IN18
ve_counter[3] => LessThan0.IN17
ve_counter[3] => LessThan1.IN17
ve_counter[3] => LessThan2.IN17
ve_counter[3] => LessThan3.IN17
ve_counter[3] => LessThan4.IN17
ve_counter[3] => LessThan5.IN17
ve_counter[3] => LessThan6.IN17
ve_counter[3] => LessThan7.IN17
ve_counter[3] => LessThan8.IN17
ve_counter[3] => LessThan9.IN17
ve_counter[3] => LessThan10.IN17
ve_counter[3] => LessThan11.IN17
ve_counter[3] => LessThan12.IN17
ve_counter[3] => LessThan13.IN17
ve_counter[3] => LessThan14.IN17
ve_counter[3] => LessThan15.IN17
ve_counter[3] => LessThan16.IN17
ve_counter[3] => LessThan17.IN17
ve_counter[3] => LessThan18.IN17
ve_counter[3] => LessThan19.IN17
ve_counter[3] => LessThan20.IN17
ve_counter[3] => LessThan21.IN17
ve_counter[3] => LessThan22.IN17
ve_counter[3] => LessThan23.IN17
ve_counter[4] => LessThan0.IN16
ve_counter[4] => LessThan1.IN16
ve_counter[4] => LessThan2.IN16
ve_counter[4] => LessThan3.IN16
ve_counter[4] => LessThan4.IN16
ve_counter[4] => LessThan5.IN16
ve_counter[4] => LessThan6.IN16
ve_counter[4] => LessThan7.IN16
ve_counter[4] => LessThan8.IN16
ve_counter[4] => LessThan9.IN16
ve_counter[4] => LessThan10.IN16
ve_counter[4] => LessThan11.IN16
ve_counter[4] => LessThan12.IN16
ve_counter[4] => LessThan13.IN16
ve_counter[4] => LessThan14.IN16
ve_counter[4] => LessThan15.IN16
ve_counter[4] => LessThan16.IN16
ve_counter[4] => LessThan17.IN16
ve_counter[4] => LessThan18.IN16
ve_counter[4] => LessThan19.IN16
ve_counter[4] => LessThan20.IN16
ve_counter[4] => LessThan21.IN16
ve_counter[4] => LessThan22.IN16
ve_counter[4] => LessThan23.IN16
ve_counter[5] => LessThan0.IN15
ve_counter[5] => LessThan1.IN15
ve_counter[5] => LessThan2.IN15
ve_counter[5] => LessThan3.IN15
ve_counter[5] => LessThan4.IN15
ve_counter[5] => LessThan5.IN15
ve_counter[5] => LessThan6.IN15
ve_counter[5] => LessThan7.IN15
ve_counter[5] => LessThan8.IN15
ve_counter[5] => LessThan9.IN15
ve_counter[5] => LessThan10.IN15
ve_counter[5] => LessThan11.IN15
ve_counter[5] => LessThan12.IN15
ve_counter[5] => LessThan13.IN15
ve_counter[5] => LessThan14.IN15
ve_counter[5] => LessThan15.IN15
ve_counter[5] => LessThan16.IN15
ve_counter[5] => LessThan17.IN15
ve_counter[5] => LessThan18.IN15
ve_counter[5] => LessThan19.IN15
ve_counter[5] => LessThan20.IN15
ve_counter[5] => LessThan21.IN15
ve_counter[5] => LessThan22.IN15
ve_counter[5] => LessThan23.IN15
ve_counter[6] => LessThan0.IN14
ve_counter[6] => LessThan1.IN14
ve_counter[6] => LessThan2.IN14
ve_counter[6] => LessThan3.IN14
ve_counter[6] => LessThan4.IN14
ve_counter[6] => LessThan5.IN14
ve_counter[6] => LessThan6.IN14
ve_counter[6] => LessThan7.IN14
ve_counter[6] => LessThan8.IN14
ve_counter[6] => LessThan9.IN14
ve_counter[6] => LessThan10.IN14
ve_counter[6] => LessThan11.IN14
ve_counter[6] => LessThan12.IN14
ve_counter[6] => LessThan13.IN14
ve_counter[6] => LessThan14.IN14
ve_counter[6] => LessThan15.IN14
ve_counter[6] => LessThan16.IN14
ve_counter[6] => LessThan17.IN14
ve_counter[6] => LessThan18.IN14
ve_counter[6] => LessThan19.IN14
ve_counter[6] => LessThan20.IN14
ve_counter[6] => LessThan21.IN14
ve_counter[6] => LessThan22.IN14
ve_counter[6] => LessThan23.IN14
ve_counter[7] => LessThan0.IN13
ve_counter[7] => LessThan1.IN13
ve_counter[7] => LessThan2.IN13
ve_counter[7] => LessThan3.IN13
ve_counter[7] => LessThan4.IN13
ve_counter[7] => LessThan5.IN13
ve_counter[7] => LessThan6.IN13
ve_counter[7] => LessThan7.IN13
ve_counter[7] => LessThan8.IN13
ve_counter[7] => LessThan9.IN13
ve_counter[7] => LessThan10.IN13
ve_counter[7] => LessThan11.IN13
ve_counter[7] => LessThan12.IN13
ve_counter[7] => LessThan13.IN13
ve_counter[7] => LessThan14.IN13
ve_counter[7] => LessThan15.IN13
ve_counter[7] => LessThan16.IN13
ve_counter[7] => LessThan17.IN13
ve_counter[7] => LessThan18.IN13
ve_counter[7] => LessThan19.IN13
ve_counter[7] => LessThan20.IN13
ve_counter[7] => LessThan21.IN13
ve_counter[7] => LessThan22.IN13
ve_counter[7] => LessThan23.IN13
ve_counter[8] => LessThan0.IN12
ve_counter[8] => LessThan1.IN12
ve_counter[8] => LessThan2.IN12
ve_counter[8] => LessThan3.IN12
ve_counter[8] => LessThan4.IN12
ve_counter[8] => LessThan5.IN12
ve_counter[8] => LessThan6.IN12
ve_counter[8] => LessThan7.IN12
ve_counter[8] => LessThan8.IN12
ve_counter[8] => LessThan9.IN12
ve_counter[8] => LessThan10.IN12
ve_counter[8] => LessThan11.IN12
ve_counter[8] => LessThan12.IN12
ve_counter[8] => LessThan13.IN12
ve_counter[8] => LessThan14.IN12
ve_counter[8] => LessThan15.IN12
ve_counter[8] => LessThan16.IN12
ve_counter[8] => LessThan17.IN12
ve_counter[8] => LessThan18.IN12
ve_counter[8] => LessThan19.IN12
ve_counter[8] => LessThan20.IN12
ve_counter[8] => LessThan21.IN12
ve_counter[8] => LessThan22.IN12
ve_counter[8] => LessThan23.IN12
ve_counter[9] => LessThan0.IN11
ve_counter[9] => LessThan1.IN11
ve_counter[9] => LessThan2.IN11
ve_counter[9] => LessThan3.IN11
ve_counter[9] => LessThan4.IN11
ve_counter[9] => LessThan5.IN11
ve_counter[9] => LessThan6.IN11
ve_counter[9] => LessThan7.IN11
ve_counter[9] => LessThan8.IN11
ve_counter[9] => LessThan9.IN11
ve_counter[9] => LessThan10.IN11
ve_counter[9] => LessThan11.IN11
ve_counter[9] => LessThan12.IN11
ve_counter[9] => LessThan13.IN11
ve_counter[9] => LessThan14.IN11
ve_counter[9] => LessThan15.IN11
ve_counter[9] => LessThan16.IN11
ve_counter[9] => LessThan17.IN11
ve_counter[9] => LessThan18.IN11
ve_counter[9] => LessThan19.IN11
ve_counter[9] => LessThan20.IN11
ve_counter[9] => LessThan21.IN11
ve_counter[9] => LessThan22.IN11
ve_counter[9] => LessThan23.IN11
CLK => basket_counter[0].CLK
CLK => basket_counter[1].CLK
CLK => basket_counter[2].CLK
CLK => basket_counter[3].CLK
CLK => coloumn_counter[0]~reg0.CLK
CLK => coloumn_counter[1]~reg0.CLK
CLK => coloumn_counter[2]~reg0.CLK
CLK => coloumn_counter[3]~reg0.CLK
CLK => char_counter[0].CLK
CLK => char_counter[1].CLK
CLK => char_counter[2].CLK
CLK => char_counter[3].CLK
CLK => row_counter[0].CLK
CLK => row_counter[1].CLK
CLK => row_counter[2].CLK
CLK => enable.CLK
output_bit <= mux_8x1:mux_8x1_1.Out[0]
words[0] => mux_12x1:mux_12x1_1.In12[0]
words[1] => mux_12x1:mux_12x1_1.In12[1]
words[2] => mux_12x1:mux_12x1_1.In12[2]
words[3] => mux_12x1:mux_12x1_1.In12[3]
words[4] => mux_12x1:mux_12x1_1.In12[4]
words[5] => mux_12x1:mux_12x1_1.In12[5]
words[6] => mux_12x1:mux_12x1_1.In12[6]
words[7] => mux_12x1:mux_12x1_1.In12[7]
words[8] => mux_12x1:mux_12x1_1.In12[8]
words[9] => mux_12x1:mux_12x1_1.In12[9]
words[10] => mux_12x1:mux_12x1_1.In12[10]
words[11] => mux_12x1:mux_12x1_1.In12[11]
words[12] => mux_12x1:mux_12x1_1.In12[12]
words[13] => mux_12x1:mux_12x1_1.In12[13]
words[14] => mux_12x1:mux_12x1_1.In12[14]
words[15] => mux_12x1:mux_12x1_1.In12[15]
words[16] => mux_12x1:mux_12x1_1.In12[16]
words[17] => mux_12x1:mux_12x1_1.In12[17]
words[18] => mux_12x1:mux_12x1_1.In12[18]
words[19] => mux_12x1:mux_12x1_1.In12[19]
words[20] => mux_12x1:mux_12x1_1.In12[20]
words[21] => mux_12x1:mux_12x1_1.In12[21]
words[22] => mux_12x1:mux_12x1_1.In12[22]
words[23] => mux_12x1:mux_12x1_1.In12[23]
words[24] => mux_12x1:mux_12x1_1.In12[24]
words[25] => mux_12x1:mux_12x1_1.In12[25]
words[26] => mux_12x1:mux_12x1_1.In12[26]
words[27] => mux_12x1:mux_12x1_1.In12[27]
words[28] => mux_12x1:mux_12x1_1.In12[28]
words[29] => mux_12x1:mux_12x1_1.In12[29]
words[30] => mux_12x1:mux_12x1_1.In12[30]
words[31] => mux_12x1:mux_12x1_1.In12[31]
words[32] => mux_12x1:mux_12x1_1.In12[32]
words[33] => mux_12x1:mux_12x1_1.In12[33]
words[34] => mux_12x1:mux_12x1_1.In12[34]
words[35] => mux_12x1:mux_12x1_1.In12[35]
words[36] => mux_12x1:mux_12x1_1.In12[36]
words[37] => mux_12x1:mux_12x1_1.In12[37]
words[38] => mux_12x1:mux_12x1_1.In12[38]
words[39] => mux_12x1:mux_12x1_1.In12[39]
words[40] => mux_12x1:mux_12x1_1.In12[40]
words[41] => mux_12x1:mux_12x1_1.In12[41]
words[42] => mux_12x1:mux_12x1_1.In12[42]
words[43] => mux_12x1:mux_12x1_1.In12[43]
words[44] => mux_12x1:mux_12x1_1.In12[44]
words[45] => mux_12x1:mux_12x1_1.In12[45]
words[46] => mux_12x1:mux_12x1_1.In12[46]
words[47] => mux_12x1:mux_12x1_1.In12[47]
words[48] => mux_12x1:mux_12x1_1.In12[48]
words[49] => mux_12x1:mux_12x1_1.In12[49]
words[50] => mux_12x1:mux_12x1_1.In12[50]
words[51] => mux_12x1:mux_12x1_1.In12[51]
words[52] => mux_12x1:mux_12x1_1.In12[52]
words[53] => mux_12x1:mux_12x1_1.In12[53]
words[54] => mux_12x1:mux_12x1_1.In12[54]
words[55] => mux_12x1:mux_12x1_1.In12[55]
words[56] => mux_12x1:mux_12x1_1.In12[56]
words[57] => mux_12x1:mux_12x1_1.In12[57]
words[58] => mux_12x1:mux_12x1_1.In12[58]
words[59] => mux_12x1:mux_12x1_1.In12[59]
words[60] => mux_12x1:mux_12x1_1.In12[60]
words[61] => mux_12x1:mux_12x1_1.In12[61]
words[62] => mux_12x1:mux_12x1_1.In12[62]
words[63] => mux_12x1:mux_12x1_1.In11[0]
words[64] => mux_12x1:mux_12x1_1.In11[1]
words[65] => mux_12x1:mux_12x1_1.In11[2]
words[66] => mux_12x1:mux_12x1_1.In11[3]
words[67] => mux_12x1:mux_12x1_1.In11[4]
words[68] => mux_12x1:mux_12x1_1.In11[5]
words[69] => mux_12x1:mux_12x1_1.In11[6]
words[70] => mux_12x1:mux_12x1_1.In11[7]
words[71] => mux_12x1:mux_12x1_1.In11[8]
words[72] => mux_12x1:mux_12x1_1.In11[9]
words[73] => mux_12x1:mux_12x1_1.In11[10]
words[74] => mux_12x1:mux_12x1_1.In11[11]
words[75] => mux_12x1:mux_12x1_1.In11[12]
words[76] => mux_12x1:mux_12x1_1.In11[13]
words[77] => mux_12x1:mux_12x1_1.In11[14]
words[78] => mux_12x1:mux_12x1_1.In11[15]
words[79] => mux_12x1:mux_12x1_1.In11[16]
words[80] => mux_12x1:mux_12x1_1.In11[17]
words[81] => mux_12x1:mux_12x1_1.In11[18]
words[82] => mux_12x1:mux_12x1_1.In11[19]
words[83] => mux_12x1:mux_12x1_1.In11[20]
words[84] => mux_12x1:mux_12x1_1.In11[21]
words[85] => mux_12x1:mux_12x1_1.In11[22]
words[86] => mux_12x1:mux_12x1_1.In11[23]
words[87] => mux_12x1:mux_12x1_1.In11[24]
words[88] => mux_12x1:mux_12x1_1.In11[25]
words[89] => mux_12x1:mux_12x1_1.In11[26]
words[90] => mux_12x1:mux_12x1_1.In11[27]
words[91] => mux_12x1:mux_12x1_1.In11[28]
words[92] => mux_12x1:mux_12x1_1.In11[29]
words[93] => mux_12x1:mux_12x1_1.In11[30]
words[94] => mux_12x1:mux_12x1_1.In11[31]
words[95] => mux_12x1:mux_12x1_1.In11[32]
words[96] => mux_12x1:mux_12x1_1.In11[33]
words[97] => mux_12x1:mux_12x1_1.In11[34]
words[98] => mux_12x1:mux_12x1_1.In11[35]
words[99] => mux_12x1:mux_12x1_1.In11[36]
words[100] => mux_12x1:mux_12x1_1.In11[37]
words[101] => mux_12x1:mux_12x1_1.In11[38]
words[102] => mux_12x1:mux_12x1_1.In11[39]
words[103] => mux_12x1:mux_12x1_1.In11[40]
words[104] => mux_12x1:mux_12x1_1.In11[41]
words[105] => mux_12x1:mux_12x1_1.In11[42]
words[106] => mux_12x1:mux_12x1_1.In11[43]
words[107] => mux_12x1:mux_12x1_1.In11[44]
words[108] => mux_12x1:mux_12x1_1.In11[45]
words[109] => mux_12x1:mux_12x1_1.In11[46]
words[110] => mux_12x1:mux_12x1_1.In11[47]
words[111] => mux_12x1:mux_12x1_1.In11[48]
words[112] => mux_12x1:mux_12x1_1.In11[49]
words[113] => mux_12x1:mux_12x1_1.In11[50]
words[114] => mux_12x1:mux_12x1_1.In11[51]
words[115] => mux_12x1:mux_12x1_1.In11[52]
words[116] => mux_12x1:mux_12x1_1.In11[53]
words[117] => mux_12x1:mux_12x1_1.In11[54]
words[118] => mux_12x1:mux_12x1_1.In11[55]
words[119] => mux_12x1:mux_12x1_1.In11[56]
words[120] => mux_12x1:mux_12x1_1.In11[57]
words[121] => mux_12x1:mux_12x1_1.In11[58]
words[122] => mux_12x1:mux_12x1_1.In11[59]
words[123] => mux_12x1:mux_12x1_1.In11[60]
words[124] => mux_12x1:mux_12x1_1.In11[61]
words[125] => mux_12x1:mux_12x1_1.In11[62]
words[126] => mux_12x1:mux_12x1_1.In10[0]
words[127] => mux_12x1:mux_12x1_1.In10[1]
words[128] => mux_12x1:mux_12x1_1.In10[2]
words[129] => mux_12x1:mux_12x1_1.In10[3]
words[130] => mux_12x1:mux_12x1_1.In10[4]
words[131] => mux_12x1:mux_12x1_1.In10[5]
words[132] => mux_12x1:mux_12x1_1.In10[6]
words[133] => mux_12x1:mux_12x1_1.In10[7]
words[134] => mux_12x1:mux_12x1_1.In10[8]
words[135] => mux_12x1:mux_12x1_1.In10[9]
words[136] => mux_12x1:mux_12x1_1.In10[10]
words[137] => mux_12x1:mux_12x1_1.In10[11]
words[138] => mux_12x1:mux_12x1_1.In10[12]
words[139] => mux_12x1:mux_12x1_1.In10[13]
words[140] => mux_12x1:mux_12x1_1.In10[14]
words[141] => mux_12x1:mux_12x1_1.In10[15]
words[142] => mux_12x1:mux_12x1_1.In10[16]
words[143] => mux_12x1:mux_12x1_1.In10[17]
words[144] => mux_12x1:mux_12x1_1.In10[18]
words[145] => mux_12x1:mux_12x1_1.In10[19]
words[146] => mux_12x1:mux_12x1_1.In10[20]
words[147] => mux_12x1:mux_12x1_1.In10[21]
words[148] => mux_12x1:mux_12x1_1.In10[22]
words[149] => mux_12x1:mux_12x1_1.In10[23]
words[150] => mux_12x1:mux_12x1_1.In10[24]
words[151] => mux_12x1:mux_12x1_1.In10[25]
words[152] => mux_12x1:mux_12x1_1.In10[26]
words[153] => mux_12x1:mux_12x1_1.In10[27]
words[154] => mux_12x1:mux_12x1_1.In10[28]
words[155] => mux_12x1:mux_12x1_1.In10[29]
words[156] => mux_12x1:mux_12x1_1.In10[30]
words[157] => mux_12x1:mux_12x1_1.In10[31]
words[158] => mux_12x1:mux_12x1_1.In10[32]
words[159] => mux_12x1:mux_12x1_1.In10[33]
words[160] => mux_12x1:mux_12x1_1.In10[34]
words[161] => mux_12x1:mux_12x1_1.In10[35]
words[162] => mux_12x1:mux_12x1_1.In10[36]
words[163] => mux_12x1:mux_12x1_1.In10[37]
words[164] => mux_12x1:mux_12x1_1.In10[38]
words[165] => mux_12x1:mux_12x1_1.In10[39]
words[166] => mux_12x1:mux_12x1_1.In10[40]
words[167] => mux_12x1:mux_12x1_1.In10[41]
words[168] => mux_12x1:mux_12x1_1.In10[42]
words[169] => mux_12x1:mux_12x1_1.In10[43]
words[170] => mux_12x1:mux_12x1_1.In10[44]
words[171] => mux_12x1:mux_12x1_1.In10[45]
words[172] => mux_12x1:mux_12x1_1.In10[46]
words[173] => mux_12x1:mux_12x1_1.In10[47]
words[174] => mux_12x1:mux_12x1_1.In10[48]
words[175] => mux_12x1:mux_12x1_1.In10[49]
words[176] => mux_12x1:mux_12x1_1.In10[50]
words[177] => mux_12x1:mux_12x1_1.In10[51]
words[178] => mux_12x1:mux_12x1_1.In10[52]
words[179] => mux_12x1:mux_12x1_1.In10[53]
words[180] => mux_12x1:mux_12x1_1.In10[54]
words[181] => mux_12x1:mux_12x1_1.In10[55]
words[182] => mux_12x1:mux_12x1_1.In10[56]
words[183] => mux_12x1:mux_12x1_1.In10[57]
words[184] => mux_12x1:mux_12x1_1.In10[58]
words[185] => mux_12x1:mux_12x1_1.In10[59]
words[186] => mux_12x1:mux_12x1_1.In10[60]
words[187] => mux_12x1:mux_12x1_1.In10[61]
words[188] => mux_12x1:mux_12x1_1.In10[62]
words[189] => mux_12x1:mux_12x1_1.In9[0]
words[190] => mux_12x1:mux_12x1_1.In9[1]
words[191] => mux_12x1:mux_12x1_1.In9[2]
words[192] => mux_12x1:mux_12x1_1.In9[3]
words[193] => mux_12x1:mux_12x1_1.In9[4]
words[194] => mux_12x1:mux_12x1_1.In9[5]
words[195] => mux_12x1:mux_12x1_1.In9[6]
words[196] => mux_12x1:mux_12x1_1.In9[7]
words[197] => mux_12x1:mux_12x1_1.In9[8]
words[198] => mux_12x1:mux_12x1_1.In9[9]
words[199] => mux_12x1:mux_12x1_1.In9[10]
words[200] => mux_12x1:mux_12x1_1.In9[11]
words[201] => mux_12x1:mux_12x1_1.In9[12]
words[202] => mux_12x1:mux_12x1_1.In9[13]
words[203] => mux_12x1:mux_12x1_1.In9[14]
words[204] => mux_12x1:mux_12x1_1.In9[15]
words[205] => mux_12x1:mux_12x1_1.In9[16]
words[206] => mux_12x1:mux_12x1_1.In9[17]
words[207] => mux_12x1:mux_12x1_1.In9[18]
words[208] => mux_12x1:mux_12x1_1.In9[19]
words[209] => mux_12x1:mux_12x1_1.In9[20]
words[210] => mux_12x1:mux_12x1_1.In9[21]
words[211] => mux_12x1:mux_12x1_1.In9[22]
words[212] => mux_12x1:mux_12x1_1.In9[23]
words[213] => mux_12x1:mux_12x1_1.In9[24]
words[214] => mux_12x1:mux_12x1_1.In9[25]
words[215] => mux_12x1:mux_12x1_1.In9[26]
words[216] => mux_12x1:mux_12x1_1.In9[27]
words[217] => mux_12x1:mux_12x1_1.In9[28]
words[218] => mux_12x1:mux_12x1_1.In9[29]
words[219] => mux_12x1:mux_12x1_1.In9[30]
words[220] => mux_12x1:mux_12x1_1.In9[31]
words[221] => mux_12x1:mux_12x1_1.In9[32]
words[222] => mux_12x1:mux_12x1_1.In9[33]
words[223] => mux_12x1:mux_12x1_1.In9[34]
words[224] => mux_12x1:mux_12x1_1.In9[35]
words[225] => mux_12x1:mux_12x1_1.In9[36]
words[226] => mux_12x1:mux_12x1_1.In9[37]
words[227] => mux_12x1:mux_12x1_1.In9[38]
words[228] => mux_12x1:mux_12x1_1.In9[39]
words[229] => mux_12x1:mux_12x1_1.In9[40]
words[230] => mux_12x1:mux_12x1_1.In9[41]
words[231] => mux_12x1:mux_12x1_1.In9[42]
words[232] => mux_12x1:mux_12x1_1.In9[43]
words[233] => mux_12x1:mux_12x1_1.In9[44]
words[234] => mux_12x1:mux_12x1_1.In9[45]
words[235] => mux_12x1:mux_12x1_1.In9[46]
words[236] => mux_12x1:mux_12x1_1.In9[47]
words[237] => mux_12x1:mux_12x1_1.In9[48]
words[238] => mux_12x1:mux_12x1_1.In9[49]
words[239] => mux_12x1:mux_12x1_1.In9[50]
words[240] => mux_12x1:mux_12x1_1.In9[51]
words[241] => mux_12x1:mux_12x1_1.In9[52]
words[242] => mux_12x1:mux_12x1_1.In9[53]
words[243] => mux_12x1:mux_12x1_1.In9[54]
words[244] => mux_12x1:mux_12x1_1.In9[55]
words[245] => mux_12x1:mux_12x1_1.In9[56]
words[246] => mux_12x1:mux_12x1_1.In9[57]
words[247] => mux_12x1:mux_12x1_1.In9[58]
words[248] => mux_12x1:mux_12x1_1.In9[59]
words[249] => mux_12x1:mux_12x1_1.In9[60]
words[250] => mux_12x1:mux_12x1_1.In9[61]
words[251] => mux_12x1:mux_12x1_1.In9[62]
words[252] => mux_12x1:mux_12x1_1.In8[0]
words[253] => mux_12x1:mux_12x1_1.In8[1]
words[254] => mux_12x1:mux_12x1_1.In8[2]
words[255] => mux_12x1:mux_12x1_1.In8[3]
words[256] => mux_12x1:mux_12x1_1.In8[4]
words[257] => mux_12x1:mux_12x1_1.In8[5]
words[258] => mux_12x1:mux_12x1_1.In8[6]
words[259] => mux_12x1:mux_12x1_1.In8[7]
words[260] => mux_12x1:mux_12x1_1.In8[8]
words[261] => mux_12x1:mux_12x1_1.In8[9]
words[262] => mux_12x1:mux_12x1_1.In8[10]
words[263] => mux_12x1:mux_12x1_1.In8[11]
words[264] => mux_12x1:mux_12x1_1.In8[12]
words[265] => mux_12x1:mux_12x1_1.In8[13]
words[266] => mux_12x1:mux_12x1_1.In8[14]
words[267] => mux_12x1:mux_12x1_1.In8[15]
words[268] => mux_12x1:mux_12x1_1.In8[16]
words[269] => mux_12x1:mux_12x1_1.In8[17]
words[270] => mux_12x1:mux_12x1_1.In8[18]
words[271] => mux_12x1:mux_12x1_1.In8[19]
words[272] => mux_12x1:mux_12x1_1.In8[20]
words[273] => mux_12x1:mux_12x1_1.In8[21]
words[274] => mux_12x1:mux_12x1_1.In8[22]
words[275] => mux_12x1:mux_12x1_1.In8[23]
words[276] => mux_12x1:mux_12x1_1.In8[24]
words[277] => mux_12x1:mux_12x1_1.In8[25]
words[278] => mux_12x1:mux_12x1_1.In8[26]
words[279] => mux_12x1:mux_12x1_1.In8[27]
words[280] => mux_12x1:mux_12x1_1.In8[28]
words[281] => mux_12x1:mux_12x1_1.In8[29]
words[282] => mux_12x1:mux_12x1_1.In8[30]
words[283] => mux_12x1:mux_12x1_1.In8[31]
words[284] => mux_12x1:mux_12x1_1.In8[32]
words[285] => mux_12x1:mux_12x1_1.In8[33]
words[286] => mux_12x1:mux_12x1_1.In8[34]
words[287] => mux_12x1:mux_12x1_1.In8[35]
words[288] => mux_12x1:mux_12x1_1.In8[36]
words[289] => mux_12x1:mux_12x1_1.In8[37]
words[290] => mux_12x1:mux_12x1_1.In8[38]
words[291] => mux_12x1:mux_12x1_1.In8[39]
words[292] => mux_12x1:mux_12x1_1.In8[40]
words[293] => mux_12x1:mux_12x1_1.In8[41]
words[294] => mux_12x1:mux_12x1_1.In8[42]
words[295] => mux_12x1:mux_12x1_1.In8[43]
words[296] => mux_12x1:mux_12x1_1.In8[44]
words[297] => mux_12x1:mux_12x1_1.In8[45]
words[298] => mux_12x1:mux_12x1_1.In8[46]
words[299] => mux_12x1:mux_12x1_1.In8[47]
words[300] => mux_12x1:mux_12x1_1.In8[48]
words[301] => mux_12x1:mux_12x1_1.In8[49]
words[302] => mux_12x1:mux_12x1_1.In8[50]
words[303] => mux_12x1:mux_12x1_1.In8[51]
words[304] => mux_12x1:mux_12x1_1.In8[52]
words[305] => mux_12x1:mux_12x1_1.In8[53]
words[306] => mux_12x1:mux_12x1_1.In8[54]
words[307] => mux_12x1:mux_12x1_1.In8[55]
words[308] => mux_12x1:mux_12x1_1.In8[56]
words[309] => mux_12x1:mux_12x1_1.In8[57]
words[310] => mux_12x1:mux_12x1_1.In8[58]
words[311] => mux_12x1:mux_12x1_1.In8[59]
words[312] => mux_12x1:mux_12x1_1.In8[60]
words[313] => mux_12x1:mux_12x1_1.In8[61]
words[314] => mux_12x1:mux_12x1_1.In8[62]
words[315] => mux_12x1:mux_12x1_1.In7[0]
words[316] => mux_12x1:mux_12x1_1.In7[1]
words[317] => mux_12x1:mux_12x1_1.In7[2]
words[318] => mux_12x1:mux_12x1_1.In7[3]
words[319] => mux_12x1:mux_12x1_1.In7[4]
words[320] => mux_12x1:mux_12x1_1.In7[5]
words[321] => mux_12x1:mux_12x1_1.In7[6]
words[322] => mux_12x1:mux_12x1_1.In7[7]
words[323] => mux_12x1:mux_12x1_1.In7[8]
words[324] => mux_12x1:mux_12x1_1.In7[9]
words[325] => mux_12x1:mux_12x1_1.In7[10]
words[326] => mux_12x1:mux_12x1_1.In7[11]
words[327] => mux_12x1:mux_12x1_1.In7[12]
words[328] => mux_12x1:mux_12x1_1.In7[13]
words[329] => mux_12x1:mux_12x1_1.In7[14]
words[330] => mux_12x1:mux_12x1_1.In7[15]
words[331] => mux_12x1:mux_12x1_1.In7[16]
words[332] => mux_12x1:mux_12x1_1.In7[17]
words[333] => mux_12x1:mux_12x1_1.In7[18]
words[334] => mux_12x1:mux_12x1_1.In7[19]
words[335] => mux_12x1:mux_12x1_1.In7[20]
words[336] => mux_12x1:mux_12x1_1.In7[21]
words[337] => mux_12x1:mux_12x1_1.In7[22]
words[338] => mux_12x1:mux_12x1_1.In7[23]
words[339] => mux_12x1:mux_12x1_1.In7[24]
words[340] => mux_12x1:mux_12x1_1.In7[25]
words[341] => mux_12x1:mux_12x1_1.In7[26]
words[342] => mux_12x1:mux_12x1_1.In7[27]
words[343] => mux_12x1:mux_12x1_1.In7[28]
words[344] => mux_12x1:mux_12x1_1.In7[29]
words[345] => mux_12x1:mux_12x1_1.In7[30]
words[346] => mux_12x1:mux_12x1_1.In7[31]
words[347] => mux_12x1:mux_12x1_1.In7[32]
words[348] => mux_12x1:mux_12x1_1.In7[33]
words[349] => mux_12x1:mux_12x1_1.In7[34]
words[350] => mux_12x1:mux_12x1_1.In7[35]
words[351] => mux_12x1:mux_12x1_1.In7[36]
words[352] => mux_12x1:mux_12x1_1.In7[37]
words[353] => mux_12x1:mux_12x1_1.In7[38]
words[354] => mux_12x1:mux_12x1_1.In7[39]
words[355] => mux_12x1:mux_12x1_1.In7[40]
words[356] => mux_12x1:mux_12x1_1.In7[41]
words[357] => mux_12x1:mux_12x1_1.In7[42]
words[358] => mux_12x1:mux_12x1_1.In7[43]
words[359] => mux_12x1:mux_12x1_1.In7[44]
words[360] => mux_12x1:mux_12x1_1.In7[45]
words[361] => mux_12x1:mux_12x1_1.In7[46]
words[362] => mux_12x1:mux_12x1_1.In7[47]
words[363] => mux_12x1:mux_12x1_1.In7[48]
words[364] => mux_12x1:mux_12x1_1.In7[49]
words[365] => mux_12x1:mux_12x1_1.In7[50]
words[366] => mux_12x1:mux_12x1_1.In7[51]
words[367] => mux_12x1:mux_12x1_1.In7[52]
words[368] => mux_12x1:mux_12x1_1.In7[53]
words[369] => mux_12x1:mux_12x1_1.In7[54]
words[370] => mux_12x1:mux_12x1_1.In7[55]
words[371] => mux_12x1:mux_12x1_1.In7[56]
words[372] => mux_12x1:mux_12x1_1.In7[57]
words[373] => mux_12x1:mux_12x1_1.In7[58]
words[374] => mux_12x1:mux_12x1_1.In7[59]
words[375] => mux_12x1:mux_12x1_1.In7[60]
words[376] => mux_12x1:mux_12x1_1.In7[61]
words[377] => mux_12x1:mux_12x1_1.In7[62]
words[378] => mux_12x1:mux_12x1_1.In6[0]
words[379] => mux_12x1:mux_12x1_1.In6[1]
words[380] => mux_12x1:mux_12x1_1.In6[2]
words[381] => mux_12x1:mux_12x1_1.In6[3]
words[382] => mux_12x1:mux_12x1_1.In6[4]
words[383] => mux_12x1:mux_12x1_1.In6[5]
words[384] => mux_12x1:mux_12x1_1.In6[6]
words[385] => mux_12x1:mux_12x1_1.In6[7]
words[386] => mux_12x1:mux_12x1_1.In6[8]
words[387] => mux_12x1:mux_12x1_1.In6[9]
words[388] => mux_12x1:mux_12x1_1.In6[10]
words[389] => mux_12x1:mux_12x1_1.In6[11]
words[390] => mux_12x1:mux_12x1_1.In6[12]
words[391] => mux_12x1:mux_12x1_1.In6[13]
words[392] => mux_12x1:mux_12x1_1.In6[14]
words[393] => mux_12x1:mux_12x1_1.In6[15]
words[394] => mux_12x1:mux_12x1_1.In6[16]
words[395] => mux_12x1:mux_12x1_1.In6[17]
words[396] => mux_12x1:mux_12x1_1.In6[18]
words[397] => mux_12x1:mux_12x1_1.In6[19]
words[398] => mux_12x1:mux_12x1_1.In6[20]
words[399] => mux_12x1:mux_12x1_1.In6[21]
words[400] => mux_12x1:mux_12x1_1.In6[22]
words[401] => mux_12x1:mux_12x1_1.In6[23]
words[402] => mux_12x1:mux_12x1_1.In6[24]
words[403] => mux_12x1:mux_12x1_1.In6[25]
words[404] => mux_12x1:mux_12x1_1.In6[26]
words[405] => mux_12x1:mux_12x1_1.In6[27]
words[406] => mux_12x1:mux_12x1_1.In6[28]
words[407] => mux_12x1:mux_12x1_1.In6[29]
words[408] => mux_12x1:mux_12x1_1.In6[30]
words[409] => mux_12x1:mux_12x1_1.In6[31]
words[410] => mux_12x1:mux_12x1_1.In6[32]
words[411] => mux_12x1:mux_12x1_1.In6[33]
words[412] => mux_12x1:mux_12x1_1.In6[34]
words[413] => mux_12x1:mux_12x1_1.In6[35]
words[414] => mux_12x1:mux_12x1_1.In6[36]
words[415] => mux_12x1:mux_12x1_1.In6[37]
words[416] => mux_12x1:mux_12x1_1.In6[38]
words[417] => mux_12x1:mux_12x1_1.In6[39]
words[418] => mux_12x1:mux_12x1_1.In6[40]
words[419] => mux_12x1:mux_12x1_1.In6[41]
words[420] => mux_12x1:mux_12x1_1.In6[42]
words[421] => mux_12x1:mux_12x1_1.In6[43]
words[422] => mux_12x1:mux_12x1_1.In6[44]
words[423] => mux_12x1:mux_12x1_1.In6[45]
words[424] => mux_12x1:mux_12x1_1.In6[46]
words[425] => mux_12x1:mux_12x1_1.In6[47]
words[426] => mux_12x1:mux_12x1_1.In6[48]
words[427] => mux_12x1:mux_12x1_1.In6[49]
words[428] => mux_12x1:mux_12x1_1.In6[50]
words[429] => mux_12x1:mux_12x1_1.In6[51]
words[430] => mux_12x1:mux_12x1_1.In6[52]
words[431] => mux_12x1:mux_12x1_1.In6[53]
words[432] => mux_12x1:mux_12x1_1.In6[54]
words[433] => mux_12x1:mux_12x1_1.In6[55]
words[434] => mux_12x1:mux_12x1_1.In6[56]
words[435] => mux_12x1:mux_12x1_1.In6[57]
words[436] => mux_12x1:mux_12x1_1.In6[58]
words[437] => mux_12x1:mux_12x1_1.In6[59]
words[438] => mux_12x1:mux_12x1_1.In6[60]
words[439] => mux_12x1:mux_12x1_1.In6[61]
words[440] => mux_12x1:mux_12x1_1.In6[62]
words[441] => mux_12x1:mux_12x1_1.In5[0]
words[442] => mux_12x1:mux_12x1_1.In5[1]
words[443] => mux_12x1:mux_12x1_1.In5[2]
words[444] => mux_12x1:mux_12x1_1.In5[3]
words[445] => mux_12x1:mux_12x1_1.In5[4]
words[446] => mux_12x1:mux_12x1_1.In5[5]
words[447] => mux_12x1:mux_12x1_1.In5[6]
words[448] => mux_12x1:mux_12x1_1.In5[7]
words[449] => mux_12x1:mux_12x1_1.In5[8]
words[450] => mux_12x1:mux_12x1_1.In5[9]
words[451] => mux_12x1:mux_12x1_1.In5[10]
words[452] => mux_12x1:mux_12x1_1.In5[11]
words[453] => mux_12x1:mux_12x1_1.In5[12]
words[454] => mux_12x1:mux_12x1_1.In5[13]
words[455] => mux_12x1:mux_12x1_1.In5[14]
words[456] => mux_12x1:mux_12x1_1.In5[15]
words[457] => mux_12x1:mux_12x1_1.In5[16]
words[458] => mux_12x1:mux_12x1_1.In5[17]
words[459] => mux_12x1:mux_12x1_1.In5[18]
words[460] => mux_12x1:mux_12x1_1.In5[19]
words[461] => mux_12x1:mux_12x1_1.In5[20]
words[462] => mux_12x1:mux_12x1_1.In5[21]
words[463] => mux_12x1:mux_12x1_1.In5[22]
words[464] => mux_12x1:mux_12x1_1.In5[23]
words[465] => mux_12x1:mux_12x1_1.In5[24]
words[466] => mux_12x1:mux_12x1_1.In5[25]
words[467] => mux_12x1:mux_12x1_1.In5[26]
words[468] => mux_12x1:mux_12x1_1.In5[27]
words[469] => mux_12x1:mux_12x1_1.In5[28]
words[470] => mux_12x1:mux_12x1_1.In5[29]
words[471] => mux_12x1:mux_12x1_1.In5[30]
words[472] => mux_12x1:mux_12x1_1.In5[31]
words[473] => mux_12x1:mux_12x1_1.In5[32]
words[474] => mux_12x1:mux_12x1_1.In5[33]
words[475] => mux_12x1:mux_12x1_1.In5[34]
words[476] => mux_12x1:mux_12x1_1.In5[35]
words[477] => mux_12x1:mux_12x1_1.In5[36]
words[478] => mux_12x1:mux_12x1_1.In5[37]
words[479] => mux_12x1:mux_12x1_1.In5[38]
words[480] => mux_12x1:mux_12x1_1.In5[39]
words[481] => mux_12x1:mux_12x1_1.In5[40]
words[482] => mux_12x1:mux_12x1_1.In5[41]
words[483] => mux_12x1:mux_12x1_1.In5[42]
words[484] => mux_12x1:mux_12x1_1.In5[43]
words[485] => mux_12x1:mux_12x1_1.In5[44]
words[486] => mux_12x1:mux_12x1_1.In5[45]
words[487] => mux_12x1:mux_12x1_1.In5[46]
words[488] => mux_12x1:mux_12x1_1.In5[47]
words[489] => mux_12x1:mux_12x1_1.In5[48]
words[490] => mux_12x1:mux_12x1_1.In5[49]
words[491] => mux_12x1:mux_12x1_1.In5[50]
words[492] => mux_12x1:mux_12x1_1.In5[51]
words[493] => mux_12x1:mux_12x1_1.In5[52]
words[494] => mux_12x1:mux_12x1_1.In5[53]
words[495] => mux_12x1:mux_12x1_1.In5[54]
words[496] => mux_12x1:mux_12x1_1.In5[55]
words[497] => mux_12x1:mux_12x1_1.In5[56]
words[498] => mux_12x1:mux_12x1_1.In5[57]
words[499] => mux_12x1:mux_12x1_1.In5[58]
words[500] => mux_12x1:mux_12x1_1.In5[59]
words[501] => mux_12x1:mux_12x1_1.In5[60]
words[502] => mux_12x1:mux_12x1_1.In5[61]
words[503] => mux_12x1:mux_12x1_1.In5[62]
words[504] => mux_12x1:mux_12x1_1.In4[0]
words[505] => mux_12x1:mux_12x1_1.In4[1]
words[506] => mux_12x1:mux_12x1_1.In4[2]
words[507] => mux_12x1:mux_12x1_1.In4[3]
words[508] => mux_12x1:mux_12x1_1.In4[4]
words[509] => mux_12x1:mux_12x1_1.In4[5]
words[510] => mux_12x1:mux_12x1_1.In4[6]
words[511] => mux_12x1:mux_12x1_1.In4[7]
words[512] => mux_12x1:mux_12x1_1.In4[8]
words[513] => mux_12x1:mux_12x1_1.In4[9]
words[514] => mux_12x1:mux_12x1_1.In4[10]
words[515] => mux_12x1:mux_12x1_1.In4[11]
words[516] => mux_12x1:mux_12x1_1.In4[12]
words[517] => mux_12x1:mux_12x1_1.In4[13]
words[518] => mux_12x1:mux_12x1_1.In4[14]
words[519] => mux_12x1:mux_12x1_1.In4[15]
words[520] => mux_12x1:mux_12x1_1.In4[16]
words[521] => mux_12x1:mux_12x1_1.In4[17]
words[522] => mux_12x1:mux_12x1_1.In4[18]
words[523] => mux_12x1:mux_12x1_1.In4[19]
words[524] => mux_12x1:mux_12x1_1.In4[20]
words[525] => mux_12x1:mux_12x1_1.In4[21]
words[526] => mux_12x1:mux_12x1_1.In4[22]
words[527] => mux_12x1:mux_12x1_1.In4[23]
words[528] => mux_12x1:mux_12x1_1.In4[24]
words[529] => mux_12x1:mux_12x1_1.In4[25]
words[530] => mux_12x1:mux_12x1_1.In4[26]
words[531] => mux_12x1:mux_12x1_1.In4[27]
words[532] => mux_12x1:mux_12x1_1.In4[28]
words[533] => mux_12x1:mux_12x1_1.In4[29]
words[534] => mux_12x1:mux_12x1_1.In4[30]
words[535] => mux_12x1:mux_12x1_1.In4[31]
words[536] => mux_12x1:mux_12x1_1.In4[32]
words[537] => mux_12x1:mux_12x1_1.In4[33]
words[538] => mux_12x1:mux_12x1_1.In4[34]
words[539] => mux_12x1:mux_12x1_1.In4[35]
words[540] => mux_12x1:mux_12x1_1.In4[36]
words[541] => mux_12x1:mux_12x1_1.In4[37]
words[542] => mux_12x1:mux_12x1_1.In4[38]
words[543] => mux_12x1:mux_12x1_1.In4[39]
words[544] => mux_12x1:mux_12x1_1.In4[40]
words[545] => mux_12x1:mux_12x1_1.In4[41]
words[546] => mux_12x1:mux_12x1_1.In4[42]
words[547] => mux_12x1:mux_12x1_1.In4[43]
words[548] => mux_12x1:mux_12x1_1.In4[44]
words[549] => mux_12x1:mux_12x1_1.In4[45]
words[550] => mux_12x1:mux_12x1_1.In4[46]
words[551] => mux_12x1:mux_12x1_1.In4[47]
words[552] => mux_12x1:mux_12x1_1.In4[48]
words[553] => mux_12x1:mux_12x1_1.In4[49]
words[554] => mux_12x1:mux_12x1_1.In4[50]
words[555] => mux_12x1:mux_12x1_1.In4[51]
words[556] => mux_12x1:mux_12x1_1.In4[52]
words[557] => mux_12x1:mux_12x1_1.In4[53]
words[558] => mux_12x1:mux_12x1_1.In4[54]
words[559] => mux_12x1:mux_12x1_1.In4[55]
words[560] => mux_12x1:mux_12x1_1.In4[56]
words[561] => mux_12x1:mux_12x1_1.In4[57]
words[562] => mux_12x1:mux_12x1_1.In4[58]
words[563] => mux_12x1:mux_12x1_1.In4[59]
words[564] => mux_12x1:mux_12x1_1.In4[60]
words[565] => mux_12x1:mux_12x1_1.In4[61]
words[566] => mux_12x1:mux_12x1_1.In4[62]
words[567] => mux_12x1:mux_12x1_1.In3[0]
words[568] => mux_12x1:mux_12x1_1.In3[1]
words[569] => mux_12x1:mux_12x1_1.In3[2]
words[570] => mux_12x1:mux_12x1_1.In3[3]
words[571] => mux_12x1:mux_12x1_1.In3[4]
words[572] => mux_12x1:mux_12x1_1.In3[5]
words[573] => mux_12x1:mux_12x1_1.In3[6]
words[574] => mux_12x1:mux_12x1_1.In3[7]
words[575] => mux_12x1:mux_12x1_1.In3[8]
words[576] => mux_12x1:mux_12x1_1.In3[9]
words[577] => mux_12x1:mux_12x1_1.In3[10]
words[578] => mux_12x1:mux_12x1_1.In3[11]
words[579] => mux_12x1:mux_12x1_1.In3[12]
words[580] => mux_12x1:mux_12x1_1.In3[13]
words[581] => mux_12x1:mux_12x1_1.In3[14]
words[582] => mux_12x1:mux_12x1_1.In3[15]
words[583] => mux_12x1:mux_12x1_1.In3[16]
words[584] => mux_12x1:mux_12x1_1.In3[17]
words[585] => mux_12x1:mux_12x1_1.In3[18]
words[586] => mux_12x1:mux_12x1_1.In3[19]
words[587] => mux_12x1:mux_12x1_1.In3[20]
words[588] => mux_12x1:mux_12x1_1.In3[21]
words[589] => mux_12x1:mux_12x1_1.In3[22]
words[590] => mux_12x1:mux_12x1_1.In3[23]
words[591] => mux_12x1:mux_12x1_1.In3[24]
words[592] => mux_12x1:mux_12x1_1.In3[25]
words[593] => mux_12x1:mux_12x1_1.In3[26]
words[594] => mux_12x1:mux_12x1_1.In3[27]
words[595] => mux_12x1:mux_12x1_1.In3[28]
words[596] => mux_12x1:mux_12x1_1.In3[29]
words[597] => mux_12x1:mux_12x1_1.In3[30]
words[598] => mux_12x1:mux_12x1_1.In3[31]
words[599] => mux_12x1:mux_12x1_1.In3[32]
words[600] => mux_12x1:mux_12x1_1.In3[33]
words[601] => mux_12x1:mux_12x1_1.In3[34]
words[602] => mux_12x1:mux_12x1_1.In3[35]
words[603] => mux_12x1:mux_12x1_1.In3[36]
words[604] => mux_12x1:mux_12x1_1.In3[37]
words[605] => mux_12x1:mux_12x1_1.In3[38]
words[606] => mux_12x1:mux_12x1_1.In3[39]
words[607] => mux_12x1:mux_12x1_1.In3[40]
words[608] => mux_12x1:mux_12x1_1.In3[41]
words[609] => mux_12x1:mux_12x1_1.In3[42]
words[610] => mux_12x1:mux_12x1_1.In3[43]
words[611] => mux_12x1:mux_12x1_1.In3[44]
words[612] => mux_12x1:mux_12x1_1.In3[45]
words[613] => mux_12x1:mux_12x1_1.In3[46]
words[614] => mux_12x1:mux_12x1_1.In3[47]
words[615] => mux_12x1:mux_12x1_1.In3[48]
words[616] => mux_12x1:mux_12x1_1.In3[49]
words[617] => mux_12x1:mux_12x1_1.In3[50]
words[618] => mux_12x1:mux_12x1_1.In3[51]
words[619] => mux_12x1:mux_12x1_1.In3[52]
words[620] => mux_12x1:mux_12x1_1.In3[53]
words[621] => mux_12x1:mux_12x1_1.In3[54]
words[622] => mux_12x1:mux_12x1_1.In3[55]
words[623] => mux_12x1:mux_12x1_1.In3[56]
words[624] => mux_12x1:mux_12x1_1.In3[57]
words[625] => mux_12x1:mux_12x1_1.In3[58]
words[626] => mux_12x1:mux_12x1_1.In3[59]
words[627] => mux_12x1:mux_12x1_1.In3[60]
words[628] => mux_12x1:mux_12x1_1.In3[61]
words[629] => mux_12x1:mux_12x1_1.In3[62]
words[630] => mux_12x1:mux_12x1_1.In2[0]
words[631] => mux_12x1:mux_12x1_1.In2[1]
words[632] => mux_12x1:mux_12x1_1.In2[2]
words[633] => mux_12x1:mux_12x1_1.In2[3]
words[634] => mux_12x1:mux_12x1_1.In2[4]
words[635] => mux_12x1:mux_12x1_1.In2[5]
words[636] => mux_12x1:mux_12x1_1.In2[6]
words[637] => mux_12x1:mux_12x1_1.In2[7]
words[638] => mux_12x1:mux_12x1_1.In2[8]
words[639] => mux_12x1:mux_12x1_1.In2[9]
words[640] => mux_12x1:mux_12x1_1.In2[10]
words[641] => mux_12x1:mux_12x1_1.In2[11]
words[642] => mux_12x1:mux_12x1_1.In2[12]
words[643] => mux_12x1:mux_12x1_1.In2[13]
words[644] => mux_12x1:mux_12x1_1.In2[14]
words[645] => mux_12x1:mux_12x1_1.In2[15]
words[646] => mux_12x1:mux_12x1_1.In2[16]
words[647] => mux_12x1:mux_12x1_1.In2[17]
words[648] => mux_12x1:mux_12x1_1.In2[18]
words[649] => mux_12x1:mux_12x1_1.In2[19]
words[650] => mux_12x1:mux_12x1_1.In2[20]
words[651] => mux_12x1:mux_12x1_1.In2[21]
words[652] => mux_12x1:mux_12x1_1.In2[22]
words[653] => mux_12x1:mux_12x1_1.In2[23]
words[654] => mux_12x1:mux_12x1_1.In2[24]
words[655] => mux_12x1:mux_12x1_1.In2[25]
words[656] => mux_12x1:mux_12x1_1.In2[26]
words[657] => mux_12x1:mux_12x1_1.In2[27]
words[658] => mux_12x1:mux_12x1_1.In2[28]
words[659] => mux_12x1:mux_12x1_1.In2[29]
words[660] => mux_12x1:mux_12x1_1.In2[30]
words[661] => mux_12x1:mux_12x1_1.In2[31]
words[662] => mux_12x1:mux_12x1_1.In2[32]
words[663] => mux_12x1:mux_12x1_1.In2[33]
words[664] => mux_12x1:mux_12x1_1.In2[34]
words[665] => mux_12x1:mux_12x1_1.In2[35]
words[666] => mux_12x1:mux_12x1_1.In2[36]
words[667] => mux_12x1:mux_12x1_1.In2[37]
words[668] => mux_12x1:mux_12x1_1.In2[38]
words[669] => mux_12x1:mux_12x1_1.In2[39]
words[670] => mux_12x1:mux_12x1_1.In2[40]
words[671] => mux_12x1:mux_12x1_1.In2[41]
words[672] => mux_12x1:mux_12x1_1.In2[42]
words[673] => mux_12x1:mux_12x1_1.In2[43]
words[674] => mux_12x1:mux_12x1_1.In2[44]
words[675] => mux_12x1:mux_12x1_1.In2[45]
words[676] => mux_12x1:mux_12x1_1.In2[46]
words[677] => mux_12x1:mux_12x1_1.In2[47]
words[678] => mux_12x1:mux_12x1_1.In2[48]
words[679] => mux_12x1:mux_12x1_1.In2[49]
words[680] => mux_12x1:mux_12x1_1.In2[50]
words[681] => mux_12x1:mux_12x1_1.In2[51]
words[682] => mux_12x1:mux_12x1_1.In2[52]
words[683] => mux_12x1:mux_12x1_1.In2[53]
words[684] => mux_12x1:mux_12x1_1.In2[54]
words[685] => mux_12x1:mux_12x1_1.In2[55]
words[686] => mux_12x1:mux_12x1_1.In2[56]
words[687] => mux_12x1:mux_12x1_1.In2[57]
words[688] => mux_12x1:mux_12x1_1.In2[58]
words[689] => mux_12x1:mux_12x1_1.In2[59]
words[690] => mux_12x1:mux_12x1_1.In2[60]
words[691] => mux_12x1:mux_12x1_1.In2[61]
words[692] => mux_12x1:mux_12x1_1.In2[62]
words[693] => mux_12x1:mux_12x1_1.In1[0]
words[694] => mux_12x1:mux_12x1_1.In1[1]
words[695] => mux_12x1:mux_12x1_1.In1[2]
words[696] => mux_12x1:mux_12x1_1.In1[3]
words[697] => mux_12x1:mux_12x1_1.In1[4]
words[698] => mux_12x1:mux_12x1_1.In1[5]
words[699] => mux_12x1:mux_12x1_1.In1[6]
words[700] => mux_12x1:mux_12x1_1.In1[7]
words[701] => mux_12x1:mux_12x1_1.In1[8]
words[702] => mux_12x1:mux_12x1_1.In1[9]
words[703] => mux_12x1:mux_12x1_1.In1[10]
words[704] => mux_12x1:mux_12x1_1.In1[11]
words[705] => mux_12x1:mux_12x1_1.In1[12]
words[706] => mux_12x1:mux_12x1_1.In1[13]
words[707] => mux_12x1:mux_12x1_1.In1[14]
words[708] => mux_12x1:mux_12x1_1.In1[15]
words[709] => mux_12x1:mux_12x1_1.In1[16]
words[710] => mux_12x1:mux_12x1_1.In1[17]
words[711] => mux_12x1:mux_12x1_1.In1[18]
words[712] => mux_12x1:mux_12x1_1.In1[19]
words[713] => mux_12x1:mux_12x1_1.In1[20]
words[714] => mux_12x1:mux_12x1_1.In1[21]
words[715] => mux_12x1:mux_12x1_1.In1[22]
words[716] => mux_12x1:mux_12x1_1.In1[23]
words[717] => mux_12x1:mux_12x1_1.In1[24]
words[718] => mux_12x1:mux_12x1_1.In1[25]
words[719] => mux_12x1:mux_12x1_1.In1[26]
words[720] => mux_12x1:mux_12x1_1.In1[27]
words[721] => mux_12x1:mux_12x1_1.In1[28]
words[722] => mux_12x1:mux_12x1_1.In1[29]
words[723] => mux_12x1:mux_12x1_1.In1[30]
words[724] => mux_12x1:mux_12x1_1.In1[31]
words[725] => mux_12x1:mux_12x1_1.In1[32]
words[726] => mux_12x1:mux_12x1_1.In1[33]
words[727] => mux_12x1:mux_12x1_1.In1[34]
words[728] => mux_12x1:mux_12x1_1.In1[35]
words[729] => mux_12x1:mux_12x1_1.In1[36]
words[730] => mux_12x1:mux_12x1_1.In1[37]
words[731] => mux_12x1:mux_12x1_1.In1[38]
words[732] => mux_12x1:mux_12x1_1.In1[39]
words[733] => mux_12x1:mux_12x1_1.In1[40]
words[734] => mux_12x1:mux_12x1_1.In1[41]
words[735] => mux_12x1:mux_12x1_1.In1[42]
words[736] => mux_12x1:mux_12x1_1.In1[43]
words[737] => mux_12x1:mux_12x1_1.In1[44]
words[738] => mux_12x1:mux_12x1_1.In1[45]
words[739] => mux_12x1:mux_12x1_1.In1[46]
words[740] => mux_12x1:mux_12x1_1.In1[47]
words[741] => mux_12x1:mux_12x1_1.In1[48]
words[742] => mux_12x1:mux_12x1_1.In1[49]
words[743] => mux_12x1:mux_12x1_1.In1[50]
words[744] => mux_12x1:mux_12x1_1.In1[51]
words[745] => mux_12x1:mux_12x1_1.In1[52]
words[746] => mux_12x1:mux_12x1_1.In1[53]
words[747] => mux_12x1:mux_12x1_1.In1[54]
words[748] => mux_12x1:mux_12x1_1.In1[55]
words[749] => mux_12x1:mux_12x1_1.In1[56]
words[750] => mux_12x1:mux_12x1_1.In1[57]
words[751] => mux_12x1:mux_12x1_1.In1[58]
words[752] => mux_12x1:mux_12x1_1.In1[59]
words[753] => mux_12x1:mux_12x1_1.In1[60]
words[754] => mux_12x1:mux_12x1_1.In1[61]
words[755] => mux_12x1:mux_12x1_1.In1[62]
output_bit_char[0] <= mux_9x1:mux_9x1_1.Out[0]
output_bit_char[1] <= mux_9x1:mux_9x1_1.Out[1]
output_bit_char[2] <= mux_9x1:mux_9x1_1.Out[2]
output_bit_char[3] <= mux_9x1:mux_9x1_1.Out[3]
output_bit_char[4] <= mux_9x1:mux_9x1_1.Out[4]
output_bit_char[5] <= mux_9x1:mux_9x1_1.Out[5]
output_bit_char[6] <= mux_9x1:mux_9x1_1.Out[6]
coloumn_counter[0] <= coloumn_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coloumn_counter[1] <= coloumn_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coloumn_counter[2] <= coloumn_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coloumn_counter[3] <= coloumn_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => mux_8x1:mux_8x1_1.In8
data[1] => mux_8x1:mux_8x1_1.In7
data[2] => mux_8x1:mux_8x1_1.In6
data[3] => mux_8x1:mux_8x1_1.In5
data[4] => mux_8x1:mux_8x1_1.In4
data[5] => mux_8x1:mux_8x1_1.In3
data[6] => mux_8x1:mux_8x1_1.In2
data[7] => mux_8x1:mux_8x1_1.In1


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|letter_writer:letter_writer_1|mux_8x1:mux_8x1_1
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= <GND>
Out[2] <= <GND>
Out[3] <= <GND>
Out[4] <= <GND>
Out[5] <= <GND>
Out[6] <= <GND>
Out[7] <= <GND>
Sel[0] => Mux0.IN10
Sel[1] => Mux0.IN9
Sel[2] => Mux0.IN8
In1 => Mux0.IN0
In2 => Mux0.IN1
In3 => Mux0.IN2
In4 => Mux0.IN3
In5 => Mux0.IN4
In6 => Mux0.IN5
In7 => Mux0.IN6
In8 => Mux0.IN7
enable => Out.OUTPUTSELECT


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|letter_writer:letter_writer_1|mux_9x1:mux_9x1_1
Out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Sel[0] => Mux0.IN19
Sel[0] => Mux1.IN19
Sel[0] => Mux2.IN19
Sel[0] => Mux3.IN19
Sel[0] => Mux4.IN19
Sel[0] => Mux5.IN19
Sel[0] => Mux6.IN19
Sel[1] => Mux0.IN18
Sel[1] => Mux1.IN18
Sel[1] => Mux2.IN18
Sel[1] => Mux3.IN18
Sel[1] => Mux4.IN18
Sel[1] => Mux5.IN18
Sel[1] => Mux6.IN18
Sel[2] => Mux0.IN17
Sel[2] => Mux1.IN17
Sel[2] => Mux2.IN17
Sel[2] => Mux3.IN17
Sel[2] => Mux4.IN17
Sel[2] => Mux5.IN17
Sel[2] => Mux6.IN17
Sel[3] => Mux0.IN16
Sel[3] => Mux1.IN16
Sel[3] => Mux2.IN16
Sel[3] => Mux3.IN16
Sel[3] => Mux4.IN16
Sel[3] => Mux5.IN16
Sel[3] => Mux6.IN16
In1[0] => Mux6.IN7
In1[1] => Mux5.IN7
In1[2] => Mux4.IN7
In1[3] => Mux3.IN7
In1[4] => Mux2.IN7
In1[5] => Mux1.IN7
In1[6] => Mux0.IN7
In2[0] => Mux6.IN8
In2[1] => Mux5.IN8
In2[2] => Mux4.IN8
In2[3] => Mux3.IN8
In2[4] => Mux2.IN8
In2[5] => Mux1.IN8
In2[6] => Mux0.IN8
In3[0] => Mux6.IN9
In3[1] => Mux5.IN9
In3[2] => Mux4.IN9
In3[3] => Mux3.IN9
In3[4] => Mux2.IN9
In3[5] => Mux1.IN9
In3[6] => Mux0.IN9
In4[0] => Mux6.IN10
In4[1] => Mux5.IN10
In4[2] => Mux4.IN10
In4[3] => Mux3.IN10
In4[4] => Mux2.IN10
In4[5] => Mux1.IN10
In4[6] => Mux0.IN10
In5[0] => Mux6.IN11
In5[1] => Mux5.IN11
In5[2] => Mux4.IN11
In5[3] => Mux3.IN11
In5[4] => Mux2.IN11
In5[5] => Mux1.IN11
In5[6] => Mux0.IN11
In6[0] => Mux6.IN12
In6[1] => Mux5.IN12
In6[2] => Mux4.IN12
In6[3] => Mux3.IN12
In6[4] => Mux2.IN12
In6[5] => Mux1.IN12
In6[6] => Mux0.IN12
In7[0] => Mux6.IN13
In7[1] => Mux5.IN13
In7[2] => Mux4.IN13
In7[3] => Mux3.IN13
In7[4] => Mux2.IN13
In7[5] => Mux1.IN13
In7[6] => Mux0.IN13
In8[0] => Mux6.IN14
In8[1] => Mux5.IN14
In8[2] => Mux4.IN14
In8[3] => Mux3.IN14
In8[4] => Mux2.IN14
In8[5] => Mux1.IN14
In8[6] => Mux0.IN14
In9[0] => Mux6.IN15
In9[1] => Mux5.IN15
In9[2] => Mux4.IN15
In9[3] => Mux3.IN15
In9[4] => Mux2.IN15
In9[5] => Mux1.IN15
In9[6] => Mux0.IN15


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|text_controller:text_controller1|letter_writer:letter_writer_1|mux_12x1:mux_12x1_1
Out[0] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Out[47] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Out[48] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Out[49] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Out[50] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Out[51] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Out[52] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Out[53] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Out[54] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Out[55] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[56] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[57] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[58] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[59] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[60] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[61] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[62] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Sel[0] => Mux0.IN19
Sel[0] => Mux1.IN19
Sel[0] => Mux2.IN19
Sel[0] => Mux3.IN19
Sel[0] => Mux4.IN19
Sel[0] => Mux5.IN19
Sel[0] => Mux6.IN19
Sel[0] => Mux7.IN19
Sel[0] => Mux8.IN19
Sel[0] => Mux9.IN19
Sel[0] => Mux10.IN19
Sel[0] => Mux11.IN19
Sel[0] => Mux12.IN19
Sel[0] => Mux13.IN19
Sel[0] => Mux14.IN19
Sel[0] => Mux15.IN19
Sel[0] => Mux16.IN19
Sel[0] => Mux17.IN19
Sel[0] => Mux18.IN19
Sel[0] => Mux19.IN19
Sel[0] => Mux20.IN19
Sel[0] => Mux21.IN19
Sel[0] => Mux22.IN19
Sel[0] => Mux23.IN19
Sel[0] => Mux24.IN19
Sel[0] => Mux25.IN19
Sel[0] => Mux26.IN19
Sel[0] => Mux27.IN19
Sel[0] => Mux28.IN19
Sel[0] => Mux29.IN19
Sel[0] => Mux30.IN19
Sel[0] => Mux31.IN19
Sel[0] => Mux32.IN19
Sel[0] => Mux33.IN19
Sel[0] => Mux34.IN19
Sel[0] => Mux35.IN19
Sel[0] => Mux36.IN19
Sel[0] => Mux37.IN19
Sel[0] => Mux38.IN19
Sel[0] => Mux39.IN19
Sel[0] => Mux40.IN19
Sel[0] => Mux41.IN19
Sel[0] => Mux42.IN19
Sel[0] => Mux43.IN19
Sel[0] => Mux44.IN19
Sel[0] => Mux45.IN19
Sel[0] => Mux46.IN19
Sel[0] => Mux47.IN19
Sel[0] => Mux48.IN19
Sel[0] => Mux49.IN19
Sel[0] => Mux50.IN19
Sel[0] => Mux51.IN19
Sel[0] => Mux52.IN19
Sel[0] => Mux53.IN19
Sel[0] => Mux54.IN19
Sel[0] => Mux55.IN19
Sel[0] => Mux56.IN19
Sel[0] => Mux57.IN19
Sel[0] => Mux58.IN19
Sel[0] => Mux59.IN19
Sel[0] => Mux60.IN19
Sel[0] => Mux61.IN19
Sel[0] => Mux62.IN19
Sel[1] => Mux0.IN18
Sel[1] => Mux1.IN18
Sel[1] => Mux2.IN18
Sel[1] => Mux3.IN18
Sel[1] => Mux4.IN18
Sel[1] => Mux5.IN18
Sel[1] => Mux6.IN18
Sel[1] => Mux7.IN18
Sel[1] => Mux8.IN18
Sel[1] => Mux9.IN18
Sel[1] => Mux10.IN18
Sel[1] => Mux11.IN18
Sel[1] => Mux12.IN18
Sel[1] => Mux13.IN18
Sel[1] => Mux14.IN18
Sel[1] => Mux15.IN18
Sel[1] => Mux16.IN18
Sel[1] => Mux17.IN18
Sel[1] => Mux18.IN18
Sel[1] => Mux19.IN18
Sel[1] => Mux20.IN18
Sel[1] => Mux21.IN18
Sel[1] => Mux22.IN18
Sel[1] => Mux23.IN18
Sel[1] => Mux24.IN18
Sel[1] => Mux25.IN18
Sel[1] => Mux26.IN18
Sel[1] => Mux27.IN18
Sel[1] => Mux28.IN18
Sel[1] => Mux29.IN18
Sel[1] => Mux30.IN18
Sel[1] => Mux31.IN18
Sel[1] => Mux32.IN18
Sel[1] => Mux33.IN18
Sel[1] => Mux34.IN18
Sel[1] => Mux35.IN18
Sel[1] => Mux36.IN18
Sel[1] => Mux37.IN18
Sel[1] => Mux38.IN18
Sel[1] => Mux39.IN18
Sel[1] => Mux40.IN18
Sel[1] => Mux41.IN18
Sel[1] => Mux42.IN18
Sel[1] => Mux43.IN18
Sel[1] => Mux44.IN18
Sel[1] => Mux45.IN18
Sel[1] => Mux46.IN18
Sel[1] => Mux47.IN18
Sel[1] => Mux48.IN18
Sel[1] => Mux49.IN18
Sel[1] => Mux50.IN18
Sel[1] => Mux51.IN18
Sel[1] => Mux52.IN18
Sel[1] => Mux53.IN18
Sel[1] => Mux54.IN18
Sel[1] => Mux55.IN18
Sel[1] => Mux56.IN18
Sel[1] => Mux57.IN18
Sel[1] => Mux58.IN18
Sel[1] => Mux59.IN18
Sel[1] => Mux60.IN18
Sel[1] => Mux61.IN18
Sel[1] => Mux62.IN18
Sel[2] => Mux0.IN17
Sel[2] => Mux1.IN17
Sel[2] => Mux2.IN17
Sel[2] => Mux3.IN17
Sel[2] => Mux4.IN17
Sel[2] => Mux5.IN17
Sel[2] => Mux6.IN17
Sel[2] => Mux7.IN17
Sel[2] => Mux8.IN17
Sel[2] => Mux9.IN17
Sel[2] => Mux10.IN17
Sel[2] => Mux11.IN17
Sel[2] => Mux12.IN17
Sel[2] => Mux13.IN17
Sel[2] => Mux14.IN17
Sel[2] => Mux15.IN17
Sel[2] => Mux16.IN17
Sel[2] => Mux17.IN17
Sel[2] => Mux18.IN17
Sel[2] => Mux19.IN17
Sel[2] => Mux20.IN17
Sel[2] => Mux21.IN17
Sel[2] => Mux22.IN17
Sel[2] => Mux23.IN17
Sel[2] => Mux24.IN17
Sel[2] => Mux25.IN17
Sel[2] => Mux26.IN17
Sel[2] => Mux27.IN17
Sel[2] => Mux28.IN17
Sel[2] => Mux29.IN17
Sel[2] => Mux30.IN17
Sel[2] => Mux31.IN17
Sel[2] => Mux32.IN17
Sel[2] => Mux33.IN17
Sel[2] => Mux34.IN17
Sel[2] => Mux35.IN17
Sel[2] => Mux36.IN17
Sel[2] => Mux37.IN17
Sel[2] => Mux38.IN17
Sel[2] => Mux39.IN17
Sel[2] => Mux40.IN17
Sel[2] => Mux41.IN17
Sel[2] => Mux42.IN17
Sel[2] => Mux43.IN17
Sel[2] => Mux44.IN17
Sel[2] => Mux45.IN17
Sel[2] => Mux46.IN17
Sel[2] => Mux47.IN17
Sel[2] => Mux48.IN17
Sel[2] => Mux49.IN17
Sel[2] => Mux50.IN17
Sel[2] => Mux51.IN17
Sel[2] => Mux52.IN17
Sel[2] => Mux53.IN17
Sel[2] => Mux54.IN17
Sel[2] => Mux55.IN17
Sel[2] => Mux56.IN17
Sel[2] => Mux57.IN17
Sel[2] => Mux58.IN17
Sel[2] => Mux59.IN17
Sel[2] => Mux60.IN17
Sel[2] => Mux61.IN17
Sel[2] => Mux62.IN17
Sel[3] => Mux0.IN16
Sel[3] => Mux1.IN16
Sel[3] => Mux2.IN16
Sel[3] => Mux3.IN16
Sel[3] => Mux4.IN16
Sel[3] => Mux5.IN16
Sel[3] => Mux6.IN16
Sel[3] => Mux7.IN16
Sel[3] => Mux8.IN16
Sel[3] => Mux9.IN16
Sel[3] => Mux10.IN16
Sel[3] => Mux11.IN16
Sel[3] => Mux12.IN16
Sel[3] => Mux13.IN16
Sel[3] => Mux14.IN16
Sel[3] => Mux15.IN16
Sel[3] => Mux16.IN16
Sel[3] => Mux17.IN16
Sel[3] => Mux18.IN16
Sel[3] => Mux19.IN16
Sel[3] => Mux20.IN16
Sel[3] => Mux21.IN16
Sel[3] => Mux22.IN16
Sel[3] => Mux23.IN16
Sel[3] => Mux24.IN16
Sel[3] => Mux25.IN16
Sel[3] => Mux26.IN16
Sel[3] => Mux27.IN16
Sel[3] => Mux28.IN16
Sel[3] => Mux29.IN16
Sel[3] => Mux30.IN16
Sel[3] => Mux31.IN16
Sel[3] => Mux32.IN16
Sel[3] => Mux33.IN16
Sel[3] => Mux34.IN16
Sel[3] => Mux35.IN16
Sel[3] => Mux36.IN16
Sel[3] => Mux37.IN16
Sel[3] => Mux38.IN16
Sel[3] => Mux39.IN16
Sel[3] => Mux40.IN16
Sel[3] => Mux41.IN16
Sel[3] => Mux42.IN16
Sel[3] => Mux43.IN16
Sel[3] => Mux44.IN16
Sel[3] => Mux45.IN16
Sel[3] => Mux46.IN16
Sel[3] => Mux47.IN16
Sel[3] => Mux48.IN16
Sel[3] => Mux49.IN16
Sel[3] => Mux50.IN16
Sel[3] => Mux51.IN16
Sel[3] => Mux52.IN16
Sel[3] => Mux53.IN16
Sel[3] => Mux54.IN16
Sel[3] => Mux55.IN16
Sel[3] => Mux56.IN16
Sel[3] => Mux57.IN16
Sel[3] => Mux58.IN16
Sel[3] => Mux59.IN16
Sel[3] => Mux60.IN16
Sel[3] => Mux61.IN16
Sel[3] => Mux62.IN16
In1[0] => Mux62.IN4
In1[1] => Mux61.IN4
In1[2] => Mux60.IN4
In1[3] => Mux59.IN4
In1[4] => Mux58.IN4
In1[5] => Mux57.IN4
In1[6] => Mux56.IN4
In1[7] => Mux55.IN4
In1[8] => Mux54.IN4
In1[9] => Mux53.IN4
In1[10] => Mux52.IN4
In1[11] => Mux51.IN4
In1[12] => Mux50.IN4
In1[13] => Mux49.IN4
In1[14] => Mux48.IN4
In1[15] => Mux47.IN4
In1[16] => Mux46.IN4
In1[17] => Mux45.IN4
In1[18] => Mux44.IN4
In1[19] => Mux43.IN4
In1[20] => Mux42.IN4
In1[21] => Mux41.IN4
In1[22] => Mux40.IN4
In1[23] => Mux39.IN4
In1[24] => Mux38.IN4
In1[25] => Mux37.IN4
In1[26] => Mux36.IN4
In1[27] => Mux35.IN4
In1[28] => Mux34.IN4
In1[29] => Mux33.IN4
In1[30] => Mux32.IN4
In1[31] => Mux31.IN4
In1[32] => Mux30.IN4
In1[33] => Mux29.IN4
In1[34] => Mux28.IN4
In1[35] => Mux27.IN4
In1[36] => Mux26.IN4
In1[37] => Mux25.IN4
In1[38] => Mux24.IN4
In1[39] => Mux23.IN4
In1[40] => Mux22.IN4
In1[41] => Mux21.IN4
In1[42] => Mux20.IN4
In1[43] => Mux19.IN4
In1[44] => Mux18.IN4
In1[45] => Mux17.IN4
In1[46] => Mux16.IN4
In1[47] => Mux15.IN4
In1[48] => Mux14.IN4
In1[49] => Mux13.IN4
In1[50] => Mux12.IN4
In1[51] => Mux11.IN4
In1[52] => Mux10.IN4
In1[53] => Mux9.IN4
In1[54] => Mux8.IN4
In1[55] => Mux7.IN4
In1[56] => Mux6.IN4
In1[57] => Mux5.IN4
In1[58] => Mux4.IN4
In1[59] => Mux3.IN4
In1[60] => Mux2.IN4
In1[61] => Mux1.IN4
In1[62] => Mux0.IN4
In2[0] => Mux62.IN5
In2[1] => Mux61.IN5
In2[2] => Mux60.IN5
In2[3] => Mux59.IN5
In2[4] => Mux58.IN5
In2[5] => Mux57.IN5
In2[6] => Mux56.IN5
In2[7] => Mux55.IN5
In2[8] => Mux54.IN5
In2[9] => Mux53.IN5
In2[10] => Mux52.IN5
In2[11] => Mux51.IN5
In2[12] => Mux50.IN5
In2[13] => Mux49.IN5
In2[14] => Mux48.IN5
In2[15] => Mux47.IN5
In2[16] => Mux46.IN5
In2[17] => Mux45.IN5
In2[18] => Mux44.IN5
In2[19] => Mux43.IN5
In2[20] => Mux42.IN5
In2[21] => Mux41.IN5
In2[22] => Mux40.IN5
In2[23] => Mux39.IN5
In2[24] => Mux38.IN5
In2[25] => Mux37.IN5
In2[26] => Mux36.IN5
In2[27] => Mux35.IN5
In2[28] => Mux34.IN5
In2[29] => Mux33.IN5
In2[30] => Mux32.IN5
In2[31] => Mux31.IN5
In2[32] => Mux30.IN5
In2[33] => Mux29.IN5
In2[34] => Mux28.IN5
In2[35] => Mux27.IN5
In2[36] => Mux26.IN5
In2[37] => Mux25.IN5
In2[38] => Mux24.IN5
In2[39] => Mux23.IN5
In2[40] => Mux22.IN5
In2[41] => Mux21.IN5
In2[42] => Mux20.IN5
In2[43] => Mux19.IN5
In2[44] => Mux18.IN5
In2[45] => Mux17.IN5
In2[46] => Mux16.IN5
In2[47] => Mux15.IN5
In2[48] => Mux14.IN5
In2[49] => Mux13.IN5
In2[50] => Mux12.IN5
In2[51] => Mux11.IN5
In2[52] => Mux10.IN5
In2[53] => Mux9.IN5
In2[54] => Mux8.IN5
In2[55] => Mux7.IN5
In2[56] => Mux6.IN5
In2[57] => Mux5.IN5
In2[58] => Mux4.IN5
In2[59] => Mux3.IN5
In2[60] => Mux2.IN5
In2[61] => Mux1.IN5
In2[62] => Mux0.IN5
In3[0] => Mux62.IN6
In3[1] => Mux61.IN6
In3[2] => Mux60.IN6
In3[3] => Mux59.IN6
In3[4] => Mux58.IN6
In3[5] => Mux57.IN6
In3[6] => Mux56.IN6
In3[7] => Mux55.IN6
In3[8] => Mux54.IN6
In3[9] => Mux53.IN6
In3[10] => Mux52.IN6
In3[11] => Mux51.IN6
In3[12] => Mux50.IN6
In3[13] => Mux49.IN6
In3[14] => Mux48.IN6
In3[15] => Mux47.IN6
In3[16] => Mux46.IN6
In3[17] => Mux45.IN6
In3[18] => Mux44.IN6
In3[19] => Mux43.IN6
In3[20] => Mux42.IN6
In3[21] => Mux41.IN6
In3[22] => Mux40.IN6
In3[23] => Mux39.IN6
In3[24] => Mux38.IN6
In3[25] => Mux37.IN6
In3[26] => Mux36.IN6
In3[27] => Mux35.IN6
In3[28] => Mux34.IN6
In3[29] => Mux33.IN6
In3[30] => Mux32.IN6
In3[31] => Mux31.IN6
In3[32] => Mux30.IN6
In3[33] => Mux29.IN6
In3[34] => Mux28.IN6
In3[35] => Mux27.IN6
In3[36] => Mux26.IN6
In3[37] => Mux25.IN6
In3[38] => Mux24.IN6
In3[39] => Mux23.IN6
In3[40] => Mux22.IN6
In3[41] => Mux21.IN6
In3[42] => Mux20.IN6
In3[43] => Mux19.IN6
In3[44] => Mux18.IN6
In3[45] => Mux17.IN6
In3[46] => Mux16.IN6
In3[47] => Mux15.IN6
In3[48] => Mux14.IN6
In3[49] => Mux13.IN6
In3[50] => Mux12.IN6
In3[51] => Mux11.IN6
In3[52] => Mux10.IN6
In3[53] => Mux9.IN6
In3[54] => Mux8.IN6
In3[55] => Mux7.IN6
In3[56] => Mux6.IN6
In3[57] => Mux5.IN6
In3[58] => Mux4.IN6
In3[59] => Mux3.IN6
In3[60] => Mux2.IN6
In3[61] => Mux1.IN6
In3[62] => Mux0.IN6
In4[0] => Mux62.IN7
In4[1] => Mux61.IN7
In4[2] => Mux60.IN7
In4[3] => Mux59.IN7
In4[4] => Mux58.IN7
In4[5] => Mux57.IN7
In4[6] => Mux56.IN7
In4[7] => Mux55.IN7
In4[8] => Mux54.IN7
In4[9] => Mux53.IN7
In4[10] => Mux52.IN7
In4[11] => Mux51.IN7
In4[12] => Mux50.IN7
In4[13] => Mux49.IN7
In4[14] => Mux48.IN7
In4[15] => Mux47.IN7
In4[16] => Mux46.IN7
In4[17] => Mux45.IN7
In4[18] => Mux44.IN7
In4[19] => Mux43.IN7
In4[20] => Mux42.IN7
In4[21] => Mux41.IN7
In4[22] => Mux40.IN7
In4[23] => Mux39.IN7
In4[24] => Mux38.IN7
In4[25] => Mux37.IN7
In4[26] => Mux36.IN7
In4[27] => Mux35.IN7
In4[28] => Mux34.IN7
In4[29] => Mux33.IN7
In4[30] => Mux32.IN7
In4[31] => Mux31.IN7
In4[32] => Mux30.IN7
In4[33] => Mux29.IN7
In4[34] => Mux28.IN7
In4[35] => Mux27.IN7
In4[36] => Mux26.IN7
In4[37] => Mux25.IN7
In4[38] => Mux24.IN7
In4[39] => Mux23.IN7
In4[40] => Mux22.IN7
In4[41] => Mux21.IN7
In4[42] => Mux20.IN7
In4[43] => Mux19.IN7
In4[44] => Mux18.IN7
In4[45] => Mux17.IN7
In4[46] => Mux16.IN7
In4[47] => Mux15.IN7
In4[48] => Mux14.IN7
In4[49] => Mux13.IN7
In4[50] => Mux12.IN7
In4[51] => Mux11.IN7
In4[52] => Mux10.IN7
In4[53] => Mux9.IN7
In4[54] => Mux8.IN7
In4[55] => Mux7.IN7
In4[56] => Mux6.IN7
In4[57] => Mux5.IN7
In4[58] => Mux4.IN7
In4[59] => Mux3.IN7
In4[60] => Mux2.IN7
In4[61] => Mux1.IN7
In4[62] => Mux0.IN7
In5[0] => Mux62.IN8
In5[1] => Mux61.IN8
In5[2] => Mux60.IN8
In5[3] => Mux59.IN8
In5[4] => Mux58.IN8
In5[5] => Mux57.IN8
In5[6] => Mux56.IN8
In5[7] => Mux55.IN8
In5[8] => Mux54.IN8
In5[9] => Mux53.IN8
In5[10] => Mux52.IN8
In5[11] => Mux51.IN8
In5[12] => Mux50.IN8
In5[13] => Mux49.IN8
In5[14] => Mux48.IN8
In5[15] => Mux47.IN8
In5[16] => Mux46.IN8
In5[17] => Mux45.IN8
In5[18] => Mux44.IN8
In5[19] => Mux43.IN8
In5[20] => Mux42.IN8
In5[21] => Mux41.IN8
In5[22] => Mux40.IN8
In5[23] => Mux39.IN8
In5[24] => Mux38.IN8
In5[25] => Mux37.IN8
In5[26] => Mux36.IN8
In5[27] => Mux35.IN8
In5[28] => Mux34.IN8
In5[29] => Mux33.IN8
In5[30] => Mux32.IN8
In5[31] => Mux31.IN8
In5[32] => Mux30.IN8
In5[33] => Mux29.IN8
In5[34] => Mux28.IN8
In5[35] => Mux27.IN8
In5[36] => Mux26.IN8
In5[37] => Mux25.IN8
In5[38] => Mux24.IN8
In5[39] => Mux23.IN8
In5[40] => Mux22.IN8
In5[41] => Mux21.IN8
In5[42] => Mux20.IN8
In5[43] => Mux19.IN8
In5[44] => Mux18.IN8
In5[45] => Mux17.IN8
In5[46] => Mux16.IN8
In5[47] => Mux15.IN8
In5[48] => Mux14.IN8
In5[49] => Mux13.IN8
In5[50] => Mux12.IN8
In5[51] => Mux11.IN8
In5[52] => Mux10.IN8
In5[53] => Mux9.IN8
In5[54] => Mux8.IN8
In5[55] => Mux7.IN8
In5[56] => Mux6.IN8
In5[57] => Mux5.IN8
In5[58] => Mux4.IN8
In5[59] => Mux3.IN8
In5[60] => Mux2.IN8
In5[61] => Mux1.IN8
In5[62] => Mux0.IN8
In6[0] => Mux62.IN9
In6[1] => Mux61.IN9
In6[2] => Mux60.IN9
In6[3] => Mux59.IN9
In6[4] => Mux58.IN9
In6[5] => Mux57.IN9
In6[6] => Mux56.IN9
In6[7] => Mux55.IN9
In6[8] => Mux54.IN9
In6[9] => Mux53.IN9
In6[10] => Mux52.IN9
In6[11] => Mux51.IN9
In6[12] => Mux50.IN9
In6[13] => Mux49.IN9
In6[14] => Mux48.IN9
In6[15] => Mux47.IN9
In6[16] => Mux46.IN9
In6[17] => Mux45.IN9
In6[18] => Mux44.IN9
In6[19] => Mux43.IN9
In6[20] => Mux42.IN9
In6[21] => Mux41.IN9
In6[22] => Mux40.IN9
In6[23] => Mux39.IN9
In6[24] => Mux38.IN9
In6[25] => Mux37.IN9
In6[26] => Mux36.IN9
In6[27] => Mux35.IN9
In6[28] => Mux34.IN9
In6[29] => Mux33.IN9
In6[30] => Mux32.IN9
In6[31] => Mux31.IN9
In6[32] => Mux30.IN9
In6[33] => Mux29.IN9
In6[34] => Mux28.IN9
In6[35] => Mux27.IN9
In6[36] => Mux26.IN9
In6[37] => Mux25.IN9
In6[38] => Mux24.IN9
In6[39] => Mux23.IN9
In6[40] => Mux22.IN9
In6[41] => Mux21.IN9
In6[42] => Mux20.IN9
In6[43] => Mux19.IN9
In6[44] => Mux18.IN9
In6[45] => Mux17.IN9
In6[46] => Mux16.IN9
In6[47] => Mux15.IN9
In6[48] => Mux14.IN9
In6[49] => Mux13.IN9
In6[50] => Mux12.IN9
In6[51] => Mux11.IN9
In6[52] => Mux10.IN9
In6[53] => Mux9.IN9
In6[54] => Mux8.IN9
In6[55] => Mux7.IN9
In6[56] => Mux6.IN9
In6[57] => Mux5.IN9
In6[58] => Mux4.IN9
In6[59] => Mux3.IN9
In6[60] => Mux2.IN9
In6[61] => Mux1.IN9
In6[62] => Mux0.IN9
In7[0] => Mux62.IN10
In7[1] => Mux61.IN10
In7[2] => Mux60.IN10
In7[3] => Mux59.IN10
In7[4] => Mux58.IN10
In7[5] => Mux57.IN10
In7[6] => Mux56.IN10
In7[7] => Mux55.IN10
In7[8] => Mux54.IN10
In7[9] => Mux53.IN10
In7[10] => Mux52.IN10
In7[11] => Mux51.IN10
In7[12] => Mux50.IN10
In7[13] => Mux49.IN10
In7[14] => Mux48.IN10
In7[15] => Mux47.IN10
In7[16] => Mux46.IN10
In7[17] => Mux45.IN10
In7[18] => Mux44.IN10
In7[19] => Mux43.IN10
In7[20] => Mux42.IN10
In7[21] => Mux41.IN10
In7[22] => Mux40.IN10
In7[23] => Mux39.IN10
In7[24] => Mux38.IN10
In7[25] => Mux37.IN10
In7[26] => Mux36.IN10
In7[27] => Mux35.IN10
In7[28] => Mux34.IN10
In7[29] => Mux33.IN10
In7[30] => Mux32.IN10
In7[31] => Mux31.IN10
In7[32] => Mux30.IN10
In7[33] => Mux29.IN10
In7[34] => Mux28.IN10
In7[35] => Mux27.IN10
In7[36] => Mux26.IN10
In7[37] => Mux25.IN10
In7[38] => Mux24.IN10
In7[39] => Mux23.IN10
In7[40] => Mux22.IN10
In7[41] => Mux21.IN10
In7[42] => Mux20.IN10
In7[43] => Mux19.IN10
In7[44] => Mux18.IN10
In7[45] => Mux17.IN10
In7[46] => Mux16.IN10
In7[47] => Mux15.IN10
In7[48] => Mux14.IN10
In7[49] => Mux13.IN10
In7[50] => Mux12.IN10
In7[51] => Mux11.IN10
In7[52] => Mux10.IN10
In7[53] => Mux9.IN10
In7[54] => Mux8.IN10
In7[55] => Mux7.IN10
In7[56] => Mux6.IN10
In7[57] => Mux5.IN10
In7[58] => Mux4.IN10
In7[59] => Mux3.IN10
In7[60] => Mux2.IN10
In7[61] => Mux1.IN10
In7[62] => Mux0.IN10
In8[0] => Mux62.IN11
In8[1] => Mux61.IN11
In8[2] => Mux60.IN11
In8[3] => Mux59.IN11
In8[4] => Mux58.IN11
In8[5] => Mux57.IN11
In8[6] => Mux56.IN11
In8[7] => Mux55.IN11
In8[8] => Mux54.IN11
In8[9] => Mux53.IN11
In8[10] => Mux52.IN11
In8[11] => Mux51.IN11
In8[12] => Mux50.IN11
In8[13] => Mux49.IN11
In8[14] => Mux48.IN11
In8[15] => Mux47.IN11
In8[16] => Mux46.IN11
In8[17] => Mux45.IN11
In8[18] => Mux44.IN11
In8[19] => Mux43.IN11
In8[20] => Mux42.IN11
In8[21] => Mux41.IN11
In8[22] => Mux40.IN11
In8[23] => Mux39.IN11
In8[24] => Mux38.IN11
In8[25] => Mux37.IN11
In8[26] => Mux36.IN11
In8[27] => Mux35.IN11
In8[28] => Mux34.IN11
In8[29] => Mux33.IN11
In8[30] => Mux32.IN11
In8[31] => Mux31.IN11
In8[32] => Mux30.IN11
In8[33] => Mux29.IN11
In8[34] => Mux28.IN11
In8[35] => Mux27.IN11
In8[36] => Mux26.IN11
In8[37] => Mux25.IN11
In8[38] => Mux24.IN11
In8[39] => Mux23.IN11
In8[40] => Mux22.IN11
In8[41] => Mux21.IN11
In8[42] => Mux20.IN11
In8[43] => Mux19.IN11
In8[44] => Mux18.IN11
In8[45] => Mux17.IN11
In8[46] => Mux16.IN11
In8[47] => Mux15.IN11
In8[48] => Mux14.IN11
In8[49] => Mux13.IN11
In8[50] => Mux12.IN11
In8[51] => Mux11.IN11
In8[52] => Mux10.IN11
In8[53] => Mux9.IN11
In8[54] => Mux8.IN11
In8[55] => Mux7.IN11
In8[56] => Mux6.IN11
In8[57] => Mux5.IN11
In8[58] => Mux4.IN11
In8[59] => Mux3.IN11
In8[60] => Mux2.IN11
In8[61] => Mux1.IN11
In8[62] => Mux0.IN11
In9[0] => Mux62.IN12
In9[1] => Mux61.IN12
In9[2] => Mux60.IN12
In9[3] => Mux59.IN12
In9[4] => Mux58.IN12
In9[5] => Mux57.IN12
In9[6] => Mux56.IN12
In9[7] => Mux55.IN12
In9[8] => Mux54.IN12
In9[9] => Mux53.IN12
In9[10] => Mux52.IN12
In9[11] => Mux51.IN12
In9[12] => Mux50.IN12
In9[13] => Mux49.IN12
In9[14] => Mux48.IN12
In9[15] => Mux47.IN12
In9[16] => Mux46.IN12
In9[17] => Mux45.IN12
In9[18] => Mux44.IN12
In9[19] => Mux43.IN12
In9[20] => Mux42.IN12
In9[21] => Mux41.IN12
In9[22] => Mux40.IN12
In9[23] => Mux39.IN12
In9[24] => Mux38.IN12
In9[25] => Mux37.IN12
In9[26] => Mux36.IN12
In9[27] => Mux35.IN12
In9[28] => Mux34.IN12
In9[29] => Mux33.IN12
In9[30] => Mux32.IN12
In9[31] => Mux31.IN12
In9[32] => Mux30.IN12
In9[33] => Mux29.IN12
In9[34] => Mux28.IN12
In9[35] => Mux27.IN12
In9[36] => Mux26.IN12
In9[37] => Mux25.IN12
In9[38] => Mux24.IN12
In9[39] => Mux23.IN12
In9[40] => Mux22.IN12
In9[41] => Mux21.IN12
In9[42] => Mux20.IN12
In9[43] => Mux19.IN12
In9[44] => Mux18.IN12
In9[45] => Mux17.IN12
In9[46] => Mux16.IN12
In9[47] => Mux15.IN12
In9[48] => Mux14.IN12
In9[49] => Mux13.IN12
In9[50] => Mux12.IN12
In9[51] => Mux11.IN12
In9[52] => Mux10.IN12
In9[53] => Mux9.IN12
In9[54] => Mux8.IN12
In9[55] => Mux7.IN12
In9[56] => Mux6.IN12
In9[57] => Mux5.IN12
In9[58] => Mux4.IN12
In9[59] => Mux3.IN12
In9[60] => Mux2.IN12
In9[61] => Mux1.IN12
In9[62] => Mux0.IN12
In10[0] => Mux62.IN13
In10[1] => Mux61.IN13
In10[2] => Mux60.IN13
In10[3] => Mux59.IN13
In10[4] => Mux58.IN13
In10[5] => Mux57.IN13
In10[6] => Mux56.IN13
In10[7] => Mux55.IN13
In10[8] => Mux54.IN13
In10[9] => Mux53.IN13
In10[10] => Mux52.IN13
In10[11] => Mux51.IN13
In10[12] => Mux50.IN13
In10[13] => Mux49.IN13
In10[14] => Mux48.IN13
In10[15] => Mux47.IN13
In10[16] => Mux46.IN13
In10[17] => Mux45.IN13
In10[18] => Mux44.IN13
In10[19] => Mux43.IN13
In10[20] => Mux42.IN13
In10[21] => Mux41.IN13
In10[22] => Mux40.IN13
In10[23] => Mux39.IN13
In10[24] => Mux38.IN13
In10[25] => Mux37.IN13
In10[26] => Mux36.IN13
In10[27] => Mux35.IN13
In10[28] => Mux34.IN13
In10[29] => Mux33.IN13
In10[30] => Mux32.IN13
In10[31] => Mux31.IN13
In10[32] => Mux30.IN13
In10[33] => Mux29.IN13
In10[34] => Mux28.IN13
In10[35] => Mux27.IN13
In10[36] => Mux26.IN13
In10[37] => Mux25.IN13
In10[38] => Mux24.IN13
In10[39] => Mux23.IN13
In10[40] => Mux22.IN13
In10[41] => Mux21.IN13
In10[42] => Mux20.IN13
In10[43] => Mux19.IN13
In10[44] => Mux18.IN13
In10[45] => Mux17.IN13
In10[46] => Mux16.IN13
In10[47] => Mux15.IN13
In10[48] => Mux14.IN13
In10[49] => Mux13.IN13
In10[50] => Mux12.IN13
In10[51] => Mux11.IN13
In10[52] => Mux10.IN13
In10[53] => Mux9.IN13
In10[54] => Mux8.IN13
In10[55] => Mux7.IN13
In10[56] => Mux6.IN13
In10[57] => Mux5.IN13
In10[58] => Mux4.IN13
In10[59] => Mux3.IN13
In10[60] => Mux2.IN13
In10[61] => Mux1.IN13
In10[62] => Mux0.IN13
In11[0] => Mux62.IN14
In11[1] => Mux61.IN14
In11[2] => Mux60.IN14
In11[3] => Mux59.IN14
In11[4] => Mux58.IN14
In11[5] => Mux57.IN14
In11[6] => Mux56.IN14
In11[7] => Mux55.IN14
In11[8] => Mux54.IN14
In11[9] => Mux53.IN14
In11[10] => Mux52.IN14
In11[11] => Mux51.IN14
In11[12] => Mux50.IN14
In11[13] => Mux49.IN14
In11[14] => Mux48.IN14
In11[15] => Mux47.IN14
In11[16] => Mux46.IN14
In11[17] => Mux45.IN14
In11[18] => Mux44.IN14
In11[19] => Mux43.IN14
In11[20] => Mux42.IN14
In11[21] => Mux41.IN14
In11[22] => Mux40.IN14
In11[23] => Mux39.IN14
In11[24] => Mux38.IN14
In11[25] => Mux37.IN14
In11[26] => Mux36.IN14
In11[27] => Mux35.IN14
In11[28] => Mux34.IN14
In11[29] => Mux33.IN14
In11[30] => Mux32.IN14
In11[31] => Mux31.IN14
In11[32] => Mux30.IN14
In11[33] => Mux29.IN14
In11[34] => Mux28.IN14
In11[35] => Mux27.IN14
In11[36] => Mux26.IN14
In11[37] => Mux25.IN14
In11[38] => Mux24.IN14
In11[39] => Mux23.IN14
In11[40] => Mux22.IN14
In11[41] => Mux21.IN14
In11[42] => Mux20.IN14
In11[43] => Mux19.IN14
In11[44] => Mux18.IN14
In11[45] => Mux17.IN14
In11[46] => Mux16.IN14
In11[47] => Mux15.IN14
In11[48] => Mux14.IN14
In11[49] => Mux13.IN14
In11[50] => Mux12.IN14
In11[51] => Mux11.IN14
In11[52] => Mux10.IN14
In11[53] => Mux9.IN14
In11[54] => Mux8.IN14
In11[55] => Mux7.IN14
In11[56] => Mux6.IN14
In11[57] => Mux5.IN14
In11[58] => Mux4.IN14
In11[59] => Mux3.IN14
In11[60] => Mux2.IN14
In11[61] => Mux1.IN14
In11[62] => Mux0.IN14
In12[0] => Mux62.IN15
In12[1] => Mux61.IN15
In12[2] => Mux60.IN15
In12[3] => Mux59.IN15
In12[4] => Mux58.IN15
In12[5] => Mux57.IN15
In12[6] => Mux56.IN15
In12[7] => Mux55.IN15
In12[8] => Mux54.IN15
In12[9] => Mux53.IN15
In12[10] => Mux52.IN15
In12[11] => Mux51.IN15
In12[12] => Mux50.IN15
In12[13] => Mux49.IN15
In12[14] => Mux48.IN15
In12[15] => Mux47.IN15
In12[16] => Mux46.IN15
In12[17] => Mux45.IN15
In12[18] => Mux44.IN15
In12[19] => Mux43.IN15
In12[20] => Mux42.IN15
In12[21] => Mux41.IN15
In12[22] => Mux40.IN15
In12[23] => Mux39.IN15
In12[24] => Mux38.IN15
In12[25] => Mux37.IN15
In12[26] => Mux36.IN15
In12[27] => Mux35.IN15
In12[28] => Mux34.IN15
In12[29] => Mux33.IN15
In12[30] => Mux32.IN15
In12[31] => Mux31.IN15
In12[32] => Mux30.IN15
In12[33] => Mux29.IN15
In12[34] => Mux28.IN15
In12[35] => Mux27.IN15
In12[36] => Mux26.IN15
In12[37] => Mux25.IN15
In12[38] => Mux24.IN15
In12[39] => Mux23.IN15
In12[40] => Mux22.IN15
In12[41] => Mux21.IN15
In12[42] => Mux20.IN15
In12[43] => Mux19.IN15
In12[44] => Mux18.IN15
In12[45] => Mux17.IN15
In12[46] => Mux16.IN15
In12[47] => Mux15.IN15
In12[48] => Mux14.IN15
In12[49] => Mux13.IN15
In12[50] => Mux12.IN15
In12[51] => Mux11.IN15
In12[52] => Mux10.IN15
In12[53] => Mux9.IN15
In12[54] => Mux8.IN15
In12[55] => Mux7.IN15
In12[56] => Mux6.IN15
In12[57] => Mux5.IN15
In12[58] => Mux4.IN15
In12[59] => Mux3.IN15
In12[60] => Mux2.IN15
In12[61] => Mux1.IN15
In12[62] => Mux0.IN15


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1
numbers[0] => numbers[0].IN1
numbers[1] => numbers[1].IN1
numbers[2] => numbers[2].IN1
numbers[3] => numbers[3].IN1
numbers[4] => numbers[4].IN1
numbers[5] => numbers[5].IN1
numbers[6] => numbers[6].IN1
numbers[7] => numbers[7].IN1
numbers[8] => numbers[8].IN1
numbers[9] => numbers[9].IN1
numbers[10] => numbers[10].IN1
numbers[11] => numbers[11].IN1
numbers[12] => numbers[12].IN1
numbers[13] => numbers[13].IN1
numbers[14] => numbers[14].IN1
numbers[15] => numbers[15].IN1
numbers[16] => numbers[16].IN1
numbers[17] => numbers[17].IN1
numbers[18] => numbers[18].IN1
numbers[19] => numbers[19].IN1
numbers[20] => numbers[20].IN1
numbers[21] => numbers[21].IN1
numbers[22] => numbers[22].IN1
numbers[23] => numbers[23].IN1
numbers[24] => numbers[24].IN1
numbers[25] => numbers[25].IN1
numbers[26] => numbers[26].IN1
numbers[27] => numbers[27].IN1
numbers[28] => numbers[28].IN1
numbers[29] => numbers[29].IN1
numbers[30] => numbers[30].IN1
numbers[31] => numbers[31].IN1
numbers[32] => numbers[32].IN1
numbers[33] => numbers[33].IN1
numbers[34] => numbers[34].IN1
numbers[35] => numbers[35].IN1
numbers[36] => numbers[36].IN1
numbers[37] => numbers[37].IN1
numbers[38] => numbers[38].IN1
numbers[39] => numbers[39].IN1
numbers[40] => numbers[40].IN1
numbers[41] => numbers[41].IN1
numbers[42] => numbers[42].IN1
numbers[43] => numbers[43].IN1
numbers[44] => numbers[44].IN1
numbers[45] => numbers[45].IN1
numbers[46] => numbers[46].IN1
numbers[47] => numbers[47].IN1
numbers[48] => numbers[48].IN1
numbers[49] => numbers[49].IN1
numbers[50] => numbers[50].IN1
numbers[51] => numbers[51].IN1
numbers[52] => numbers[52].IN1
numbers[53] => numbers[53].IN1
numbers[54] => numbers[54].IN1
numbers[55] => numbers[55].IN1
numbers[56] => numbers[56].IN1
numbers[57] => numbers[57].IN1
numbers[58] => numbers[58].IN1
numbers[59] => numbers[59].IN1
numbers[60] => numbers[60].IN1
numbers[61] => numbers[61].IN1
numbers[62] => numbers[62].IN1
numbers[63] => numbers[63].IN1
numbers[64] => numbers[64].IN1
numbers[65] => numbers[65].IN1
numbers[66] => numbers[66].IN1
numbers[67] => numbers[67].IN1
numbers[68] => numbers[68].IN1
numbers[69] => numbers[69].IN1
numbers[70] => numbers[70].IN1
numbers[71] => numbers[71].IN1
numbers[72] => numbers[72].IN1
numbers[73] => numbers[73].IN1
numbers[74] => numbers[74].IN1
numbers[75] => numbers[75].IN1
numbers[76] => numbers[76].IN1
numbers[77] => numbers[77].IN1
numbers[78] => numbers[78].IN1
numbers[79] => numbers[79].IN1
numbers[80] => numbers[80].IN1
numbers[81] => numbers[81].IN1
numbers[82] => numbers[82].IN1
numbers[83] => numbers[83].IN1
numbers[84] => numbers[84].IN1
numbers[85] => numbers[85].IN1
numbers[86] => numbers[86].IN1
numbers[87] => numbers[87].IN1
numbers[88] => numbers[88].IN1
numbers[89] => numbers[89].IN1
numbers[90] => numbers[90].IN1
numbers[91] => numbers[91].IN1
numbers[92] => numbers[92].IN1
numbers[93] => numbers[93].IN1
numbers[94] => numbers[94].IN1
numbers[95] => numbers[95].IN1
numbers[96] => numbers[96].IN1
numbers[97] => numbers[97].IN1
numbers[98] => numbers[98].IN1
numbers[99] => numbers[99].IN1
numbers[100] => numbers[100].IN1
numbers[101] => numbers[101].IN1
numbers[102] => numbers[102].IN1
numbers[103] => numbers[103].IN1
numbers[104] => numbers[104].IN1
numbers[105] => numbers[105].IN1
numbers[106] => numbers[106].IN1
numbers[107] => numbers[107].IN1
numbers[108] => numbers[108].IN1
numbers[109] => numbers[109].IN1
numbers[110] => numbers[110].IN1
numbers[111] => numbers[111].IN1
numbers[112] => numbers[112].IN1
numbers[113] => numbers[113].IN1
numbers[114] => numbers[114].IN1
numbers[115] => numbers[115].IN1
numbers[116] => numbers[116].IN1
numbers[117] => numbers[117].IN1
numbers[118] => numbers[118].IN1
numbers[119] => numbers[119].IN1
numbers[120] => numbers[120].IN1
numbers[121] => numbers[121].IN1
numbers[122] => numbers[122].IN1
numbers[123] => numbers[123].IN1
numbers[124] => numbers[124].IN1
numbers[125] => numbers[125].IN1
numbers[126] => numbers[126].IN1
numbers[127] => numbers[127].IN1
numbers[128] => numbers[128].IN1
numbers[129] => numbers[129].IN1
numbers[130] => numbers[130].IN1
numbers[131] => numbers[131].IN1
numbers[132] => numbers[132].IN1
numbers[133] => numbers[133].IN1
numbers[134] => numbers[134].IN1
numbers[135] => numbers[135].IN1
numbers[136] => numbers[136].IN1
numbers[137] => numbers[137].IN1
numbers[138] => numbers[138].IN1
numbers[139] => numbers[139].IN1
numbers[140] => numbers[140].IN1
numbers[141] => numbers[141].IN1
numbers[142] => numbers[142].IN1
numbers[143] => numbers[143].IN1
numbers[144] => numbers[144].IN1
numbers[145] => numbers[145].IN1
numbers[146] => numbers[146].IN1
numbers[147] => numbers[147].IN1
numbers[148] => numbers[148].IN1
numbers[149] => numbers[149].IN1
numbers[150] => numbers[150].IN1
numbers[151] => numbers[151].IN1
numbers[152] => numbers[152].IN1
numbers[153] => numbers[153].IN1
numbers[154] => numbers[154].IN1
numbers[155] => numbers[155].IN1
numbers[156] => numbers[156].IN1
numbers[157] => numbers[157].IN1
numbers[158] => numbers[158].IN1
numbers[159] => numbers[159].IN1
numbers[160] => numbers[160].IN1
numbers[161] => numbers[161].IN1
numbers[162] => numbers[162].IN1
numbers[163] => numbers[163].IN1
numbers[164] => numbers[164].IN1
numbers[165] => numbers[165].IN1
numbers[166] => numbers[166].IN1
numbers[167] => numbers[167].IN1
numbers[168] => numbers[168].IN1
numbers[169] => numbers[169].IN1
numbers[170] => numbers[170].IN1
numbers[171] => numbers[171].IN1
numbers[172] => numbers[172].IN1
numbers[173] => numbers[173].IN1
numbers[174] => numbers[174].IN1
numbers[175] => numbers[175].IN1
numbers[176] => numbers[176].IN1
numbers[177] => numbers[177].IN1
numbers[178] => numbers[178].IN1
numbers[179] => numbers[179].IN1
numbers[180] => numbers[180].IN1
numbers[181] => numbers[181].IN1
numbers[182] => numbers[182].IN1
numbers[183] => numbers[183].IN1
numbers[184] => numbers[184].IN1
numbers[185] => numbers[185].IN1
numbers[186] => numbers[186].IN1
numbers[187] => numbers[187].IN1
numbers[188] => numbers[188].IN1
numbers[189] => numbers[189].IN1
numbers[190] => numbers[190].IN1
numbers[191] => numbers[191].IN1
numbers[192] => numbers[192].IN1
numbers[193] => numbers[193].IN1
numbers[194] => numbers[194].IN1
numbers[195] => numbers[195].IN1
numbers[196] => numbers[196].IN1
numbers[197] => numbers[197].IN1
numbers[198] => numbers[198].IN1
numbers[199] => numbers[199].IN1
numbers[200] => numbers[200].IN1
numbers[201] => numbers[201].IN1
numbers[202] => numbers[202].IN1
numbers[203] => numbers[203].IN1
numbers[204] => numbers[204].IN1
numbers[205] => numbers[205].IN1
numbers[206] => numbers[206].IN1
numbers[207] => numbers[207].IN1
numbers[208] => numbers[208].IN1
numbers[209] => numbers[209].IN1
numbers[210] => numbers[210].IN1
numbers[211] => numbers[211].IN1
numbers[212] => numbers[212].IN1
numbers[213] => numbers[213].IN1
numbers[214] => numbers[214].IN1
numbers[215] => numbers[215].IN1
numbers[216] => numbers[216].IN1
numbers[217] => numbers[217].IN1
numbers[218] => numbers[218].IN1
numbers[219] => numbers[219].IN1
numbers[220] => numbers[220].IN1
numbers[221] => numbers[221].IN1
numbers[222] => numbers[222].IN1
numbers[223] => numbers[223].IN1
numbers[224] => numbers[224].IN1
numbers[225] => numbers[225].IN1
numbers[226] => numbers[226].IN1
numbers[227] => numbers[227].IN1
numbers[228] => numbers[228].IN1
numbers[229] => numbers[229].IN1
numbers[230] => numbers[230].IN1
numbers[231] => numbers[231].IN1
numbers[232] => numbers[232].IN1
numbers[233] => numbers[233].IN1
numbers[234] => numbers[234].IN1
numbers[235] => numbers[235].IN1
numbers[236] => numbers[236].IN1
numbers[237] => numbers[237].IN1
numbers[238] => numbers[238].IN1
numbers[239] => numbers[239].IN1
total_price[0] => total_price[0].IN1
total_price[1] => total_price[1].IN1
total_price[2] => total_price[2].IN1
total_price[3] => total_price[3].IN1
total_price[4] => total_price[4].IN1
total_price[5] => total_price[5].IN1
total_price[6] => total_price[6].IN1
total_price[7] => total_price[7].IN1
total_price[8] => total_price[8].IN1
total_price[9] => total_price[9].IN1
total_price[10] => total_price[10].IN1
total_price[11] => total_price[11].IN1
total_price[12] => total_price[12].IN1
total_price[13] => total_price[13].IN1
total_price[14] => total_price[14].IN1
total_price[15] => total_price[15].IN1
total_price[16] => total_price[16].IN1
total_price[17] => total_price[17].IN1
total_price[18] => total_price[18].IN1
total_price[19] => total_price[19].IN1
H_counter[0] => H_counter[0].IN1
H_counter[1] => H_counter[1].IN1
H_counter[2] => H_counter[2].IN1
H_counter[3] => H_counter[3].IN1
H_counter[4] => H_counter[4].IN1
H_counter[5] => H_counter[5].IN1
H_counter[6] => H_counter[6].IN1
H_counter[7] => H_counter[7].IN1
H_counter[8] => H_counter[8].IN1
H_counter[9] => H_counter[9].IN1
H_counter[10] => H_counter[10].IN1
ve_counter[0] => ve_counter[0].IN1
ve_counter[1] => ve_counter[1].IN1
ve_counter[2] => ve_counter[2].IN1
ve_counter[3] => ve_counter[3].IN1
ve_counter[4] => ve_counter[4].IN1
ve_counter[5] => ve_counter[5].IN1
ve_counter[6] => ve_counter[6].IN1
ve_counter[7] => ve_counter[7].IN1
ve_counter[8] => ve_counter[8].IN1
ve_counter[9] => ve_counter[9].IN1
CLK => CLK.IN1
output_bit <= number_writer_pixel:number_writer_pixel_1.output_bit
output_bit_char[0] <= number_writer_pixel:number_writer_pixel_1.output_bit_char
output_bit_char[1] <= number_writer_pixel:number_writer_pixel_1.output_bit_char
output_bit_char[2] <= number_writer_pixel:number_writer_pixel_1.output_bit_char
output_bit_char[3] <= number_writer_pixel:number_writer_pixel_1.output_bit_char
output_bit_char[4] <= number_writer_pixel:number_writer_pixel_1.output_bit_char
output_bit_char[5] <= number_writer_pixel:number_writer_pixel_1.output_bit_char
output_bit_char[6] <= number_writer_pixel:number_writer_pixel_1.output_bit_char
coloumn_counter[0] <= number_writer_pixel:number_writer_pixel_1.coloumn_counter
coloumn_counter[1] <= number_writer_pixel:number_writer_pixel_1.coloumn_counter
coloumn_counter[2] <= number_writer_pixel:number_writer_pixel_1.coloumn_counter
coloumn_counter[3] <= number_writer_pixel:number_writer_pixel_1.coloumn_counter
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:num_calc1
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:num_calc2
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:num_calc3
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:num_calc4
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:num_calc5
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:num_calc6
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:num_calc7
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:num_calc8
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:num_calc9
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:num_calc10
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:num_calc11
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:num_calc12
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|num_calc:t_price
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat0.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat4.OUTPUTSELECT
enable => dat[76].DATAIN
enable => dat[69].DATAIN
enable => dat[66].DATAIN
enable => dat[65].DATAIN
enable => dat[64].DATAIN
enable => dat[63].DATAIN
enable => dat[62].DATAIN
enable => dat[60].DATAIN
enable => dat[58].DATAIN
enable => dat[54].DATAIN
enable => dat[53].DATAIN
enable => dat[52].DATAIN
enable => dat[50].DATAIN
num_i[0] => Decoder2.IN3
num_i[0] => Decoder4.IN2
num_i[1] => Decoder1.IN1
num_i[1] => Decoder2.IN2
num_i[1] => Decoder3.IN2
num_i[2] => Decoder0.IN1
num_i[2] => Decoder2.IN1
num_i[2] => Decoder3.IN1
num_i[2] => Decoder4.IN1
num_i[3] => Decoder0.IN0
num_i[3] => Decoder1.IN0
num_i[3] => Decoder2.IN0
num_i[3] => Decoder3.IN0
num_i[3] => Decoder4.IN0
price_i[0] => Decoder20.IN3
price_i[1] => Decoder17.IN2
price_i[1] => Decoder19.IN1
price_i[1] => Decoder20.IN2
price_i[2] => Decoder17.IN1
price_i[2] => Decoder18.IN1
price_i[2] => Decoder20.IN1
price_i[3] => Decoder17.IN0
price_i[3] => Decoder18.IN0
price_i[3] => Decoder19.IN0
price_i[3] => Decoder20.IN0
price_i[4] => Decoder16.IN3
price_i[5] => Decoder13.IN2
price_i[5] => Decoder15.IN1
price_i[5] => Decoder16.IN2
price_i[6] => Decoder13.IN1
price_i[6] => Decoder14.IN1
price_i[6] => Decoder16.IN1
price_i[7] => Decoder13.IN0
price_i[7] => Decoder14.IN0
price_i[7] => Decoder15.IN0
price_i[7] => Decoder16.IN0
price_i[8] => Decoder12.IN3
price_i[9] => Decoder9.IN2
price_i[9] => Decoder11.IN1
price_i[9] => Decoder12.IN2
price_i[10] => Decoder9.IN1
price_i[10] => Decoder10.IN1
price_i[10] => Decoder12.IN1
price_i[11] => Decoder9.IN0
price_i[11] => Decoder10.IN0
price_i[11] => Decoder11.IN0
price_i[11] => Decoder12.IN0
price_i[12] => Decoder8.IN3
price_i[13] => Decoder5.IN2
price_i[13] => Decoder7.IN1
price_i[13] => Decoder8.IN2
price_i[14] => Decoder5.IN1
price_i[14] => Decoder6.IN1
price_i[14] => Decoder8.IN1
price_i[15] => Decoder5.IN0
price_i[15] => Decoder6.IN0
price_i[15] => Decoder7.IN0
price_i[15] => Decoder8.IN0
dat[0] <= <GND>
dat[1] <= <GND>
dat[2] <= <VCC>
dat[3] <= <GND>
dat[4] <= <GND>
dat[5] <= <VCC>
dat[6] <= <GND>
dat[7] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
dat[8] <= Decoder19.DB_MAX_OUTPUT_PORT_TYPE
dat[9] <= Decoder18.DB_MAX_OUTPUT_PORT_TYPE
dat[10] <= Decoder17.DB_MAX_OUTPUT_PORT_TYPE
dat[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
dat[13] <= <GND>
dat[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
dat[15] <= Decoder15.DB_MAX_OUTPUT_PORT_TYPE
dat[16] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
dat[17] <= Decoder13.DB_MAX_OUTPUT_PORT_TYPE
dat[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
dat[20] <= <GND>
dat[21] <= <GND>
dat[22] <= <VCC>
dat[23] <= <VCC>
dat[24] <= <VCC>
dat[25] <= <GND>
dat[26] <= <VCC>
dat[27] <= <GND>
dat[28] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dat[29] <= Decoder11.DB_MAX_OUTPUT_PORT_TYPE
dat[30] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
dat[31] <= Decoder9.DB_MAX_OUTPUT_PORT_TYPE
dat[32] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[33] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dat[34] <= <GND>
dat[35] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dat[36] <= Decoder7.DB_MAX_OUTPUT_PORT_TYPE
dat[37] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
dat[38] <= Decoder5.DB_MAX_OUTPUT_PORT_TYPE
dat[39] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[40] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dat[41] <= <GND>
dat[42] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[43] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[44] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[45] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[46] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[47] <= dat4.DB_MAX_OUTPUT_PORT_TYPE
dat[48] <= <GND>
dat[49] <= <GND>
dat[50] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[51] <= <GND>
dat[52] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[53] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[54] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[55] <= <GND>
dat[56] <= <GND>
dat[57] <= <GND>
dat[58] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[59] <= <GND>
dat[60] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[61] <= <GND>
dat[62] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[63] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[64] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[65] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[66] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[67] <= <GND>
dat[68] <= <GND>
dat[69] <= enable.DB_MAX_OUTPUT_PORT_TYPE
dat[70] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[71] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[72] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[73] <= <GND>
dat[74] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[75] <= dat0.DB_MAX_OUTPUT_PORT_TYPE
dat[76] <= enable.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|number_writer_pixel:number_writer_pixel_1
H_counter[0] => LessThan26.IN22
H_counter[0] => LessThan27.IN22
H_counter[1] => LessThan26.IN21
H_counter[1] => LessThan27.IN21
H_counter[2] => LessThan26.IN20
H_counter[2] => LessThan27.IN20
H_counter[3] => LessThan26.IN19
H_counter[3] => LessThan27.IN19
H_counter[4] => LessThan26.IN18
H_counter[4] => LessThan27.IN18
H_counter[5] => LessThan26.IN17
H_counter[5] => LessThan27.IN17
H_counter[6] => LessThan26.IN16
H_counter[6] => LessThan27.IN16
H_counter[7] => LessThan26.IN15
H_counter[7] => LessThan27.IN15
H_counter[8] => LessThan26.IN14
H_counter[8] => LessThan27.IN14
H_counter[9] => LessThan26.IN13
H_counter[9] => LessThan27.IN13
H_counter[10] => LessThan26.IN12
H_counter[10] => LessThan27.IN12
ve_counter[0] => LessThan0.IN20
ve_counter[0] => LessThan1.IN20
ve_counter[0] => LessThan2.IN20
ve_counter[0] => LessThan3.IN20
ve_counter[0] => LessThan4.IN20
ve_counter[0] => LessThan5.IN20
ve_counter[0] => LessThan6.IN20
ve_counter[0] => LessThan7.IN20
ve_counter[0] => LessThan8.IN20
ve_counter[0] => LessThan9.IN20
ve_counter[0] => LessThan10.IN20
ve_counter[0] => LessThan11.IN20
ve_counter[0] => LessThan12.IN20
ve_counter[0] => LessThan13.IN20
ve_counter[0] => LessThan14.IN20
ve_counter[0] => LessThan15.IN20
ve_counter[0] => LessThan16.IN20
ve_counter[0] => LessThan17.IN20
ve_counter[0] => LessThan18.IN20
ve_counter[0] => LessThan19.IN20
ve_counter[0] => LessThan20.IN20
ve_counter[0] => LessThan21.IN20
ve_counter[0] => LessThan22.IN20
ve_counter[0] => LessThan23.IN20
ve_counter[0] => LessThan24.IN20
ve_counter[0] => LessThan25.IN20
ve_counter[1] => LessThan0.IN19
ve_counter[1] => LessThan1.IN19
ve_counter[1] => LessThan2.IN19
ve_counter[1] => LessThan3.IN19
ve_counter[1] => LessThan4.IN19
ve_counter[1] => LessThan5.IN19
ve_counter[1] => LessThan6.IN19
ve_counter[1] => LessThan7.IN19
ve_counter[1] => LessThan8.IN19
ve_counter[1] => LessThan9.IN19
ve_counter[1] => LessThan10.IN19
ve_counter[1] => LessThan11.IN19
ve_counter[1] => LessThan12.IN19
ve_counter[1] => LessThan13.IN19
ve_counter[1] => LessThan14.IN19
ve_counter[1] => LessThan15.IN19
ve_counter[1] => LessThan16.IN19
ve_counter[1] => LessThan17.IN19
ve_counter[1] => LessThan18.IN19
ve_counter[1] => LessThan19.IN19
ve_counter[1] => LessThan20.IN19
ve_counter[1] => LessThan21.IN19
ve_counter[1] => LessThan22.IN19
ve_counter[1] => LessThan23.IN19
ve_counter[1] => LessThan24.IN19
ve_counter[1] => LessThan25.IN19
ve_counter[2] => LessThan0.IN18
ve_counter[2] => LessThan1.IN18
ve_counter[2] => LessThan2.IN18
ve_counter[2] => LessThan3.IN18
ve_counter[2] => LessThan4.IN18
ve_counter[2] => LessThan5.IN18
ve_counter[2] => LessThan6.IN18
ve_counter[2] => LessThan7.IN18
ve_counter[2] => LessThan8.IN18
ve_counter[2] => LessThan9.IN18
ve_counter[2] => LessThan10.IN18
ve_counter[2] => LessThan11.IN18
ve_counter[2] => LessThan12.IN18
ve_counter[2] => LessThan13.IN18
ve_counter[2] => LessThan14.IN18
ve_counter[2] => LessThan15.IN18
ve_counter[2] => LessThan16.IN18
ve_counter[2] => LessThan17.IN18
ve_counter[2] => LessThan18.IN18
ve_counter[2] => LessThan19.IN18
ve_counter[2] => LessThan20.IN18
ve_counter[2] => LessThan21.IN18
ve_counter[2] => LessThan22.IN18
ve_counter[2] => LessThan23.IN18
ve_counter[2] => LessThan24.IN18
ve_counter[2] => LessThan25.IN18
ve_counter[3] => LessThan0.IN17
ve_counter[3] => LessThan1.IN17
ve_counter[3] => LessThan2.IN17
ve_counter[3] => LessThan3.IN17
ve_counter[3] => LessThan4.IN17
ve_counter[3] => LessThan5.IN17
ve_counter[3] => LessThan6.IN17
ve_counter[3] => LessThan7.IN17
ve_counter[3] => LessThan8.IN17
ve_counter[3] => LessThan9.IN17
ve_counter[3] => LessThan10.IN17
ve_counter[3] => LessThan11.IN17
ve_counter[3] => LessThan12.IN17
ve_counter[3] => LessThan13.IN17
ve_counter[3] => LessThan14.IN17
ve_counter[3] => LessThan15.IN17
ve_counter[3] => LessThan16.IN17
ve_counter[3] => LessThan17.IN17
ve_counter[3] => LessThan18.IN17
ve_counter[3] => LessThan19.IN17
ve_counter[3] => LessThan20.IN17
ve_counter[3] => LessThan21.IN17
ve_counter[3] => LessThan22.IN17
ve_counter[3] => LessThan23.IN17
ve_counter[3] => LessThan24.IN17
ve_counter[3] => LessThan25.IN17
ve_counter[4] => LessThan0.IN16
ve_counter[4] => LessThan1.IN16
ve_counter[4] => LessThan2.IN16
ve_counter[4] => LessThan3.IN16
ve_counter[4] => LessThan4.IN16
ve_counter[4] => LessThan5.IN16
ve_counter[4] => LessThan6.IN16
ve_counter[4] => LessThan7.IN16
ve_counter[4] => LessThan8.IN16
ve_counter[4] => LessThan9.IN16
ve_counter[4] => LessThan10.IN16
ve_counter[4] => LessThan11.IN16
ve_counter[4] => LessThan12.IN16
ve_counter[4] => LessThan13.IN16
ve_counter[4] => LessThan14.IN16
ve_counter[4] => LessThan15.IN16
ve_counter[4] => LessThan16.IN16
ve_counter[4] => LessThan17.IN16
ve_counter[4] => LessThan18.IN16
ve_counter[4] => LessThan19.IN16
ve_counter[4] => LessThan20.IN16
ve_counter[4] => LessThan21.IN16
ve_counter[4] => LessThan22.IN16
ve_counter[4] => LessThan23.IN16
ve_counter[4] => LessThan24.IN16
ve_counter[4] => LessThan25.IN16
ve_counter[5] => LessThan0.IN15
ve_counter[5] => LessThan1.IN15
ve_counter[5] => LessThan2.IN15
ve_counter[5] => LessThan3.IN15
ve_counter[5] => LessThan4.IN15
ve_counter[5] => LessThan5.IN15
ve_counter[5] => LessThan6.IN15
ve_counter[5] => LessThan7.IN15
ve_counter[5] => LessThan8.IN15
ve_counter[5] => LessThan9.IN15
ve_counter[5] => LessThan10.IN15
ve_counter[5] => LessThan11.IN15
ve_counter[5] => LessThan12.IN15
ve_counter[5] => LessThan13.IN15
ve_counter[5] => LessThan14.IN15
ve_counter[5] => LessThan15.IN15
ve_counter[5] => LessThan16.IN15
ve_counter[5] => LessThan17.IN15
ve_counter[5] => LessThan18.IN15
ve_counter[5] => LessThan19.IN15
ve_counter[5] => LessThan20.IN15
ve_counter[5] => LessThan21.IN15
ve_counter[5] => LessThan22.IN15
ve_counter[5] => LessThan23.IN15
ve_counter[5] => LessThan24.IN15
ve_counter[5] => LessThan25.IN15
ve_counter[6] => LessThan0.IN14
ve_counter[6] => LessThan1.IN14
ve_counter[6] => LessThan2.IN14
ve_counter[6] => LessThan3.IN14
ve_counter[6] => LessThan4.IN14
ve_counter[6] => LessThan5.IN14
ve_counter[6] => LessThan6.IN14
ve_counter[6] => LessThan7.IN14
ve_counter[6] => LessThan8.IN14
ve_counter[6] => LessThan9.IN14
ve_counter[6] => LessThan10.IN14
ve_counter[6] => LessThan11.IN14
ve_counter[6] => LessThan12.IN14
ve_counter[6] => LessThan13.IN14
ve_counter[6] => LessThan14.IN14
ve_counter[6] => LessThan15.IN14
ve_counter[6] => LessThan16.IN14
ve_counter[6] => LessThan17.IN14
ve_counter[6] => LessThan18.IN14
ve_counter[6] => LessThan19.IN14
ve_counter[6] => LessThan20.IN14
ve_counter[6] => LessThan21.IN14
ve_counter[6] => LessThan22.IN14
ve_counter[6] => LessThan23.IN14
ve_counter[6] => LessThan24.IN14
ve_counter[6] => LessThan25.IN14
ve_counter[7] => LessThan0.IN13
ve_counter[7] => LessThan1.IN13
ve_counter[7] => LessThan2.IN13
ve_counter[7] => LessThan3.IN13
ve_counter[7] => LessThan4.IN13
ve_counter[7] => LessThan5.IN13
ve_counter[7] => LessThan6.IN13
ve_counter[7] => LessThan7.IN13
ve_counter[7] => LessThan8.IN13
ve_counter[7] => LessThan9.IN13
ve_counter[7] => LessThan10.IN13
ve_counter[7] => LessThan11.IN13
ve_counter[7] => LessThan12.IN13
ve_counter[7] => LessThan13.IN13
ve_counter[7] => LessThan14.IN13
ve_counter[7] => LessThan15.IN13
ve_counter[7] => LessThan16.IN13
ve_counter[7] => LessThan17.IN13
ve_counter[7] => LessThan18.IN13
ve_counter[7] => LessThan19.IN13
ve_counter[7] => LessThan20.IN13
ve_counter[7] => LessThan21.IN13
ve_counter[7] => LessThan22.IN13
ve_counter[7] => LessThan23.IN13
ve_counter[7] => LessThan24.IN13
ve_counter[7] => LessThan25.IN13
ve_counter[8] => LessThan0.IN12
ve_counter[8] => LessThan1.IN12
ve_counter[8] => LessThan2.IN12
ve_counter[8] => LessThan3.IN12
ve_counter[8] => LessThan4.IN12
ve_counter[8] => LessThan5.IN12
ve_counter[8] => LessThan6.IN12
ve_counter[8] => LessThan7.IN12
ve_counter[8] => LessThan8.IN12
ve_counter[8] => LessThan9.IN12
ve_counter[8] => LessThan10.IN12
ve_counter[8] => LessThan11.IN12
ve_counter[8] => LessThan12.IN12
ve_counter[8] => LessThan13.IN12
ve_counter[8] => LessThan14.IN12
ve_counter[8] => LessThan15.IN12
ve_counter[8] => LessThan16.IN12
ve_counter[8] => LessThan17.IN12
ve_counter[8] => LessThan18.IN12
ve_counter[8] => LessThan19.IN12
ve_counter[8] => LessThan20.IN12
ve_counter[8] => LessThan21.IN12
ve_counter[8] => LessThan22.IN12
ve_counter[8] => LessThan23.IN12
ve_counter[8] => LessThan24.IN12
ve_counter[8] => LessThan25.IN12
ve_counter[9] => LessThan0.IN11
ve_counter[9] => LessThan1.IN11
ve_counter[9] => LessThan2.IN11
ve_counter[9] => LessThan3.IN11
ve_counter[9] => LessThan4.IN11
ve_counter[9] => LessThan5.IN11
ve_counter[9] => LessThan6.IN11
ve_counter[9] => LessThan7.IN11
ve_counter[9] => LessThan8.IN11
ve_counter[9] => LessThan9.IN11
ve_counter[9] => LessThan10.IN11
ve_counter[9] => LessThan11.IN11
ve_counter[9] => LessThan12.IN11
ve_counter[9] => LessThan13.IN11
ve_counter[9] => LessThan14.IN11
ve_counter[9] => LessThan15.IN11
ve_counter[9] => LessThan16.IN11
ve_counter[9] => LessThan17.IN11
ve_counter[9] => LessThan18.IN11
ve_counter[9] => LessThan19.IN11
ve_counter[9] => LessThan20.IN11
ve_counter[9] => LessThan21.IN11
ve_counter[9] => LessThan22.IN11
ve_counter[9] => LessThan23.IN11
ve_counter[9] => LessThan24.IN11
ve_counter[9] => LessThan25.IN11
CLK => basket_counter[0].CLK
CLK => basket_counter[1].CLK
CLK => basket_counter[2].CLK
CLK => basket_counter[3].CLK
CLK => coloumn_counter[0]~reg0.CLK
CLK => coloumn_counter[1]~reg0.CLK
CLK => coloumn_counter[2]~reg0.CLK
CLK => coloumn_counter[3]~reg0.CLK
CLK => char_counter[0].CLK
CLK => char_counter[1].CLK
CLK => char_counter[2].CLK
CLK => char_counter[3].CLK
CLK => row_counter[0].CLK
CLK => row_counter[1].CLK
CLK => row_counter[2].CLK
CLK => enable.CLK
output_bit <= mux_8x1:mux_8x1_1.Out[0]
prices[0] => mux_13x1:mux_13x1_1.In13[0]
prices[1] => mux_13x1:mux_13x1_1.In13[1]
prices[2] => mux_13x1:mux_13x1_1.In13[2]
prices[3] => mux_13x1:mux_13x1_1.In13[3]
prices[4] => mux_13x1:mux_13x1_1.In13[4]
prices[5] => mux_13x1:mux_13x1_1.In13[5]
prices[6] => mux_13x1:mux_13x1_1.In13[6]
prices[7] => mux_13x1:mux_13x1_1.In13[7]
prices[8] => mux_13x1:mux_13x1_1.In13[8]
prices[9] => mux_13x1:mux_13x1_1.In13[9]
prices[10] => mux_13x1:mux_13x1_1.In13[10]
prices[11] => mux_13x1:mux_13x1_1.In13[11]
prices[12] => mux_13x1:mux_13x1_1.In13[12]
prices[13] => mux_13x1:mux_13x1_1.In13[13]
prices[14] => mux_13x1:mux_13x1_1.In13[14]
prices[15] => mux_13x1:mux_13x1_1.In13[15]
prices[16] => mux_13x1:mux_13x1_1.In13[16]
prices[17] => mux_13x1:mux_13x1_1.In13[17]
prices[18] => mux_13x1:mux_13x1_1.In13[18]
prices[19] => mux_13x1:mux_13x1_1.In13[19]
prices[20] => mux_13x1:mux_13x1_1.In13[20]
prices[21] => mux_13x1:mux_13x1_1.In13[21]
prices[22] => mux_13x1:mux_13x1_1.In13[22]
prices[23] => mux_13x1:mux_13x1_1.In13[23]
prices[24] => mux_13x1:mux_13x1_1.In13[24]
prices[25] => mux_13x1:mux_13x1_1.In13[25]
prices[26] => mux_13x1:mux_13x1_1.In13[26]
prices[27] => mux_13x1:mux_13x1_1.In13[27]
prices[28] => mux_13x1:mux_13x1_1.In13[28]
prices[29] => mux_13x1:mux_13x1_1.In13[29]
prices[30] => mux_13x1:mux_13x1_1.In13[30]
prices[31] => mux_13x1:mux_13x1_1.In13[31]
prices[32] => mux_13x1:mux_13x1_1.In13[32]
prices[33] => mux_13x1:mux_13x1_1.In13[33]
prices[34] => mux_13x1:mux_13x1_1.In13[34]
prices[35] => mux_13x1:mux_13x1_1.In13[35]
prices[36] => mux_13x1:mux_13x1_1.In13[36]
prices[37] => mux_13x1:mux_13x1_1.In13[37]
prices[38] => mux_13x1:mux_13x1_1.In13[38]
prices[39] => mux_13x1:mux_13x1_1.In13[39]
prices[40] => mux_13x1:mux_13x1_1.In13[40]
prices[41] => mux_13x1:mux_13x1_1.In13[41]
prices[42] => mux_13x1:mux_13x1_1.In13[42]
prices[43] => mux_13x1:mux_13x1_1.In13[43]
prices[44] => mux_13x1:mux_13x1_1.In13[44]
prices[45] => mux_13x1:mux_13x1_1.In13[45]
prices[46] => mux_13x1:mux_13x1_1.In13[46]
prices[47] => mux_13x1:mux_13x1_1.In13[47]
prices[48] => mux_13x1:mux_13x1_1.In13[48]
prices[49] => mux_13x1:mux_13x1_1.In13[49]
prices[50] => mux_13x1:mux_13x1_1.In13[50]
prices[51] => mux_13x1:mux_13x1_1.In13[51]
prices[52] => mux_13x1:mux_13x1_1.In13[52]
prices[53] => mux_13x1:mux_13x1_1.In13[53]
prices[54] => mux_13x1:mux_13x1_1.In13[54]
prices[55] => mux_13x1:mux_13x1_1.In13[55]
prices[56] => mux_13x1:mux_13x1_1.In13[56]
prices[57] => mux_13x1:mux_13x1_1.In13[57]
prices[58] => mux_13x1:mux_13x1_1.In13[58]
prices[59] => mux_13x1:mux_13x1_1.In13[59]
prices[60] => mux_13x1:mux_13x1_1.In13[60]
prices[61] => mux_13x1:mux_13x1_1.In13[61]
prices[62] => mux_13x1:mux_13x1_1.In13[62]
prices[63] => mux_13x1:mux_13x1_1.In13[63]
prices[64] => mux_13x1:mux_13x1_1.In13[64]
prices[65] => mux_13x1:mux_13x1_1.In13[65]
prices[66] => mux_13x1:mux_13x1_1.In13[66]
prices[67] => mux_13x1:mux_13x1_1.In13[67]
prices[68] => mux_13x1:mux_13x1_1.In13[68]
prices[69] => mux_13x1:mux_13x1_1.In13[69]
prices[70] => mux_13x1:mux_13x1_1.In13[70]
prices[71] => mux_13x1:mux_13x1_1.In13[71]
prices[72] => mux_13x1:mux_13x1_1.In13[72]
prices[73] => mux_13x1:mux_13x1_1.In13[73]
prices[74] => mux_13x1:mux_13x1_1.In13[74]
prices[75] => mux_13x1:mux_13x1_1.In13[75]
prices[76] => mux_13x1:mux_13x1_1.In13[76]
prices[77] => mux_13x1:mux_13x1_1.In12[0]
prices[78] => mux_13x1:mux_13x1_1.In12[1]
prices[79] => mux_13x1:mux_13x1_1.In12[2]
prices[80] => mux_13x1:mux_13x1_1.In12[3]
prices[81] => mux_13x1:mux_13x1_1.In12[4]
prices[82] => mux_13x1:mux_13x1_1.In12[5]
prices[83] => mux_13x1:mux_13x1_1.In12[6]
prices[84] => mux_13x1:mux_13x1_1.In12[7]
prices[85] => mux_13x1:mux_13x1_1.In12[8]
prices[86] => mux_13x1:mux_13x1_1.In12[9]
prices[87] => mux_13x1:mux_13x1_1.In12[10]
prices[88] => mux_13x1:mux_13x1_1.In12[11]
prices[89] => mux_13x1:mux_13x1_1.In12[12]
prices[90] => mux_13x1:mux_13x1_1.In12[13]
prices[91] => mux_13x1:mux_13x1_1.In12[14]
prices[92] => mux_13x1:mux_13x1_1.In12[15]
prices[93] => mux_13x1:mux_13x1_1.In12[16]
prices[94] => mux_13x1:mux_13x1_1.In12[17]
prices[95] => mux_13x1:mux_13x1_1.In12[18]
prices[96] => mux_13x1:mux_13x1_1.In12[19]
prices[97] => mux_13x1:mux_13x1_1.In12[20]
prices[98] => mux_13x1:mux_13x1_1.In12[21]
prices[99] => mux_13x1:mux_13x1_1.In12[22]
prices[100] => mux_13x1:mux_13x1_1.In12[23]
prices[101] => mux_13x1:mux_13x1_1.In12[24]
prices[102] => mux_13x1:mux_13x1_1.In12[25]
prices[103] => mux_13x1:mux_13x1_1.In12[26]
prices[104] => mux_13x1:mux_13x1_1.In12[27]
prices[105] => mux_13x1:mux_13x1_1.In12[28]
prices[106] => mux_13x1:mux_13x1_1.In12[29]
prices[107] => mux_13x1:mux_13x1_1.In12[30]
prices[108] => mux_13x1:mux_13x1_1.In12[31]
prices[109] => mux_13x1:mux_13x1_1.In12[32]
prices[110] => mux_13x1:mux_13x1_1.In12[33]
prices[111] => mux_13x1:mux_13x1_1.In12[34]
prices[112] => mux_13x1:mux_13x1_1.In12[35]
prices[113] => mux_13x1:mux_13x1_1.In12[36]
prices[114] => mux_13x1:mux_13x1_1.In12[37]
prices[115] => mux_13x1:mux_13x1_1.In12[38]
prices[116] => mux_13x1:mux_13x1_1.In12[39]
prices[117] => mux_13x1:mux_13x1_1.In12[40]
prices[118] => mux_13x1:mux_13x1_1.In12[41]
prices[119] => mux_13x1:mux_13x1_1.In12[42]
prices[120] => mux_13x1:mux_13x1_1.In12[43]
prices[121] => mux_13x1:mux_13x1_1.In12[44]
prices[122] => mux_13x1:mux_13x1_1.In12[45]
prices[123] => mux_13x1:mux_13x1_1.In12[46]
prices[124] => mux_13x1:mux_13x1_1.In12[47]
prices[125] => mux_13x1:mux_13x1_1.In12[48]
prices[126] => mux_13x1:mux_13x1_1.In12[49]
prices[127] => mux_13x1:mux_13x1_1.In12[50]
prices[128] => mux_13x1:mux_13x1_1.In12[51]
prices[129] => mux_13x1:mux_13x1_1.In12[52]
prices[130] => mux_13x1:mux_13x1_1.In12[53]
prices[131] => mux_13x1:mux_13x1_1.In12[54]
prices[132] => mux_13x1:mux_13x1_1.In12[55]
prices[133] => mux_13x1:mux_13x1_1.In12[56]
prices[134] => mux_13x1:mux_13x1_1.In12[57]
prices[135] => mux_13x1:mux_13x1_1.In12[58]
prices[136] => mux_13x1:mux_13x1_1.In12[59]
prices[137] => mux_13x1:mux_13x1_1.In12[60]
prices[138] => mux_13x1:mux_13x1_1.In12[61]
prices[139] => mux_13x1:mux_13x1_1.In12[62]
prices[140] => mux_13x1:mux_13x1_1.In12[63]
prices[141] => mux_13x1:mux_13x1_1.In12[64]
prices[142] => mux_13x1:mux_13x1_1.In12[65]
prices[143] => mux_13x1:mux_13x1_1.In12[66]
prices[144] => mux_13x1:mux_13x1_1.In12[67]
prices[145] => mux_13x1:mux_13x1_1.In12[68]
prices[146] => mux_13x1:mux_13x1_1.In12[69]
prices[147] => mux_13x1:mux_13x1_1.In12[70]
prices[148] => mux_13x1:mux_13x1_1.In12[71]
prices[149] => mux_13x1:mux_13x1_1.In12[72]
prices[150] => mux_13x1:mux_13x1_1.In12[73]
prices[151] => mux_13x1:mux_13x1_1.In12[74]
prices[152] => mux_13x1:mux_13x1_1.In12[75]
prices[153] => mux_13x1:mux_13x1_1.In12[76]
prices[154] => mux_13x1:mux_13x1_1.In11[0]
prices[155] => mux_13x1:mux_13x1_1.In11[1]
prices[156] => mux_13x1:mux_13x1_1.In11[2]
prices[157] => mux_13x1:mux_13x1_1.In11[3]
prices[158] => mux_13x1:mux_13x1_1.In11[4]
prices[159] => mux_13x1:mux_13x1_1.In11[5]
prices[160] => mux_13x1:mux_13x1_1.In11[6]
prices[161] => mux_13x1:mux_13x1_1.In11[7]
prices[162] => mux_13x1:mux_13x1_1.In11[8]
prices[163] => mux_13x1:mux_13x1_1.In11[9]
prices[164] => mux_13x1:mux_13x1_1.In11[10]
prices[165] => mux_13x1:mux_13x1_1.In11[11]
prices[166] => mux_13x1:mux_13x1_1.In11[12]
prices[167] => mux_13x1:mux_13x1_1.In11[13]
prices[168] => mux_13x1:mux_13x1_1.In11[14]
prices[169] => mux_13x1:mux_13x1_1.In11[15]
prices[170] => mux_13x1:mux_13x1_1.In11[16]
prices[171] => mux_13x1:mux_13x1_1.In11[17]
prices[172] => mux_13x1:mux_13x1_1.In11[18]
prices[173] => mux_13x1:mux_13x1_1.In11[19]
prices[174] => mux_13x1:mux_13x1_1.In11[20]
prices[175] => mux_13x1:mux_13x1_1.In11[21]
prices[176] => mux_13x1:mux_13x1_1.In11[22]
prices[177] => mux_13x1:mux_13x1_1.In11[23]
prices[178] => mux_13x1:mux_13x1_1.In11[24]
prices[179] => mux_13x1:mux_13x1_1.In11[25]
prices[180] => mux_13x1:mux_13x1_1.In11[26]
prices[181] => mux_13x1:mux_13x1_1.In11[27]
prices[182] => mux_13x1:mux_13x1_1.In11[28]
prices[183] => mux_13x1:mux_13x1_1.In11[29]
prices[184] => mux_13x1:mux_13x1_1.In11[30]
prices[185] => mux_13x1:mux_13x1_1.In11[31]
prices[186] => mux_13x1:mux_13x1_1.In11[32]
prices[187] => mux_13x1:mux_13x1_1.In11[33]
prices[188] => mux_13x1:mux_13x1_1.In11[34]
prices[189] => mux_13x1:mux_13x1_1.In11[35]
prices[190] => mux_13x1:mux_13x1_1.In11[36]
prices[191] => mux_13x1:mux_13x1_1.In11[37]
prices[192] => mux_13x1:mux_13x1_1.In11[38]
prices[193] => mux_13x1:mux_13x1_1.In11[39]
prices[194] => mux_13x1:mux_13x1_1.In11[40]
prices[195] => mux_13x1:mux_13x1_1.In11[41]
prices[196] => mux_13x1:mux_13x1_1.In11[42]
prices[197] => mux_13x1:mux_13x1_1.In11[43]
prices[198] => mux_13x1:mux_13x1_1.In11[44]
prices[199] => mux_13x1:mux_13x1_1.In11[45]
prices[200] => mux_13x1:mux_13x1_1.In11[46]
prices[201] => mux_13x1:mux_13x1_1.In11[47]
prices[202] => mux_13x1:mux_13x1_1.In11[48]
prices[203] => mux_13x1:mux_13x1_1.In11[49]
prices[204] => mux_13x1:mux_13x1_1.In11[50]
prices[205] => mux_13x1:mux_13x1_1.In11[51]
prices[206] => mux_13x1:mux_13x1_1.In11[52]
prices[207] => mux_13x1:mux_13x1_1.In11[53]
prices[208] => mux_13x1:mux_13x1_1.In11[54]
prices[209] => mux_13x1:mux_13x1_1.In11[55]
prices[210] => mux_13x1:mux_13x1_1.In11[56]
prices[211] => mux_13x1:mux_13x1_1.In11[57]
prices[212] => mux_13x1:mux_13x1_1.In11[58]
prices[213] => mux_13x1:mux_13x1_1.In11[59]
prices[214] => mux_13x1:mux_13x1_1.In11[60]
prices[215] => mux_13x1:mux_13x1_1.In11[61]
prices[216] => mux_13x1:mux_13x1_1.In11[62]
prices[217] => mux_13x1:mux_13x1_1.In11[63]
prices[218] => mux_13x1:mux_13x1_1.In11[64]
prices[219] => mux_13x1:mux_13x1_1.In11[65]
prices[220] => mux_13x1:mux_13x1_1.In11[66]
prices[221] => mux_13x1:mux_13x1_1.In11[67]
prices[222] => mux_13x1:mux_13x1_1.In11[68]
prices[223] => mux_13x1:mux_13x1_1.In11[69]
prices[224] => mux_13x1:mux_13x1_1.In11[70]
prices[225] => mux_13x1:mux_13x1_1.In11[71]
prices[226] => mux_13x1:mux_13x1_1.In11[72]
prices[227] => mux_13x1:mux_13x1_1.In11[73]
prices[228] => mux_13x1:mux_13x1_1.In11[74]
prices[229] => mux_13x1:mux_13x1_1.In11[75]
prices[230] => mux_13x1:mux_13x1_1.In11[76]
prices[231] => mux_13x1:mux_13x1_1.In10[0]
prices[232] => mux_13x1:mux_13x1_1.In10[1]
prices[233] => mux_13x1:mux_13x1_1.In10[2]
prices[234] => mux_13x1:mux_13x1_1.In10[3]
prices[235] => mux_13x1:mux_13x1_1.In10[4]
prices[236] => mux_13x1:mux_13x1_1.In10[5]
prices[237] => mux_13x1:mux_13x1_1.In10[6]
prices[238] => mux_13x1:mux_13x1_1.In10[7]
prices[239] => mux_13x1:mux_13x1_1.In10[8]
prices[240] => mux_13x1:mux_13x1_1.In10[9]
prices[241] => mux_13x1:mux_13x1_1.In10[10]
prices[242] => mux_13x1:mux_13x1_1.In10[11]
prices[243] => mux_13x1:mux_13x1_1.In10[12]
prices[244] => mux_13x1:mux_13x1_1.In10[13]
prices[245] => mux_13x1:mux_13x1_1.In10[14]
prices[246] => mux_13x1:mux_13x1_1.In10[15]
prices[247] => mux_13x1:mux_13x1_1.In10[16]
prices[248] => mux_13x1:mux_13x1_1.In10[17]
prices[249] => mux_13x1:mux_13x1_1.In10[18]
prices[250] => mux_13x1:mux_13x1_1.In10[19]
prices[251] => mux_13x1:mux_13x1_1.In10[20]
prices[252] => mux_13x1:mux_13x1_1.In10[21]
prices[253] => mux_13x1:mux_13x1_1.In10[22]
prices[254] => mux_13x1:mux_13x1_1.In10[23]
prices[255] => mux_13x1:mux_13x1_1.In10[24]
prices[256] => mux_13x1:mux_13x1_1.In10[25]
prices[257] => mux_13x1:mux_13x1_1.In10[26]
prices[258] => mux_13x1:mux_13x1_1.In10[27]
prices[259] => mux_13x1:mux_13x1_1.In10[28]
prices[260] => mux_13x1:mux_13x1_1.In10[29]
prices[261] => mux_13x1:mux_13x1_1.In10[30]
prices[262] => mux_13x1:mux_13x1_1.In10[31]
prices[263] => mux_13x1:mux_13x1_1.In10[32]
prices[264] => mux_13x1:mux_13x1_1.In10[33]
prices[265] => mux_13x1:mux_13x1_1.In10[34]
prices[266] => mux_13x1:mux_13x1_1.In10[35]
prices[267] => mux_13x1:mux_13x1_1.In10[36]
prices[268] => mux_13x1:mux_13x1_1.In10[37]
prices[269] => mux_13x1:mux_13x1_1.In10[38]
prices[270] => mux_13x1:mux_13x1_1.In10[39]
prices[271] => mux_13x1:mux_13x1_1.In10[40]
prices[272] => mux_13x1:mux_13x1_1.In10[41]
prices[273] => mux_13x1:mux_13x1_1.In10[42]
prices[274] => mux_13x1:mux_13x1_1.In10[43]
prices[275] => mux_13x1:mux_13x1_1.In10[44]
prices[276] => mux_13x1:mux_13x1_1.In10[45]
prices[277] => mux_13x1:mux_13x1_1.In10[46]
prices[278] => mux_13x1:mux_13x1_1.In10[47]
prices[279] => mux_13x1:mux_13x1_1.In10[48]
prices[280] => mux_13x1:mux_13x1_1.In10[49]
prices[281] => mux_13x1:mux_13x1_1.In10[50]
prices[282] => mux_13x1:mux_13x1_1.In10[51]
prices[283] => mux_13x1:mux_13x1_1.In10[52]
prices[284] => mux_13x1:mux_13x1_1.In10[53]
prices[285] => mux_13x1:mux_13x1_1.In10[54]
prices[286] => mux_13x1:mux_13x1_1.In10[55]
prices[287] => mux_13x1:mux_13x1_1.In10[56]
prices[288] => mux_13x1:mux_13x1_1.In10[57]
prices[289] => mux_13x1:mux_13x1_1.In10[58]
prices[290] => mux_13x1:mux_13x1_1.In10[59]
prices[291] => mux_13x1:mux_13x1_1.In10[60]
prices[292] => mux_13x1:mux_13x1_1.In10[61]
prices[293] => mux_13x1:mux_13x1_1.In10[62]
prices[294] => mux_13x1:mux_13x1_1.In10[63]
prices[295] => mux_13x1:mux_13x1_1.In10[64]
prices[296] => mux_13x1:mux_13x1_1.In10[65]
prices[297] => mux_13x1:mux_13x1_1.In10[66]
prices[298] => mux_13x1:mux_13x1_1.In10[67]
prices[299] => mux_13x1:mux_13x1_1.In10[68]
prices[300] => mux_13x1:mux_13x1_1.In10[69]
prices[301] => mux_13x1:mux_13x1_1.In10[70]
prices[302] => mux_13x1:mux_13x1_1.In10[71]
prices[303] => mux_13x1:mux_13x1_1.In10[72]
prices[304] => mux_13x1:mux_13x1_1.In10[73]
prices[305] => mux_13x1:mux_13x1_1.In10[74]
prices[306] => mux_13x1:mux_13x1_1.In10[75]
prices[307] => mux_13x1:mux_13x1_1.In10[76]
prices[308] => mux_13x1:mux_13x1_1.In9[0]
prices[309] => mux_13x1:mux_13x1_1.In9[1]
prices[310] => mux_13x1:mux_13x1_1.In9[2]
prices[311] => mux_13x1:mux_13x1_1.In9[3]
prices[312] => mux_13x1:mux_13x1_1.In9[4]
prices[313] => mux_13x1:mux_13x1_1.In9[5]
prices[314] => mux_13x1:mux_13x1_1.In9[6]
prices[315] => mux_13x1:mux_13x1_1.In9[7]
prices[316] => mux_13x1:mux_13x1_1.In9[8]
prices[317] => mux_13x1:mux_13x1_1.In9[9]
prices[318] => mux_13x1:mux_13x1_1.In9[10]
prices[319] => mux_13x1:mux_13x1_1.In9[11]
prices[320] => mux_13x1:mux_13x1_1.In9[12]
prices[321] => mux_13x1:mux_13x1_1.In9[13]
prices[322] => mux_13x1:mux_13x1_1.In9[14]
prices[323] => mux_13x1:mux_13x1_1.In9[15]
prices[324] => mux_13x1:mux_13x1_1.In9[16]
prices[325] => mux_13x1:mux_13x1_1.In9[17]
prices[326] => mux_13x1:mux_13x1_1.In9[18]
prices[327] => mux_13x1:mux_13x1_1.In9[19]
prices[328] => mux_13x1:mux_13x1_1.In9[20]
prices[329] => mux_13x1:mux_13x1_1.In9[21]
prices[330] => mux_13x1:mux_13x1_1.In9[22]
prices[331] => mux_13x1:mux_13x1_1.In9[23]
prices[332] => mux_13x1:mux_13x1_1.In9[24]
prices[333] => mux_13x1:mux_13x1_1.In9[25]
prices[334] => mux_13x1:mux_13x1_1.In9[26]
prices[335] => mux_13x1:mux_13x1_1.In9[27]
prices[336] => mux_13x1:mux_13x1_1.In9[28]
prices[337] => mux_13x1:mux_13x1_1.In9[29]
prices[338] => mux_13x1:mux_13x1_1.In9[30]
prices[339] => mux_13x1:mux_13x1_1.In9[31]
prices[340] => mux_13x1:mux_13x1_1.In9[32]
prices[341] => mux_13x1:mux_13x1_1.In9[33]
prices[342] => mux_13x1:mux_13x1_1.In9[34]
prices[343] => mux_13x1:mux_13x1_1.In9[35]
prices[344] => mux_13x1:mux_13x1_1.In9[36]
prices[345] => mux_13x1:mux_13x1_1.In9[37]
prices[346] => mux_13x1:mux_13x1_1.In9[38]
prices[347] => mux_13x1:mux_13x1_1.In9[39]
prices[348] => mux_13x1:mux_13x1_1.In9[40]
prices[349] => mux_13x1:mux_13x1_1.In9[41]
prices[350] => mux_13x1:mux_13x1_1.In9[42]
prices[351] => mux_13x1:mux_13x1_1.In9[43]
prices[352] => mux_13x1:mux_13x1_1.In9[44]
prices[353] => mux_13x1:mux_13x1_1.In9[45]
prices[354] => mux_13x1:mux_13x1_1.In9[46]
prices[355] => mux_13x1:mux_13x1_1.In9[47]
prices[356] => mux_13x1:mux_13x1_1.In9[48]
prices[357] => mux_13x1:mux_13x1_1.In9[49]
prices[358] => mux_13x1:mux_13x1_1.In9[50]
prices[359] => mux_13x1:mux_13x1_1.In9[51]
prices[360] => mux_13x1:mux_13x1_1.In9[52]
prices[361] => mux_13x1:mux_13x1_1.In9[53]
prices[362] => mux_13x1:mux_13x1_1.In9[54]
prices[363] => mux_13x1:mux_13x1_1.In9[55]
prices[364] => mux_13x1:mux_13x1_1.In9[56]
prices[365] => mux_13x1:mux_13x1_1.In9[57]
prices[366] => mux_13x1:mux_13x1_1.In9[58]
prices[367] => mux_13x1:mux_13x1_1.In9[59]
prices[368] => mux_13x1:mux_13x1_1.In9[60]
prices[369] => mux_13x1:mux_13x1_1.In9[61]
prices[370] => mux_13x1:mux_13x1_1.In9[62]
prices[371] => mux_13x1:mux_13x1_1.In9[63]
prices[372] => mux_13x1:mux_13x1_1.In9[64]
prices[373] => mux_13x1:mux_13x1_1.In9[65]
prices[374] => mux_13x1:mux_13x1_1.In9[66]
prices[375] => mux_13x1:mux_13x1_1.In9[67]
prices[376] => mux_13x1:mux_13x1_1.In9[68]
prices[377] => mux_13x1:mux_13x1_1.In9[69]
prices[378] => mux_13x1:mux_13x1_1.In9[70]
prices[379] => mux_13x1:mux_13x1_1.In9[71]
prices[380] => mux_13x1:mux_13x1_1.In9[72]
prices[381] => mux_13x1:mux_13x1_1.In9[73]
prices[382] => mux_13x1:mux_13x1_1.In9[74]
prices[383] => mux_13x1:mux_13x1_1.In9[75]
prices[384] => mux_13x1:mux_13x1_1.In9[76]
prices[385] => mux_13x1:mux_13x1_1.In8[0]
prices[386] => mux_13x1:mux_13x1_1.In8[1]
prices[387] => mux_13x1:mux_13x1_1.In8[2]
prices[388] => mux_13x1:mux_13x1_1.In8[3]
prices[389] => mux_13x1:mux_13x1_1.In8[4]
prices[390] => mux_13x1:mux_13x1_1.In8[5]
prices[391] => mux_13x1:mux_13x1_1.In8[6]
prices[392] => mux_13x1:mux_13x1_1.In8[7]
prices[393] => mux_13x1:mux_13x1_1.In8[8]
prices[394] => mux_13x1:mux_13x1_1.In8[9]
prices[395] => mux_13x1:mux_13x1_1.In8[10]
prices[396] => mux_13x1:mux_13x1_1.In8[11]
prices[397] => mux_13x1:mux_13x1_1.In8[12]
prices[398] => mux_13x1:mux_13x1_1.In8[13]
prices[399] => mux_13x1:mux_13x1_1.In8[14]
prices[400] => mux_13x1:mux_13x1_1.In8[15]
prices[401] => mux_13x1:mux_13x1_1.In8[16]
prices[402] => mux_13x1:mux_13x1_1.In8[17]
prices[403] => mux_13x1:mux_13x1_1.In8[18]
prices[404] => mux_13x1:mux_13x1_1.In8[19]
prices[405] => mux_13x1:mux_13x1_1.In8[20]
prices[406] => mux_13x1:mux_13x1_1.In8[21]
prices[407] => mux_13x1:mux_13x1_1.In8[22]
prices[408] => mux_13x1:mux_13x1_1.In8[23]
prices[409] => mux_13x1:mux_13x1_1.In8[24]
prices[410] => mux_13x1:mux_13x1_1.In8[25]
prices[411] => mux_13x1:mux_13x1_1.In8[26]
prices[412] => mux_13x1:mux_13x1_1.In8[27]
prices[413] => mux_13x1:mux_13x1_1.In8[28]
prices[414] => mux_13x1:mux_13x1_1.In8[29]
prices[415] => mux_13x1:mux_13x1_1.In8[30]
prices[416] => mux_13x1:mux_13x1_1.In8[31]
prices[417] => mux_13x1:mux_13x1_1.In8[32]
prices[418] => mux_13x1:mux_13x1_1.In8[33]
prices[419] => mux_13x1:mux_13x1_1.In8[34]
prices[420] => mux_13x1:mux_13x1_1.In8[35]
prices[421] => mux_13x1:mux_13x1_1.In8[36]
prices[422] => mux_13x1:mux_13x1_1.In8[37]
prices[423] => mux_13x1:mux_13x1_1.In8[38]
prices[424] => mux_13x1:mux_13x1_1.In8[39]
prices[425] => mux_13x1:mux_13x1_1.In8[40]
prices[426] => mux_13x1:mux_13x1_1.In8[41]
prices[427] => mux_13x1:mux_13x1_1.In8[42]
prices[428] => mux_13x1:mux_13x1_1.In8[43]
prices[429] => mux_13x1:mux_13x1_1.In8[44]
prices[430] => mux_13x1:mux_13x1_1.In8[45]
prices[431] => mux_13x1:mux_13x1_1.In8[46]
prices[432] => mux_13x1:mux_13x1_1.In8[47]
prices[433] => mux_13x1:mux_13x1_1.In8[48]
prices[434] => mux_13x1:mux_13x1_1.In8[49]
prices[435] => mux_13x1:mux_13x1_1.In8[50]
prices[436] => mux_13x1:mux_13x1_1.In8[51]
prices[437] => mux_13x1:mux_13x1_1.In8[52]
prices[438] => mux_13x1:mux_13x1_1.In8[53]
prices[439] => mux_13x1:mux_13x1_1.In8[54]
prices[440] => mux_13x1:mux_13x1_1.In8[55]
prices[441] => mux_13x1:mux_13x1_1.In8[56]
prices[442] => mux_13x1:mux_13x1_1.In8[57]
prices[443] => mux_13x1:mux_13x1_1.In8[58]
prices[444] => mux_13x1:mux_13x1_1.In8[59]
prices[445] => mux_13x1:mux_13x1_1.In8[60]
prices[446] => mux_13x1:mux_13x1_1.In8[61]
prices[447] => mux_13x1:mux_13x1_1.In8[62]
prices[448] => mux_13x1:mux_13x1_1.In8[63]
prices[449] => mux_13x1:mux_13x1_1.In8[64]
prices[450] => mux_13x1:mux_13x1_1.In8[65]
prices[451] => mux_13x1:mux_13x1_1.In8[66]
prices[452] => mux_13x1:mux_13x1_1.In8[67]
prices[453] => mux_13x1:mux_13x1_1.In8[68]
prices[454] => mux_13x1:mux_13x1_1.In8[69]
prices[455] => mux_13x1:mux_13x1_1.In8[70]
prices[456] => mux_13x1:mux_13x1_1.In8[71]
prices[457] => mux_13x1:mux_13x1_1.In8[72]
prices[458] => mux_13x1:mux_13x1_1.In8[73]
prices[459] => mux_13x1:mux_13x1_1.In8[74]
prices[460] => mux_13x1:mux_13x1_1.In8[75]
prices[461] => mux_13x1:mux_13x1_1.In8[76]
prices[462] => mux_13x1:mux_13x1_1.In7[0]
prices[463] => mux_13x1:mux_13x1_1.In7[1]
prices[464] => mux_13x1:mux_13x1_1.In7[2]
prices[465] => mux_13x1:mux_13x1_1.In7[3]
prices[466] => mux_13x1:mux_13x1_1.In7[4]
prices[467] => mux_13x1:mux_13x1_1.In7[5]
prices[468] => mux_13x1:mux_13x1_1.In7[6]
prices[469] => mux_13x1:mux_13x1_1.In7[7]
prices[470] => mux_13x1:mux_13x1_1.In7[8]
prices[471] => mux_13x1:mux_13x1_1.In7[9]
prices[472] => mux_13x1:mux_13x1_1.In7[10]
prices[473] => mux_13x1:mux_13x1_1.In7[11]
prices[474] => mux_13x1:mux_13x1_1.In7[12]
prices[475] => mux_13x1:mux_13x1_1.In7[13]
prices[476] => mux_13x1:mux_13x1_1.In7[14]
prices[477] => mux_13x1:mux_13x1_1.In7[15]
prices[478] => mux_13x1:mux_13x1_1.In7[16]
prices[479] => mux_13x1:mux_13x1_1.In7[17]
prices[480] => mux_13x1:mux_13x1_1.In7[18]
prices[481] => mux_13x1:mux_13x1_1.In7[19]
prices[482] => mux_13x1:mux_13x1_1.In7[20]
prices[483] => mux_13x1:mux_13x1_1.In7[21]
prices[484] => mux_13x1:mux_13x1_1.In7[22]
prices[485] => mux_13x1:mux_13x1_1.In7[23]
prices[486] => mux_13x1:mux_13x1_1.In7[24]
prices[487] => mux_13x1:mux_13x1_1.In7[25]
prices[488] => mux_13x1:mux_13x1_1.In7[26]
prices[489] => mux_13x1:mux_13x1_1.In7[27]
prices[490] => mux_13x1:mux_13x1_1.In7[28]
prices[491] => mux_13x1:mux_13x1_1.In7[29]
prices[492] => mux_13x1:mux_13x1_1.In7[30]
prices[493] => mux_13x1:mux_13x1_1.In7[31]
prices[494] => mux_13x1:mux_13x1_1.In7[32]
prices[495] => mux_13x1:mux_13x1_1.In7[33]
prices[496] => mux_13x1:mux_13x1_1.In7[34]
prices[497] => mux_13x1:mux_13x1_1.In7[35]
prices[498] => mux_13x1:mux_13x1_1.In7[36]
prices[499] => mux_13x1:mux_13x1_1.In7[37]
prices[500] => mux_13x1:mux_13x1_1.In7[38]
prices[501] => mux_13x1:mux_13x1_1.In7[39]
prices[502] => mux_13x1:mux_13x1_1.In7[40]
prices[503] => mux_13x1:mux_13x1_1.In7[41]
prices[504] => mux_13x1:mux_13x1_1.In7[42]
prices[505] => mux_13x1:mux_13x1_1.In7[43]
prices[506] => mux_13x1:mux_13x1_1.In7[44]
prices[507] => mux_13x1:mux_13x1_1.In7[45]
prices[508] => mux_13x1:mux_13x1_1.In7[46]
prices[509] => mux_13x1:mux_13x1_1.In7[47]
prices[510] => mux_13x1:mux_13x1_1.In7[48]
prices[511] => mux_13x1:mux_13x1_1.In7[49]
prices[512] => mux_13x1:mux_13x1_1.In7[50]
prices[513] => mux_13x1:mux_13x1_1.In7[51]
prices[514] => mux_13x1:mux_13x1_1.In7[52]
prices[515] => mux_13x1:mux_13x1_1.In7[53]
prices[516] => mux_13x1:mux_13x1_1.In7[54]
prices[517] => mux_13x1:mux_13x1_1.In7[55]
prices[518] => mux_13x1:mux_13x1_1.In7[56]
prices[519] => mux_13x1:mux_13x1_1.In7[57]
prices[520] => mux_13x1:mux_13x1_1.In7[58]
prices[521] => mux_13x1:mux_13x1_1.In7[59]
prices[522] => mux_13x1:mux_13x1_1.In7[60]
prices[523] => mux_13x1:mux_13x1_1.In7[61]
prices[524] => mux_13x1:mux_13x1_1.In7[62]
prices[525] => mux_13x1:mux_13x1_1.In7[63]
prices[526] => mux_13x1:mux_13x1_1.In7[64]
prices[527] => mux_13x1:mux_13x1_1.In7[65]
prices[528] => mux_13x1:mux_13x1_1.In7[66]
prices[529] => mux_13x1:mux_13x1_1.In7[67]
prices[530] => mux_13x1:mux_13x1_1.In7[68]
prices[531] => mux_13x1:mux_13x1_1.In7[69]
prices[532] => mux_13x1:mux_13x1_1.In7[70]
prices[533] => mux_13x1:mux_13x1_1.In7[71]
prices[534] => mux_13x1:mux_13x1_1.In7[72]
prices[535] => mux_13x1:mux_13x1_1.In7[73]
prices[536] => mux_13x1:mux_13x1_1.In7[74]
prices[537] => mux_13x1:mux_13x1_1.In7[75]
prices[538] => mux_13x1:mux_13x1_1.In7[76]
prices[539] => mux_13x1:mux_13x1_1.In6[0]
prices[540] => mux_13x1:mux_13x1_1.In6[1]
prices[541] => mux_13x1:mux_13x1_1.In6[2]
prices[542] => mux_13x1:mux_13x1_1.In6[3]
prices[543] => mux_13x1:mux_13x1_1.In6[4]
prices[544] => mux_13x1:mux_13x1_1.In6[5]
prices[545] => mux_13x1:mux_13x1_1.In6[6]
prices[546] => mux_13x1:mux_13x1_1.In6[7]
prices[547] => mux_13x1:mux_13x1_1.In6[8]
prices[548] => mux_13x1:mux_13x1_1.In6[9]
prices[549] => mux_13x1:mux_13x1_1.In6[10]
prices[550] => mux_13x1:mux_13x1_1.In6[11]
prices[551] => mux_13x1:mux_13x1_1.In6[12]
prices[552] => mux_13x1:mux_13x1_1.In6[13]
prices[553] => mux_13x1:mux_13x1_1.In6[14]
prices[554] => mux_13x1:mux_13x1_1.In6[15]
prices[555] => mux_13x1:mux_13x1_1.In6[16]
prices[556] => mux_13x1:mux_13x1_1.In6[17]
prices[557] => mux_13x1:mux_13x1_1.In6[18]
prices[558] => mux_13x1:mux_13x1_1.In6[19]
prices[559] => mux_13x1:mux_13x1_1.In6[20]
prices[560] => mux_13x1:mux_13x1_1.In6[21]
prices[561] => mux_13x1:mux_13x1_1.In6[22]
prices[562] => mux_13x1:mux_13x1_1.In6[23]
prices[563] => mux_13x1:mux_13x1_1.In6[24]
prices[564] => mux_13x1:mux_13x1_1.In6[25]
prices[565] => mux_13x1:mux_13x1_1.In6[26]
prices[566] => mux_13x1:mux_13x1_1.In6[27]
prices[567] => mux_13x1:mux_13x1_1.In6[28]
prices[568] => mux_13x1:mux_13x1_1.In6[29]
prices[569] => mux_13x1:mux_13x1_1.In6[30]
prices[570] => mux_13x1:mux_13x1_1.In6[31]
prices[571] => mux_13x1:mux_13x1_1.In6[32]
prices[572] => mux_13x1:mux_13x1_1.In6[33]
prices[573] => mux_13x1:mux_13x1_1.In6[34]
prices[574] => mux_13x1:mux_13x1_1.In6[35]
prices[575] => mux_13x1:mux_13x1_1.In6[36]
prices[576] => mux_13x1:mux_13x1_1.In6[37]
prices[577] => mux_13x1:mux_13x1_1.In6[38]
prices[578] => mux_13x1:mux_13x1_1.In6[39]
prices[579] => mux_13x1:mux_13x1_1.In6[40]
prices[580] => mux_13x1:mux_13x1_1.In6[41]
prices[581] => mux_13x1:mux_13x1_1.In6[42]
prices[582] => mux_13x1:mux_13x1_1.In6[43]
prices[583] => mux_13x1:mux_13x1_1.In6[44]
prices[584] => mux_13x1:mux_13x1_1.In6[45]
prices[585] => mux_13x1:mux_13x1_1.In6[46]
prices[586] => mux_13x1:mux_13x1_1.In6[47]
prices[587] => mux_13x1:mux_13x1_1.In6[48]
prices[588] => mux_13x1:mux_13x1_1.In6[49]
prices[589] => mux_13x1:mux_13x1_1.In6[50]
prices[590] => mux_13x1:mux_13x1_1.In6[51]
prices[591] => mux_13x1:mux_13x1_1.In6[52]
prices[592] => mux_13x1:mux_13x1_1.In6[53]
prices[593] => mux_13x1:mux_13x1_1.In6[54]
prices[594] => mux_13x1:mux_13x1_1.In6[55]
prices[595] => mux_13x1:mux_13x1_1.In6[56]
prices[596] => mux_13x1:mux_13x1_1.In6[57]
prices[597] => mux_13x1:mux_13x1_1.In6[58]
prices[598] => mux_13x1:mux_13x1_1.In6[59]
prices[599] => mux_13x1:mux_13x1_1.In6[60]
prices[600] => mux_13x1:mux_13x1_1.In6[61]
prices[601] => mux_13x1:mux_13x1_1.In6[62]
prices[602] => mux_13x1:mux_13x1_1.In6[63]
prices[603] => mux_13x1:mux_13x1_1.In6[64]
prices[604] => mux_13x1:mux_13x1_1.In6[65]
prices[605] => mux_13x1:mux_13x1_1.In6[66]
prices[606] => mux_13x1:mux_13x1_1.In6[67]
prices[607] => mux_13x1:mux_13x1_1.In6[68]
prices[608] => mux_13x1:mux_13x1_1.In6[69]
prices[609] => mux_13x1:mux_13x1_1.In6[70]
prices[610] => mux_13x1:mux_13x1_1.In6[71]
prices[611] => mux_13x1:mux_13x1_1.In6[72]
prices[612] => mux_13x1:mux_13x1_1.In6[73]
prices[613] => mux_13x1:mux_13x1_1.In6[74]
prices[614] => mux_13x1:mux_13x1_1.In6[75]
prices[615] => mux_13x1:mux_13x1_1.In6[76]
prices[616] => mux_13x1:mux_13x1_1.In5[0]
prices[617] => mux_13x1:mux_13x1_1.In5[1]
prices[618] => mux_13x1:mux_13x1_1.In5[2]
prices[619] => mux_13x1:mux_13x1_1.In5[3]
prices[620] => mux_13x1:mux_13x1_1.In5[4]
prices[621] => mux_13x1:mux_13x1_1.In5[5]
prices[622] => mux_13x1:mux_13x1_1.In5[6]
prices[623] => mux_13x1:mux_13x1_1.In5[7]
prices[624] => mux_13x1:mux_13x1_1.In5[8]
prices[625] => mux_13x1:mux_13x1_1.In5[9]
prices[626] => mux_13x1:mux_13x1_1.In5[10]
prices[627] => mux_13x1:mux_13x1_1.In5[11]
prices[628] => mux_13x1:mux_13x1_1.In5[12]
prices[629] => mux_13x1:mux_13x1_1.In5[13]
prices[630] => mux_13x1:mux_13x1_1.In5[14]
prices[631] => mux_13x1:mux_13x1_1.In5[15]
prices[632] => mux_13x1:mux_13x1_1.In5[16]
prices[633] => mux_13x1:mux_13x1_1.In5[17]
prices[634] => mux_13x1:mux_13x1_1.In5[18]
prices[635] => mux_13x1:mux_13x1_1.In5[19]
prices[636] => mux_13x1:mux_13x1_1.In5[20]
prices[637] => mux_13x1:mux_13x1_1.In5[21]
prices[638] => mux_13x1:mux_13x1_1.In5[22]
prices[639] => mux_13x1:mux_13x1_1.In5[23]
prices[640] => mux_13x1:mux_13x1_1.In5[24]
prices[641] => mux_13x1:mux_13x1_1.In5[25]
prices[642] => mux_13x1:mux_13x1_1.In5[26]
prices[643] => mux_13x1:mux_13x1_1.In5[27]
prices[644] => mux_13x1:mux_13x1_1.In5[28]
prices[645] => mux_13x1:mux_13x1_1.In5[29]
prices[646] => mux_13x1:mux_13x1_1.In5[30]
prices[647] => mux_13x1:mux_13x1_1.In5[31]
prices[648] => mux_13x1:mux_13x1_1.In5[32]
prices[649] => mux_13x1:mux_13x1_1.In5[33]
prices[650] => mux_13x1:mux_13x1_1.In5[34]
prices[651] => mux_13x1:mux_13x1_1.In5[35]
prices[652] => mux_13x1:mux_13x1_1.In5[36]
prices[653] => mux_13x1:mux_13x1_1.In5[37]
prices[654] => mux_13x1:mux_13x1_1.In5[38]
prices[655] => mux_13x1:mux_13x1_1.In5[39]
prices[656] => mux_13x1:mux_13x1_1.In5[40]
prices[657] => mux_13x1:mux_13x1_1.In5[41]
prices[658] => mux_13x1:mux_13x1_1.In5[42]
prices[659] => mux_13x1:mux_13x1_1.In5[43]
prices[660] => mux_13x1:mux_13x1_1.In5[44]
prices[661] => mux_13x1:mux_13x1_1.In5[45]
prices[662] => mux_13x1:mux_13x1_1.In5[46]
prices[663] => mux_13x1:mux_13x1_1.In5[47]
prices[664] => mux_13x1:mux_13x1_1.In5[48]
prices[665] => mux_13x1:mux_13x1_1.In5[49]
prices[666] => mux_13x1:mux_13x1_1.In5[50]
prices[667] => mux_13x1:mux_13x1_1.In5[51]
prices[668] => mux_13x1:mux_13x1_1.In5[52]
prices[669] => mux_13x1:mux_13x1_1.In5[53]
prices[670] => mux_13x1:mux_13x1_1.In5[54]
prices[671] => mux_13x1:mux_13x1_1.In5[55]
prices[672] => mux_13x1:mux_13x1_1.In5[56]
prices[673] => mux_13x1:mux_13x1_1.In5[57]
prices[674] => mux_13x1:mux_13x1_1.In5[58]
prices[675] => mux_13x1:mux_13x1_1.In5[59]
prices[676] => mux_13x1:mux_13x1_1.In5[60]
prices[677] => mux_13x1:mux_13x1_1.In5[61]
prices[678] => mux_13x1:mux_13x1_1.In5[62]
prices[679] => mux_13x1:mux_13x1_1.In5[63]
prices[680] => mux_13x1:mux_13x1_1.In5[64]
prices[681] => mux_13x1:mux_13x1_1.In5[65]
prices[682] => mux_13x1:mux_13x1_1.In5[66]
prices[683] => mux_13x1:mux_13x1_1.In5[67]
prices[684] => mux_13x1:mux_13x1_1.In5[68]
prices[685] => mux_13x1:mux_13x1_1.In5[69]
prices[686] => mux_13x1:mux_13x1_1.In5[70]
prices[687] => mux_13x1:mux_13x1_1.In5[71]
prices[688] => mux_13x1:mux_13x1_1.In5[72]
prices[689] => mux_13x1:mux_13x1_1.In5[73]
prices[690] => mux_13x1:mux_13x1_1.In5[74]
prices[691] => mux_13x1:mux_13x1_1.In5[75]
prices[692] => mux_13x1:mux_13x1_1.In5[76]
prices[693] => mux_13x1:mux_13x1_1.In4[0]
prices[694] => mux_13x1:mux_13x1_1.In4[1]
prices[695] => mux_13x1:mux_13x1_1.In4[2]
prices[696] => mux_13x1:mux_13x1_1.In4[3]
prices[697] => mux_13x1:mux_13x1_1.In4[4]
prices[698] => mux_13x1:mux_13x1_1.In4[5]
prices[699] => mux_13x1:mux_13x1_1.In4[6]
prices[700] => mux_13x1:mux_13x1_1.In4[7]
prices[701] => mux_13x1:mux_13x1_1.In4[8]
prices[702] => mux_13x1:mux_13x1_1.In4[9]
prices[703] => mux_13x1:mux_13x1_1.In4[10]
prices[704] => mux_13x1:mux_13x1_1.In4[11]
prices[705] => mux_13x1:mux_13x1_1.In4[12]
prices[706] => mux_13x1:mux_13x1_1.In4[13]
prices[707] => mux_13x1:mux_13x1_1.In4[14]
prices[708] => mux_13x1:mux_13x1_1.In4[15]
prices[709] => mux_13x1:mux_13x1_1.In4[16]
prices[710] => mux_13x1:mux_13x1_1.In4[17]
prices[711] => mux_13x1:mux_13x1_1.In4[18]
prices[712] => mux_13x1:mux_13x1_1.In4[19]
prices[713] => mux_13x1:mux_13x1_1.In4[20]
prices[714] => mux_13x1:mux_13x1_1.In4[21]
prices[715] => mux_13x1:mux_13x1_1.In4[22]
prices[716] => mux_13x1:mux_13x1_1.In4[23]
prices[717] => mux_13x1:mux_13x1_1.In4[24]
prices[718] => mux_13x1:mux_13x1_1.In4[25]
prices[719] => mux_13x1:mux_13x1_1.In4[26]
prices[720] => mux_13x1:mux_13x1_1.In4[27]
prices[721] => mux_13x1:mux_13x1_1.In4[28]
prices[722] => mux_13x1:mux_13x1_1.In4[29]
prices[723] => mux_13x1:mux_13x1_1.In4[30]
prices[724] => mux_13x1:mux_13x1_1.In4[31]
prices[725] => mux_13x1:mux_13x1_1.In4[32]
prices[726] => mux_13x1:mux_13x1_1.In4[33]
prices[727] => mux_13x1:mux_13x1_1.In4[34]
prices[728] => mux_13x1:mux_13x1_1.In4[35]
prices[729] => mux_13x1:mux_13x1_1.In4[36]
prices[730] => mux_13x1:mux_13x1_1.In4[37]
prices[731] => mux_13x1:mux_13x1_1.In4[38]
prices[732] => mux_13x1:mux_13x1_1.In4[39]
prices[733] => mux_13x1:mux_13x1_1.In4[40]
prices[734] => mux_13x1:mux_13x1_1.In4[41]
prices[735] => mux_13x1:mux_13x1_1.In4[42]
prices[736] => mux_13x1:mux_13x1_1.In4[43]
prices[737] => mux_13x1:mux_13x1_1.In4[44]
prices[738] => mux_13x1:mux_13x1_1.In4[45]
prices[739] => mux_13x1:mux_13x1_1.In4[46]
prices[740] => mux_13x1:mux_13x1_1.In4[47]
prices[741] => mux_13x1:mux_13x1_1.In4[48]
prices[742] => mux_13x1:mux_13x1_1.In4[49]
prices[743] => mux_13x1:mux_13x1_1.In4[50]
prices[744] => mux_13x1:mux_13x1_1.In4[51]
prices[745] => mux_13x1:mux_13x1_1.In4[52]
prices[746] => mux_13x1:mux_13x1_1.In4[53]
prices[747] => mux_13x1:mux_13x1_1.In4[54]
prices[748] => mux_13x1:mux_13x1_1.In4[55]
prices[749] => mux_13x1:mux_13x1_1.In4[56]
prices[750] => mux_13x1:mux_13x1_1.In4[57]
prices[751] => mux_13x1:mux_13x1_1.In4[58]
prices[752] => mux_13x1:mux_13x1_1.In4[59]
prices[753] => mux_13x1:mux_13x1_1.In4[60]
prices[754] => mux_13x1:mux_13x1_1.In4[61]
prices[755] => mux_13x1:mux_13x1_1.In4[62]
prices[756] => mux_13x1:mux_13x1_1.In4[63]
prices[757] => mux_13x1:mux_13x1_1.In4[64]
prices[758] => mux_13x1:mux_13x1_1.In4[65]
prices[759] => mux_13x1:mux_13x1_1.In4[66]
prices[760] => mux_13x1:mux_13x1_1.In4[67]
prices[761] => mux_13x1:mux_13x1_1.In4[68]
prices[762] => mux_13x1:mux_13x1_1.In4[69]
prices[763] => mux_13x1:mux_13x1_1.In4[70]
prices[764] => mux_13x1:mux_13x1_1.In4[71]
prices[765] => mux_13x1:mux_13x1_1.In4[72]
prices[766] => mux_13x1:mux_13x1_1.In4[73]
prices[767] => mux_13x1:mux_13x1_1.In4[74]
prices[768] => mux_13x1:mux_13x1_1.In4[75]
prices[769] => mux_13x1:mux_13x1_1.In4[76]
prices[770] => mux_13x1:mux_13x1_1.In3[0]
prices[771] => mux_13x1:mux_13x1_1.In3[1]
prices[772] => mux_13x1:mux_13x1_1.In3[2]
prices[773] => mux_13x1:mux_13x1_1.In3[3]
prices[774] => mux_13x1:mux_13x1_1.In3[4]
prices[775] => mux_13x1:mux_13x1_1.In3[5]
prices[776] => mux_13x1:mux_13x1_1.In3[6]
prices[777] => mux_13x1:mux_13x1_1.In3[7]
prices[778] => mux_13x1:mux_13x1_1.In3[8]
prices[779] => mux_13x1:mux_13x1_1.In3[9]
prices[780] => mux_13x1:mux_13x1_1.In3[10]
prices[781] => mux_13x1:mux_13x1_1.In3[11]
prices[782] => mux_13x1:mux_13x1_1.In3[12]
prices[783] => mux_13x1:mux_13x1_1.In3[13]
prices[784] => mux_13x1:mux_13x1_1.In3[14]
prices[785] => mux_13x1:mux_13x1_1.In3[15]
prices[786] => mux_13x1:mux_13x1_1.In3[16]
prices[787] => mux_13x1:mux_13x1_1.In3[17]
prices[788] => mux_13x1:mux_13x1_1.In3[18]
prices[789] => mux_13x1:mux_13x1_1.In3[19]
prices[790] => mux_13x1:mux_13x1_1.In3[20]
prices[791] => mux_13x1:mux_13x1_1.In3[21]
prices[792] => mux_13x1:mux_13x1_1.In3[22]
prices[793] => mux_13x1:mux_13x1_1.In3[23]
prices[794] => mux_13x1:mux_13x1_1.In3[24]
prices[795] => mux_13x1:mux_13x1_1.In3[25]
prices[796] => mux_13x1:mux_13x1_1.In3[26]
prices[797] => mux_13x1:mux_13x1_1.In3[27]
prices[798] => mux_13x1:mux_13x1_1.In3[28]
prices[799] => mux_13x1:mux_13x1_1.In3[29]
prices[800] => mux_13x1:mux_13x1_1.In3[30]
prices[801] => mux_13x1:mux_13x1_1.In3[31]
prices[802] => mux_13x1:mux_13x1_1.In3[32]
prices[803] => mux_13x1:mux_13x1_1.In3[33]
prices[804] => mux_13x1:mux_13x1_1.In3[34]
prices[805] => mux_13x1:mux_13x1_1.In3[35]
prices[806] => mux_13x1:mux_13x1_1.In3[36]
prices[807] => mux_13x1:mux_13x1_1.In3[37]
prices[808] => mux_13x1:mux_13x1_1.In3[38]
prices[809] => mux_13x1:mux_13x1_1.In3[39]
prices[810] => mux_13x1:mux_13x1_1.In3[40]
prices[811] => mux_13x1:mux_13x1_1.In3[41]
prices[812] => mux_13x1:mux_13x1_1.In3[42]
prices[813] => mux_13x1:mux_13x1_1.In3[43]
prices[814] => mux_13x1:mux_13x1_1.In3[44]
prices[815] => mux_13x1:mux_13x1_1.In3[45]
prices[816] => mux_13x1:mux_13x1_1.In3[46]
prices[817] => mux_13x1:mux_13x1_1.In3[47]
prices[818] => mux_13x1:mux_13x1_1.In3[48]
prices[819] => mux_13x1:mux_13x1_1.In3[49]
prices[820] => mux_13x1:mux_13x1_1.In3[50]
prices[821] => mux_13x1:mux_13x1_1.In3[51]
prices[822] => mux_13x1:mux_13x1_1.In3[52]
prices[823] => mux_13x1:mux_13x1_1.In3[53]
prices[824] => mux_13x1:mux_13x1_1.In3[54]
prices[825] => mux_13x1:mux_13x1_1.In3[55]
prices[826] => mux_13x1:mux_13x1_1.In3[56]
prices[827] => mux_13x1:mux_13x1_1.In3[57]
prices[828] => mux_13x1:mux_13x1_1.In3[58]
prices[829] => mux_13x1:mux_13x1_1.In3[59]
prices[830] => mux_13x1:mux_13x1_1.In3[60]
prices[831] => mux_13x1:mux_13x1_1.In3[61]
prices[832] => mux_13x1:mux_13x1_1.In3[62]
prices[833] => mux_13x1:mux_13x1_1.In3[63]
prices[834] => mux_13x1:mux_13x1_1.In3[64]
prices[835] => mux_13x1:mux_13x1_1.In3[65]
prices[836] => mux_13x1:mux_13x1_1.In3[66]
prices[837] => mux_13x1:mux_13x1_1.In3[67]
prices[838] => mux_13x1:mux_13x1_1.In3[68]
prices[839] => mux_13x1:mux_13x1_1.In3[69]
prices[840] => mux_13x1:mux_13x1_1.In3[70]
prices[841] => mux_13x1:mux_13x1_1.In3[71]
prices[842] => mux_13x1:mux_13x1_1.In3[72]
prices[843] => mux_13x1:mux_13x1_1.In3[73]
prices[844] => mux_13x1:mux_13x1_1.In3[74]
prices[845] => mux_13x1:mux_13x1_1.In3[75]
prices[846] => mux_13x1:mux_13x1_1.In3[76]
prices[847] => mux_13x1:mux_13x1_1.In2[0]
prices[848] => mux_13x1:mux_13x1_1.In2[1]
prices[849] => mux_13x1:mux_13x1_1.In2[2]
prices[850] => mux_13x1:mux_13x1_1.In2[3]
prices[851] => mux_13x1:mux_13x1_1.In2[4]
prices[852] => mux_13x1:mux_13x1_1.In2[5]
prices[853] => mux_13x1:mux_13x1_1.In2[6]
prices[854] => mux_13x1:mux_13x1_1.In2[7]
prices[855] => mux_13x1:mux_13x1_1.In2[8]
prices[856] => mux_13x1:mux_13x1_1.In2[9]
prices[857] => mux_13x1:mux_13x1_1.In2[10]
prices[858] => mux_13x1:mux_13x1_1.In2[11]
prices[859] => mux_13x1:mux_13x1_1.In2[12]
prices[860] => mux_13x1:mux_13x1_1.In2[13]
prices[861] => mux_13x1:mux_13x1_1.In2[14]
prices[862] => mux_13x1:mux_13x1_1.In2[15]
prices[863] => mux_13x1:mux_13x1_1.In2[16]
prices[864] => mux_13x1:mux_13x1_1.In2[17]
prices[865] => mux_13x1:mux_13x1_1.In2[18]
prices[866] => mux_13x1:mux_13x1_1.In2[19]
prices[867] => mux_13x1:mux_13x1_1.In2[20]
prices[868] => mux_13x1:mux_13x1_1.In2[21]
prices[869] => mux_13x1:mux_13x1_1.In2[22]
prices[870] => mux_13x1:mux_13x1_1.In2[23]
prices[871] => mux_13x1:mux_13x1_1.In2[24]
prices[872] => mux_13x1:mux_13x1_1.In2[25]
prices[873] => mux_13x1:mux_13x1_1.In2[26]
prices[874] => mux_13x1:mux_13x1_1.In2[27]
prices[875] => mux_13x1:mux_13x1_1.In2[28]
prices[876] => mux_13x1:mux_13x1_1.In2[29]
prices[877] => mux_13x1:mux_13x1_1.In2[30]
prices[878] => mux_13x1:mux_13x1_1.In2[31]
prices[879] => mux_13x1:mux_13x1_1.In2[32]
prices[880] => mux_13x1:mux_13x1_1.In2[33]
prices[881] => mux_13x1:mux_13x1_1.In2[34]
prices[882] => mux_13x1:mux_13x1_1.In2[35]
prices[883] => mux_13x1:mux_13x1_1.In2[36]
prices[884] => mux_13x1:mux_13x1_1.In2[37]
prices[885] => mux_13x1:mux_13x1_1.In2[38]
prices[886] => mux_13x1:mux_13x1_1.In2[39]
prices[887] => mux_13x1:mux_13x1_1.In2[40]
prices[888] => mux_13x1:mux_13x1_1.In2[41]
prices[889] => mux_13x1:mux_13x1_1.In2[42]
prices[890] => mux_13x1:mux_13x1_1.In2[43]
prices[891] => mux_13x1:mux_13x1_1.In2[44]
prices[892] => mux_13x1:mux_13x1_1.In2[45]
prices[893] => mux_13x1:mux_13x1_1.In2[46]
prices[894] => mux_13x1:mux_13x1_1.In2[47]
prices[895] => mux_13x1:mux_13x1_1.In2[48]
prices[896] => mux_13x1:mux_13x1_1.In2[49]
prices[897] => mux_13x1:mux_13x1_1.In2[50]
prices[898] => mux_13x1:mux_13x1_1.In2[51]
prices[899] => mux_13x1:mux_13x1_1.In2[52]
prices[900] => mux_13x1:mux_13x1_1.In2[53]
prices[901] => mux_13x1:mux_13x1_1.In2[54]
prices[902] => mux_13x1:mux_13x1_1.In2[55]
prices[903] => mux_13x1:mux_13x1_1.In2[56]
prices[904] => mux_13x1:mux_13x1_1.In2[57]
prices[905] => mux_13x1:mux_13x1_1.In2[58]
prices[906] => mux_13x1:mux_13x1_1.In2[59]
prices[907] => mux_13x1:mux_13x1_1.In2[60]
prices[908] => mux_13x1:mux_13x1_1.In2[61]
prices[909] => mux_13x1:mux_13x1_1.In2[62]
prices[910] => mux_13x1:mux_13x1_1.In2[63]
prices[911] => mux_13x1:mux_13x1_1.In2[64]
prices[912] => mux_13x1:mux_13x1_1.In2[65]
prices[913] => mux_13x1:mux_13x1_1.In2[66]
prices[914] => mux_13x1:mux_13x1_1.In2[67]
prices[915] => mux_13x1:mux_13x1_1.In2[68]
prices[916] => mux_13x1:mux_13x1_1.In2[69]
prices[917] => mux_13x1:mux_13x1_1.In2[70]
prices[918] => mux_13x1:mux_13x1_1.In2[71]
prices[919] => mux_13x1:mux_13x1_1.In2[72]
prices[920] => mux_13x1:mux_13x1_1.In2[73]
prices[921] => mux_13x1:mux_13x1_1.In2[74]
prices[922] => mux_13x1:mux_13x1_1.In2[75]
prices[923] => mux_13x1:mux_13x1_1.In2[76]
prices[924] => mux_13x1:mux_13x1_1.In1[0]
prices[925] => mux_13x1:mux_13x1_1.In1[1]
prices[926] => mux_13x1:mux_13x1_1.In1[2]
prices[927] => mux_13x1:mux_13x1_1.In1[3]
prices[928] => mux_13x1:mux_13x1_1.In1[4]
prices[929] => mux_13x1:mux_13x1_1.In1[5]
prices[930] => mux_13x1:mux_13x1_1.In1[6]
prices[931] => mux_13x1:mux_13x1_1.In1[7]
prices[932] => mux_13x1:mux_13x1_1.In1[8]
prices[933] => mux_13x1:mux_13x1_1.In1[9]
prices[934] => mux_13x1:mux_13x1_1.In1[10]
prices[935] => mux_13x1:mux_13x1_1.In1[11]
prices[936] => mux_13x1:mux_13x1_1.In1[12]
prices[937] => mux_13x1:mux_13x1_1.In1[13]
prices[938] => mux_13x1:mux_13x1_1.In1[14]
prices[939] => mux_13x1:mux_13x1_1.In1[15]
prices[940] => mux_13x1:mux_13x1_1.In1[16]
prices[941] => mux_13x1:mux_13x1_1.In1[17]
prices[942] => mux_13x1:mux_13x1_1.In1[18]
prices[943] => mux_13x1:mux_13x1_1.In1[19]
prices[944] => mux_13x1:mux_13x1_1.In1[20]
prices[945] => mux_13x1:mux_13x1_1.In1[21]
prices[946] => mux_13x1:mux_13x1_1.In1[22]
prices[947] => mux_13x1:mux_13x1_1.In1[23]
prices[948] => mux_13x1:mux_13x1_1.In1[24]
prices[949] => mux_13x1:mux_13x1_1.In1[25]
prices[950] => mux_13x1:mux_13x1_1.In1[26]
prices[951] => mux_13x1:mux_13x1_1.In1[27]
prices[952] => mux_13x1:mux_13x1_1.In1[28]
prices[953] => mux_13x1:mux_13x1_1.In1[29]
prices[954] => mux_13x1:mux_13x1_1.In1[30]
prices[955] => mux_13x1:mux_13x1_1.In1[31]
prices[956] => mux_13x1:mux_13x1_1.In1[32]
prices[957] => mux_13x1:mux_13x1_1.In1[33]
prices[958] => mux_13x1:mux_13x1_1.In1[34]
prices[959] => mux_13x1:mux_13x1_1.In1[35]
prices[960] => mux_13x1:mux_13x1_1.In1[36]
prices[961] => mux_13x1:mux_13x1_1.In1[37]
prices[962] => mux_13x1:mux_13x1_1.In1[38]
prices[963] => mux_13x1:mux_13x1_1.In1[39]
prices[964] => mux_13x1:mux_13x1_1.In1[40]
prices[965] => mux_13x1:mux_13x1_1.In1[41]
prices[966] => mux_13x1:mux_13x1_1.In1[42]
prices[967] => mux_13x1:mux_13x1_1.In1[43]
prices[968] => mux_13x1:mux_13x1_1.In1[44]
prices[969] => mux_13x1:mux_13x1_1.In1[45]
prices[970] => mux_13x1:mux_13x1_1.In1[46]
prices[971] => mux_13x1:mux_13x1_1.In1[47]
prices[972] => mux_13x1:mux_13x1_1.In1[48]
prices[973] => mux_13x1:mux_13x1_1.In1[49]
prices[974] => mux_13x1:mux_13x1_1.In1[50]
prices[975] => mux_13x1:mux_13x1_1.In1[51]
prices[976] => mux_13x1:mux_13x1_1.In1[52]
prices[977] => mux_13x1:mux_13x1_1.In1[53]
prices[978] => mux_13x1:mux_13x1_1.In1[54]
prices[979] => mux_13x1:mux_13x1_1.In1[55]
prices[980] => mux_13x1:mux_13x1_1.In1[56]
prices[981] => mux_13x1:mux_13x1_1.In1[57]
prices[982] => mux_13x1:mux_13x1_1.In1[58]
prices[983] => mux_13x1:mux_13x1_1.In1[59]
prices[984] => mux_13x1:mux_13x1_1.In1[60]
prices[985] => mux_13x1:mux_13x1_1.In1[61]
prices[986] => mux_13x1:mux_13x1_1.In1[62]
prices[987] => mux_13x1:mux_13x1_1.In1[63]
prices[988] => mux_13x1:mux_13x1_1.In1[64]
prices[989] => mux_13x1:mux_13x1_1.In1[65]
prices[990] => mux_13x1:mux_13x1_1.In1[66]
prices[991] => mux_13x1:mux_13x1_1.In1[67]
prices[992] => mux_13x1:mux_13x1_1.In1[68]
prices[993] => mux_13x1:mux_13x1_1.In1[69]
prices[994] => mux_13x1:mux_13x1_1.In1[70]
prices[995] => mux_13x1:mux_13x1_1.In1[71]
prices[996] => mux_13x1:mux_13x1_1.In1[72]
prices[997] => mux_13x1:mux_13x1_1.In1[73]
prices[998] => mux_13x1:mux_13x1_1.In1[74]
prices[999] => mux_13x1:mux_13x1_1.In1[75]
prices[1000] => mux_13x1:mux_13x1_1.In1[76]
output_bit_char[0] <= mux_11x1:mux_11x1_1.Out[0]
output_bit_char[1] <= mux_11x1:mux_11x1_1.Out[1]
output_bit_char[2] <= mux_11x1:mux_11x1_1.Out[2]
output_bit_char[3] <= mux_11x1:mux_11x1_1.Out[3]
output_bit_char[4] <= mux_11x1:mux_11x1_1.Out[4]
output_bit_char[5] <= mux_11x1:mux_11x1_1.Out[5]
output_bit_char[6] <= mux_11x1:mux_11x1_1.Out[6]
coloumn_counter[0] <= coloumn_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coloumn_counter[1] <= coloumn_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coloumn_counter[2] <= coloumn_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
coloumn_counter[3] <= coloumn_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => mux_8x1:mux_8x1_1.In8
data[1] => mux_8x1:mux_8x1_1.In7
data[2] => mux_8x1:mux_8x1_1.In6
data[3] => mux_8x1:mux_8x1_1.In5
data[4] => mux_8x1:mux_8x1_1.In4
data[5] => mux_8x1:mux_8x1_1.In3
data[6] => mux_8x1:mux_8x1_1.In2
data[7] => mux_8x1:mux_8x1_1.In1


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|number_writer_pixel:number_writer_pixel_1|mux_8x1:mux_8x1_1
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= <GND>
Out[2] <= <GND>
Out[3] <= <GND>
Out[4] <= <GND>
Out[5] <= <GND>
Out[6] <= <GND>
Out[7] <= <GND>
Sel[0] => Mux0.IN10
Sel[1] => Mux0.IN9
Sel[2] => Mux0.IN8
In1 => Mux0.IN0
In2 => Mux0.IN1
In3 => Mux0.IN2
In4 => Mux0.IN3
In5 => Mux0.IN4
In6 => Mux0.IN5
In7 => Mux0.IN6
In8 => Mux0.IN7
enable => Out.OUTPUTSELECT


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|number_writer_pixel:number_writer_pixel_1|mux_11x1:mux_11x1_1
Out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Sel[0] => Mux0.IN19
Sel[0] => Mux1.IN19
Sel[0] => Mux2.IN19
Sel[0] => Mux3.IN19
Sel[0] => Mux4.IN19
Sel[0] => Mux5.IN19
Sel[0] => Mux6.IN19
Sel[1] => Mux0.IN18
Sel[1] => Mux1.IN18
Sel[1] => Mux2.IN18
Sel[1] => Mux3.IN18
Sel[1] => Mux4.IN18
Sel[1] => Mux5.IN18
Sel[1] => Mux6.IN18
Sel[2] => Mux0.IN17
Sel[2] => Mux1.IN17
Sel[2] => Mux2.IN17
Sel[2] => Mux3.IN17
Sel[2] => Mux4.IN17
Sel[2] => Mux5.IN17
Sel[2] => Mux6.IN17
Sel[3] => Mux0.IN16
Sel[3] => Mux1.IN16
Sel[3] => Mux2.IN16
Sel[3] => Mux3.IN16
Sel[3] => Mux4.IN16
Sel[3] => Mux5.IN16
Sel[3] => Mux6.IN16
In1[0] => Mux6.IN5
In1[1] => Mux5.IN5
In1[2] => Mux4.IN5
In1[3] => Mux3.IN5
In1[4] => Mux2.IN5
In1[5] => Mux1.IN5
In1[6] => Mux0.IN5
In2[0] => Mux6.IN6
In2[1] => Mux5.IN6
In2[2] => Mux4.IN6
In2[3] => Mux3.IN6
In2[4] => Mux2.IN6
In2[5] => Mux1.IN6
In2[6] => Mux0.IN6
In3[0] => Mux6.IN7
In3[1] => Mux5.IN7
In3[2] => Mux4.IN7
In3[3] => Mux3.IN7
In3[4] => Mux2.IN7
In3[5] => Mux1.IN7
In3[6] => Mux0.IN7
In4[0] => Mux6.IN8
In4[1] => Mux5.IN8
In4[2] => Mux4.IN8
In4[3] => Mux3.IN8
In4[4] => Mux2.IN8
In4[5] => Mux1.IN8
In4[6] => Mux0.IN8
In5[0] => Mux6.IN9
In5[1] => Mux5.IN9
In5[2] => Mux4.IN9
In5[3] => Mux3.IN9
In5[4] => Mux2.IN9
In5[5] => Mux1.IN9
In5[6] => Mux0.IN9
In6[0] => Mux6.IN10
In6[1] => Mux5.IN10
In6[2] => Mux4.IN10
In6[3] => Mux3.IN10
In6[4] => Mux2.IN10
In6[5] => Mux1.IN10
In6[6] => Mux0.IN10
In7[0] => Mux6.IN11
In7[1] => Mux5.IN11
In7[2] => Mux4.IN11
In7[3] => Mux3.IN11
In7[4] => Mux2.IN11
In7[5] => Mux1.IN11
In7[6] => Mux0.IN11
In8[0] => Mux6.IN12
In8[1] => Mux5.IN12
In8[2] => Mux4.IN12
In8[3] => Mux3.IN12
In8[4] => Mux2.IN12
In8[5] => Mux1.IN12
In8[6] => Mux0.IN12
In9[0] => Mux6.IN13
In9[1] => Mux5.IN13
In9[2] => Mux4.IN13
In9[3] => Mux3.IN13
In9[4] => Mux2.IN13
In9[5] => Mux1.IN13
In9[6] => Mux0.IN13
In10[0] => Mux6.IN14
In10[1] => Mux5.IN14
In10[2] => Mux4.IN14
In10[3] => Mux3.IN14
In10[4] => Mux2.IN14
In10[5] => Mux1.IN14
In10[6] => Mux0.IN14
In11[0] => Mux6.IN15
In11[1] => Mux5.IN15
In11[2] => Mux4.IN15
In11[3] => Mux3.IN15
In11[4] => Mux2.IN15
In11[5] => Mux1.IN15
In11[6] => Mux0.IN15


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|price_writer:price_writer_1|number_writer_pixel:number_writer_pixel_1|mux_13x1:mux_13x1_1
Out[0] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
Out[32] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
Out[33] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
Out[34] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
Out[35] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
Out[36] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
Out[37] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
Out[38] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Out[39] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Out[40] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Out[41] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Out[42] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Out[43] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Out[44] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Out[45] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Out[46] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Out[47] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Out[48] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Out[49] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Out[50] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Out[51] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Out[52] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Out[53] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Out[54] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Out[55] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Out[56] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Out[57] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Out[58] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Out[59] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Out[60] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Out[61] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Out[62] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Out[63] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Out[64] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Out[65] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Out[66] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Out[67] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Out[68] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Out[69] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[70] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[71] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[72] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[73] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[74] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[75] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[76] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Sel[0] => Mux0.IN19
Sel[0] => Mux1.IN19
Sel[0] => Mux2.IN19
Sel[0] => Mux3.IN19
Sel[0] => Mux4.IN19
Sel[0] => Mux5.IN19
Sel[0] => Mux6.IN19
Sel[0] => Mux7.IN19
Sel[0] => Mux8.IN19
Sel[0] => Mux9.IN19
Sel[0] => Mux10.IN19
Sel[0] => Mux11.IN19
Sel[0] => Mux12.IN19
Sel[0] => Mux13.IN19
Sel[0] => Mux14.IN19
Sel[0] => Mux15.IN19
Sel[0] => Mux16.IN19
Sel[0] => Mux17.IN19
Sel[0] => Mux18.IN19
Sel[0] => Mux19.IN19
Sel[0] => Mux20.IN19
Sel[0] => Mux21.IN19
Sel[0] => Mux22.IN19
Sel[0] => Mux23.IN19
Sel[0] => Mux24.IN19
Sel[0] => Mux25.IN19
Sel[0] => Mux26.IN19
Sel[0] => Mux27.IN19
Sel[0] => Mux28.IN19
Sel[0] => Mux29.IN19
Sel[0] => Mux30.IN19
Sel[0] => Mux31.IN19
Sel[0] => Mux32.IN19
Sel[0] => Mux33.IN19
Sel[0] => Mux34.IN19
Sel[0] => Mux35.IN19
Sel[0] => Mux36.IN19
Sel[0] => Mux37.IN19
Sel[0] => Mux38.IN19
Sel[0] => Mux39.IN19
Sel[0] => Mux40.IN19
Sel[0] => Mux41.IN19
Sel[0] => Mux42.IN19
Sel[0] => Mux43.IN19
Sel[0] => Mux44.IN19
Sel[0] => Mux45.IN19
Sel[0] => Mux46.IN19
Sel[0] => Mux47.IN19
Sel[0] => Mux48.IN19
Sel[0] => Mux49.IN19
Sel[0] => Mux50.IN19
Sel[0] => Mux51.IN19
Sel[0] => Mux52.IN19
Sel[0] => Mux53.IN19
Sel[0] => Mux54.IN19
Sel[0] => Mux55.IN19
Sel[0] => Mux56.IN19
Sel[0] => Mux57.IN19
Sel[0] => Mux58.IN19
Sel[0] => Mux59.IN19
Sel[0] => Mux60.IN19
Sel[0] => Mux61.IN19
Sel[0] => Mux62.IN19
Sel[0] => Mux63.IN19
Sel[0] => Mux64.IN19
Sel[0] => Mux65.IN19
Sel[0] => Mux66.IN19
Sel[0] => Mux67.IN19
Sel[0] => Mux68.IN19
Sel[0] => Mux69.IN19
Sel[0] => Mux70.IN19
Sel[0] => Mux71.IN19
Sel[0] => Mux72.IN19
Sel[0] => Mux73.IN19
Sel[0] => Mux74.IN19
Sel[0] => Mux75.IN19
Sel[0] => Mux76.IN19
Sel[1] => Mux0.IN18
Sel[1] => Mux1.IN18
Sel[1] => Mux2.IN18
Sel[1] => Mux3.IN18
Sel[1] => Mux4.IN18
Sel[1] => Mux5.IN18
Sel[1] => Mux6.IN18
Sel[1] => Mux7.IN18
Sel[1] => Mux8.IN18
Sel[1] => Mux9.IN18
Sel[1] => Mux10.IN18
Sel[1] => Mux11.IN18
Sel[1] => Mux12.IN18
Sel[1] => Mux13.IN18
Sel[1] => Mux14.IN18
Sel[1] => Mux15.IN18
Sel[1] => Mux16.IN18
Sel[1] => Mux17.IN18
Sel[1] => Mux18.IN18
Sel[1] => Mux19.IN18
Sel[1] => Mux20.IN18
Sel[1] => Mux21.IN18
Sel[1] => Mux22.IN18
Sel[1] => Mux23.IN18
Sel[1] => Mux24.IN18
Sel[1] => Mux25.IN18
Sel[1] => Mux26.IN18
Sel[1] => Mux27.IN18
Sel[1] => Mux28.IN18
Sel[1] => Mux29.IN18
Sel[1] => Mux30.IN18
Sel[1] => Mux31.IN18
Sel[1] => Mux32.IN18
Sel[1] => Mux33.IN18
Sel[1] => Mux34.IN18
Sel[1] => Mux35.IN18
Sel[1] => Mux36.IN18
Sel[1] => Mux37.IN18
Sel[1] => Mux38.IN18
Sel[1] => Mux39.IN18
Sel[1] => Mux40.IN18
Sel[1] => Mux41.IN18
Sel[1] => Mux42.IN18
Sel[1] => Mux43.IN18
Sel[1] => Mux44.IN18
Sel[1] => Mux45.IN18
Sel[1] => Mux46.IN18
Sel[1] => Mux47.IN18
Sel[1] => Mux48.IN18
Sel[1] => Mux49.IN18
Sel[1] => Mux50.IN18
Sel[1] => Mux51.IN18
Sel[1] => Mux52.IN18
Sel[1] => Mux53.IN18
Sel[1] => Mux54.IN18
Sel[1] => Mux55.IN18
Sel[1] => Mux56.IN18
Sel[1] => Mux57.IN18
Sel[1] => Mux58.IN18
Sel[1] => Mux59.IN18
Sel[1] => Mux60.IN18
Sel[1] => Mux61.IN18
Sel[1] => Mux62.IN18
Sel[1] => Mux63.IN18
Sel[1] => Mux64.IN18
Sel[1] => Mux65.IN18
Sel[1] => Mux66.IN18
Sel[1] => Mux67.IN18
Sel[1] => Mux68.IN18
Sel[1] => Mux69.IN18
Sel[1] => Mux70.IN18
Sel[1] => Mux71.IN18
Sel[1] => Mux72.IN18
Sel[1] => Mux73.IN18
Sel[1] => Mux74.IN18
Sel[1] => Mux75.IN18
Sel[1] => Mux76.IN18
Sel[2] => Mux0.IN17
Sel[2] => Mux1.IN17
Sel[2] => Mux2.IN17
Sel[2] => Mux3.IN17
Sel[2] => Mux4.IN17
Sel[2] => Mux5.IN17
Sel[2] => Mux6.IN17
Sel[2] => Mux7.IN17
Sel[2] => Mux8.IN17
Sel[2] => Mux9.IN17
Sel[2] => Mux10.IN17
Sel[2] => Mux11.IN17
Sel[2] => Mux12.IN17
Sel[2] => Mux13.IN17
Sel[2] => Mux14.IN17
Sel[2] => Mux15.IN17
Sel[2] => Mux16.IN17
Sel[2] => Mux17.IN17
Sel[2] => Mux18.IN17
Sel[2] => Mux19.IN17
Sel[2] => Mux20.IN17
Sel[2] => Mux21.IN17
Sel[2] => Mux22.IN17
Sel[2] => Mux23.IN17
Sel[2] => Mux24.IN17
Sel[2] => Mux25.IN17
Sel[2] => Mux26.IN17
Sel[2] => Mux27.IN17
Sel[2] => Mux28.IN17
Sel[2] => Mux29.IN17
Sel[2] => Mux30.IN17
Sel[2] => Mux31.IN17
Sel[2] => Mux32.IN17
Sel[2] => Mux33.IN17
Sel[2] => Mux34.IN17
Sel[2] => Mux35.IN17
Sel[2] => Mux36.IN17
Sel[2] => Mux37.IN17
Sel[2] => Mux38.IN17
Sel[2] => Mux39.IN17
Sel[2] => Mux40.IN17
Sel[2] => Mux41.IN17
Sel[2] => Mux42.IN17
Sel[2] => Mux43.IN17
Sel[2] => Mux44.IN17
Sel[2] => Mux45.IN17
Sel[2] => Mux46.IN17
Sel[2] => Mux47.IN17
Sel[2] => Mux48.IN17
Sel[2] => Mux49.IN17
Sel[2] => Mux50.IN17
Sel[2] => Mux51.IN17
Sel[2] => Mux52.IN17
Sel[2] => Mux53.IN17
Sel[2] => Mux54.IN17
Sel[2] => Mux55.IN17
Sel[2] => Mux56.IN17
Sel[2] => Mux57.IN17
Sel[2] => Mux58.IN17
Sel[2] => Mux59.IN17
Sel[2] => Mux60.IN17
Sel[2] => Mux61.IN17
Sel[2] => Mux62.IN17
Sel[2] => Mux63.IN17
Sel[2] => Mux64.IN17
Sel[2] => Mux65.IN17
Sel[2] => Mux66.IN17
Sel[2] => Mux67.IN17
Sel[2] => Mux68.IN17
Sel[2] => Mux69.IN17
Sel[2] => Mux70.IN17
Sel[2] => Mux71.IN17
Sel[2] => Mux72.IN17
Sel[2] => Mux73.IN17
Sel[2] => Mux74.IN17
Sel[2] => Mux75.IN17
Sel[2] => Mux76.IN17
Sel[3] => Mux0.IN16
Sel[3] => Mux1.IN16
Sel[3] => Mux2.IN16
Sel[3] => Mux3.IN16
Sel[3] => Mux4.IN16
Sel[3] => Mux5.IN16
Sel[3] => Mux6.IN16
Sel[3] => Mux7.IN16
Sel[3] => Mux8.IN16
Sel[3] => Mux9.IN16
Sel[3] => Mux10.IN16
Sel[3] => Mux11.IN16
Sel[3] => Mux12.IN16
Sel[3] => Mux13.IN16
Sel[3] => Mux14.IN16
Sel[3] => Mux15.IN16
Sel[3] => Mux16.IN16
Sel[3] => Mux17.IN16
Sel[3] => Mux18.IN16
Sel[3] => Mux19.IN16
Sel[3] => Mux20.IN16
Sel[3] => Mux21.IN16
Sel[3] => Mux22.IN16
Sel[3] => Mux23.IN16
Sel[3] => Mux24.IN16
Sel[3] => Mux25.IN16
Sel[3] => Mux26.IN16
Sel[3] => Mux27.IN16
Sel[3] => Mux28.IN16
Sel[3] => Mux29.IN16
Sel[3] => Mux30.IN16
Sel[3] => Mux31.IN16
Sel[3] => Mux32.IN16
Sel[3] => Mux33.IN16
Sel[3] => Mux34.IN16
Sel[3] => Mux35.IN16
Sel[3] => Mux36.IN16
Sel[3] => Mux37.IN16
Sel[3] => Mux38.IN16
Sel[3] => Mux39.IN16
Sel[3] => Mux40.IN16
Sel[3] => Mux41.IN16
Sel[3] => Mux42.IN16
Sel[3] => Mux43.IN16
Sel[3] => Mux44.IN16
Sel[3] => Mux45.IN16
Sel[3] => Mux46.IN16
Sel[3] => Mux47.IN16
Sel[3] => Mux48.IN16
Sel[3] => Mux49.IN16
Sel[3] => Mux50.IN16
Sel[3] => Mux51.IN16
Sel[3] => Mux52.IN16
Sel[3] => Mux53.IN16
Sel[3] => Mux54.IN16
Sel[3] => Mux55.IN16
Sel[3] => Mux56.IN16
Sel[3] => Mux57.IN16
Sel[3] => Mux58.IN16
Sel[3] => Mux59.IN16
Sel[3] => Mux60.IN16
Sel[3] => Mux61.IN16
Sel[3] => Mux62.IN16
Sel[3] => Mux63.IN16
Sel[3] => Mux64.IN16
Sel[3] => Mux65.IN16
Sel[3] => Mux66.IN16
Sel[3] => Mux67.IN16
Sel[3] => Mux68.IN16
Sel[3] => Mux69.IN16
Sel[3] => Mux70.IN16
Sel[3] => Mux71.IN16
Sel[3] => Mux72.IN16
Sel[3] => Mux73.IN16
Sel[3] => Mux74.IN16
Sel[3] => Mux75.IN16
Sel[3] => Mux76.IN16
In1[0] => Mux76.IN3
In1[1] => Mux75.IN3
In1[2] => Mux74.IN3
In1[3] => Mux73.IN3
In1[4] => Mux72.IN3
In1[5] => Mux71.IN3
In1[6] => Mux70.IN3
In1[7] => Mux69.IN3
In1[8] => Mux68.IN3
In1[9] => Mux67.IN3
In1[10] => Mux66.IN3
In1[11] => Mux65.IN3
In1[12] => Mux64.IN3
In1[13] => Mux63.IN3
In1[14] => Mux62.IN3
In1[15] => Mux61.IN3
In1[16] => Mux60.IN3
In1[17] => Mux59.IN3
In1[18] => Mux58.IN3
In1[19] => Mux57.IN3
In1[20] => Mux56.IN3
In1[21] => Mux55.IN3
In1[22] => Mux54.IN3
In1[23] => Mux53.IN3
In1[24] => Mux52.IN3
In1[25] => Mux51.IN3
In1[26] => Mux50.IN3
In1[27] => Mux49.IN3
In1[28] => Mux48.IN3
In1[29] => Mux47.IN3
In1[30] => Mux46.IN3
In1[31] => Mux45.IN3
In1[32] => Mux44.IN3
In1[33] => Mux43.IN3
In1[34] => Mux42.IN3
In1[35] => Mux41.IN3
In1[36] => Mux40.IN3
In1[37] => Mux39.IN3
In1[38] => Mux38.IN3
In1[39] => Mux37.IN3
In1[40] => Mux36.IN3
In1[41] => Mux35.IN3
In1[42] => Mux34.IN3
In1[43] => Mux33.IN3
In1[44] => Mux32.IN3
In1[45] => Mux31.IN3
In1[46] => Mux30.IN3
In1[47] => Mux29.IN3
In1[48] => Mux28.IN3
In1[49] => Mux27.IN3
In1[50] => Mux26.IN3
In1[51] => Mux25.IN3
In1[52] => Mux24.IN3
In1[53] => Mux23.IN3
In1[54] => Mux22.IN3
In1[55] => Mux21.IN3
In1[56] => Mux20.IN3
In1[57] => Mux19.IN3
In1[58] => Mux18.IN3
In1[59] => Mux17.IN3
In1[60] => Mux16.IN3
In1[61] => Mux15.IN3
In1[62] => Mux14.IN3
In1[63] => Mux13.IN3
In1[64] => Mux12.IN3
In1[65] => Mux11.IN3
In1[66] => Mux10.IN3
In1[67] => Mux9.IN3
In1[68] => Mux8.IN3
In1[69] => Mux7.IN3
In1[70] => Mux6.IN3
In1[71] => Mux5.IN3
In1[72] => Mux4.IN3
In1[73] => Mux3.IN3
In1[74] => Mux2.IN3
In1[75] => Mux1.IN3
In1[76] => Mux0.IN3
In2[0] => Mux76.IN4
In2[1] => Mux75.IN4
In2[2] => Mux74.IN4
In2[3] => Mux73.IN4
In2[4] => Mux72.IN4
In2[5] => Mux71.IN4
In2[6] => Mux70.IN4
In2[7] => Mux69.IN4
In2[8] => Mux68.IN4
In2[9] => Mux67.IN4
In2[10] => Mux66.IN4
In2[11] => Mux65.IN4
In2[12] => Mux64.IN4
In2[13] => Mux63.IN4
In2[14] => Mux62.IN4
In2[15] => Mux61.IN4
In2[16] => Mux60.IN4
In2[17] => Mux59.IN4
In2[18] => Mux58.IN4
In2[19] => Mux57.IN4
In2[20] => Mux56.IN4
In2[21] => Mux55.IN4
In2[22] => Mux54.IN4
In2[23] => Mux53.IN4
In2[24] => Mux52.IN4
In2[25] => Mux51.IN4
In2[26] => Mux50.IN4
In2[27] => Mux49.IN4
In2[28] => Mux48.IN4
In2[29] => Mux47.IN4
In2[30] => Mux46.IN4
In2[31] => Mux45.IN4
In2[32] => Mux44.IN4
In2[33] => Mux43.IN4
In2[34] => Mux42.IN4
In2[35] => Mux41.IN4
In2[36] => Mux40.IN4
In2[37] => Mux39.IN4
In2[38] => Mux38.IN4
In2[39] => Mux37.IN4
In2[40] => Mux36.IN4
In2[41] => Mux35.IN4
In2[42] => Mux34.IN4
In2[43] => Mux33.IN4
In2[44] => Mux32.IN4
In2[45] => Mux31.IN4
In2[46] => Mux30.IN4
In2[47] => Mux29.IN4
In2[48] => Mux28.IN4
In2[49] => Mux27.IN4
In2[50] => Mux26.IN4
In2[51] => Mux25.IN4
In2[52] => Mux24.IN4
In2[53] => Mux23.IN4
In2[54] => Mux22.IN4
In2[55] => Mux21.IN4
In2[56] => Mux20.IN4
In2[57] => Mux19.IN4
In2[58] => Mux18.IN4
In2[59] => Mux17.IN4
In2[60] => Mux16.IN4
In2[61] => Mux15.IN4
In2[62] => Mux14.IN4
In2[63] => Mux13.IN4
In2[64] => Mux12.IN4
In2[65] => Mux11.IN4
In2[66] => Mux10.IN4
In2[67] => Mux9.IN4
In2[68] => Mux8.IN4
In2[69] => Mux7.IN4
In2[70] => Mux6.IN4
In2[71] => Mux5.IN4
In2[72] => Mux4.IN4
In2[73] => Mux3.IN4
In2[74] => Mux2.IN4
In2[75] => Mux1.IN4
In2[76] => Mux0.IN4
In3[0] => Mux76.IN5
In3[1] => Mux75.IN5
In3[2] => Mux74.IN5
In3[3] => Mux73.IN5
In3[4] => Mux72.IN5
In3[5] => Mux71.IN5
In3[6] => Mux70.IN5
In3[7] => Mux69.IN5
In3[8] => Mux68.IN5
In3[9] => Mux67.IN5
In3[10] => Mux66.IN5
In3[11] => Mux65.IN5
In3[12] => Mux64.IN5
In3[13] => Mux63.IN5
In3[14] => Mux62.IN5
In3[15] => Mux61.IN5
In3[16] => Mux60.IN5
In3[17] => Mux59.IN5
In3[18] => Mux58.IN5
In3[19] => Mux57.IN5
In3[20] => Mux56.IN5
In3[21] => Mux55.IN5
In3[22] => Mux54.IN5
In3[23] => Mux53.IN5
In3[24] => Mux52.IN5
In3[25] => Mux51.IN5
In3[26] => Mux50.IN5
In3[27] => Mux49.IN5
In3[28] => Mux48.IN5
In3[29] => Mux47.IN5
In3[30] => Mux46.IN5
In3[31] => Mux45.IN5
In3[32] => Mux44.IN5
In3[33] => Mux43.IN5
In3[34] => Mux42.IN5
In3[35] => Mux41.IN5
In3[36] => Mux40.IN5
In3[37] => Mux39.IN5
In3[38] => Mux38.IN5
In3[39] => Mux37.IN5
In3[40] => Mux36.IN5
In3[41] => Mux35.IN5
In3[42] => Mux34.IN5
In3[43] => Mux33.IN5
In3[44] => Mux32.IN5
In3[45] => Mux31.IN5
In3[46] => Mux30.IN5
In3[47] => Mux29.IN5
In3[48] => Mux28.IN5
In3[49] => Mux27.IN5
In3[50] => Mux26.IN5
In3[51] => Mux25.IN5
In3[52] => Mux24.IN5
In3[53] => Mux23.IN5
In3[54] => Mux22.IN5
In3[55] => Mux21.IN5
In3[56] => Mux20.IN5
In3[57] => Mux19.IN5
In3[58] => Mux18.IN5
In3[59] => Mux17.IN5
In3[60] => Mux16.IN5
In3[61] => Mux15.IN5
In3[62] => Mux14.IN5
In3[63] => Mux13.IN5
In3[64] => Mux12.IN5
In3[65] => Mux11.IN5
In3[66] => Mux10.IN5
In3[67] => Mux9.IN5
In3[68] => Mux8.IN5
In3[69] => Mux7.IN5
In3[70] => Mux6.IN5
In3[71] => Mux5.IN5
In3[72] => Mux4.IN5
In3[73] => Mux3.IN5
In3[74] => Mux2.IN5
In3[75] => Mux1.IN5
In3[76] => Mux0.IN5
In4[0] => Mux76.IN6
In4[1] => Mux75.IN6
In4[2] => Mux74.IN6
In4[3] => Mux73.IN6
In4[4] => Mux72.IN6
In4[5] => Mux71.IN6
In4[6] => Mux70.IN6
In4[7] => Mux69.IN6
In4[8] => Mux68.IN6
In4[9] => Mux67.IN6
In4[10] => Mux66.IN6
In4[11] => Mux65.IN6
In4[12] => Mux64.IN6
In4[13] => Mux63.IN6
In4[14] => Mux62.IN6
In4[15] => Mux61.IN6
In4[16] => Mux60.IN6
In4[17] => Mux59.IN6
In4[18] => Mux58.IN6
In4[19] => Mux57.IN6
In4[20] => Mux56.IN6
In4[21] => Mux55.IN6
In4[22] => Mux54.IN6
In4[23] => Mux53.IN6
In4[24] => Mux52.IN6
In4[25] => Mux51.IN6
In4[26] => Mux50.IN6
In4[27] => Mux49.IN6
In4[28] => Mux48.IN6
In4[29] => Mux47.IN6
In4[30] => Mux46.IN6
In4[31] => Mux45.IN6
In4[32] => Mux44.IN6
In4[33] => Mux43.IN6
In4[34] => Mux42.IN6
In4[35] => Mux41.IN6
In4[36] => Mux40.IN6
In4[37] => Mux39.IN6
In4[38] => Mux38.IN6
In4[39] => Mux37.IN6
In4[40] => Mux36.IN6
In4[41] => Mux35.IN6
In4[42] => Mux34.IN6
In4[43] => Mux33.IN6
In4[44] => Mux32.IN6
In4[45] => Mux31.IN6
In4[46] => Mux30.IN6
In4[47] => Mux29.IN6
In4[48] => Mux28.IN6
In4[49] => Mux27.IN6
In4[50] => Mux26.IN6
In4[51] => Mux25.IN6
In4[52] => Mux24.IN6
In4[53] => Mux23.IN6
In4[54] => Mux22.IN6
In4[55] => Mux21.IN6
In4[56] => Mux20.IN6
In4[57] => Mux19.IN6
In4[58] => Mux18.IN6
In4[59] => Mux17.IN6
In4[60] => Mux16.IN6
In4[61] => Mux15.IN6
In4[62] => Mux14.IN6
In4[63] => Mux13.IN6
In4[64] => Mux12.IN6
In4[65] => Mux11.IN6
In4[66] => Mux10.IN6
In4[67] => Mux9.IN6
In4[68] => Mux8.IN6
In4[69] => Mux7.IN6
In4[70] => Mux6.IN6
In4[71] => Mux5.IN6
In4[72] => Mux4.IN6
In4[73] => Mux3.IN6
In4[74] => Mux2.IN6
In4[75] => Mux1.IN6
In4[76] => Mux0.IN6
In5[0] => Mux76.IN7
In5[1] => Mux75.IN7
In5[2] => Mux74.IN7
In5[3] => Mux73.IN7
In5[4] => Mux72.IN7
In5[5] => Mux71.IN7
In5[6] => Mux70.IN7
In5[7] => Mux69.IN7
In5[8] => Mux68.IN7
In5[9] => Mux67.IN7
In5[10] => Mux66.IN7
In5[11] => Mux65.IN7
In5[12] => Mux64.IN7
In5[13] => Mux63.IN7
In5[14] => Mux62.IN7
In5[15] => Mux61.IN7
In5[16] => Mux60.IN7
In5[17] => Mux59.IN7
In5[18] => Mux58.IN7
In5[19] => Mux57.IN7
In5[20] => Mux56.IN7
In5[21] => Mux55.IN7
In5[22] => Mux54.IN7
In5[23] => Mux53.IN7
In5[24] => Mux52.IN7
In5[25] => Mux51.IN7
In5[26] => Mux50.IN7
In5[27] => Mux49.IN7
In5[28] => Mux48.IN7
In5[29] => Mux47.IN7
In5[30] => Mux46.IN7
In5[31] => Mux45.IN7
In5[32] => Mux44.IN7
In5[33] => Mux43.IN7
In5[34] => Mux42.IN7
In5[35] => Mux41.IN7
In5[36] => Mux40.IN7
In5[37] => Mux39.IN7
In5[38] => Mux38.IN7
In5[39] => Mux37.IN7
In5[40] => Mux36.IN7
In5[41] => Mux35.IN7
In5[42] => Mux34.IN7
In5[43] => Mux33.IN7
In5[44] => Mux32.IN7
In5[45] => Mux31.IN7
In5[46] => Mux30.IN7
In5[47] => Mux29.IN7
In5[48] => Mux28.IN7
In5[49] => Mux27.IN7
In5[50] => Mux26.IN7
In5[51] => Mux25.IN7
In5[52] => Mux24.IN7
In5[53] => Mux23.IN7
In5[54] => Mux22.IN7
In5[55] => Mux21.IN7
In5[56] => Mux20.IN7
In5[57] => Mux19.IN7
In5[58] => Mux18.IN7
In5[59] => Mux17.IN7
In5[60] => Mux16.IN7
In5[61] => Mux15.IN7
In5[62] => Mux14.IN7
In5[63] => Mux13.IN7
In5[64] => Mux12.IN7
In5[65] => Mux11.IN7
In5[66] => Mux10.IN7
In5[67] => Mux9.IN7
In5[68] => Mux8.IN7
In5[69] => Mux7.IN7
In5[70] => Mux6.IN7
In5[71] => Mux5.IN7
In5[72] => Mux4.IN7
In5[73] => Mux3.IN7
In5[74] => Mux2.IN7
In5[75] => Mux1.IN7
In5[76] => Mux0.IN7
In6[0] => Mux76.IN8
In6[1] => Mux75.IN8
In6[2] => Mux74.IN8
In6[3] => Mux73.IN8
In6[4] => Mux72.IN8
In6[5] => Mux71.IN8
In6[6] => Mux70.IN8
In6[7] => Mux69.IN8
In6[8] => Mux68.IN8
In6[9] => Mux67.IN8
In6[10] => Mux66.IN8
In6[11] => Mux65.IN8
In6[12] => Mux64.IN8
In6[13] => Mux63.IN8
In6[14] => Mux62.IN8
In6[15] => Mux61.IN8
In6[16] => Mux60.IN8
In6[17] => Mux59.IN8
In6[18] => Mux58.IN8
In6[19] => Mux57.IN8
In6[20] => Mux56.IN8
In6[21] => Mux55.IN8
In6[22] => Mux54.IN8
In6[23] => Mux53.IN8
In6[24] => Mux52.IN8
In6[25] => Mux51.IN8
In6[26] => Mux50.IN8
In6[27] => Mux49.IN8
In6[28] => Mux48.IN8
In6[29] => Mux47.IN8
In6[30] => Mux46.IN8
In6[31] => Mux45.IN8
In6[32] => Mux44.IN8
In6[33] => Mux43.IN8
In6[34] => Mux42.IN8
In6[35] => Mux41.IN8
In6[36] => Mux40.IN8
In6[37] => Mux39.IN8
In6[38] => Mux38.IN8
In6[39] => Mux37.IN8
In6[40] => Mux36.IN8
In6[41] => Mux35.IN8
In6[42] => Mux34.IN8
In6[43] => Mux33.IN8
In6[44] => Mux32.IN8
In6[45] => Mux31.IN8
In6[46] => Mux30.IN8
In6[47] => Mux29.IN8
In6[48] => Mux28.IN8
In6[49] => Mux27.IN8
In6[50] => Mux26.IN8
In6[51] => Mux25.IN8
In6[52] => Mux24.IN8
In6[53] => Mux23.IN8
In6[54] => Mux22.IN8
In6[55] => Mux21.IN8
In6[56] => Mux20.IN8
In6[57] => Mux19.IN8
In6[58] => Mux18.IN8
In6[59] => Mux17.IN8
In6[60] => Mux16.IN8
In6[61] => Mux15.IN8
In6[62] => Mux14.IN8
In6[63] => Mux13.IN8
In6[64] => Mux12.IN8
In6[65] => Mux11.IN8
In6[66] => Mux10.IN8
In6[67] => Mux9.IN8
In6[68] => Mux8.IN8
In6[69] => Mux7.IN8
In6[70] => Mux6.IN8
In6[71] => Mux5.IN8
In6[72] => Mux4.IN8
In6[73] => Mux3.IN8
In6[74] => Mux2.IN8
In6[75] => Mux1.IN8
In6[76] => Mux0.IN8
In7[0] => Mux76.IN9
In7[1] => Mux75.IN9
In7[2] => Mux74.IN9
In7[3] => Mux73.IN9
In7[4] => Mux72.IN9
In7[5] => Mux71.IN9
In7[6] => Mux70.IN9
In7[7] => Mux69.IN9
In7[8] => Mux68.IN9
In7[9] => Mux67.IN9
In7[10] => Mux66.IN9
In7[11] => Mux65.IN9
In7[12] => Mux64.IN9
In7[13] => Mux63.IN9
In7[14] => Mux62.IN9
In7[15] => Mux61.IN9
In7[16] => Mux60.IN9
In7[17] => Mux59.IN9
In7[18] => Mux58.IN9
In7[19] => Mux57.IN9
In7[20] => Mux56.IN9
In7[21] => Mux55.IN9
In7[22] => Mux54.IN9
In7[23] => Mux53.IN9
In7[24] => Mux52.IN9
In7[25] => Mux51.IN9
In7[26] => Mux50.IN9
In7[27] => Mux49.IN9
In7[28] => Mux48.IN9
In7[29] => Mux47.IN9
In7[30] => Mux46.IN9
In7[31] => Mux45.IN9
In7[32] => Mux44.IN9
In7[33] => Mux43.IN9
In7[34] => Mux42.IN9
In7[35] => Mux41.IN9
In7[36] => Mux40.IN9
In7[37] => Mux39.IN9
In7[38] => Mux38.IN9
In7[39] => Mux37.IN9
In7[40] => Mux36.IN9
In7[41] => Mux35.IN9
In7[42] => Mux34.IN9
In7[43] => Mux33.IN9
In7[44] => Mux32.IN9
In7[45] => Mux31.IN9
In7[46] => Mux30.IN9
In7[47] => Mux29.IN9
In7[48] => Mux28.IN9
In7[49] => Mux27.IN9
In7[50] => Mux26.IN9
In7[51] => Mux25.IN9
In7[52] => Mux24.IN9
In7[53] => Mux23.IN9
In7[54] => Mux22.IN9
In7[55] => Mux21.IN9
In7[56] => Mux20.IN9
In7[57] => Mux19.IN9
In7[58] => Mux18.IN9
In7[59] => Mux17.IN9
In7[60] => Mux16.IN9
In7[61] => Mux15.IN9
In7[62] => Mux14.IN9
In7[63] => Mux13.IN9
In7[64] => Mux12.IN9
In7[65] => Mux11.IN9
In7[66] => Mux10.IN9
In7[67] => Mux9.IN9
In7[68] => Mux8.IN9
In7[69] => Mux7.IN9
In7[70] => Mux6.IN9
In7[71] => Mux5.IN9
In7[72] => Mux4.IN9
In7[73] => Mux3.IN9
In7[74] => Mux2.IN9
In7[75] => Mux1.IN9
In7[76] => Mux0.IN9
In8[0] => Mux76.IN10
In8[1] => Mux75.IN10
In8[2] => Mux74.IN10
In8[3] => Mux73.IN10
In8[4] => Mux72.IN10
In8[5] => Mux71.IN10
In8[6] => Mux70.IN10
In8[7] => Mux69.IN10
In8[8] => Mux68.IN10
In8[9] => Mux67.IN10
In8[10] => Mux66.IN10
In8[11] => Mux65.IN10
In8[12] => Mux64.IN10
In8[13] => Mux63.IN10
In8[14] => Mux62.IN10
In8[15] => Mux61.IN10
In8[16] => Mux60.IN10
In8[17] => Mux59.IN10
In8[18] => Mux58.IN10
In8[19] => Mux57.IN10
In8[20] => Mux56.IN10
In8[21] => Mux55.IN10
In8[22] => Mux54.IN10
In8[23] => Mux53.IN10
In8[24] => Mux52.IN10
In8[25] => Mux51.IN10
In8[26] => Mux50.IN10
In8[27] => Mux49.IN10
In8[28] => Mux48.IN10
In8[29] => Mux47.IN10
In8[30] => Mux46.IN10
In8[31] => Mux45.IN10
In8[32] => Mux44.IN10
In8[33] => Mux43.IN10
In8[34] => Mux42.IN10
In8[35] => Mux41.IN10
In8[36] => Mux40.IN10
In8[37] => Mux39.IN10
In8[38] => Mux38.IN10
In8[39] => Mux37.IN10
In8[40] => Mux36.IN10
In8[41] => Mux35.IN10
In8[42] => Mux34.IN10
In8[43] => Mux33.IN10
In8[44] => Mux32.IN10
In8[45] => Mux31.IN10
In8[46] => Mux30.IN10
In8[47] => Mux29.IN10
In8[48] => Mux28.IN10
In8[49] => Mux27.IN10
In8[50] => Mux26.IN10
In8[51] => Mux25.IN10
In8[52] => Mux24.IN10
In8[53] => Mux23.IN10
In8[54] => Mux22.IN10
In8[55] => Mux21.IN10
In8[56] => Mux20.IN10
In8[57] => Mux19.IN10
In8[58] => Mux18.IN10
In8[59] => Mux17.IN10
In8[60] => Mux16.IN10
In8[61] => Mux15.IN10
In8[62] => Mux14.IN10
In8[63] => Mux13.IN10
In8[64] => Mux12.IN10
In8[65] => Mux11.IN10
In8[66] => Mux10.IN10
In8[67] => Mux9.IN10
In8[68] => Mux8.IN10
In8[69] => Mux7.IN10
In8[70] => Mux6.IN10
In8[71] => Mux5.IN10
In8[72] => Mux4.IN10
In8[73] => Mux3.IN10
In8[74] => Mux2.IN10
In8[75] => Mux1.IN10
In8[76] => Mux0.IN10
In9[0] => Mux76.IN11
In9[1] => Mux75.IN11
In9[2] => Mux74.IN11
In9[3] => Mux73.IN11
In9[4] => Mux72.IN11
In9[5] => Mux71.IN11
In9[6] => Mux70.IN11
In9[7] => Mux69.IN11
In9[8] => Mux68.IN11
In9[9] => Mux67.IN11
In9[10] => Mux66.IN11
In9[11] => Mux65.IN11
In9[12] => Mux64.IN11
In9[13] => Mux63.IN11
In9[14] => Mux62.IN11
In9[15] => Mux61.IN11
In9[16] => Mux60.IN11
In9[17] => Mux59.IN11
In9[18] => Mux58.IN11
In9[19] => Mux57.IN11
In9[20] => Mux56.IN11
In9[21] => Mux55.IN11
In9[22] => Mux54.IN11
In9[23] => Mux53.IN11
In9[24] => Mux52.IN11
In9[25] => Mux51.IN11
In9[26] => Mux50.IN11
In9[27] => Mux49.IN11
In9[28] => Mux48.IN11
In9[29] => Mux47.IN11
In9[30] => Mux46.IN11
In9[31] => Mux45.IN11
In9[32] => Mux44.IN11
In9[33] => Mux43.IN11
In9[34] => Mux42.IN11
In9[35] => Mux41.IN11
In9[36] => Mux40.IN11
In9[37] => Mux39.IN11
In9[38] => Mux38.IN11
In9[39] => Mux37.IN11
In9[40] => Mux36.IN11
In9[41] => Mux35.IN11
In9[42] => Mux34.IN11
In9[43] => Mux33.IN11
In9[44] => Mux32.IN11
In9[45] => Mux31.IN11
In9[46] => Mux30.IN11
In9[47] => Mux29.IN11
In9[48] => Mux28.IN11
In9[49] => Mux27.IN11
In9[50] => Mux26.IN11
In9[51] => Mux25.IN11
In9[52] => Mux24.IN11
In9[53] => Mux23.IN11
In9[54] => Mux22.IN11
In9[55] => Mux21.IN11
In9[56] => Mux20.IN11
In9[57] => Mux19.IN11
In9[58] => Mux18.IN11
In9[59] => Mux17.IN11
In9[60] => Mux16.IN11
In9[61] => Mux15.IN11
In9[62] => Mux14.IN11
In9[63] => Mux13.IN11
In9[64] => Mux12.IN11
In9[65] => Mux11.IN11
In9[66] => Mux10.IN11
In9[67] => Mux9.IN11
In9[68] => Mux8.IN11
In9[69] => Mux7.IN11
In9[70] => Mux6.IN11
In9[71] => Mux5.IN11
In9[72] => Mux4.IN11
In9[73] => Mux3.IN11
In9[74] => Mux2.IN11
In9[75] => Mux1.IN11
In9[76] => Mux0.IN11
In10[0] => Mux76.IN12
In10[1] => Mux75.IN12
In10[2] => Mux74.IN12
In10[3] => Mux73.IN12
In10[4] => Mux72.IN12
In10[5] => Mux71.IN12
In10[6] => Mux70.IN12
In10[7] => Mux69.IN12
In10[8] => Mux68.IN12
In10[9] => Mux67.IN12
In10[10] => Mux66.IN12
In10[11] => Mux65.IN12
In10[12] => Mux64.IN12
In10[13] => Mux63.IN12
In10[14] => Mux62.IN12
In10[15] => Mux61.IN12
In10[16] => Mux60.IN12
In10[17] => Mux59.IN12
In10[18] => Mux58.IN12
In10[19] => Mux57.IN12
In10[20] => Mux56.IN12
In10[21] => Mux55.IN12
In10[22] => Mux54.IN12
In10[23] => Mux53.IN12
In10[24] => Mux52.IN12
In10[25] => Mux51.IN12
In10[26] => Mux50.IN12
In10[27] => Mux49.IN12
In10[28] => Mux48.IN12
In10[29] => Mux47.IN12
In10[30] => Mux46.IN12
In10[31] => Mux45.IN12
In10[32] => Mux44.IN12
In10[33] => Mux43.IN12
In10[34] => Mux42.IN12
In10[35] => Mux41.IN12
In10[36] => Mux40.IN12
In10[37] => Mux39.IN12
In10[38] => Mux38.IN12
In10[39] => Mux37.IN12
In10[40] => Mux36.IN12
In10[41] => Mux35.IN12
In10[42] => Mux34.IN12
In10[43] => Mux33.IN12
In10[44] => Mux32.IN12
In10[45] => Mux31.IN12
In10[46] => Mux30.IN12
In10[47] => Mux29.IN12
In10[48] => Mux28.IN12
In10[49] => Mux27.IN12
In10[50] => Mux26.IN12
In10[51] => Mux25.IN12
In10[52] => Mux24.IN12
In10[53] => Mux23.IN12
In10[54] => Mux22.IN12
In10[55] => Mux21.IN12
In10[56] => Mux20.IN12
In10[57] => Mux19.IN12
In10[58] => Mux18.IN12
In10[59] => Mux17.IN12
In10[60] => Mux16.IN12
In10[61] => Mux15.IN12
In10[62] => Mux14.IN12
In10[63] => Mux13.IN12
In10[64] => Mux12.IN12
In10[65] => Mux11.IN12
In10[66] => Mux10.IN12
In10[67] => Mux9.IN12
In10[68] => Mux8.IN12
In10[69] => Mux7.IN12
In10[70] => Mux6.IN12
In10[71] => Mux5.IN12
In10[72] => Mux4.IN12
In10[73] => Mux3.IN12
In10[74] => Mux2.IN12
In10[75] => Mux1.IN12
In10[76] => Mux0.IN12
In11[0] => Mux76.IN13
In11[1] => Mux75.IN13
In11[2] => Mux74.IN13
In11[3] => Mux73.IN13
In11[4] => Mux72.IN13
In11[5] => Mux71.IN13
In11[6] => Mux70.IN13
In11[7] => Mux69.IN13
In11[8] => Mux68.IN13
In11[9] => Mux67.IN13
In11[10] => Mux66.IN13
In11[11] => Mux65.IN13
In11[12] => Mux64.IN13
In11[13] => Mux63.IN13
In11[14] => Mux62.IN13
In11[15] => Mux61.IN13
In11[16] => Mux60.IN13
In11[17] => Mux59.IN13
In11[18] => Mux58.IN13
In11[19] => Mux57.IN13
In11[20] => Mux56.IN13
In11[21] => Mux55.IN13
In11[22] => Mux54.IN13
In11[23] => Mux53.IN13
In11[24] => Mux52.IN13
In11[25] => Mux51.IN13
In11[26] => Mux50.IN13
In11[27] => Mux49.IN13
In11[28] => Mux48.IN13
In11[29] => Mux47.IN13
In11[30] => Mux46.IN13
In11[31] => Mux45.IN13
In11[32] => Mux44.IN13
In11[33] => Mux43.IN13
In11[34] => Mux42.IN13
In11[35] => Mux41.IN13
In11[36] => Mux40.IN13
In11[37] => Mux39.IN13
In11[38] => Mux38.IN13
In11[39] => Mux37.IN13
In11[40] => Mux36.IN13
In11[41] => Mux35.IN13
In11[42] => Mux34.IN13
In11[43] => Mux33.IN13
In11[44] => Mux32.IN13
In11[45] => Mux31.IN13
In11[46] => Mux30.IN13
In11[47] => Mux29.IN13
In11[48] => Mux28.IN13
In11[49] => Mux27.IN13
In11[50] => Mux26.IN13
In11[51] => Mux25.IN13
In11[52] => Mux24.IN13
In11[53] => Mux23.IN13
In11[54] => Mux22.IN13
In11[55] => Mux21.IN13
In11[56] => Mux20.IN13
In11[57] => Mux19.IN13
In11[58] => Mux18.IN13
In11[59] => Mux17.IN13
In11[60] => Mux16.IN13
In11[61] => Mux15.IN13
In11[62] => Mux14.IN13
In11[63] => Mux13.IN13
In11[64] => Mux12.IN13
In11[65] => Mux11.IN13
In11[66] => Mux10.IN13
In11[67] => Mux9.IN13
In11[68] => Mux8.IN13
In11[69] => Mux7.IN13
In11[70] => Mux6.IN13
In11[71] => Mux5.IN13
In11[72] => Mux4.IN13
In11[73] => Mux3.IN13
In11[74] => Mux2.IN13
In11[75] => Mux1.IN13
In11[76] => Mux0.IN13
In12[0] => Mux76.IN14
In12[1] => Mux75.IN14
In12[2] => Mux74.IN14
In12[3] => Mux73.IN14
In12[4] => Mux72.IN14
In12[5] => Mux71.IN14
In12[6] => Mux70.IN14
In12[7] => Mux69.IN14
In12[8] => Mux68.IN14
In12[9] => Mux67.IN14
In12[10] => Mux66.IN14
In12[11] => Mux65.IN14
In12[12] => Mux64.IN14
In12[13] => Mux63.IN14
In12[14] => Mux62.IN14
In12[15] => Mux61.IN14
In12[16] => Mux60.IN14
In12[17] => Mux59.IN14
In12[18] => Mux58.IN14
In12[19] => Mux57.IN14
In12[20] => Mux56.IN14
In12[21] => Mux55.IN14
In12[22] => Mux54.IN14
In12[23] => Mux53.IN14
In12[24] => Mux52.IN14
In12[25] => Mux51.IN14
In12[26] => Mux50.IN14
In12[27] => Mux49.IN14
In12[28] => Mux48.IN14
In12[29] => Mux47.IN14
In12[30] => Mux46.IN14
In12[31] => Mux45.IN14
In12[32] => Mux44.IN14
In12[33] => Mux43.IN14
In12[34] => Mux42.IN14
In12[35] => Mux41.IN14
In12[36] => Mux40.IN14
In12[37] => Mux39.IN14
In12[38] => Mux38.IN14
In12[39] => Mux37.IN14
In12[40] => Mux36.IN14
In12[41] => Mux35.IN14
In12[42] => Mux34.IN14
In12[43] => Mux33.IN14
In12[44] => Mux32.IN14
In12[45] => Mux31.IN14
In12[46] => Mux30.IN14
In12[47] => Mux29.IN14
In12[48] => Mux28.IN14
In12[49] => Mux27.IN14
In12[50] => Mux26.IN14
In12[51] => Mux25.IN14
In12[52] => Mux24.IN14
In12[53] => Mux23.IN14
In12[54] => Mux22.IN14
In12[55] => Mux21.IN14
In12[56] => Mux20.IN14
In12[57] => Mux19.IN14
In12[58] => Mux18.IN14
In12[59] => Mux17.IN14
In12[60] => Mux16.IN14
In12[61] => Mux15.IN14
In12[62] => Mux14.IN14
In12[63] => Mux13.IN14
In12[64] => Mux12.IN14
In12[65] => Mux11.IN14
In12[66] => Mux10.IN14
In12[67] => Mux9.IN14
In12[68] => Mux8.IN14
In12[69] => Mux7.IN14
In12[70] => Mux6.IN14
In12[71] => Mux5.IN14
In12[72] => Mux4.IN14
In12[73] => Mux3.IN14
In12[74] => Mux2.IN14
In12[75] => Mux1.IN14
In12[76] => Mux0.IN14
In13[0] => Mux76.IN15
In13[1] => Mux75.IN15
In13[2] => Mux74.IN15
In13[3] => Mux73.IN15
In13[4] => Mux72.IN15
In13[5] => Mux71.IN15
In13[6] => Mux70.IN15
In13[7] => Mux69.IN15
In13[8] => Mux68.IN15
In13[9] => Mux67.IN15
In13[10] => Mux66.IN15
In13[11] => Mux65.IN15
In13[12] => Mux64.IN15
In13[13] => Mux63.IN15
In13[14] => Mux62.IN15
In13[15] => Mux61.IN15
In13[16] => Mux60.IN15
In13[17] => Mux59.IN15
In13[18] => Mux58.IN15
In13[19] => Mux57.IN15
In13[20] => Mux56.IN15
In13[21] => Mux55.IN15
In13[22] => Mux54.IN15
In13[23] => Mux53.IN15
In13[24] => Mux52.IN15
In13[25] => Mux51.IN15
In13[26] => Mux50.IN15
In13[27] => Mux49.IN15
In13[28] => Mux48.IN15
In13[29] => Mux47.IN15
In13[30] => Mux46.IN15
In13[31] => Mux45.IN15
In13[32] => Mux44.IN15
In13[33] => Mux43.IN15
In13[34] => Mux42.IN15
In13[35] => Mux41.IN15
In13[36] => Mux40.IN15
In13[37] => Mux39.IN15
In13[38] => Mux38.IN15
In13[39] => Mux37.IN15
In13[40] => Mux36.IN15
In13[41] => Mux35.IN15
In13[42] => Mux34.IN15
In13[43] => Mux33.IN15
In13[44] => Mux32.IN15
In13[45] => Mux31.IN15
In13[46] => Mux30.IN15
In13[47] => Mux29.IN15
In13[48] => Mux28.IN15
In13[49] => Mux27.IN15
In13[50] => Mux26.IN15
In13[51] => Mux25.IN15
In13[52] => Mux24.IN15
In13[53] => Mux23.IN15
In13[54] => Mux22.IN15
In13[55] => Mux21.IN15
In13[56] => Mux20.IN15
In13[57] => Mux19.IN15
In13[58] => Mux18.IN15
In13[59] => Mux17.IN15
In13[60] => Mux16.IN15
In13[61] => Mux15.IN15
In13[62] => Mux14.IN15
In13[63] => Mux13.IN15
In13[64] => Mux12.IN15
In13[65] => Mux11.IN15
In13[66] => Mux10.IN15
In13[67] => Mux9.IN15
In13[68] => Mux8.IN15
In13[69] => Mux7.IN15
In13[70] => Mux6.IN15
In13[71] => Mux5.IN15
In13[72] => Mux4.IN15
In13[73] => Mux3.IN15
In13[74] => Mux2.IN15
In13[75] => Mux1.IN15
In13[76] => Mux0.IN15


|SaleTerminal|VGA_Controller:VGA_Controller_inst0|PixelController:PixelController_inst0|text_controller_general:TextController_inst0|font_rom:font_rom1
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => addr_reg[8].CLK
clk => addr_reg[9].CLK
clk => addr_reg[10].CLK
addr[0] => addr_reg[0].DATAIN
addr[1] => addr_reg[1].DATAIN
addr[2] => addr_reg[2].DATAIN
addr[3] => addr_reg[3].DATAIN
addr[4] => addr_reg[4].DATAIN
addr[5] => addr_reg[5].DATAIN
addr[6] => addr_reg[6].DATAIN
addr[7] => addr_reg[7].DATAIN
addr[8] => addr_reg[8].DATAIN
addr[9] => addr_reg[9].DATAIN
addr[10] => addr_reg[10].DATAIN
data[0] <= Ram0.DATAOUT
data[1] <= Ram0.DATAOUT1
data[2] <= Ram0.DATAOUT2
data[3] <= Ram0.DATAOUT3
data[4] <= Ram0.DATAOUT4
data[5] <= Ram0.DATAOUT5
data[6] <= Ram0.DATAOUT6
data[7] <= Ram0.DATAOUT7


|SaleTerminal|StateMachine:StateMachine_inst0
CMD_En[0] => always0.IN0
CMD_En[1] => always0.IN0
CMD_En[2] => ~NO_FANOUT~
CMD_En[3] => always0.IN0
KEY_En[0] => always0.IN0
KEY_En[1] => always0.IN0
KEY_En[2] => always0.IN0
KEY_En[3] => always0.IN0
CMD_Reg[0] => always0.IN1
CMD_Reg[1] => always0.IN1
CMD_Reg[2] => ~NO_FANOUT~
CMD_Reg[3] => always0.IN1
KEY_Reg[0] => always0.IN1
KEY_Reg[0] => Decoder0.IN3
KEY_Reg[0] => Equal0.IN7
KEY_Reg[0] => Equal1.IN7
KEY_Reg[1] => always0.IN1
KEY_Reg[1] => Decoder0.IN2
KEY_Reg[1] => Mux1.IN5
KEY_Reg[1] => Equal0.IN6
KEY_Reg[1] => Equal1.IN6
KEY_Reg[2] => always0.IN1
KEY_Reg[2] => Decoder0.IN1
KEY_Reg[2] => Mux0.IN5
KEY_Reg[2] => Equal0.IN5
KEY_Reg[2] => Equal1.IN5
KEY_Reg[3] => always0.IN1
KEY_Reg[3] => Decoder0.IN0
KEY_Reg[3] => Mux0.IN4
KEY_Reg[3] => Mux1.IN4
KEY_Reg[3] => Equal0.IN4
KEY_Reg[3] => Equal1.IN4
CleanSWOut[1] => always0.IN0
CleanSWOut[1] => State.OUTPUTSELECT
CleanSWOut[1] => State.OUTPUTSELECT
CleanSWOut[1] => State.OUTPUTSELECT
CleanSWOut[1] => ProductID_out.OUTPUTSELECT
CleanSWOut[1] => ProductID_out.OUTPUTSELECT
CleanSWOut[1] => ProductID_out.OUTPUTSELECT
CleanSWOut[1] => ProductID_out.OUTPUTSELECT
CleanSWOut[1] => RST_Direction2ProductID_Level.OUTPUTSELECT
CleanSWOut[1] => EN_Direction2ProductID_Level.OUTPUTSELECT
CleanSWOut[1] => Dir_out.OUTPUTSELECT
CleanSWOut[1] => Dir_out.OUTPUTSELECT
CleanSWOut[1] => RST_BarcodeController_Level.DATAA
CleanSWOut[1] => State.DATAA
CleanSWOut[1] => State.DATAA
CleanSWOut[2] => CleanSWOut[2].IN1
BarcodeDigitCompleted => Barcode_Digit_out.OUTPUTSELECT
BarcodeDigitCompleted => Barcode_Digit_out.OUTPUTSELECT
BarcodeDigitCompleted => Barcode_Digit_out.OUTPUTSELECT
BarcodeDigitCompleted => Barcode_Digit_out.OUTPUTSELECT
BarcodeDigitCompleted => EN_BarcodeController_Level.OUTPUTSELECT
BarcodeDigitCompleted => State.OUTPUTSELECT
BarcodeDigitCompleted => State.OUTPUTSELECT
BarcodeDigitCompleted => State.OUTPUTSELECT
BarcodeDigitCompleted => State.OUTPUTSELECT
BarcodeDigitCompleted => State.OUTPUTSELECT
BarcodeDigitCompleted => State.OUTPUTSELECT
BarcodeDigitCompleted => State.OUTPUTSELECT
BarcodeDigitCompleted => ProductID_out.OUTPUTSELECT
BarcodeDigitCompleted => ProductID_out.OUTPUTSELECT
BarcodeDigitCompleted => ProductID_out.OUTPUTSELECT
BarcodeDigitCompleted => ProductID_out.OUTPUTSELECT
BarcodeDigitCompleted => RST_BarcodeController_Level.OUTPUTSELECT
Barcode_DigitIn_0[0] => Barcode_DigitIn_0[0].IN1
Barcode_DigitIn_0[1] => Barcode_DigitIn_0[1].IN1
Barcode_DigitIn_0[2] => Barcode_DigitIn_0[2].IN1
Barcode_DigitIn_0[3] => Barcode_DigitIn_0[3].IN1
Barcode_DigitIn_1[0] => Barcode_DigitIn_1[0].IN1
Barcode_DigitIn_1[1] => Barcode_DigitIn_1[1].IN1
Barcode_DigitIn_1[2] => Barcode_DigitIn_1[2].IN1
Barcode_DigitIn_1[3] => Barcode_DigitIn_1[3].IN1
Barcode_DigitIn_2[0] => Barcode_DigitIn_2[0].IN1
Barcode_DigitIn_2[1] => Barcode_DigitIn_2[1].IN1
Barcode_DigitIn_2[2] => Barcode_DigitIn_2[2].IN1
Barcode_DigitIn_2[3] => Barcode_DigitIn_2[3].IN1
Barcode_DigitIn_3[0] => Barcode_DigitIn_3[0].IN1
Barcode_DigitIn_3[1] => Barcode_DigitIn_3[1].IN1
Barcode_DigitIn_3[2] => Barcode_DigitIn_3[2].IN1
Barcode_DigitIn_3[3] => Barcode_DigitIn_3[3].IN1
BasketProductNum[0] => BasketProductNum[0].IN1
BasketProductNum[1] => BasketProductNum[1].IN1
BasketProductNum[2] => BasketProductNum[2].IN1
BasketProductNum[3] => BasketProductNum[3].IN1
CLOCK_50 => CLOCK_50.IN1
RESET_N => comb.IN1
Barcode_Enable_Pulse <= ButtonLevelPulseConverter:BarcodeControllerEnablePulseGenerator_inst0.ButtonPulseOut
RSTN_BarcodeController_Pulse <= ButtonLevelPulseConverter:BarcodeControllerResetPulseGenerator_inst0.ButtonPulseOut
Barcode_Digit_out[0] <= Barcode_Digit_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_out[1] <= Barcode_Digit_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_out[2] <= Barcode_Digit_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_out[3] <= Barcode_Digit_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
State_out[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
State_out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
State_out[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ProductQuantity[0] <= ProductQuantity[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ProductQuantity[1] <= ProductQuantity[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ProductQuantity[2] <= ProductQuantity[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ProductQuantity[3] <= ProductQuantity[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ProductID_out[0] <= ProductID_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ProductID_out[1] <= ProductID_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ProductID_out[2] <= ProductID_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ProductID_out[3] <= ProductID_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BasketController_Enable_Pulse <= ButtonLevelPulseConverter:BasketControllerEnablePulseGenerator_inst0.ButtonPulseOut
BasketController_Cancel_Pulse <= ButtonLevelPulseConverter:BasketControllerCancelPulseGenerator_inst0.ButtonPulseOut
BasketController_RSTN_Pulse <= ButtonLevelPulseConverter:BasketControllerResetPulseGenerator_inst0.ButtonPulseOut
Product_valid <= Barcode2ProductID:Barcode2ProductID_inst0.valid


|SaleTerminal|StateMachine:StateMachine_inst0|ButtonLevelPulseConverter:BarcodeControllerResetPulseGenerator_inst0
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|StateMachine:StateMachine_inst0|ButtonLevelPulseConverter:BarcodeControllerEnablePulseGenerator_inst0
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|StateMachine:StateMachine_inst0|Barcode2ProductID:Barcode2ProductID_inst0
BarcodeDigit_0[0] => Equal0.IN19
BarcodeDigit_0[0] => Equal1.IN19
BarcodeDigit_0[0] => Equal2.IN19
BarcodeDigit_0[0] => Equal3.IN19
BarcodeDigit_0[0] => Equal4.IN19
BarcodeDigit_0[0] => Equal5.IN19
BarcodeDigit_0[0] => Equal6.IN19
BarcodeDigit_0[0] => Equal7.IN19
BarcodeDigit_0[0] => Equal8.IN19
BarcodeDigit_0[0] => Equal9.IN19
BarcodeDigit_0[0] => Equal10.IN19
BarcodeDigit_0[0] => Equal11.IN19
BarcodeDigit_0[1] => Equal0.IN18
BarcodeDigit_0[1] => Equal1.IN18
BarcodeDigit_0[1] => Equal2.IN18
BarcodeDigit_0[1] => Equal3.IN18
BarcodeDigit_0[1] => Equal4.IN18
BarcodeDigit_0[1] => Equal5.IN18
BarcodeDigit_0[1] => Equal6.IN18
BarcodeDigit_0[1] => Equal7.IN18
BarcodeDigit_0[1] => Equal8.IN18
BarcodeDigit_0[1] => Equal9.IN18
BarcodeDigit_0[1] => Equal10.IN18
BarcodeDigit_0[1] => Equal11.IN18
BarcodeDigit_0[2] => Equal0.IN17
BarcodeDigit_0[2] => Equal1.IN17
BarcodeDigit_0[2] => Equal2.IN17
BarcodeDigit_0[2] => Equal3.IN17
BarcodeDigit_0[2] => Equal4.IN17
BarcodeDigit_0[2] => Equal5.IN17
BarcodeDigit_0[2] => Equal6.IN17
BarcodeDigit_0[2] => Equal7.IN17
BarcodeDigit_0[2] => Equal8.IN17
BarcodeDigit_0[2] => Equal9.IN17
BarcodeDigit_0[2] => Equal10.IN17
BarcodeDigit_0[2] => Equal11.IN17
BarcodeDigit_0[3] => Equal0.IN16
BarcodeDigit_0[3] => Equal1.IN16
BarcodeDigit_0[3] => Equal2.IN16
BarcodeDigit_0[3] => Equal3.IN16
BarcodeDigit_0[3] => Equal4.IN16
BarcodeDigit_0[3] => Equal5.IN16
BarcodeDigit_0[3] => Equal6.IN16
BarcodeDigit_0[3] => Equal7.IN16
BarcodeDigit_0[3] => Equal8.IN16
BarcodeDigit_0[3] => Equal9.IN16
BarcodeDigit_0[3] => Equal10.IN16
BarcodeDigit_0[3] => Equal11.IN16
BarcodeDigit_1[0] => Equal0.IN23
BarcodeDigit_1[0] => Equal1.IN23
BarcodeDigit_1[0] => Equal2.IN23
BarcodeDigit_1[0] => Equal3.IN23
BarcodeDigit_1[0] => Equal4.IN23
BarcodeDigit_1[0] => Equal5.IN23
BarcodeDigit_1[0] => Equal6.IN23
BarcodeDigit_1[0] => Equal7.IN23
BarcodeDigit_1[0] => Equal8.IN23
BarcodeDigit_1[0] => Equal9.IN23
BarcodeDigit_1[0] => Equal10.IN23
BarcodeDigit_1[0] => Equal11.IN23
BarcodeDigit_1[1] => Equal0.IN22
BarcodeDigit_1[1] => Equal1.IN22
BarcodeDigit_1[1] => Equal2.IN22
BarcodeDigit_1[1] => Equal3.IN22
BarcodeDigit_1[1] => Equal4.IN22
BarcodeDigit_1[1] => Equal5.IN22
BarcodeDigit_1[1] => Equal6.IN22
BarcodeDigit_1[1] => Equal7.IN22
BarcodeDigit_1[1] => Equal8.IN22
BarcodeDigit_1[1] => Equal9.IN22
BarcodeDigit_1[1] => Equal10.IN22
BarcodeDigit_1[1] => Equal11.IN22
BarcodeDigit_1[2] => Equal0.IN21
BarcodeDigit_1[2] => Equal1.IN21
BarcodeDigit_1[2] => Equal2.IN21
BarcodeDigit_1[2] => Equal3.IN21
BarcodeDigit_1[2] => Equal4.IN21
BarcodeDigit_1[2] => Equal5.IN21
BarcodeDigit_1[2] => Equal6.IN21
BarcodeDigit_1[2] => Equal7.IN21
BarcodeDigit_1[2] => Equal8.IN21
BarcodeDigit_1[2] => Equal9.IN21
BarcodeDigit_1[2] => Equal10.IN21
BarcodeDigit_1[2] => Equal11.IN21
BarcodeDigit_1[3] => Equal0.IN20
BarcodeDigit_1[3] => Equal1.IN20
BarcodeDigit_1[3] => Equal2.IN20
BarcodeDigit_1[3] => Equal3.IN20
BarcodeDigit_1[3] => Equal4.IN20
BarcodeDigit_1[3] => Equal5.IN20
BarcodeDigit_1[3] => Equal6.IN20
BarcodeDigit_1[3] => Equal7.IN20
BarcodeDigit_1[3] => Equal8.IN20
BarcodeDigit_1[3] => Equal9.IN20
BarcodeDigit_1[3] => Equal10.IN20
BarcodeDigit_1[3] => Equal11.IN20
BarcodeDigit_2[0] => Equal0.IN27
BarcodeDigit_2[0] => Equal1.IN27
BarcodeDigit_2[0] => Equal2.IN27
BarcodeDigit_2[0] => Equal3.IN27
BarcodeDigit_2[0] => Equal4.IN27
BarcodeDigit_2[0] => Equal5.IN27
BarcodeDigit_2[0] => Equal6.IN27
BarcodeDigit_2[0] => Equal7.IN27
BarcodeDigit_2[0] => Equal8.IN27
BarcodeDigit_2[0] => Equal9.IN27
BarcodeDigit_2[0] => Equal10.IN27
BarcodeDigit_2[0] => Equal11.IN27
BarcodeDigit_2[1] => Equal0.IN26
BarcodeDigit_2[1] => Equal1.IN26
BarcodeDigit_2[1] => Equal2.IN26
BarcodeDigit_2[1] => Equal3.IN26
BarcodeDigit_2[1] => Equal4.IN26
BarcodeDigit_2[1] => Equal5.IN26
BarcodeDigit_2[1] => Equal6.IN26
BarcodeDigit_2[1] => Equal7.IN26
BarcodeDigit_2[1] => Equal8.IN26
BarcodeDigit_2[1] => Equal9.IN26
BarcodeDigit_2[1] => Equal10.IN26
BarcodeDigit_2[1] => Equal11.IN26
BarcodeDigit_2[2] => Equal0.IN25
BarcodeDigit_2[2] => Equal1.IN25
BarcodeDigit_2[2] => Equal2.IN25
BarcodeDigit_2[2] => Equal3.IN25
BarcodeDigit_2[2] => Equal4.IN25
BarcodeDigit_2[2] => Equal5.IN25
BarcodeDigit_2[2] => Equal6.IN25
BarcodeDigit_2[2] => Equal7.IN25
BarcodeDigit_2[2] => Equal8.IN25
BarcodeDigit_2[2] => Equal9.IN25
BarcodeDigit_2[2] => Equal10.IN25
BarcodeDigit_2[2] => Equal11.IN25
BarcodeDigit_2[3] => Equal0.IN24
BarcodeDigit_2[3] => Equal1.IN24
BarcodeDigit_2[3] => Equal2.IN24
BarcodeDigit_2[3] => Equal3.IN24
BarcodeDigit_2[3] => Equal4.IN24
BarcodeDigit_2[3] => Equal5.IN24
BarcodeDigit_2[3] => Equal6.IN24
BarcodeDigit_2[3] => Equal7.IN24
BarcodeDigit_2[3] => Equal8.IN24
BarcodeDigit_2[3] => Equal9.IN24
BarcodeDigit_2[3] => Equal10.IN24
BarcodeDigit_2[3] => Equal11.IN24
BarcodeDigit_3[0] => Equal0.IN31
BarcodeDigit_3[0] => Equal1.IN31
BarcodeDigit_3[0] => Equal2.IN31
BarcodeDigit_3[0] => Equal3.IN31
BarcodeDigit_3[0] => Equal4.IN31
BarcodeDigit_3[0] => Equal5.IN31
BarcodeDigit_3[0] => Equal6.IN31
BarcodeDigit_3[0] => Equal7.IN31
BarcodeDigit_3[0] => Equal8.IN31
BarcodeDigit_3[0] => Equal9.IN31
BarcodeDigit_3[0] => Equal10.IN31
BarcodeDigit_3[0] => Equal11.IN31
BarcodeDigit_3[1] => Equal0.IN30
BarcodeDigit_3[1] => Equal1.IN30
BarcodeDigit_3[1] => Equal2.IN30
BarcodeDigit_3[1] => Equal3.IN30
BarcodeDigit_3[1] => Equal4.IN30
BarcodeDigit_3[1] => Equal5.IN30
BarcodeDigit_3[1] => Equal6.IN30
BarcodeDigit_3[1] => Equal7.IN30
BarcodeDigit_3[1] => Equal8.IN30
BarcodeDigit_3[1] => Equal9.IN30
BarcodeDigit_3[1] => Equal10.IN30
BarcodeDigit_3[1] => Equal11.IN30
BarcodeDigit_3[2] => Equal0.IN29
BarcodeDigit_3[2] => Equal1.IN29
BarcodeDigit_3[2] => Equal2.IN29
BarcodeDigit_3[2] => Equal3.IN29
BarcodeDigit_3[2] => Equal4.IN29
BarcodeDigit_3[2] => Equal5.IN29
BarcodeDigit_3[2] => Equal6.IN29
BarcodeDigit_3[2] => Equal7.IN29
BarcodeDigit_3[2] => Equal8.IN29
BarcodeDigit_3[2] => Equal9.IN29
BarcodeDigit_3[2] => Equal10.IN29
BarcodeDigit_3[2] => Equal11.IN29
BarcodeDigit_3[3] => Equal0.IN28
BarcodeDigit_3[3] => Equal1.IN28
BarcodeDigit_3[3] => Equal2.IN28
BarcodeDigit_3[3] => Equal3.IN28
BarcodeDigit_3[3] => Equal4.IN28
BarcodeDigit_3[3] => Equal5.IN28
BarcodeDigit_3[3] => Equal6.IN28
BarcodeDigit_3[3] => Equal7.IN28
BarcodeDigit_3[3] => Equal8.IN28
BarcodeDigit_3[3] => Equal9.IN28
BarcodeDigit_3[3] => Equal10.IN28
BarcodeDigit_3[3] => Equal11.IN28
ProductID[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ProductID[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ProductID[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ProductID[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
valid <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|StateMachine:StateMachine_inst0|ButtonLevelPulseConverter:Direction2ProductIDResetPulseGenerator_inst0
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|StateMachine:StateMachine_inst0|ButtonLevelPulseConverter:Direction2ProductIDEnablePulseGenerator_inst0
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|StateMachine:StateMachine_inst0|Direction2ProductID:Direction2ProductID_inst0
RESET_N => ImgID.OUTPUTSELECT
RESET_N => ImgID.OUTPUTSELECT
RESET_N => ImgID.OUTPUTSELECT
RESET_N => ImgID.OUTPUTSELECT
RESET_N => BasketID.OUTPUTSELECT
RESET_N => BasketID.OUTPUTSELECT
RESET_N => BasketID.OUTPUTSELECT
RESET_N => BasketID.OUTPUTSELECT
Enable => BasketID.OUTPUTSELECT
Enable => BasketID.OUTPUTSELECT
Enable => BasketID.OUTPUTSELECT
Enable => BasketID.OUTPUTSELECT
Enable => ImgID.OUTPUTSELECT
Enable => ImgID.OUTPUTSELECT
Enable => ImgID.OUTPUTSELECT
Enable => ImgID.OUTPUTSELECT
CLOCK => BasketID[0].CLK
CLOCK => BasketID[1].CLK
CLOCK => BasketID[2].CLK
CLOCK => BasketID[3].CLK
CLOCK => ImgID[0].CLK
CLOCK => ImgID[1].CLK
CLOCK => ImgID[2].CLK
CLOCK => ImgID[3].CLK
CleanSW2 => ProductID.OUTPUTSELECT
CleanSW2 => ProductID.OUTPUTSELECT
CleanSW2 => ProductID.OUTPUTSELECT
CleanSW2 => ProductID.OUTPUTSELECT
CleanSW2 => BasketID.OUTPUTSELECT
CleanSW2 => BasketID.OUTPUTSELECT
CleanSW2 => BasketID.OUTPUTSELECT
CleanSW2 => BasketID.OUTPUTSELECT
CleanSW2 => ImgID.OUTPUTSELECT
CleanSW2 => ImgID.OUTPUTSELECT
CleanSW2 => ImgID.OUTPUTSELECT
CleanSW2 => ImgID.OUTPUTSELECT
BasketProductNum[0] => WideOr0.IN0
BasketProductNum[0] => Add6.IN8
BasketProductNum[1] => WideOr0.IN1
BasketProductNum[1] => Add6.IN7
BasketProductNum[2] => WideOr0.IN2
BasketProductNum[2] => Add6.IN6
BasketProductNum[3] => WideOr0.IN3
BasketProductNum[3] => Add6.IN5
Dir_in[0] => Mux0.IN5
Dir_in[0] => Mux1.IN5
Dir_in[0] => Mux2.IN5
Dir_in[0] => Mux3.IN5
Dir_in[0] => Equal0.IN3
Dir_in[0] => Equal1.IN3
Dir_in[1] => Mux0.IN4
Dir_in[1] => Mux1.IN4
Dir_in[1] => Mux2.IN4
Dir_in[1] => Mux3.IN4
Dir_in[1] => Equal0.IN2
Dir_in[1] => Equal1.IN2
ProductID[0] <= ProductID.DB_MAX_OUTPUT_PORT_TYPE
ProductID[1] <= ProductID.DB_MAX_OUTPUT_PORT_TYPE
ProductID[2] <= ProductID.DB_MAX_OUTPUT_PORT_TYPE
ProductID[3] <= ProductID.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|StateMachine:StateMachine_inst0|ButtonLevelPulseConverter:BasketControllerEnablePulseGenerator_inst0
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|StateMachine:StateMachine_inst0|ButtonLevelPulseConverter:BasketControllerCancelPulseGenerator_inst0
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|StateMachine:StateMachine_inst0|ButtonLevelPulseConverter:BasketControllerResetPulseGenerator_inst0
CLK => r2.CLK
CLK => r1.CLK
CleanButtonIn => r1.DATAIN
ButtonPulseOut <= ButtonPulseOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|BarcodeController:BarcodeController_inst0
ENABLE => ENABLE.IN1
CLK => CLK.IN1
RESET_N => RESET_N.IN1
Digit_in[0] => Digit_in[0].IN1
Digit_in[1] => Digit_in[1].IN1
Digit_in[2] => Digit_in[2].IN1
Digit_in[3] => Digit_in[3].IN1
BarcodeDigitCompleted <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
NumOfBarcodeDigitsEntered[0] <= BarcodeShiftRegister:BarcodeShiftRegister_inst0.NumOfBarcodeDigitsEntered
NumOfBarcodeDigitsEntered[1] <= BarcodeShiftRegister:BarcodeShiftRegister_inst0.NumOfBarcodeDigitsEntered
NumOfBarcodeDigitsEntered[2] <= BarcodeShiftRegister:BarcodeShiftRegister_inst0.NumOfBarcodeDigitsEntered
Barcode_Digit_0[0] <= Barcode_Digit_0[0].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_0[1] <= Barcode_Digit_0[1].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_0[2] <= Barcode_Digit_0[2].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_0[3] <= Barcode_Digit_0[3].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_1[0] <= Barcode_Digit_1[0].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_1[1] <= Barcode_Digit_1[1].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_1[2] <= Barcode_Digit_1[2].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_1[3] <= Barcode_Digit_1[3].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_2[0] <= Barcode_Digit_2[0].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_2[1] <= Barcode_Digit_2[1].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_2[2] <= Barcode_Digit_2[2].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_2[3] <= Barcode_Digit_2[3].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_3[0] <= Barcode_Digit_3[0].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_3[1] <= Barcode_Digit_3[1].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_3[2] <= Barcode_Digit_3[2].DB_MAX_OUTPUT_PORT_TYPE
Barcode_Digit_3[3] <= Barcode_Digit_3[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= Segment7:Segment0.seg
HEX0[1] <= Segment7:Segment0.seg
HEX0[2] <= Segment7:Segment0.seg
HEX0[3] <= Segment7:Segment0.seg
HEX0[4] <= Segment7:Segment0.seg
HEX0[5] <= Segment7:Segment0.seg
HEX0[6] <= Segment7:Segment0.seg
HEX1[0] <= Segment7:Segment1.seg
HEX1[1] <= Segment7:Segment1.seg
HEX1[2] <= Segment7:Segment1.seg
HEX1[3] <= Segment7:Segment1.seg
HEX1[4] <= Segment7:Segment1.seg
HEX1[5] <= Segment7:Segment1.seg
HEX1[6] <= Segment7:Segment1.seg
HEX2[0] <= Segment7:Segment2.seg
HEX2[1] <= Segment7:Segment2.seg
HEX2[2] <= Segment7:Segment2.seg
HEX2[3] <= Segment7:Segment2.seg
HEX2[4] <= Segment7:Segment2.seg
HEX2[5] <= Segment7:Segment2.seg
HEX2[6] <= Segment7:Segment2.seg
HEX3[0] <= Segment7:Segment3.seg
HEX3[1] <= Segment7:Segment3.seg
HEX3[2] <= Segment7:Segment3.seg
HEX3[3] <= Segment7:Segment3.seg
HEX3[4] <= Segment7:Segment3.seg
HEX3[5] <= Segment7:Segment3.seg
HEX3[6] <= Segment7:Segment3.seg


|SaleTerminal|BarcodeController:BarcodeController_inst0|BarcodeShiftRegister:BarcodeShiftRegister_inst0
Digit_in[0] => Barcode.DATAB
Digit_in[0] => Barcode.DATAB
Digit_in[0] => Barcode.DATAB
Digit_in[0] => Barcode.DATAB
Digit_in[1] => Barcode.DATAB
Digit_in[1] => Barcode.DATAB
Digit_in[1] => Barcode.DATAB
Digit_in[1] => Barcode.DATAB
Digit_in[2] => Barcode.DATAB
Digit_in[2] => Barcode.DATAB
Digit_in[2] => Barcode.DATAB
Digit_in[2] => Barcode.DATAB
Digit_in[3] => Barcode.DATAB
Digit_in[3] => Barcode.DATAB
Digit_in[3] => Barcode.DATAB
Digit_in[3] => Barcode.DATAB
CLOCK => NumOfBarcodeDigitsEntered[0]~reg0.CLK
CLOCK => NumOfBarcodeDigitsEntered[1]~reg0.CLK
CLOCK => NumOfBarcodeDigitsEntered[2]~reg0.CLK
CLOCK => Barcode[0].CLK
CLOCK => Barcode[1].CLK
CLOCK => Barcode[2].CLK
CLOCK => Barcode[3].CLK
CLOCK => Barcode[4].CLK
CLOCK => Barcode[5].CLK
CLOCK => Barcode[6].CLK
CLOCK => Barcode[7].CLK
CLOCK => Barcode[8].CLK
CLOCK => Barcode[9].CLK
CLOCK => Barcode[10].CLK
CLOCK => Barcode[11].CLK
CLOCK => Barcode[12].CLK
CLOCK => Barcode[13].CLK
CLOCK => Barcode[14].CLK
CLOCK => Barcode[15].CLK
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => Barcode.OUTPUTSELECT
RESET_N => NumOfBarcodeDigitsEntered.OUTPUTSELECT
RESET_N => NumOfBarcodeDigitsEntered.OUTPUTSELECT
RESET_N => NumOfBarcodeDigitsEntered.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => Barcode.OUTPUTSELECT
ENABLE => NumOfBarcodeDigitsEntered.OUTPUTSELECT
ENABLE => NumOfBarcodeDigitsEntered.OUTPUTSELECT
ENABLE => NumOfBarcodeDigitsEntered.OUTPUTSELECT
Digit_0[0] <= Barcode[0].DB_MAX_OUTPUT_PORT_TYPE
Digit_0[1] <= Barcode[1].DB_MAX_OUTPUT_PORT_TYPE
Digit_0[2] <= Barcode[2].DB_MAX_OUTPUT_PORT_TYPE
Digit_0[3] <= Barcode[3].DB_MAX_OUTPUT_PORT_TYPE
Digit_1[0] <= Barcode[4].DB_MAX_OUTPUT_PORT_TYPE
Digit_1[1] <= Barcode[5].DB_MAX_OUTPUT_PORT_TYPE
Digit_1[2] <= Barcode[6].DB_MAX_OUTPUT_PORT_TYPE
Digit_1[3] <= Barcode[7].DB_MAX_OUTPUT_PORT_TYPE
Digit_2[0] <= Barcode[8].DB_MAX_OUTPUT_PORT_TYPE
Digit_2[1] <= Barcode[9].DB_MAX_OUTPUT_PORT_TYPE
Digit_2[2] <= Barcode[10].DB_MAX_OUTPUT_PORT_TYPE
Digit_2[3] <= Barcode[11].DB_MAX_OUTPUT_PORT_TYPE
Digit_3[0] <= Barcode[12].DB_MAX_OUTPUT_PORT_TYPE
Digit_3[1] <= Barcode[13].DB_MAX_OUTPUT_PORT_TYPE
Digit_3[2] <= Barcode[14].DB_MAX_OUTPUT_PORT_TYPE
Digit_3[3] <= Barcode[15].DB_MAX_OUTPUT_PORT_TYPE
NumOfBarcodeDigitsEntered[0] <= NumOfBarcodeDigitsEntered[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NumOfBarcodeDigitsEntered[1] <= NumOfBarcodeDigitsEntered[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NumOfBarcodeDigitsEntered[2] <= NumOfBarcodeDigitsEntered[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|BarcodeController:BarcodeController_inst0|Segment7:Segment0
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|BarcodeController:BarcodeController_inst0|Segment7:Segment1
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|BarcodeController:BarcodeController_inst0|Segment7:Segment2
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|BarcodeController:BarcodeController_inst0|Segment7:Segment3
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|HoverController:HoverController_inst0
CLK => HighlightedDecoderOut[0].CLK
CLK => HighlightedDecoderOut[1].CLK
CLK => HighlightedDecoderOut[2].CLK
CLK => HighlightedDecoderOut[3].CLK
CLK => HighlightedDecoderOut[4].CLK
CLK => HighlightedDecoderOut[5].CLK
CLK => HighlightedDecoderOut[6].CLK
CLK => HighlightedDecoderOut[7].CLK
CLK => HighlightedDecoderOut[8].CLK
CLK => HighlightedDecoderOut[9].CLK
CLK => HighlightedDecoderOut[10].CLK
CLK => HighlightedDecoderOut[11].CLK
CLK => HighlightedProductList[0]~reg0.CLK
CLK => HighlightedProductList[1]~reg0.CLK
CLK => HighlightedProductList[2]~reg0.CLK
CLK => HighlightedProductList[3]~reg0.CLK
CLK => HighlightedProductList[4]~reg0.CLK
CLK => HighlightedProductList[5]~reg0.CLK
CLK => HighlightedProductList[6]~reg0.CLK
CLK => HighlightedProductList[7]~reg0.CLK
CLK => HighlightedProductList[8]~reg0.CLK
CLK => HighlightedProductList[9]~reg0.CLK
CLK => HighlightedProductList[10]~reg0.CLK
CLK => HighlightedProductList[11]~reg0.CLK
CleanSWOut[1] => CleanSWOut[1].IN1
CleanSWOut[2] => CleanSWOut[2].IN1
Barcode_Digit_0[0] => Barcode_in[0].IN1
Barcode_Digit_0[1] => Barcode_in[1].IN1
Barcode_Digit_0[2] => Barcode_in[2].IN1
Barcode_Digit_0[3] => Barcode_in[3].IN1
Barcode_Digit_1[0] => Barcode_in[4].IN1
Barcode_Digit_1[1] => Barcode_in[5].IN1
Barcode_Digit_1[2] => Barcode_in[6].IN1
Barcode_Digit_1[3] => Barcode_in[7].IN1
Barcode_Digit_2[0] => Barcode_in[8].IN1
Barcode_Digit_2[1] => Barcode_in[9].IN1
Barcode_Digit_2[2] => Barcode_in[10].IN1
Barcode_Digit_2[3] => Barcode_in[11].IN1
Barcode_Digit_3[0] => Barcode_in[12].IN1
Barcode_Digit_3[1] => Barcode_in[13].IN1
Barcode_Digit_3[2] => Barcode_in[14].IN1
Barcode_Digit_3[3] => Barcode_in[15].IN1
NumOfBarcodeDigitsEntered[0] => NumOfBarcodeDigitsEntered[0].IN1
NumOfBarcodeDigitsEntered[1] => NumOfBarcodeDigitsEntered[1].IN1
NumOfBarcodeDigitsEntered[2] => NumOfBarcodeDigitsEntered[2].IN1
ValidID => ValidID.IN1
SelectedProductID[0] => SelectedProductID[0].IN2
SelectedProductID[1] => SelectedProductID[1].IN2
SelectedProductID[2] => SelectedProductID[2].IN2
SelectedProductID[3] => SelectedProductID[3].IN2
HighlightedProductList[0] <= HighlightedProductList[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HighlightedProductList[1] <= HighlightedProductList[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HighlightedProductList[2] <= HighlightedProductList[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HighlightedProductList[3] <= HighlightedProductList[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HighlightedProductList[4] <= HighlightedProductList[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HighlightedProductList[5] <= HighlightedProductList[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HighlightedProductList[6] <= HighlightedProductList[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HighlightedProductList[7] <= HighlightedProductList[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HighlightedProductList[8] <= HighlightedProductList[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HighlightedProductList[9] <= HighlightedProductList[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HighlightedProductList[10] <= HighlightedProductList[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HighlightedProductList[11] <= HighlightedProductList[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX4
HEX4[1] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX4
HEX4[2] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX4
HEX4[3] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX4
HEX4[4] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX4
HEX4[5] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX4
HEX4[6] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX4
HEX5[0] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX5
HEX5[1] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX5
HEX5[2] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX5
HEX5[3] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX5
HEX5[4] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX5
HEX5[5] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX5
HEX5[6] <= DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0.HEX5


|SaleTerminal|HoverController:HoverController_inst0|BarcodeHoverController:BarcodeHoverController_inst0
Barcode_in[0] => Barcode_Extract[0].IN1
Barcode_in[1] => Barcode_Extract[1].IN1
Barcode_in[2] => Barcode_Extract[2].IN1
Barcode_in[3] => Barcode_Extract[3].IN1
Barcode_in[4] => Barcode_Extract[4].IN1
Barcode_in[5] => Barcode_Extract[5].IN1
Barcode_in[6] => Barcode_Extract[6].IN1
Barcode_in[7] => Barcode_Extract[7].IN1
Barcode_in[8] => Barcode_Extract[8].IN1
Barcode_in[9] => Barcode_Extract[9].IN1
Barcode_in[10] => Barcode_Extract[10].IN1
Barcode_in[11] => Barcode_Extract[11].IN1
Barcode_in[12] => Barcode_Extract[12].IN1
Barcode_in[13] => Barcode_Extract[13].IN1
Barcode_in[14] => Barcode_Extract[14].IN1
Barcode_in[15] => Barcode_Extract[15].IN1
NumOfBarcodeDigitsEntered[0] => ShiftRight0.IN21
NumOfBarcodeDigitsEntered[0] => ShiftRight1.IN21
NumOfBarcodeDigitsEntered[0] => ShiftRight2.IN21
NumOfBarcodeDigitsEntered[0] => ShiftRight3.IN21
NumOfBarcodeDigitsEntered[0] => ShiftRight4.IN21
NumOfBarcodeDigitsEntered[0] => ShiftRight5.IN21
NumOfBarcodeDigitsEntered[0] => ShiftRight6.IN21
NumOfBarcodeDigitsEntered[0] => ShiftRight7.IN21
NumOfBarcodeDigitsEntered[0] => ShiftRight8.IN21
NumOfBarcodeDigitsEntered[0] => ShiftRight9.IN21
NumOfBarcodeDigitsEntered[0] => WideOr0.IN0
NumOfBarcodeDigitsEntered[1] => ShiftRight0.IN20
NumOfBarcodeDigitsEntered[1] => ShiftRight1.IN20
NumOfBarcodeDigitsEntered[1] => ShiftRight2.IN20
NumOfBarcodeDigitsEntered[1] => ShiftRight3.IN20
NumOfBarcodeDigitsEntered[1] => ShiftRight4.IN20
NumOfBarcodeDigitsEntered[1] => ShiftRight5.IN20
NumOfBarcodeDigitsEntered[1] => ShiftRight6.IN20
NumOfBarcodeDigitsEntered[1] => ShiftRight7.IN20
NumOfBarcodeDigitsEntered[1] => ShiftRight8.IN20
NumOfBarcodeDigitsEntered[1] => ShiftRight9.IN20
NumOfBarcodeDigitsEntered[1] => WideOr0.IN1
NumOfBarcodeDigitsEntered[2] => ShiftRight0.IN19
NumOfBarcodeDigitsEntered[2] => ShiftRight1.IN19
NumOfBarcodeDigitsEntered[2] => ShiftRight2.IN19
NumOfBarcodeDigitsEntered[2] => ShiftRight3.IN19
NumOfBarcodeDigitsEntered[2] => ShiftRight4.IN19
NumOfBarcodeDigitsEntered[2] => ShiftRight5.IN19
NumOfBarcodeDigitsEntered[2] => ShiftRight6.IN19
NumOfBarcodeDigitsEntered[2] => ShiftRight7.IN19
NumOfBarcodeDigitsEntered[2] => ShiftRight8.IN19
NumOfBarcodeDigitsEntered[2] => ShiftRight9.IN19
NumOfBarcodeDigitsEntered[2] => WideOr0.IN2
HighlightedBarcodeOut[0] <= HighlightedBarcodeOut.DB_MAX_OUTPUT_PORT_TYPE
HighlightedBarcodeOut[1] <= HighlightedBarcodeOut.DB_MAX_OUTPUT_PORT_TYPE
HighlightedBarcodeOut[2] <= HighlightedBarcodeOut.DB_MAX_OUTPUT_PORT_TYPE
HighlightedBarcodeOut[3] <= HighlightedBarcodeOut.DB_MAX_OUTPUT_PORT_TYPE
HighlightedBarcodeOut[4] <= HighlightedBarcodeOut.DB_MAX_OUTPUT_PORT_TYPE
HighlightedBarcodeOut[5] <= HighlightedBarcodeOut.DB_MAX_OUTPUT_PORT_TYPE
HighlightedBarcodeOut[6] <= HighlightedBarcodeOut.DB_MAX_OUTPUT_PORT_TYPE
HighlightedBarcodeOut[7] <= HighlightedBarcodeOut.DB_MAX_OUTPUT_PORT_TYPE
HighlightedBarcodeOut[8] <= HighlightedBarcodeOut.DB_MAX_OUTPUT_PORT_TYPE
HighlightedBarcodeOut[9] <= HighlightedBarcodeOut.DB_MAX_OUTPUT_PORT_TYPE
HighlightedBarcodeOut[10] <= HighlightedBarcodeOut.DB_MAX_OUTPUT_PORT_TYPE
HighlightedBarcodeOut[11] <= HighlightedBarcodeOut.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|HoverController:HoverController_inst0|Decoder4x16:Decoder4x16_inst0
out[0] <= Decoder3x8:d1.port0
out[1] <= Decoder3x8:d1.port0
out[2] <= Decoder3x8:d1.port0
out[3] <= Decoder3x8:d1.port0
out[4] <= Decoder3x8:d1.port0
out[5] <= Decoder3x8:d1.port0
out[6] <= Decoder3x8:d1.port0
out[7] <= Decoder3x8:d1.port0
out[8] <= Decoder3x8:d2.port0
out[9] <= Decoder3x8:d2.port0
out[10] <= Decoder3x8:d2.port0
out[11] <= Decoder3x8:d2.port0
out[12] <= Decoder3x8:d2.port0
out[13] <= Decoder3x8:d2.port0
out[14] <= Decoder3x8:d2.port0
out[15] <= Decoder3x8:d2.port0
in[0] => in[0].IN2
in[1] => in[1].IN2
in[2] => in[2].IN2
in[3] => in[3].IN1


|SaleTerminal|HoverController:HoverController_inst0|Decoder4x16:Decoder4x16_inst0|Decoder3x8:d1
d[0] <= g4.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= g5.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= g6.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= g7.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= g8.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= g9.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= g10.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= g11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => g5.IN0
a[0] => g7.IN0
a[0] => g9.IN0
a[0] => g11.IN0
a[0] => g4.IN0
a[0] => g6.IN0
a[0] => g8.IN0
a[0] => g10.IN0
a[1] => g6.IN1
a[1] => g7.IN1
a[1] => g10.IN1
a[1] => g11.IN1
a[1] => g4.IN1
a[1] => g5.IN1
a[1] => g8.IN1
a[1] => g9.IN1
a[2] => g8.IN2
a[2] => g9.IN2
a[2] => g10.IN2
a[2] => g11.IN2
a[2] => g4.IN2
a[2] => g5.IN2
a[2] => g6.IN2
a[2] => g7.IN2
e => g4.IN3
e => g5.IN3
e => g6.IN3
e => g7.IN3
e => g8.IN3
e => g9.IN3
e => g10.IN3
e => g11.IN3


|SaleTerminal|HoverController:HoverController_inst0|Decoder4x16:Decoder4x16_inst0|Decoder3x8:d2
d[0] <= g4.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= g5.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= g6.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= g7.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= g8.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= g9.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= g10.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= g11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => g5.IN0
a[0] => g7.IN0
a[0] => g9.IN0
a[0] => g11.IN0
a[0] => g4.IN0
a[0] => g6.IN0
a[0] => g8.IN0
a[0] => g10.IN0
a[1] => g6.IN1
a[1] => g7.IN1
a[1] => g10.IN1
a[1] => g11.IN1
a[1] => g4.IN1
a[1] => g5.IN1
a[1] => g8.IN1
a[1] => g9.IN1
a[2] => g8.IN2
a[2] => g9.IN2
a[2] => g10.IN2
a[2] => g11.IN2
a[2] => g4.IN2
a[2] => g5.IN2
a[2] => g6.IN2
a[2] => g7.IN2
e => g4.IN3
e => g5.IN3
e => g6.IN3
e => g7.IN3
e => g8.IN3
e => g9.IN3
e => g10.IN3
e => g11.IN3


|SaleTerminal|HoverController:HoverController_inst0|DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0
SelectedID[0] => SelectedID[0].IN1
SelectedID[1] => SelectedID[1].IN1
SelectedID[2] => SelectedID[2].IN1
SelectedID[3] => SelectedID[3].IN1
CleanSWOut[1] => WideOr0.IN0
CleanSWOut[1] => WideOr1.IN0
CleanSWOut[2] => WideOr0.IN1
CleanSWOut[2] => WideOr1.IN1
valid => FirstDigit.IN1
valid => SecndDigit.IN1
HEX4[0] <= Segment7:Segment7_HEX4.seg
HEX4[1] <= Segment7:Segment7_HEX4.seg
HEX4[2] <= Segment7:Segment7_HEX4.seg
HEX4[3] <= Segment7:Segment7_HEX4.seg
HEX4[4] <= Segment7:Segment7_HEX4.seg
HEX4[5] <= Segment7:Segment7_HEX4.seg
HEX4[6] <= Segment7:Segment7_HEX4.seg
HEX5[0] <= Segment7:Segment7_HEX5.seg
HEX5[1] <= Segment7:Segment7_HEX5.seg
HEX5[2] <= Segment7:Segment7_HEX5.seg
HEX5[3] <= Segment7:Segment7_HEX5.seg
HEX5[4] <= Segment7:Segment7_HEX5.seg
HEX5[5] <= Segment7:Segment7_HEX5.seg
HEX5[6] <= Segment7:Segment7_HEX5.seg


|SaleTerminal|HoverController:HoverController_inst0|DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0|Binary2BCD_2D:Binary2BCD_2D_inst0
bin[0] => bcd[0].DATAIN
bin[1] => LessThan0.IN6
bin[1] => Add0.IN6
bin[1] => bcd.DATAA
bin[2] => LessThan0.IN5
bin[2] => Add0.IN5
bin[2] => bcd.DATAA
bin[3] => LessThan0.IN4
bin[3] => Add0.IN4
bin[3] => bcd.DATAA
bcd[0] <= bin[0].DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
bcd[2] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
bcd[3] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
bcd[4] <= bcd.DB_MAX_OUTPUT_PORT_TYPE
bcd[5] <= <GND>
bcd[6] <= <GND>
bcd[7] <= <GND>


|SaleTerminal|HoverController:HoverController_inst0|DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0|Segment7:Segment7_HEX4
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|HoverController:HoverController_inst0|DisplaySelectedIDSeg7:DisplaySelectedIDSeg7_inst0|Segment7:Segment7_HEX5
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
seg[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|BasketController:BasketController_inst0
CLK => CLK.IN1
ENABLE => ENABLE.IN1
RESET_N => RESET_N.IN1
ID[0] => ID[0].IN1
ID[1] => ID[1].IN1
ID[2] => ID[2].IN1
ID[3] => ID[3].IN1
QTT[0] => QTT[0].IN1
QTT[1] => QTT[1].IN1
QTT[2] => QTT[2].IN1
QTT[3] => QTT[3].IN1
CANCEL => P_LIST_REG_11.OUTPUTSELECT
CANCEL => P_LIST_REG_11.OUTPUTSELECT
CANCEL => P_LIST_REG_11.OUTPUTSELECT
CANCEL => P_LIST_REG_11.OUTPUTSELECT
CANCEL => P_LIST_REG_10.OUTPUTSELECT
CANCEL => P_LIST_REG_10.OUTPUTSELECT
CANCEL => P_LIST_REG_10.OUTPUTSELECT
CANCEL => P_LIST_REG_10.OUTPUTSELECT
CANCEL => P_LIST_REG_9.OUTPUTSELECT
CANCEL => P_LIST_REG_9.OUTPUTSELECT
CANCEL => P_LIST_REG_9.OUTPUTSELECT
CANCEL => P_LIST_REG_9.OUTPUTSELECT
CANCEL => P_LIST_REG_8.OUTPUTSELECT
CANCEL => P_LIST_REG_8.OUTPUTSELECT
CANCEL => P_LIST_REG_8.OUTPUTSELECT
CANCEL => P_LIST_REG_8.OUTPUTSELECT
CANCEL => P_LIST_REG_7.OUTPUTSELECT
CANCEL => P_LIST_REG_7.OUTPUTSELECT
CANCEL => P_LIST_REG_7.OUTPUTSELECT
CANCEL => P_LIST_REG_7.OUTPUTSELECT
CANCEL => P_LIST_REG_6.OUTPUTSELECT
CANCEL => P_LIST_REG_6.OUTPUTSELECT
CANCEL => P_LIST_REG_6.OUTPUTSELECT
CANCEL => P_LIST_REG_6.OUTPUTSELECT
CANCEL => P_LIST_REG_5.OUTPUTSELECT
CANCEL => P_LIST_REG_5.OUTPUTSELECT
CANCEL => P_LIST_REG_5.OUTPUTSELECT
CANCEL => P_LIST_REG_5.OUTPUTSELECT
CANCEL => P_LIST_REG_4.OUTPUTSELECT
CANCEL => P_LIST_REG_4.OUTPUTSELECT
CANCEL => P_LIST_REG_4.OUTPUTSELECT
CANCEL => P_LIST_REG_4.OUTPUTSELECT
CANCEL => P_LIST_REG_3.OUTPUTSELECT
CANCEL => P_LIST_REG_3.OUTPUTSELECT
CANCEL => P_LIST_REG_3.OUTPUTSELECT
CANCEL => P_LIST_REG_3.OUTPUTSELECT
CANCEL => P_LIST_REG_2.OUTPUTSELECT
CANCEL => P_LIST_REG_2.OUTPUTSELECT
CANCEL => P_LIST_REG_2.OUTPUTSELECT
CANCEL => P_LIST_REG_2.OUTPUTSELECT
CANCEL => P_LIST_REG_1.OUTPUTSELECT
CANCEL => P_LIST_REG_1.OUTPUTSELECT
CANCEL => P_LIST_REG_1.OUTPUTSELECT
CANCEL => P_LIST_REG_1.OUTPUTSELECT
CANCEL => P_LIST_REG_0.OUTPUTSELECT
CANCEL => P_LIST_REG_0.OUTPUTSELECT
CANCEL => P_LIST_REG_0.OUTPUTSELECT
CANCEL => P_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_11.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_10.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_9.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_8.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_7.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_6.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_5.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_4.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_3.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_2.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_1.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => PRICE_LIST_REG_0.OUTPUTSELECT
CANCEL => QTT_LIST_REG_11.OUTPUTSELECT
CANCEL => QTT_LIST_REG_11.OUTPUTSELECT
CANCEL => QTT_LIST_REG_11.OUTPUTSELECT
CANCEL => QTT_LIST_REG_11.OUTPUTSELECT
CANCEL => QTT_LIST_REG_10.OUTPUTSELECT
CANCEL => QTT_LIST_REG_10.OUTPUTSELECT
CANCEL => QTT_LIST_REG_10.OUTPUTSELECT
CANCEL => QTT_LIST_REG_10.OUTPUTSELECT
CANCEL => QTT_LIST_REG_9.OUTPUTSELECT
CANCEL => QTT_LIST_REG_9.OUTPUTSELECT
CANCEL => QTT_LIST_REG_9.OUTPUTSELECT
CANCEL => QTT_LIST_REG_9.OUTPUTSELECT
CANCEL => QTT_LIST_REG_8.OUTPUTSELECT
CANCEL => QTT_LIST_REG_8.OUTPUTSELECT
CANCEL => QTT_LIST_REG_8.OUTPUTSELECT
CANCEL => QTT_LIST_REG_8.OUTPUTSELECT
CANCEL => QTT_LIST_REG_7.OUTPUTSELECT
CANCEL => QTT_LIST_REG_7.OUTPUTSELECT
CANCEL => QTT_LIST_REG_7.OUTPUTSELECT
CANCEL => QTT_LIST_REG_7.OUTPUTSELECT
CANCEL => QTT_LIST_REG_6.OUTPUTSELECT
CANCEL => QTT_LIST_REG_6.OUTPUTSELECT
CANCEL => QTT_LIST_REG_6.OUTPUTSELECT
CANCEL => QTT_LIST_REG_6.OUTPUTSELECT
CANCEL => QTT_LIST_REG_5.OUTPUTSELECT
CANCEL => QTT_LIST_REG_5.OUTPUTSELECT
CANCEL => QTT_LIST_REG_5.OUTPUTSELECT
CANCEL => QTT_LIST_REG_5.OUTPUTSELECT
CANCEL => QTT_LIST_REG_4.OUTPUTSELECT
CANCEL => QTT_LIST_REG_4.OUTPUTSELECT
CANCEL => QTT_LIST_REG_4.OUTPUTSELECT
CANCEL => QTT_LIST_REG_4.OUTPUTSELECT
CANCEL => QTT_LIST_REG_3.OUTPUTSELECT
CANCEL => QTT_LIST_REG_3.OUTPUTSELECT
CANCEL => QTT_LIST_REG_3.OUTPUTSELECT
CANCEL => QTT_LIST_REG_3.OUTPUTSELECT
CANCEL => QTT_LIST_REG_2.OUTPUTSELECT
CANCEL => QTT_LIST_REG_2.OUTPUTSELECT
CANCEL => QTT_LIST_REG_2.OUTPUTSELECT
CANCEL => QTT_LIST_REG_2.OUTPUTSELECT
CANCEL => QTT_LIST_REG_1.OUTPUTSELECT
CANCEL => QTT_LIST_REG_1.OUTPUTSELECT
CANCEL => QTT_LIST_REG_1.OUTPUTSELECT
CANCEL => QTT_LIST_REG_1.OUTPUTSELECT
CANCEL => QTT_LIST_REG_0.OUTPUTSELECT
CANCEL => QTT_LIST_REG_0.OUTPUTSELECT
CANCEL => QTT_LIST_REG_0.OUTPUTSELECT
CANCEL => QTT_LIST_REG_0.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => T_PRICE_REG.OUTPUTSELECT
CANCEL => NUM_REG.OUTPUTSELECT
CANCEL => NUM_REG.OUTPUTSELECT
CANCEL => NUM_REG.OUTPUTSELECT
CANCEL => NUM_REG.OUTPUTSELECT
CANCEL => DELETE_PRICE[15].ENA
CANCEL => DELETE_PRICE[14].ENA
CANCEL => DELETE_PRICE[13].ENA
CANCEL => DELETE_PRICE[12].ENA
CANCEL => DELETE_PRICE[11].ENA
CANCEL => DELETE_PRICE[10].ENA
CANCEL => DELETE_PRICE[9].ENA
CANCEL => DELETE_PRICE[8].ENA
CANCEL => DELETE_PRICE[7].ENA
CANCEL => DELETE_PRICE[6].ENA
CANCEL => DELETE_PRICE[5].ENA
CANCEL => DELETE_PRICE[4].ENA
CANCEL => DELETE_PRICE[3].ENA
CANCEL => DELETE_PRICE[2].ENA
CANCEL => DELETE_PRICE[1].ENA
CANCEL => DELETE_PRICE[0].ENA
NUM[0] <= NUM_REG[0].DB_MAX_OUTPUT_PORT_TYPE
NUM[1] <= NUM_REG[1].DB_MAX_OUTPUT_PORT_TYPE
NUM[2] <= NUM_REG[2].DB_MAX_OUTPUT_PORT_TYPE
NUM[3] <= NUM_REG[3].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[0] <= T_PRICE_REG[0].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[1] <= T_PRICE_REG[1].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[2] <= T_PRICE_REG[2].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[3] <= T_PRICE_REG[3].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[4] <= T_PRICE_REG[4].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[5] <= T_PRICE_REG[5].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[6] <= T_PRICE_REG[6].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[7] <= T_PRICE_REG[7].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[8] <= T_PRICE_REG[8].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[9] <= T_PRICE_REG[9].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[10] <= T_PRICE_REG[10].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[11] <= T_PRICE_REG[11].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[12] <= T_PRICE_REG[12].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[13] <= T_PRICE_REG[13].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[14] <= T_PRICE_REG[14].DB_MAX_OUTPUT_PORT_TYPE
T_PRICE[15] <= T_PRICE_REG[15].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_0[0] <= P_LIST_REG_0[0].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_0[1] <= P_LIST_REG_0[1].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_0[2] <= P_LIST_REG_0[2].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_0[3] <= P_LIST_REG_0[3].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_1[0] <= P_LIST_REG_1[0].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_1[1] <= P_LIST_REG_1[1].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_1[2] <= P_LIST_REG_1[2].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_1[3] <= P_LIST_REG_1[3].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_2[0] <= P_LIST_REG_2[0].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_2[1] <= P_LIST_REG_2[1].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_2[2] <= P_LIST_REG_2[2].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_2[3] <= P_LIST_REG_2[3].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_3[0] <= P_LIST_REG_3[0].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_3[1] <= P_LIST_REG_3[1].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_3[2] <= P_LIST_REG_3[2].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_3[3] <= P_LIST_REG_3[3].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_4[0] <= P_LIST_REG_4[0].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_4[1] <= P_LIST_REG_4[1].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_4[2] <= P_LIST_REG_4[2].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_4[3] <= P_LIST_REG_4[3].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_5[0] <= P_LIST_REG_5[0].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_5[1] <= P_LIST_REG_5[1].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_5[2] <= P_LIST_REG_5[2].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_5[3] <= P_LIST_REG_5[3].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_6[0] <= P_LIST_REG_6[0].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_6[1] <= P_LIST_REG_6[1].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_6[2] <= P_LIST_REG_6[2].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_6[3] <= P_LIST_REG_6[3].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_7[0] <= P_LIST_REG_7[0].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_7[1] <= P_LIST_REG_7[1].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_7[2] <= P_LIST_REG_7[2].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_7[3] <= P_LIST_REG_7[3].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_8[0] <= P_LIST_REG_8[0].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_8[1] <= P_LIST_REG_8[1].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_8[2] <= P_LIST_REG_8[2].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_8[3] <= P_LIST_REG_8[3].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_9[0] <= P_LIST_REG_9[0].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_9[1] <= P_LIST_REG_9[1].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_9[2] <= P_LIST_REG_9[2].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_9[3] <= P_LIST_REG_9[3].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_10[0] <= P_LIST_REG_10[0].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_10[1] <= P_LIST_REG_10[1].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_10[2] <= P_LIST_REG_10[2].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_10[3] <= P_LIST_REG_10[3].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_11[0] <= P_LIST_REG_11[0].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_11[1] <= P_LIST_REG_11[1].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_11[2] <= P_LIST_REG_11[2].DB_MAX_OUTPUT_PORT_TYPE
P_LIST_11[3] <= P_LIST_REG_11[3].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_0[0] <= QTT_LIST_REG_0[0].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_0[1] <= QTT_LIST_REG_0[1].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_0[2] <= QTT_LIST_REG_0[2].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_0[3] <= QTT_LIST_REG_0[3].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_1[0] <= QTT_LIST_REG_1[0].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_1[1] <= QTT_LIST_REG_1[1].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_1[2] <= QTT_LIST_REG_1[2].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_1[3] <= QTT_LIST_REG_1[3].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_2[0] <= QTT_LIST_REG_2[0].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_2[1] <= QTT_LIST_REG_2[1].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_2[2] <= QTT_LIST_REG_2[2].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_2[3] <= QTT_LIST_REG_2[3].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_3[0] <= QTT_LIST_REG_3[0].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_3[1] <= QTT_LIST_REG_3[1].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_3[2] <= QTT_LIST_REG_3[2].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_3[3] <= QTT_LIST_REG_3[3].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_4[0] <= QTT_LIST_REG_4[0].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_4[1] <= QTT_LIST_REG_4[1].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_4[2] <= QTT_LIST_REG_4[2].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_4[3] <= QTT_LIST_REG_4[3].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_5[0] <= QTT_LIST_REG_5[0].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_5[1] <= QTT_LIST_REG_5[1].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_5[2] <= QTT_LIST_REG_5[2].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_5[3] <= QTT_LIST_REG_5[3].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_6[0] <= QTT_LIST_REG_6[0].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_6[1] <= QTT_LIST_REG_6[1].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_6[2] <= QTT_LIST_REG_6[2].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_6[3] <= QTT_LIST_REG_6[3].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_7[0] <= QTT_LIST_REG_7[0].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_7[1] <= QTT_LIST_REG_7[1].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_7[2] <= QTT_LIST_REG_7[2].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_7[3] <= QTT_LIST_REG_7[3].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_8[0] <= QTT_LIST_REG_8[0].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_8[1] <= QTT_LIST_REG_8[1].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_8[2] <= QTT_LIST_REG_8[2].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_8[3] <= QTT_LIST_REG_8[3].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_9[0] <= QTT_LIST_REG_9[0].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_9[1] <= QTT_LIST_REG_9[1].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_9[2] <= QTT_LIST_REG_9[2].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_9[3] <= QTT_LIST_REG_9[3].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_10[0] <= QTT_LIST_REG_10[0].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_10[1] <= QTT_LIST_REG_10[1].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_10[2] <= QTT_LIST_REG_10[2].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_10[3] <= QTT_LIST_REG_10[3].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_11[0] <= QTT_LIST_REG_11[0].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_11[1] <= QTT_LIST_REG_11[1].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_11[2] <= QTT_LIST_REG_11[2].DB_MAX_OUTPUT_PORT_TYPE
QTT_LIST_11[3] <= QTT_LIST_REG_11[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[0] <= PRICE_LIST_REG_0[0].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[1] <= PRICE_LIST_REG_0[1].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[2] <= PRICE_LIST_REG_0[2].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[3] <= PRICE_LIST_REG_0[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[4] <= PRICE_LIST_REG_0[4].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[5] <= PRICE_LIST_REG_0[5].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[6] <= PRICE_LIST_REG_0[6].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[7] <= PRICE_LIST_REG_0[7].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[8] <= PRICE_LIST_REG_0[8].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[9] <= PRICE_LIST_REG_0[9].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[10] <= PRICE_LIST_REG_0[10].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[11] <= PRICE_LIST_REG_0[11].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[12] <= PRICE_LIST_REG_0[12].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[13] <= PRICE_LIST_REG_0[13].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[14] <= PRICE_LIST_REG_0[14].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_0[15] <= PRICE_LIST_REG_0[15].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[0] <= PRICE_LIST_REG_1[0].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[1] <= PRICE_LIST_REG_1[1].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[2] <= PRICE_LIST_REG_1[2].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[3] <= PRICE_LIST_REG_1[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[4] <= PRICE_LIST_REG_1[4].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[5] <= PRICE_LIST_REG_1[5].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[6] <= PRICE_LIST_REG_1[6].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[7] <= PRICE_LIST_REG_1[7].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[8] <= PRICE_LIST_REG_1[8].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[9] <= PRICE_LIST_REG_1[9].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[10] <= PRICE_LIST_REG_1[10].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[11] <= PRICE_LIST_REG_1[11].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[12] <= PRICE_LIST_REG_1[12].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[13] <= PRICE_LIST_REG_1[13].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[14] <= PRICE_LIST_REG_1[14].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_1[15] <= PRICE_LIST_REG_1[15].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[0] <= PRICE_LIST_REG_2[0].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[1] <= PRICE_LIST_REG_2[1].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[2] <= PRICE_LIST_REG_2[2].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[3] <= PRICE_LIST_REG_2[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[4] <= PRICE_LIST_REG_2[4].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[5] <= PRICE_LIST_REG_2[5].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[6] <= PRICE_LIST_REG_2[6].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[7] <= PRICE_LIST_REG_2[7].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[8] <= PRICE_LIST_REG_2[8].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[9] <= PRICE_LIST_REG_2[9].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[10] <= PRICE_LIST_REG_2[10].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[11] <= PRICE_LIST_REG_2[11].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[12] <= PRICE_LIST_REG_2[12].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[13] <= PRICE_LIST_REG_2[13].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[14] <= PRICE_LIST_REG_2[14].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_2[15] <= PRICE_LIST_REG_2[15].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[0] <= PRICE_LIST_REG_3[0].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[1] <= PRICE_LIST_REG_3[1].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[2] <= PRICE_LIST_REG_3[2].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[3] <= PRICE_LIST_REG_3[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[4] <= PRICE_LIST_REG_3[4].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[5] <= PRICE_LIST_REG_3[5].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[6] <= PRICE_LIST_REG_3[6].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[7] <= PRICE_LIST_REG_3[7].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[8] <= PRICE_LIST_REG_3[8].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[9] <= PRICE_LIST_REG_3[9].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[10] <= PRICE_LIST_REG_3[10].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[11] <= PRICE_LIST_REG_3[11].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[12] <= PRICE_LIST_REG_3[12].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[13] <= PRICE_LIST_REG_3[13].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[14] <= PRICE_LIST_REG_3[14].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_3[15] <= PRICE_LIST_REG_3[15].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[0] <= PRICE_LIST_REG_4[0].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[1] <= PRICE_LIST_REG_4[1].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[2] <= PRICE_LIST_REG_4[2].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[3] <= PRICE_LIST_REG_4[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[4] <= PRICE_LIST_REG_4[4].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[5] <= PRICE_LIST_REG_4[5].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[6] <= PRICE_LIST_REG_4[6].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[7] <= PRICE_LIST_REG_4[7].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[8] <= PRICE_LIST_REG_4[8].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[9] <= PRICE_LIST_REG_4[9].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[10] <= PRICE_LIST_REG_4[10].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[11] <= PRICE_LIST_REG_4[11].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[12] <= PRICE_LIST_REG_4[12].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[13] <= PRICE_LIST_REG_4[13].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[14] <= PRICE_LIST_REG_4[14].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_4[15] <= PRICE_LIST_REG_4[15].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[0] <= PRICE_LIST_REG_5[0].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[1] <= PRICE_LIST_REG_5[1].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[2] <= PRICE_LIST_REG_5[2].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[3] <= PRICE_LIST_REG_5[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[4] <= PRICE_LIST_REG_5[4].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[5] <= PRICE_LIST_REG_5[5].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[6] <= PRICE_LIST_REG_5[6].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[7] <= PRICE_LIST_REG_5[7].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[8] <= PRICE_LIST_REG_5[8].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[9] <= PRICE_LIST_REG_5[9].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[10] <= PRICE_LIST_REG_5[10].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[11] <= PRICE_LIST_REG_5[11].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[12] <= PRICE_LIST_REG_5[12].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[13] <= PRICE_LIST_REG_5[13].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[14] <= PRICE_LIST_REG_5[14].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_5[15] <= PRICE_LIST_REG_5[15].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[0] <= PRICE_LIST_REG_6[0].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[1] <= PRICE_LIST_REG_6[1].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[2] <= PRICE_LIST_REG_6[2].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[3] <= PRICE_LIST_REG_6[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[4] <= PRICE_LIST_REG_6[4].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[5] <= PRICE_LIST_REG_6[5].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[6] <= PRICE_LIST_REG_6[6].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[7] <= PRICE_LIST_REG_6[7].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[8] <= PRICE_LIST_REG_6[8].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[9] <= PRICE_LIST_REG_6[9].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[10] <= PRICE_LIST_REG_6[10].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[11] <= PRICE_LIST_REG_6[11].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[12] <= PRICE_LIST_REG_6[12].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[13] <= PRICE_LIST_REG_6[13].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[14] <= PRICE_LIST_REG_6[14].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_6[15] <= PRICE_LIST_REG_6[15].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[0] <= PRICE_LIST_REG_7[0].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[1] <= PRICE_LIST_REG_7[1].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[2] <= PRICE_LIST_REG_7[2].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[3] <= PRICE_LIST_REG_7[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[4] <= PRICE_LIST_REG_7[4].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[5] <= PRICE_LIST_REG_7[5].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[6] <= PRICE_LIST_REG_7[6].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[7] <= PRICE_LIST_REG_7[7].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[8] <= PRICE_LIST_REG_7[8].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[9] <= PRICE_LIST_REG_7[9].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[10] <= PRICE_LIST_REG_7[10].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[11] <= PRICE_LIST_REG_7[11].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[12] <= PRICE_LIST_REG_7[12].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[13] <= PRICE_LIST_REG_7[13].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[14] <= PRICE_LIST_REG_7[14].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_7[15] <= PRICE_LIST_REG_7[15].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[0] <= PRICE_LIST_REG_8[0].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[1] <= PRICE_LIST_REG_8[1].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[2] <= PRICE_LIST_REG_8[2].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[3] <= PRICE_LIST_REG_8[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[4] <= PRICE_LIST_REG_8[4].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[5] <= PRICE_LIST_REG_8[5].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[6] <= PRICE_LIST_REG_8[6].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[7] <= PRICE_LIST_REG_8[7].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[8] <= PRICE_LIST_REG_8[8].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[9] <= PRICE_LIST_REG_8[9].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[10] <= PRICE_LIST_REG_8[10].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[11] <= PRICE_LIST_REG_8[11].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[12] <= PRICE_LIST_REG_8[12].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[13] <= PRICE_LIST_REG_8[13].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[14] <= PRICE_LIST_REG_8[14].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_8[15] <= PRICE_LIST_REG_8[15].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[0] <= PRICE_LIST_REG_9[0].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[1] <= PRICE_LIST_REG_9[1].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[2] <= PRICE_LIST_REG_9[2].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[3] <= PRICE_LIST_REG_9[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[4] <= PRICE_LIST_REG_9[4].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[5] <= PRICE_LIST_REG_9[5].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[6] <= PRICE_LIST_REG_9[6].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[7] <= PRICE_LIST_REG_9[7].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[8] <= PRICE_LIST_REG_9[8].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[9] <= PRICE_LIST_REG_9[9].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[10] <= PRICE_LIST_REG_9[10].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[11] <= PRICE_LIST_REG_9[11].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[12] <= PRICE_LIST_REG_9[12].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[13] <= PRICE_LIST_REG_9[13].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[14] <= PRICE_LIST_REG_9[14].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_9[15] <= PRICE_LIST_REG_9[15].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[0] <= PRICE_LIST_REG_10[0].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[1] <= PRICE_LIST_REG_10[1].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[2] <= PRICE_LIST_REG_10[2].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[3] <= PRICE_LIST_REG_10[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[4] <= PRICE_LIST_REG_10[4].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[5] <= PRICE_LIST_REG_10[5].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[6] <= PRICE_LIST_REG_10[6].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[7] <= PRICE_LIST_REG_10[7].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[8] <= PRICE_LIST_REG_10[8].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[9] <= PRICE_LIST_REG_10[9].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[10] <= PRICE_LIST_REG_10[10].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[11] <= PRICE_LIST_REG_10[11].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[12] <= PRICE_LIST_REG_10[12].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[13] <= PRICE_LIST_REG_10[13].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[14] <= PRICE_LIST_REG_10[14].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_10[15] <= PRICE_LIST_REG_10[15].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[0] <= PRICE_LIST_REG_11[0].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[1] <= PRICE_LIST_REG_11[1].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[2] <= PRICE_LIST_REG_11[2].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[3] <= PRICE_LIST_REG_11[3].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[4] <= PRICE_LIST_REG_11[4].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[5] <= PRICE_LIST_REG_11[5].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[6] <= PRICE_LIST_REG_11[6].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[7] <= PRICE_LIST_REG_11[7].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[8] <= PRICE_LIST_REG_11[8].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[9] <= PRICE_LIST_REG_11[9].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[10] <= PRICE_LIST_REG_11[10].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[11] <= PRICE_LIST_REG_11[11].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[12] <= PRICE_LIST_REG_11[12].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[13] <= PRICE_LIST_REG_11[13].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[14] <= PRICE_LIST_REG_11[14].DB_MAX_OUTPUT_PORT_TYPE
PRICE_LIST_11[15] <= PRICE_LIST_REG_11[15].DB_MAX_OUTPUT_PORT_TYPE


|SaleTerminal|BasketController:BasketController_inst0|PriceCalculator:PriceCalculator_1
CLK => PRICE_REG[0].CLK
CLK => PRICE_REG[1].CLK
CLK => PRICE_REG[2].CLK
CLK => PRICE_REG[3].CLK
CLK => PRICE_REG[4].CLK
CLK => PRICE_REG[5].CLK
CLK => PRICE_REG[6].CLK
CLK => PRICE_REG[7].CLK
CLK => PRICE_REG[8].CLK
CLK => PRICE_REG[9].CLK
CLK => PRICE_REG[10].CLK
CLK => PRICE_REG[11].CLK
CLK => QTT_REG[0].CLK
CLK => QTT_REG[1].CLK
CLK => QTT_REG[2].CLK
CLK => QTT_REG[3].CLK
ENABLE => QTT_REG.OUTPUTSELECT
ENABLE => QTT_REG.OUTPUTSELECT
ENABLE => QTT_REG.OUTPUTSELECT
ENABLE => QTT_REG.OUTPUTSELECT
ENABLE => PRICE_REG.OUTPUTSELECT
ENABLE => PRICE_REG.OUTPUTSELECT
ENABLE => PRICE_REG.OUTPUTSELECT
ENABLE => PRICE_REG.OUTPUTSELECT
ENABLE => PRICE_REG.OUTPUTSELECT
ENABLE => PRICE_REG.OUTPUTSELECT
ENABLE => PRICE_REG.OUTPUTSELECT
ENABLE => PRICE_REG.OUTPUTSELECT
ENABLE => PRICE_REG.OUTPUTSELECT
ENABLE => PRICE_REG.OUTPUTSELECT
ENABLE => PRICE_REG.OUTPUTSELECT
ENABLE => PRICE_REG.OUTPUTSELECT
RESET_N => QTT_REG.OUTPUTSELECT
RESET_N => QTT_REG.OUTPUTSELECT
RESET_N => QTT_REG.OUTPUTSELECT
RESET_N => QTT_REG.OUTPUTSELECT
RESET_N => PRICE_REG.OUTPUTSELECT
RESET_N => PRICE_REG.OUTPUTSELECT
RESET_N => PRICE_REG.OUTPUTSELECT
RESET_N => PRICE_REG.OUTPUTSELECT
RESET_N => PRICE_REG.OUTPUTSELECT
RESET_N => PRICE_REG.OUTPUTSELECT
RESET_N => PRICE_REG.OUTPUTSELECT
RESET_N => PRICE_REG.OUTPUTSELECT
RESET_N => PRICE_REG.OUTPUTSELECT
RESET_N => PRICE_REG.OUTPUTSELECT
RESET_N => PRICE_REG.OUTPUTSELECT
RESET_N => PRICE_REG.OUTPUTSELECT
ID[0] => Decoder0.IN2
ID[0] => Decoder1.IN3
ID[1] => Decoder1.IN2
ID[2] => Decoder0.IN1
ID[2] => Decoder1.IN1
ID[2] => Decoder2.IN1
ID[3] => Decoder0.IN0
ID[3] => Decoder1.IN0
ID[3] => Decoder2.IN0
QTT[0] => QTT_REG.DATAB
QTT[1] => QTT_REG.DATAB
QTT[2] => QTT_REG.DATAB
QTT[3] => QTT_REG.DATAB
PRICE[0] <= BCD_Multiplier:Calculate_Price.PRODUCT[0]
PRICE[1] <= BCD_Multiplier:Calculate_Price.PRODUCT[1]
PRICE[2] <= BCD_Multiplier:Calculate_Price.PRODUCT[2]
PRICE[3] <= BCD_Multiplier:Calculate_Price.PRODUCT[3]
PRICE[4] <= BCD_Multiplier:Calculate_Price.PRODUCT[4]
PRICE[5] <= BCD_Multiplier:Calculate_Price.PRODUCT[5]
PRICE[6] <= BCD_Multiplier:Calculate_Price.PRODUCT[6]
PRICE[7] <= BCD_Multiplier:Calculate_Price.PRODUCT[7]
PRICE[8] <= BCD_Multiplier:Calculate_Price.PRODUCT[8]
PRICE[9] <= BCD_Multiplier:Calculate_Price.PRODUCT[9]
PRICE[10] <= BCD_Multiplier:Calculate_Price.PRODUCT[10]
PRICE[11] <= BCD_Multiplier:Calculate_Price.PRODUCT[11]
PRICE[12] <= BCD_Multiplier:Calculate_Price.PRODUCT[12]
PRICE[13] <= BCD_Multiplier:Calculate_Price.PRODUCT[13]
PRICE[14] <= BCD_Multiplier:Calculate_Price.PRODUCT[14]
PRICE[15] <= BCD_Multiplier:Calculate_Price.PRODUCT[15]


|SaleTerminal|BasketController:BasketController_inst0|PriceCalculator:PriceCalculator_1|BCD_Multiplier:Calculate_Price
NUM1[0] => ~NO_FANOUT~
NUM1[1] => ~NO_FANOUT~
NUM1[2] => ~NO_FANOUT~
NUM1[3] => ~NO_FANOUT~
NUM1[4] => ~NO_FANOUT~
NUM1[5] => ~NO_FANOUT~
NUM1[6] => ~NO_FANOUT~
NUM1[7] => ~NO_FANOUT~
NUM1[8] => ~NO_FANOUT~
NUM1[9] => ~NO_FANOUT~
NUM1[10] => ~NO_FANOUT~
NUM1[11] => ~NO_FANOUT~
NUM2[0] => ~NO_FANOUT~
NUM2[1] => ~NO_FANOUT~
NUM2[2] => ~NO_FANOUT~
NUM2[3] => ~NO_FANOUT~
PRODUCT[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
PRODUCT[1] <= TEMP.DB_MAX_OUTPUT_PORT_TYPE
PRODUCT[2] <= TEMP.DB_MAX_OUTPUT_PORT_TYPE
PRODUCT[3] <= TEMP.DB_MAX_OUTPUT_PORT_TYPE
PRODUCT[4] <= PRODUCT[4].DB_MAX_OUTPUT_PORT_TYPE
PRODUCT[5] <= TEMP.DB_MAX_OUTPUT_PORT_TYPE
PRODUCT[6] <= TEMP.DB_MAX_OUTPUT_PORT_TYPE
PRODUCT[7] <= TEMP.DB_MAX_OUTPUT_PORT_TYPE
PRODUCT[8] <= PRODUCT[8].DB_MAX_OUTPUT_PORT_TYPE
PRODUCT[9] <= TEMP.DB_MAX_OUTPUT_PORT_TYPE
PRODUCT[10] <= TEMP.DB_MAX_OUTPUT_PORT_TYPE
PRODUCT[11] <= TEMP.DB_MAX_OUTPUT_PORT_TYPE
PRODUCT[12] <= <GND>
PRODUCT[13] <= <GND>
PRODUCT[14] <= <GND>
PRODUCT[15] <= <GND>


|SaleTerminal|LED_Controller:LED_Controller_inst0
State[0] => LEDR[7].DATAIN
State[1] => LEDR[8].DATAIN
State[2] => LEDR[9].DATAIN
CleanSWOut[0] => LEDR.OUTPUTSELECT
CleanSWOut[0] => LEDR.OUTPUTSELECT
CleanSWOut[0] => LEDR.OUTPUTSELECT
CleanSWOut[0] => LEDR.OUTPUTSELECT
CleanSWOut[0] => LEDR[0].DATAIN
CleanSWOut[1] => LEDR[1].DATAIN
CleanSWOut[2] => LEDR[2].DATAIN
KEY_Reg[0] => LEDR.DATAA
KEY_Reg[1] => LEDR.DATAA
KEY_Reg[2] => LEDR.DATAA
KEY_Reg[3] => LEDR.DATAA
CMD_Reg[0] => LEDR.DATAB
CMD_Reg[1] => LEDR.DATAB
CMD_Reg[2] => LEDR.DATAB
CMD_Reg[3] => LEDR.DATAB
LEDR[0] <= CleanSWOut[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= CleanSWOut[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= CleanSWOut[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= State[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= State[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= State[2].DB_MAX_OUTPUT_PORT_TYPE


