#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Wed Oct 18 14:00:46 2017
# Process ID: 12124
# Current directory: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8004 C:\Users\ryanjsims\lab369a\LAB8-11\DatapathComponents\lab8-11\lab8-11.xpr
# Log file: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/vivado.log
# Journal file: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/lab8-11.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/Ryan/Documents/ECE369a/lab369a/LAB8-11/DatapathComponents/lab8-11' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option CompiledLibDirXSim has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTXSimLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTModelSimLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTQuestaLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTIesLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTVcsLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTRivieraLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTActivehdlLaunchSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTXSimExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTModelSimExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTQuestaExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTIesExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTVcsExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTRivieraExportSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name WTActivehdlExportSim
WARNING: [Project 1-231] Project 'lab8-11.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
reset_run impl_1 -noclean_dir 
ERROR: [Project 1-228] Project 'lab8-11' is read-only. To save your work, please use the 'File | Save Project As...' command first.
reset_run impl_1
ERROR: [Project 1-228] Project 'lab8-11' is read-only. To save your work, please use the 'File | Save Project As...' command first.
save_project_as project_1 C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1 -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'RYANDESKTOP' and cannot be killed from host 'ENGR-ECE301PC09'

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Oct 18 14:04:50 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Oct 18 14:05:47 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:05:45 . Memory (MB): peak = 775.602 ; gain = 603.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:17]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:24]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:55]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:62]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (1#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:32]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:27]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:22]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (3#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:22]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/ryanjsims/lab369a/InstructionMemory.v:39]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/ryanjsims/lab369a/InstructionMemory.v:39]
INFO: [Synth 8-638] synthesizing module 'FetchDecodeReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'FetchDecodeReg' (5#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:23]
INFO: [Synth 8-638] synthesizing module 'And2Gate' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'And2Gate' (6#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'Xor2Gate' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'Xor2Gate' (7#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (8#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (9#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (10#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:8]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:308]
INFO: [Synth 8-256] done synthesizing module 'Controller' (11#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [Synth 8-638] synthesizing module 'DecodeExecuteReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'DecodeExecuteReg' (12#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:23]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:23]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (13#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtensionHalfByte' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignExtensionHalfByte' (14#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (15#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit3To1' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit3To1' (16#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (17#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'ExecuteMemoryReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'ExecuteMemoryReg' (18#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (19#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:38]
INFO: [Synth 8-638] synthesizing module 'HILORegisters' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:36]
INFO: [Synth 8-256] done synthesizing module 'HILORegisters' (20#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:23]
INFO: [Synth 8-638] synthesizing module 'MemoryWriteBackReg' [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'MemoryWriteBackReg' (21#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:23]
WARNING: [Synth 8-3848] Net AddrBranch in module/entity Processor does not have driver. [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:23]
INFO: [Synth 8-256] done synthesizing module 'Processor' (22#1) [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:05:46 . Memory (MB): peak = 809.605 ; gain = 637.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[31] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[30] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[29] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[28] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[27] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[26] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[25] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[24] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[23] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[22] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[21] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[20] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[19] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[18] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[17] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[16] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[15] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[14] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[13] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[12] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[11] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[10] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[9] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[8] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[7] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[6] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[5] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[4] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[3] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[2] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[1] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
WARNING: [Synth 8-3295] tying undriven pin PCSrcMux:inB[0] to constant 0 [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:05:46 . Memory (MB): peak = 809.605 ; gain = 637.855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/constrants.xdc]
Finished Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/constrants.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:47 ; elapsed = 00:05:51 . Memory (MB): peak = 1104.297 ; gain = 932.547
56 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1104.297 ; gain = 358.098
close_design
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ALU32Bit/ALU32Bit_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Adder32/Adder32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/And2Gate/And2Gate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/DataMemory/DataMemory_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/DecodeExecuteReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/ExecuteMemoryReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/FetchDecodeReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILORegisters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/HILORegisters/HILOregisters_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/InstructionMemory.v" into library work [C:/Users/ryanjsims/lab369a/InstructionMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/MemoryWriteBackReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux32Bit3To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Mux32Bit2To1/Mux5Bit2To1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PCAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/PipelineReg/PipelineReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ProgramCounter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/RegisterFile/RegisterFile_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/ShiftLeft2/ShiftLeft2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtensionHalfByte.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/SignExtension/SignExtension_tb.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v" into library work [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Xor2Gate/Xor2Gate.v:1]
[Wed Oct 18 14:08:42 2017] Launched synth_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Wed Oct 18 14:09:20 2017] Launched impl_1...
Run output will be captured here: C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-12124-ENGR-ECE301PC09/dcp/Processor.xdc]
Finished Parsing XDC File [C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/.Xil/Vivado-12124-ENGR-ECE301PC09/dcp/Processor.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1136.520 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1136.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module DecodeExecuteReg
INFO: [VRFC 10-311] analyzing module ExecuteMemoryReg
INFO: [VRFC 10-311] analyzing module FetchDecodeReg
INFO: [VRFC 10-311] analyzing module HILORegisters
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module MemoryWriteBackReg
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1__4
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__2
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1__3
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/Processor/Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4f802cfe9de148118a99b4259f613aa0 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Processor_tb_time_impl.sdf", for root module "Processor_tb/u0".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.ALU32Bit
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module xil_defaultlib.FetchDecodeReg
Compiling module xil_defaultlib.Mux5Bit2To1__3
Compiling module xil_defaultlib.Mux32Bit2To1__4
Compiling module xil_defaultlib.Mux5Bit2To1__2
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.DecodeExecuteReg
Compiling module xil_defaultlib.ExecuteMemoryReg
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.HILORegisters
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module xil_defaultlib.MemoryWriteBackReg
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB18E1(IS_CLKARDCLK_INVERTED=1...
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Processor_tb
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot Processor_tb_time_impl

****** Webtalk v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing/xsim.dir/Processor_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 18 14:11:10 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1522.480 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/project_1/project_1.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Processor_tb} -tclbatch {Processor_tb.tcl} -view {C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg
source Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1534.797 ; gain = 56.891
run 100 us
add_wave {{/Processor_tb/u0/WBDstAddr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
save_wave_config {C:/Users/ryanjsims/lab369a/LAB8-11/DatapathComponents/lab8-11/Processor_tb_time_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 18 14:30:47 2017...
