INFO-FLOW: Workspace /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls opened at Wed Oct 09 17:34:38 CEST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(6)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/wb.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/wb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(7)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/type.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/type.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(8)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/print.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/print.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(9)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/new_cycle.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/new_cycle.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(10)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/multihart_ip.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/multihart_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(11)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem_access.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem_access.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(12)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(13)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/issue.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/issue.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(14)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/immediate.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/immediate.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(15)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/fetch.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/fetch.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(16)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/execute.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/execute.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(17)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/emulate.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/emulate.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(18)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/disassemble.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/disassemble.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(19)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/decode.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/decode.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(20)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/compute.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/compute.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(26) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(26)
Execute     add_files -tb /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/testbench_seq_multihart_ip.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/testbench_seq_multihart_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(21)
Execute     set_top multihart_ip 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(5)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.21 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.33 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(4)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(22)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.clock=10' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'vivado.clock=10' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(23)
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(24)
Execute     config_export -rtl=verilog 
Command   apply_ini done; 1.39 sec.
Execute   apply_ini /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.24 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.43 seconds; current allocated memory: 340.129 MB.
Execute       set_directive_top multihart_ip -name=multihart_ip 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../../compute.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../compute.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../compute.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.44 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../decode.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../decode.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../decode.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.41 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../disassemble.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../disassemble.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../disassemble.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../emulate.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../emulate.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../emulate.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../execute.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../execute.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../execute.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../fetch.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../fetch.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../fetch.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../immediate.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../immediate.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../immediate.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../issue.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../issue.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../issue.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../mem.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../mem.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../mem.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../mem_access.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../mem_access.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../mem_access.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../multihart_ip.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../multihart_ip.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../multihart_ip.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.6 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.76 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../new_cycle.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../new_cycle.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../new_cycle.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../print.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../print.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../print.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../type.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../type.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../type.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../../wb.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../wb.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../wb.cpp -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/.systemc_flag -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/all.directive.json -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 35.41 seconds. CPU system time: 7.95 seconds. Elapsed time: 43.68 seconds; current allocated memory: 342.773 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.g.bc" "/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/compute.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/decode.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/disassemble.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/emulate.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/execute.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/fetch.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/immediate.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/issue.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/mem_access.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/new_cycle.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/print.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/type.g.bc /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/wb.g.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.14 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.48 sec.
Execute       run_link_or_opt -opt -out /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=multihart_ip -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=multihart_ip -reflow-float-conversion -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.63 sec.
Execute       run_link_or_opt -out /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=multihart_ip 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=multihart_ip -mllvm -hls-db-dir -mllvm /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 19,522 Compile/Link /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 19,522 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,940 Unroll/Inline (step 1) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,940 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,433 Unroll/Inline (step 2) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,433 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,423 Unroll/Inline (step 3) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,423 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,390 Unroll/Inline (step 4) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,390 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,749 Array/Struct (step 1) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,749 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,589 Array/Struct (step 2) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,589 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,589 Array/Struct (step 3) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,589 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,575 Array/Struct (step 4) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,575 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,580 Array/Struct (step 5) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,580 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,554 Performance /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,554 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,552 Performance (step 2) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,552 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,552 Performance (step 3) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,552 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,022 Performance (step 4) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,022 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,096 HW Transforms (step 1) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,096 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,075 HW Transforms (step 2) /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,075 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'multihart_ip' (../../multihart_ip.cpp:119:9)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.248)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.243)' (../../fetch.cpp:115:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_d(ap_uint<2>, f_state_s*, from_f_to_d_s*) (.244)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.243)' (../../fetch.cpp:145:3)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, f_state_s*, unsigned int*) (.245)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.243)' (../../fetch.cpp:135:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_e(from_e_to_f_s, f_state_s*) (.246)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.243)' (../../fetch.cpp:123:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_d(from_d_to_f_s, f_state_s*) (.247)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.243)' (../../fetch.cpp:119:5)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>) (.221)' into 'type(ap_uint<5>) (.219)' (../../type.cpp:62:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>) (.222)' into 'type(ap_uint<5>) (.219)' (../../type.cpp:61:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>) (.223)' into 'type(ap_uint<5>) (.219)' (../../type.cpp:60:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>) (.224)' into 'type(ap_uint<5>) (.219)' (../../type.cpp:59:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>) (.219)' into 'decode_instruction(unsigned int, decoded_instruction_s*) (.218)' (../../decode.cpp:64:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s) (.181)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.179)' (../../decode.cpp:85:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s) (.192)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.179)' (../../decode.cpp:84:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s) (.195)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.179)' (../../decode.cpp:83:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s) (.207)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.179)' (../../decode.cpp:82:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s) (.208)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.179)' (../../decode.cpp:81:24)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*) (.179)' into 'stage_job(ap_uint<2>, d_state_s*) (.172)' (../../decode.cpp:103:3)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*) (.218)' into 'stage_job(ap_uint<2>, d_state_s*) (.172)' (../../decode.cpp:102:3)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.242)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.169)' (../../decode.cpp:195:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_i(ap_uint<2>, d_state_s*, from_d_to_i_s*) (.170)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.169)' (../../decode.cpp:224:5)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<2>, d_state_s*, from_d_to_f_s*) (.171)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.169)' (../../decode.cpp:223:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, d_state_s*) (.172)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.169)' (../../decode.cpp:208:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_f(from_f_to_d_s, d_state_s*) (.241)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.169)' (../../decode.cpp:199:5)
INFO: [HLS 214-131] Inlining function 'select_hart(i_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1> (*) [32], ap_uint<1>*, ap_uint<2>*) (.168)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.164)' (../../issue.cpp:207:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_e(ap_uint<2>, i_state_s*, from_i_to_e_s*) (.165)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.164)' (../../issue.cpp:235:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, i_state_s*, int (*) [32]) (.166)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.164)' (../../issue.cpp:227:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_d(from_d_to_i_s, ap_uint<1> (*) [32], i_state_s*) (.167)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.164)' (../../issue.cpp:211:5)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, decoded_instruction_s, int) (.128)' into 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.127)' (../../execute.cpp:53:18)
INFO: [HLS 214-131] Inlining function 'compute_result(int, ap_uint<15>, decoded_instruction_s) (.138)' into 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.127)' (../../execute.cpp:49:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s) (.151)' into 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.127)' (../../execute.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>) (.161)' into 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.127)' (../../execute.cpp:41:12)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.1.163)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' (../../execute.cpp:184:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_m(ap_uint<2>, int, int, ap_uint<15>, e_state_s*, from_e_to_m_s*) (.116)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' (../../execute.cpp:212:5)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<2>, e_state_s*, from_e_to_f_s*) (.123)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' (../../execute.cpp:211:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, e_state_s*, ap_uint<1>, ap_uint<15>) (.124)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' (../../execute.cpp:199:5)
INFO: [HLS 214-131] Inlining function 'compute(ap_uint<2>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<15>*) (.127)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' (../../execute.cpp:197:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_i(from_i_to_e_s, e_state_s*) (.162)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' (../../execute.cpp:188:5)
INFO: [HLS 214-131] Inlining function 'mem_store(ap_uint<1>, ap_uint<1>, ap_uint<2>, int (*) [8192], int (*) [4][8192], ap_uint<18>, int, ap_uint<2>) (.24)' into 'stage_job(ap_uint<1>, ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int (*) [8192], int (*) [4][8192], int*) (.23)' (../../mem_access.cpp:64:7)
INFO: [HLS 214-131] Inlining function 'mem_load(ap_uint<1>, ap_uint<1>, ap_uint<2>, int (*) [8192], int (*) [4][8192], ap_uint<18>, ap_uint<3>) (.77)' into 'stage_job(ap_uint<1>, ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int (*) [8192], int (*) [4][8192], int*) (.23)' (../../mem_access.cpp:61:7)
INFO: [HLS 214-131] Inlining function 'set_output_to_w(ap_uint<2>, m_state_s*, from_m_to_w_s*) (.22)' into 'mem_access(ap_uint<1>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [4][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.21)' (../../mem_access.cpp:183:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<1>, ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int (*) [8192], int (*) [4][8192], int*) (.23)' into 'mem_access(ap_uint<1>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [4][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.21)' (../../mem_access.cpp:167:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_e(ap_uint<1>, from_e_to_m_s, m_state_s*) (.87)' into 'mem_access(ap_uint<1>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [4][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.21)' (../../mem_access.cpp:159:5)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.12.112)' into 'mem_access(ap_uint<1>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [4][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.21)' (../../mem_access.cpp:155:3)
INFO: [HLS 214-131] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<2>*) (.17)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*, ap_uint<1>*) (.12)' (../../wb.cpp:124:3)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<2>, w_state_s*, int (*) [32], ap_uint<1>*) (.13)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*, ap_uint<1>*) (.12)' (../../wb.cpp:142:5)
INFO: [HLS 214-131] Inlining function 'save_input_from_m(from_m_to_w_s, w_state_s*) (.16)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*, ap_uint<1>*) (.12)' (../../wb.cpp:128:5)
INFO: [HLS 214-131] Inlining function 'lock_unlock_update(ap_uint<1>, ap_uint<2>, ap_uint<5>, ap_uint<1>, ap_uint<2>, ap_uint<5>, ap_uint<1> (*) [32]) (.3)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:237:5)
INFO: [HLS 214-131] Inlining function 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*, ap_uint<1>*) (.12)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:230:5)
INFO: [HLS 214-131] Inlining function 'mem_access(ap_uint<1>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [4][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*) (.21)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:227:5)
INFO: [HLS 214-131] Inlining function 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*) (.115)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:218:5)
INFO: [HLS 214-131] Inlining function 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<2>*, ap_uint<5>*) (.164)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:215:5)
INFO: [HLS 214-131] Inlining function 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*) (.169)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:213:5)
INFO: [HLS 214-131] Inlining function 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*) (.243)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:211:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(ap_uint<1>*, ap_uint<1>*) (.249)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:210:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(from_i_to_e_s, ap_uint<32>*, ap_uint<32>*) (.257)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:209:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(from_f_to_d_s, from_d_to_f_s, from_d_to_i_s, from_i_to_e_s, from_e_to_f_s, from_e_to_m_s, from_m_to_w_s, from_d_to_f_s*, from_e_to_f_s*, from_f_to_d_s*, from_d_to_i_s*, from_i_to_e_s*, from_e_to_m_s*, from_m_to_w_s*) (.277)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:206:2)
INFO: [HLS 214-131] Inlining function 'init_file(ap_uint<1>, int (*) [32], ap_uint<1> (*) [32]) (.280)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:187:3)
INFO: [HLS 214-131] Inlining function 'init_w_state(ap_uint<1>*) (.293)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:186:3)
INFO: [HLS 214-131] Inlining function 'init_m_state(ap_uint<1>*) (.294)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:185:3)
INFO: [HLS 214-131] Inlining function 'init_e_state(ap_uint<1>*) (.295)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:184:3)
INFO: [HLS 214-131] Inlining function 'init_i_state(ap_uint<1>*) (.296)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:183:3)
INFO: [HLS 214-131] Inlining function 'init_d_state(ap_uint<1>*) (.297)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:182:3)
INFO: [HLS 214-131] Inlining function 'init_f_state(ap_uint<4>, unsigned int*, f_state_s*, ap_uint<1>*) (.298)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'init_exit(ap_uint<4>, ap_uint<1>*) (.305)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [4][8192], unsigned int*, unsigned int*)' (../../multihart_ip.cpp:179:3)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_1' is marked as complete unroll implied by the pipeline pragma (../../multihart_ip.cpp:66:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_1' (../../multihart_ip.cpp:66:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_1' (../../multihart_ip.cpp:28:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_2' (../../multihart_ip.cpp:31:22) in function 'multihart_ip' completely with a factor of 32 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (../../wb.cpp:17:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (../../mem_access.cpp:13:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../../execute.cpp:14:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (../../issue.cpp:11:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (../../decode.cpp:14:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (../../fetch.cpp:16:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (../../multihart_ip.cpp:52:20) in function 'multihart_ip' completely with a factor of 4 (../../multihart_ip.cpp:109:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../../multihart_ip.cpp:120:6)
INFO: [HLS 214-248] Applying array_partition to 'is_reg_computed': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../../multihart_ip.cpp:122:8)
INFO: [HLS 214-248] Applying array_partition to 'f_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:126:9)
INFO: [HLS 214-248] Applying array_partition to 'f_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:128:12)
INFO: [HLS 214-248] Applying array_partition to 'f_state.instruction': Complete partitioning on dimension 1. (../../multihart_ip.cpp:128:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:132:9)
INFO: [HLS 214-248] Applying array_partition to 'd_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.instruction': Complete partitioning on dimension 1. (../../multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_branch': Complete partitioning on dimension 1. (../../multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_jalr': Complete partitioning on dimension 1. (../../multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:139:9)
INFO: [HLS 214-248] Applying array_partition to 'i_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.opcode': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.func3': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rs1': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rs2': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.func7': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.imm': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_rs1_reg': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_rs2_reg': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_store': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_branch': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_jalr': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_jal': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_lui': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_op_imm': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_r_type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.relative_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.wait_12': Complete partitioning on dimension 1. (../../multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:145:9)
INFO: [HLS 214-248] Applying array_partition to 'e_state.fetch_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.func3': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.rs2': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.func7': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.imm': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_store': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_branch': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_jalr': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_jal': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_lui': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_r_type': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.relative_pc': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.rv1': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.rv2': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.is_target': Complete partitioning on dimension 1. (../../multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:152:9)
INFO: [HLS 214-248] Applying array_partition to 'm_state.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_store': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.func3': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.address': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.value': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.result': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_local_ip': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.accessed_h': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.accessed_ip': Complete partitioning on dimension 1. (../../multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state_is_full': Complete partitioning on dimension 1. (../../multihart_ip.cpp:158:9)
INFO: [HLS 214-248] Applying array_partition to 'w_state.rd': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.has_no_dest': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.is_load': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.is_ret': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.value': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.result': Complete partitioning on dimension 1. (../../multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'has_exited': Complete partitioning on dimension 1. (../../multihart_ip.cpp:162:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:136:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:48:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:44:23)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:45:23)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:97:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:97:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:98:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:98:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:94:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:94:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:92:29)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../multihart_ip.cpp:92:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:210:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:33:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:30:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:108:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:105:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:100:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:97:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:88:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:85:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:77:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:74:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:122:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:118:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../decode.cpp:207:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../decode.cpp:198:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:131:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:128:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../fetch.cpp:127:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../decode.cpp:203:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:221:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:215:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:196:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:187:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../mem_access.cpp:166:5)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../mem_access.cpp:154:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../execute.cpp:192:26)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:127:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.96 seconds. CPU system time: 0.6 seconds. Elapsed time: 14.33 seconds; current allocated memory: 347.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 347.211 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top multihart_ip -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.0.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.48 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 362.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.1.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.44 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.2.prechk.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 378.223 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.g.1.bc to /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.1.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 2.52 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.1.tmp.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multihart_ip.cpp:199:9) to (../../decode.cpp:202:17) in function 'multihart_ip'... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../decode.cpp:207:5) to (../../decode.cpp:78:3) in function 'multihart_ip'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multihart_ip.cpp:132:9) to (../../mem_access.cpp:165:7) in function 'multihart_ip'... converting 98 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../decode.cpp:101:25) to (../../decode.cpp:228:42) in function 'multihart_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../mem_access.cpp:166:5) to (../../mem_access.cpp:59:7) in function 'multihart_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multihart_ip.cpp:152:9) to (../../wb.cpp:140:7) in function 'multihart_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../wb.cpp:141:35) to (../../wb.cpp:46:7) in function 'multihart_ip'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'multihart_ip' (../../multihart_ip.cpp:4:44)...44 expression(s) balanced.
Command         transform done; 1.4 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.93 seconds; current allocated memory: 436.461 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.2.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'gmem'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'gmem'.
Execute           auto_get_db
Command         transform done; 4.27 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.3.bc -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.57 seconds; current allocated memory: 449.887 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 9.45 sec.
Command     elaborate done; 67.47 sec.
Execute     ap_eval exec zip -j /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'multihart_ip' ...
Execute       ap_set_top_model multihart_ip 
Execute       get_model_list multihart_ip -filter all-wo-channel -topdown 
Execute       preproc_iomode -model multihart_ip 
Execute       preproc_iomode -model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       get_model_list multihart_ip -filter all-wo-channel 
INFO-FLOW: Model list for configure: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO-FLOW: Configuring Module : multihart_ip_Pipeline_VITIS_LOOP_197_1 ...
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       apply_spec_resource_limit multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO-FLOW: Configuring Module : multihart_ip ...
Execute       set_default_model multihart_ip 
Execute       apply_spec_resource_limit multihart_ip 
INFO-FLOW: Model list for preprocess: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO-FLOW: Preprocessing Module: multihart_ip_Pipeline_VITIS_LOOP_197_1 ...
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       cdfg_preprocess -model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Command       cdfg_preprocess done; 1.67 sec.
Execute       rtl_gen_preprocess multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO-FLOW: Preprocessing Module: multihart_ip ...
Execute       set_default_model multihart_ip 
Execute       cdfg_preprocess -model multihart_ip 
Execute       rtl_gen_preprocess multihart_ip 
INFO-FLOW: Model list for synthesis: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       schedule -model multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 14, loop 'VITIS_LOOP_197_1'
WARNING: [HLS 200-871] Estimated clock period (20.068 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' consists of the following:
	'store' operation 0 bit ('c_20_write_ln59', ../../wb.cpp:59->../../wb.cpp:124->../../multihart_ip.cpp:230) of constant 0 on local variable 'c', ../../wb.cpp:59->../../wb.cpp:124->../../multihart_ip.cpp:230 [903]  (1.707 ns)
	'load' operation 1 bit ('w_state_is_full') on local variable 'c', ../../wb.cpp:59->../../wb.cpp:124->../../multihart_ip.cpp:230 [1019]  (0.000 ns)
	'xor' operation 1 bit ('h01', ../../mem_access.cpp:91->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [2423]  (0.978 ns)
	'and' operation 1 bit ('c', ../../mem_access.cpp:91->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [2424]  (0.000 ns)
	'or' operation 1 bit ('c01', ../../mem_access.cpp:115->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [2433]  (0.978 ns)
	'or' operation 1 bit ('or_ln119', ../../mem_access.cpp:119->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [2436]  (0.000 ns)
	'or' operation 1 bit ('is_selected', ../../mem_access.cpp:119->../../mem_access.cpp:155->../../multihart_ip.cpp:227) [2437]  (0.978 ns)
	'select' operation 2 bit ('accessing_hart', ../../mem_access.cpp:163->../../multihart_ip.cpp:227) [2517]  (0.993 ns)
	'sparsemux' operation 1 bit ('ip', ../../mem_access.cpp:158->../../multihart_ip.cpp:227) [2663]  (1.827 ns)
	'add' operation 64 bit ('add_ln24', ../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) [2789]  (0.000 ns)
	'add' operation 64 bit ('add_ln24_1', ../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) [2792]  (5.307 ns)
	'getelementptr' operation 32 bit ('gmem_addr', ../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) [2795]  (0.000 ns)
	bus request operation ('w_1_req', ../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) on port 'gmem' (../../mem.cpp:24->../../mem_access.cpp:61->../../mem_access.cpp:167->../../multihart_ip.cpp:227) [2796]  (7.300 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 665.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 666.61 seconds. CPU system time: 0.43 seconds. Elapsed time: 667.3 seconds; current allocated memory: 923.148 MB.
Execute       syn_report -verbosereport -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.35 sec.
Execute       db_write -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.sched.adb -f 
Command       db_write done; 0.32 sec.
INFO-FLOW: Finish scheduling multihart_ip_Pipeline_VITIS_LOOP_197_1.
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       bind -model multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.78 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 923.148 MB.
Execute       syn_report -verbosereport -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.bind.adb -f 
Command       db_write done; 0.37 sec.
INFO-FLOW: Finish binding multihart_ip_Pipeline_VITIS_LOOP_197_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multihart_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multihart_ip 
Execute       schedule -model multihart_ip 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (18.120 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'multihart_ip' consists of the following:
	'call' operation 0 bit ('_ln56', ../../multihart_ip.cpp:56->../../multihart_ip.cpp:179) to 'multihart_ip_Pipeline_VITIS_LOOP_197_1' [71]  (18.120 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 923.148 MB.
Execute       syn_report -verbosereport -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.sched.adb -f 
INFO-FLOW: Finish scheduling multihart_ip.
Execute       set_default_model multihart_ip 
Execute       bind -model multihart_ip 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 923.148 MB.
Execute       syn_report -verbosereport -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.bind.adb -f 
INFO-FLOW: Finish binding multihart_ip.
Execute       get_model_list multihart_ip -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       rtl_gen_preprocess multihart_ip 
INFO-FLOW: Model list for RTL generation: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multihart_ip_Pipeline_VITIS_LOOP_197_1 -top_prefix multihart_ip_ -sub_prefix multihart_ip_ -mg_file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' pipeline 'VITIS_LOOP_197_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'multihart_ip_Pipeline_VITIS_LOOP_197_1' is 5651 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_6_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_1_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_15_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_1_1_1': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_20_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_3_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_5_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multihart_ip_Pipeline_VITIS_LOOP_197_1'.
Command       create_rtl_model done; 1.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 923.148 MB.
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute       gen_rtl multihart_ip_Pipeline_VITIS_LOOP_197_1 -style xilinx -f -lang vhdl -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/vhdl/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       gen_rtl multihart_ip_Pipeline_VITIS_LOOP_197_1 -style xilinx -f -lang vlog -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/verilog/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       syn_report -csynth -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/multihart_ip_Pipeline_VITIS_LOOP_197_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/multihart_ip_Pipeline_VITIS_LOOP_197_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.31 sec.
Execute       db_write -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -f -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.adb 
Command       db_write done; 0.47 sec.
Execute       db_write -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -bindview -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info multihart_ip_Pipeline_VITIS_LOOP_197_1 -p /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multihart_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model multihart_ip -top_prefix  -sub_prefix multihart_ip_ -mg_file /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/ip_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/running_hart_set' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/start_pc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/ip_code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/ip_data_ram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/data_ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multihart_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'ip_num', 'running_hart_set', 'start_pc', 'data_ram', 'nb_instruction', 'nb_cycle', 'ip_code_ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multihart_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.13 seconds; current allocated memory: 923.148 MB.
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute       gen_rtl multihart_ip -istop -style xilinx -f -lang vhdl -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/vhdl/multihart_ip 
Execute       gen_rtl multihart_ip -istop -style xilinx -f -lang vlog -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/verilog/multihart_ip 
Execute       syn_report -csynth -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/multihart_ip_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/multihart_ip_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model multihart_ip -f -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.adb 
Execute       db_write -model multihart_ip -bindview -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multihart_ip -p /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip 
Execute       export_constraint_db -f -tool general -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.constraint.tcl 
Execute       syn_report -designview -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.design.xml 
Execute       syn_report -csynthDesign -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth.rpt -MHOut /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model multihart_ip -o /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.protoinst 
Execute       sc_get_clocks multihart_ip 
Execute       sc_get_portdomain multihart_ip 
INFO-FLOW: Model list for RTL component generation: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO-FLOW: Handling components in module [multihart_ip_Pipeline_VITIS_LOOP_197_1] ... 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.compgen.tcl 
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_2_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_2_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_15_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_15_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_3_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_3_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_5_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_5_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_65_5_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_65_5_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_20_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_20_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_3_2_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_3_2_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_2_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_2_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_7_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_7_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_5_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_5_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_2_6_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_2_6_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_13_5_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_13_5_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_15_6_1_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_15_6_1_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_17_7_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_17_7_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_9_3_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_9_3_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_65_5_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_65_5_32_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_7_2_8_1_1
INFO-FLOW: Found component multihart_ip_sparsemux_13_3_32_1_1.
INFO-FLOW: Append model multihart_ip_sparsemux_13_3_32_1_1
INFO-FLOW: Found component multihart_ip_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multihart_ip_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [multihart_ip] ... 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.tcl 
INFO-FLOW: Found component multihart_ip_gmem_m_axi.
INFO-FLOW: Append model multihart_ip_gmem_m_axi
INFO-FLOW: Found component multihart_ip_control_s_axi.
INFO-FLOW: Append model multihart_ip_control_s_axi
INFO-FLOW: Append model multihart_ip_Pipeline_VITIS_LOOP_197_1
INFO-FLOW: Append model multihart_ip
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: multihart_ip_sparsemux_9_2_1_1_1 multihart_ip_sparsemux_9_2_2_1_1 multihart_ip_sparsemux_9_2_15_1_1 multihart_ip_sparsemux_9_2_3_1_1 multihart_ip_sparsemux_9_2_5_1_1 multihart_ip_sparsemux_7_2_1_1_1 multihart_ip_sparsemux_65_5_1_1_1 multihart_ip_sparsemux_9_2_20_1_1 multihart_ip_sparsemux_9_2_32_1_1 multihart_ip_sparsemux_9_3_2_1_1 multihart_ip_sparsemux_7_2_2_1_1 multihart_ip_sparsemux_9_2_7_1_1 multihart_ip_sparsemux_7_2_5_1_1 multihart_ip_sparsemux_9_2_6_1_1 multihart_ip_sparsemux_13_5_32_1_1 multihart_ip_sparsemux_7_2_1_1_1 multihart_ip_sparsemux_15_6_1_1_1 multihart_ip_sparsemux_17_7_32_1_1 multihart_ip_sparsemux_9_3_32_1_1 multihart_ip_sparsemux_65_5_32_1_1 multihart_ip_sparsemux_7_2_8_1_1 multihart_ip_sparsemux_13_3_32_1_1 multihart_ip_flow_control_loop_pipe_sequential_init multihart_ip_gmem_m_axi multihart_ip_control_s_axi multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO-FLOW: Generating /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_2_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_15_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_3_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_5_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_65_5_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_20_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_3_2_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_2_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_7_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_5_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_2_6_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_13_5_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_15_6_1_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_17_7_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_9_3_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_65_5_32_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model multihart_ip_sparsemux_13_3_32_1_1
INFO-FLOW: To file: write model multihart_ip_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multihart_ip_gmem_m_axi
INFO-FLOW: To file: write model multihart_ip_control_s_axi
INFO-FLOW: To file: write model multihart_ip_Pipeline_VITIS_LOOP_197_1
INFO-FLOW: To file: write model multihart_ip
INFO-FLOW: Generating /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/vhdl' dstVlogDir='/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/vlog' tclDir='/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db' modelList='multihart_ip_sparsemux_9_2_1_1_1
multihart_ip_sparsemux_9_2_2_1_1
multihart_ip_sparsemux_9_2_15_1_1
multihart_ip_sparsemux_9_2_3_1_1
multihart_ip_sparsemux_9_2_5_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_65_5_1_1_1
multihart_ip_sparsemux_9_2_20_1_1
multihart_ip_sparsemux_9_2_32_1_1
multihart_ip_sparsemux_9_3_2_1_1
multihart_ip_sparsemux_7_2_2_1_1
multihart_ip_sparsemux_9_2_7_1_1
multihart_ip_sparsemux_7_2_5_1_1
multihart_ip_sparsemux_9_2_6_1_1
multihart_ip_sparsemux_13_5_32_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_15_6_1_1_1
multihart_ip_sparsemux_17_7_32_1_1
multihart_ip_sparsemux_9_3_32_1_1
multihart_ip_sparsemux_65_5_32_1_1
multihart_ip_sparsemux_7_2_8_1_1
multihart_ip_sparsemux_13_3_32_1_1
multihart_ip_flow_control_loop_pipe_sequential_init
multihart_ip_gmem_m_axi
multihart_ip_control_s_axi
multihart_ip_Pipeline_VITIS_LOOP_197_1
multihart_ip
' expOnly='0'
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.compgen.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 923.148 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='multihart_ip_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='multihart_ip_sparsemux_9_2_1_1_1
multihart_ip_sparsemux_9_2_2_1_1
multihart_ip_sparsemux_9_2_15_1_1
multihart_ip_sparsemux_9_2_3_1_1
multihart_ip_sparsemux_9_2_5_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_65_5_1_1_1
multihart_ip_sparsemux_9_2_20_1_1
multihart_ip_sparsemux_9_2_32_1_1
multihart_ip_sparsemux_9_3_2_1_1
multihart_ip_sparsemux_7_2_2_1_1
multihart_ip_sparsemux_9_2_7_1_1
multihart_ip_sparsemux_7_2_5_1_1
multihart_ip_sparsemux_9_2_6_1_1
multihart_ip_sparsemux_13_5_32_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_15_6_1_1_1
multihart_ip_sparsemux_17_7_32_1_1
multihart_ip_sparsemux_9_3_32_1_1
multihart_ip_sparsemux_65_5_32_1_1
multihart_ip_sparsemux_7_2_8_1_1
multihart_ip_sparsemux_13_3_32_1_1
multihart_ip_flow_control_loop_pipe_sequential_init
multihart_ip_gmem_m_axi
multihart_ip_control_s_axi
multihart_ip_Pipeline_VITIS_LOOP_197_1
multihart_ip
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.tbgen.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.constraint.tcl 
Execute       sc_get_clocks multihart_ip 
Execute       source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 64 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST multihart_ip MODULE2INSTS {multihart_ip multihart_ip multihart_ip_Pipeline_VITIS_LOOP_197_1 grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199} INST2MODULE {multihart_ip multihart_ip grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199 multihart_ip_Pipeline_VITIS_LOOP_197_1} INSTDATA {multihart_ip {DEPTH 1 CHILDREN grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199} grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_199 {DEPTH 2 CHILDREN {}}} MODULEDATA {multihart_ip_Pipeline_VITIS_LOOP_197_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nbi_3_fu_25993_p2 SOURCE ../../multihart_ip.cpp:77 VARIABLE nbi_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nbc_3_fu_25999_p2 SOURCE ../../multihart_ip.cpp:78 VARIABLE nbc_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_fu_7076_p2 SOURCE ../../multihart_ip.cpp:69 VARIABLE and_ln69 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_1_fu_7082_p2 SOURCE ../../multihart_ip.cpp:69 VARIABLE and_ln69_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln69_2_fu_7088_p2 SOURCE ../../multihart_ip.cpp:69 VARIABLE and_ln69_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln55_fu_9234_p2 SOURCE ../../fetch.cpp:55 VARIABLE xor_ln55 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_fu_9240_p2 SOURCE ../../fetch.cpp:55 VARIABLE c LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln57_fu_9246_p2 SOURCE ../../fetch.cpp:57 VARIABLE xor_ln57 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_24_fu_9252_p2 SOURCE ../../fetch.cpp:57 VARIABLE c_24 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln60_fu_9258_p2 SOURCE ../../fetch.cpp:60 VARIABLE xor_ln60 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_25_fu_9264_p2 SOURCE ../../fetch.cpp:60 VARIABLE c_25 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln61_fu_9270_p2 SOURCE ../../fetch.cpp:61 VARIABLE xor_ln61 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_26_fu_9276_p2 SOURCE ../../fetch.cpp:61 VARIABLE c_26 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln78_fu_9282_p2 SOURCE ../../fetch.cpp:78 VARIABLE xor_ln78 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME h01_fu_9288_p2 SOURCE ../../fetch.cpp:78 VARIABLE h01 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME c01_fu_9298_p2 SOURCE ../../fetch.cpp:79 VARIABLE c01 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h23_fu_9304_p3 SOURCE ../../fetch.cpp:80 VARIABLE h23 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME selected_hart_fu_9312_p3 SOURCE ../../fetch.cpp:82 VARIABLE selected_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln83_fu_9320_p2 SOURCE ../../fetch.cpp:83 VARIABLE or_ln83 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_fu_9326_p2 SOURCE ../../fetch.cpp:83 VARIABLE is_selected LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln118_fu_9332_p2 SOURCE ../../fetch.cpp:118 VARIABLE icmp_ln118 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln118_1_fu_9338_p2 SOURCE ../../fetch.cpp:118 VARIABLE icmp_ln118_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln118_2_fu_9344_p2 SOURCE ../../fetch.cpp:118 VARIABLE icmp_ln118_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp3_fu_9350_p2 SOURCE ../../decode.cpp:228 VARIABLE sel_tmp3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln118_fu_9356_p2 SOURCE ../../fetch.cpp:118 VARIABLE or_ln118 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln118_1_fu_9362_p2 SOURCE ../../fetch.cpp:118 VARIABLE or_ln118_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln118_2_fu_9368_p2 SOURCE ../../fetch.cpp:118 VARIABLE or_ln118_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_9_fu_14881_p3 SOURCE ../../fetch.cpp:118 VARIABLE f_state_fetch_pc_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln118_fu_9374_p2 SOURCE ../../fetch.cpp:118 VARIABLE and_ln118 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_10_fu_14888_p3 SOURCE ../../fetch.cpp:118 VARIABLE f_state_fetch_pc_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln118_1_fu_9380_p2 SOURCE ../../fetch.cpp:118 VARIABLE and_ln118_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_12_fu_14895_p3 SOURCE ../../fetch.cpp:118 VARIABLE f_state_fetch_pc_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln118_2_fu_9386_p2 SOURCE ../../fetch.cpp:118 VARIABLE and_ln118_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_11_fu_14902_p3 SOURCE ../../fetch.cpp:118 VARIABLE f_state_fetch_pc_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp6_fu_14909_p2 SOURCE ../../fetch.cpp:118 VARIABLE not_sel_tmp6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_7_fu_14914_p2 SOURCE ../../fetch.cpp:131 VARIABLE f_state_is_full_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_6_fu_14920_p2 SOURCE ../../fetch.cpp:118 VARIABLE f_state_is_full_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_5_fu_14925_p2 SOURCE ../../fetch.cpp:118 VARIABLE f_state_is_full_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_4_fu_14930_p2 SOURCE ../../fetch.cpp:118 VARIABLE f_state_is_full_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_fu_9392_p2 SOURCE ../../fetch.cpp:122 VARIABLE icmp_ln122 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_1_fu_9398_p2 SOURCE ../../fetch.cpp:122 VARIABLE icmp_ln122_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_2_fu_9404_p2 SOURCE ../../fetch.cpp:122 VARIABLE icmp_ln122_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp37_fu_9410_p2 SOURCE ../../execute.cpp:192 VARIABLE sel_tmp37 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln122_fu_9416_p2 SOURCE ../../fetch.cpp:122 VARIABLE or_ln122 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln122_1_fu_9422_p2 SOURCE ../../fetch.cpp:122 VARIABLE or_ln122_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln122_2_fu_9428_p2 SOURCE ../../fetch.cpp:122 VARIABLE or_ln122_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_14_fu_14935_p3 SOURCE ../../fetch.cpp:122 VARIABLE f_state_fetch_pc_14 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln122_fu_9434_p2 SOURCE ../../fetch.cpp:122 VARIABLE and_ln122 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_15_fu_14942_p3 SOURCE ../../fetch.cpp:122 VARIABLE f_state_fetch_pc_15 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln122_1_fu_9440_p2 SOURCE ../../fetch.cpp:122 VARIABLE and_ln122_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_16_fu_14949_p3 SOURCE ../../fetch.cpp:122 VARIABLE f_state_fetch_pc_16 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln122_2_fu_9446_p2 SOURCE ../../fetch.cpp:122 VARIABLE and_ln122_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_state_fetch_pc_17_fu_14956_p3 SOURCE ../../fetch.cpp:122 VARIABLE f_state_fetch_pc_17 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp40_fu_14963_p2 SOURCE ../../fetch.cpp:122 VARIABLE not_sel_tmp40 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_11_fu_14968_p2 SOURCE ../../fetch.cpp:131 VARIABLE f_state_is_full_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_10_fu_14974_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_9_fu_14979_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME f_state_is_full_8_fu_14984_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U12 SOURCE ../../fetch.cpp:127 VARIABLE tmp LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln127_fu_9476_p2 SOURCE ../../fetch.cpp:127 VARIABLE xor_ln127 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln127_fu_9482_p2 SOURCE ../../fetch.cpp:127 VARIABLE or_ln127 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U13 SOURCE ../../fetch.cpp:128 VARIABLE tmp_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME p_ph_fu_9544_p6 SOURCE ../../fetch.cpp:128 VARIABLE xor_ln128 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln127_fu_9518_p2 SOURCE ../../fetch.cpp:127 VARIABLE and_ln127 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME sel_tmp71_demorgan_fu_9524_p2 SOURCE ../../decode.cpp:228 VARIABLE sel_tmp71_demorgan LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp71_fu_9530_p2 SOURCE ../../decode.cpp:228 VARIABLE sel_tmp71 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U14 SOURCE ../../fetch.cpp:127 VARIABLE p_ph LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_45_fu_9564_p2 SOURCE ../../fetch.cpp:83 VARIABLE empty_45 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME fetching_hart_fu_9570_p3 SOURCE ../../fetch.cpp:83 VARIABLE fetching_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_fu_9578_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln131_fu_9584_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln131 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_1_fu_9590_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME instruction2_i_i14066876_idx_fu_14989_p3 SOURCE ../../fetch.cpp:131 VARIABLE instruction2_i_i14066876_idx LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U49 SOURCE ../../fetch.cpp:39 VARIABLE tmp_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln134_fu_15023_p2 SOURCE ../../fetch.cpp:134 VARIABLE icmp_ln134 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln134_1_fu_15029_p2 SOURCE ../../fetch.cpp:134 VARIABLE icmp_ln134_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln134_2_fu_15035_p2 SOURCE ../../fetch.cpp:134 VARIABLE icmp_ln134_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp92_fu_15041_p2 SOURCE ../../fetch.cpp:83 VARIABLE sel_tmp92 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_2_fu_15046_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln131_1_fu_9596_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln131_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_3_fu_15051_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln131_2_fu_15056_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln131_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln131_3_fu_15062_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln131_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln131_4_fu_15068_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln131_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_instruction_1_fu_23098_p8 SOURCE ../../fetch.cpp:131 VARIABLE f_state_instruction_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln83_fu_15074_p2 SOURCE ../../fetch.cpp:83 VARIABLE xor_ln83 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_4_fu_15079_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_5_fu_15084_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln131_5_fu_15089_p2 SOURCE ../../fetch.cpp:131 VARIABLE or_ln131_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_6_fu_15094_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_instruction_1_fu_23098_p6 SOURCE ../../fetch.cpp:131 VARIABLE f_state_instruction_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_7_fu_15100_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_instruction_1_fu_23098_p4 SOURCE ../../fetch.cpp:131 VARIABLE f_state_instruction_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_8_fu_15106_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME f_to_d_instruction_1_fu_23098_p2 SOURCE ../../fetch.cpp:131 VARIABLE f_state_instruction_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_15_fu_15112_p2 SOURCE ../../fetch.cpp:131 VARIABLE f_state_is_full_15 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp116_fu_15118_p2 SOURCE ../../fetch.cpp:131 VARIABLE not_sel_tmp116 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_14_fu_15124_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_14 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp129_fu_15130_p2 SOURCE ../../fetch.cpp:131 VARIABLE not_sel_tmp129 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_13_fu_15136_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_13 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp142_fu_15142_p2 SOURCE ../../fetch.cpp:131 VARIABLE not_sel_tmp142 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME f_state_is_full_12_fu_15148_p2 SOURCE ../../fetch.cpp:122 VARIABLE f_state_is_full_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln134_3_fu_15154_p2 SOURCE ../../fetch.cpp:134 VARIABLE icmp_ln134_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln134_4_fu_15160_p2 SOURCE ../../fetch.cpp:134 VARIABLE icmp_ln134_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln134_5_fu_15166_p2 SOURCE ../../fetch.cpp:134 VARIABLE icmp_ln134_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_9_fu_15172_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_10_fu_15178_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln131_11_fu_15184_p2 SOURCE ../../fetch.cpp:131 VARIABLE and_ln131_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_2_1_1_U50 SOURCE ../../fetch.cpp:83 VARIABLE instruction2_i_i14066875_idx LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_2_1_1_U51 SOURCE ../../fetch.cpp:83 VARIABLE cond_lvalue44_i LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U52 SOURCE ../../fetch.cpp:46 VARIABLE f_to_d_fetch_pc_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U90 SOURCE ../../fetch.cpp:47 VARIABLE f_to_d_instruction_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln136_fu_9602_p2 SOURCE ../../decode.cpp:136 VARIABLE xor_ln136 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_27_fu_9608_p2 SOURCE ../../decode.cpp:136 VARIABLE c_27 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln138_fu_9614_p2 SOURCE ../../decode.cpp:138 VARIABLE xor_ln138 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_28_fu_9620_p2 SOURCE ../../decode.cpp:138 VARIABLE c_28 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln141_fu_9626_p2 SOURCE ../../decode.cpp:141 VARIABLE xor_ln141 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_29_fu_9632_p2 SOURCE ../../decode.cpp:141 VARIABLE c_29 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln142_fu_9638_p2 SOURCE ../../decode.cpp:142 VARIABLE xor_ln142 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_30_fu_9644_p2 SOURCE ../../decode.cpp:142 VARIABLE c_30 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME h01_1_fu_9650_p2 SOURCE ../../decode.cpp:159 VARIABLE h01_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME c01_1_fu_9660_p2 SOURCE ../../decode.cpp:160 VARIABLE c01_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h23_1_fu_9666_p3 SOURCE ../../decode.cpp:161 VARIABLE h23_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME selected_hart_1_fu_9674_p3 SOURCE ../../decode.cpp:163 VARIABLE selected_hart_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln164_fu_9682_p2 SOURCE ../../decode.cpp:164 VARIABLE or_ln164 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_6_fu_9688_p2 SOURCE ../../decode.cpp:164 VARIABLE is_selected_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln198_fu_9694_p2 SOURCE ../../decode.cpp:198 VARIABLE icmp_ln198 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln198_1_fu_9700_p2 SOURCE ../../decode.cpp:198 VARIABLE icmp_ln198_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln198_2_fu_9706_p2 SOURCE ../../decode.cpp:198 VARIABLE icmp_ln198_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp261_fu_9712_p2 SOURCE ../../fetch.cpp:131 VARIABLE sel_tmp261 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln198_fu_9718_p2 SOURCE ../../decode.cpp:198 VARIABLE or_ln198 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln198_1_fu_9724_p2 SOURCE ../../decode.cpp:198 VARIABLE or_ln198_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln198_2_fu_9730_p2 SOURCE ../../decode.cpp:198 VARIABLE or_ln198_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME instruction_assign_fu_15396_p8 SOURCE ../../decode.cpp:198 VARIABLE d_state_instruction_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln198_fu_9736_p2 SOURCE ../../decode.cpp:198 VARIABLE and_ln198 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME instruction_assign_fu_15396_p6 SOURCE ../../decode.cpp:198 VARIABLE d_state_instruction_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln198_1_fu_9742_p2 SOURCE ../../decode.cpp:198 VARIABLE and_ln198_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME instruction_assign_fu_15396_p4 SOURCE ../../decode.cpp:198 VARIABLE d_state_instruction_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln198_2_fu_9748_p2 SOURCE ../../decode.cpp:198 VARIABLE and_ln198_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME instruction_assign_fu_15396_p2 SOURCE ../../decode.cpp:198 VARIABLE d_state_instruction_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_8_fu_15644_p8 SOURCE ../../decode.cpp:198 VARIABLE d_state_fetch_pc_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_8_fu_15644_p6 SOURCE ../../decode.cpp:198 VARIABLE d_state_fetch_pc_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_8_fu_15644_p4 SOURCE ../../decode.cpp:198 VARIABLE d_state_fetch_pc_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_8_fu_15644_p2 SOURCE ../../decode.cpp:198 VARIABLE d_state_fetch_pc_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp264_fu_9754_p2 SOURCE ../../decode.cpp:198 VARIABLE not_sel_tmp264 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME d_state_is_full_7_fu_9760_p2 SOURCE ../../decode.cpp:198 VARIABLE d_state_is_full_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME d_state_is_full_6_fu_9766_p2 SOURCE ../../decode.cpp:198 VARIABLE d_state_is_full_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME d_state_is_full_5_fu_9772_p2 SOURCE ../../decode.cpp:198 VARIABLE d_state_is_full_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME d_state_is_full_4_fu_9778_p2 SOURCE ../../decode.cpp:198 VARIABLE d_state_is_full_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln202_fu_9784_p2 SOURCE ../../decode.cpp:202 VARIABLE or_ln202 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME decoding_hart_fu_9790_p3 SOURCE ../../decode.cpp:204 VARIABLE decoding_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U15 SOURCE ../../decode.cpp:203 VARIABLE tmp_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U53 SOURCE ../../decode.cpp:102 VARIABLE instruction_assign LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_lui_fu_15429_p2 SOURCE ../../decode.cpp:34 VARIABLE d_i_is_lui LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_jal_fu_15435_p2 SOURCE ../../decode.cpp:36 VARIABLE d_i_is_jal LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_jalr_fu_15441_p2 SOURCE ../../decode.cpp:37 VARIABLE d_i_is_jalr LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_load_1_fu_15447_p2 SOURCE ../../decode.cpp:38 VARIABLE d_i_is_load_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_store_fu_15453_p2 SOURCE ../../decode.cpp:39 VARIABLE d_i_is_store LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_15459_p2 SOURCE ../../decode.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln101_fu_15525_p2 SOURCE ../../multihart_ip.cpp:101 VARIABLE or_ln101 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln101_1_fu_15531_p2 SOURCE ../../multihart_ip.cpp:101 VARIABLE or_ln101_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln50_fu_15537_p2 SOURCE ../../decode.cpp:50 VARIABLE icmp_ln50 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_15574_p2 SOURCE ../../decode.cpp:51 VARIABLE icmp_ln51 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_fu_15580_p2 SOURCE ../../decode.cpp:51 VARIABLE or_ln51 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_1_fu_15586_p2 SOURCE ../../decode.cpp:51 VARIABLE or_ln51_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_2_fu_15592_p2 SOURCE ../../decode.cpp:51 VARIABLE or_ln51_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln51_3_fu_15598_p2 SOURCE ../../decode.cpp:51 VARIABLE or_ln51_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln54_fu_15604_p2 SOURCE ../../decode.cpp:54 VARIABLE icmp_ln54 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln51_fu_15610_p2 SOURCE ../../decode.cpp:51 VARIABLE xor_ln51 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME d_i_is_rs2_reg_fu_15616_p2 SOURCE ../../decode.cpp:51 VARIABLE d_i_is_rs2_reg LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_ret_fu_15622_p2 SOURCE ../../decode.cpp:60 VARIABLE d_i_is_ret LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln63_fu_15628_p2 SOURCE ../../decode.cpp:63 VARIABLE icmp_ln63 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME d_i_is_r_type_fu_23121_p2 SOURCE ../../decode.cpp:65 VARIABLE d_i_is_r_type LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U54 SOURCE ../../decode.cpp:107 VARIABLE tmp_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_to_f_relative_pc_1_ph_v_fu_23249_p3 SOURCE ../../decode.cpp:36 VARIABLE d_to_f_relative_pc_1_ph_v LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME d_to_f_relative_pc_1_ph_fu_23256_p2 SOURCE ../../decode.cpp:107 VARIABLE d_to_f_relative_pc_1_ph LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln228_fu_15667_p2 SOURCE ../../decode.cpp:228 VARIABLE icmp_ln228 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln229_fu_15673_p2 SOURCE ../../decode.cpp:229 VARIABLE xor_ln229 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln228_fu_15679_p2 SOURCE ../../decode.cpp:228 VARIABLE xor_ln228 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_1_fu_15685_p2 SOURCE ../../decode.cpp:228 VARIABLE or_ln228_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln228_fu_15691_p2 SOURCE ../../decode.cpp:228 VARIABLE or_ln228 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln228_fu_15697_p2 SOURCE ../../decode.cpp:228 VARIABLE and_ln228 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U16 SOURCE ../../issue.cpp:74 VARIABLE tmp_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_fu_10161_p2 SOURCE ../../issue.cpp:74 VARIABLE is_locked_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U17 SOURCE ../../issue.cpp:77 VARIABLE tmp_s LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_fu_10303_p2 SOURCE ../../issue.cpp:77 VARIABLE is_locked_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME wait_12_fu_10309_p2 SOURCE ../../issue.cpp:79 VARIABLE wait_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln80_fu_10315_p2 SOURCE ../../issue.cpp:80 VARIABLE xor_ln80 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln80_fu_10321_p2 SOURCE ../../issue.cpp:80 VARIABLE and_ln80 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln81_fu_10327_p2 SOURCE ../../issue.cpp:81 VARIABLE xor_ln81 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_8_fu_10333_p2 SOURCE ../../issue.cpp:80 VARIABLE c_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U18 SOURCE ../../issue.cpp:85 VARIABLE tmp_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_1_fu_10475_p2 SOURCE ../../issue.cpp:85 VARIABLE is_locked_1_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U19 SOURCE ../../issue.cpp:88 VARIABLE tmp_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_1_fu_10617_p2 SOURCE ../../issue.cpp:88 VARIABLE is_locked_2_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME wait_12_1_fu_10623_p2 SOURCE ../../issue.cpp:90 VARIABLE wait_12_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln91_fu_10629_p2 SOURCE ../../issue.cpp:91 VARIABLE xor_ln91 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln91_fu_10635_p2 SOURCE ../../issue.cpp:91 VARIABLE and_ln91 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln92_fu_10641_p2 SOURCE ../../issue.cpp:92 VARIABLE xor_ln92 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_9_fu_10647_p2 SOURCE ../../issue.cpp:91 VARIABLE c_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U20 SOURCE ../../issue.cpp:97 VARIABLE tmp_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_2_fu_10789_p2 SOURCE ../../issue.cpp:97 VARIABLE is_locked_1_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U21 SOURCE ../../issue.cpp:100 VARIABLE tmp_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_2_fu_10931_p2 SOURCE ../../issue.cpp:100 VARIABLE is_locked_2_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME wait_12_2_fu_10937_p2 SOURCE ../../issue.cpp:102 VARIABLE wait_12_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U22 SOURCE ../../issue.cpp:105 VARIABLE tmp_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_3_fu_11079_p2 SOURCE ../../issue.cpp:105 VARIABLE is_locked_1_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U23 SOURCE ../../issue.cpp:108 VARIABLE tmp_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_3_fu_11221_p2 SOURCE ../../issue.cpp:108 VARIABLE is_locked_2_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME wait_12_3_fu_11227_p2 SOURCE ../../issue.cpp:110 VARIABLE wait_12_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln111_fu_11233_p2 SOURCE ../../issue.cpp:111 VARIABLE or_ln111 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln111_fu_11239_p2 SOURCE ../../issue.cpp:111 VARIABLE xor_ln111 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_31_fu_11245_p2 SOURCE ../../issue.cpp:111 VARIABLE c_31 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln113_fu_11251_p2 SOURCE ../../issue.cpp:113 VARIABLE xor_ln113 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln113_fu_11257_p2 SOURCE ../../issue.cpp:113 VARIABLE and_ln113 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln114_fu_11263_p2 SOURCE ../../issue.cpp:114 VARIABLE xor_ln114 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_11_fu_11269_p2 SOURCE ../../issue.cpp:113 VARIABLE c_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln167_fu_11275_p2 SOURCE ../../issue.cpp:167 VARIABLE or_ln167 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME h01_2_fu_11281_p2 SOURCE ../../issue.cpp:167 VARIABLE h01_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME c01_2_fu_11291_p2 SOURCE ../../issue.cpp:168 VARIABLE c01_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h23_2_fu_11297_p3 SOURCE ../../issue.cpp:169 VARIABLE h23_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME selected_hart_2_fu_11305_p3 SOURCE ../../issue.cpp:171 VARIABLE selected_hart_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln172_fu_11313_p2 SOURCE ../../issue.cpp:172 VARIABLE or_ln172 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_7_fu_11319_p2 SOURCE ../../issue.cpp:172 VARIABLE is_selected_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln210_fu_11325_p2 SOURCE ../../issue.cpp:210 VARIABLE icmp_ln210 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_r_type_5_fu_16075_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_r_type_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln210_1_fu_7193_p2 SOURCE ../../issue.cpp:210 VARIABLE icmp_ln210_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_r_type_6_fu_16082_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_r_type_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln210_2_fu_7199_p2 SOURCE ../../issue.cpp:210 VARIABLE icmp_ln210_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_r_type_11_fu_16089_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_r_type_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln210_fu_11330_p2 SOURCE ../../issue.cpp:210 VARIABLE or_ln210 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln210_1_fu_11334_p2 SOURCE ../../issue.cpp:210 VARIABLE or_ln210_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_r_type_12_fu_16096_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_r_type_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_lui_5_fu_16103_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_lui_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_lui_6_fu_16110_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_lui_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_lui_11_fu_16117_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_lui_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_lui_12_fu_16124_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_lui_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jal_5_fu_16131_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jal_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jal_6_fu_16138_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jal_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jal_11_fu_16145_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jal_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jal_12_fu_16152_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jal_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_branch_5_fu_16159_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_branch_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_branch_6_fu_16166_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_branch_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_branch_11_fu_16173_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_branch_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_branch_12_fu_16180_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_branch_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_load_5_fu_16187_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_load_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_load_6_fu_16194_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_load_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_load_11_fu_16201_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_load_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_load_12_fu_16208_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_load_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_5_fu_11340_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs1_reg_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_6_fu_11348_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs1_reg_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_11_fu_11355_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs1_reg_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_12_fu_11362_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs1_reg_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_type_5_fu_16215_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_type_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_type_6_fu_16222_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_type_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_type_11_fu_16229_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_type_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_type_12_fu_16236_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_type_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_5_fu_11370_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs2_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_6_fu_11378_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs2_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_11_fu_11385_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs2_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_12_fu_11392_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs2_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func3_5_fu_16243_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func3_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func3_6_fu_16250_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func3_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func3_11_fu_16257_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func3_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func3_12_fu_16264_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func3_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_fetch_pc_5_fu_16271_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_fetch_pc_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_fetch_pc_6_fu_16278_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_fetch_pc_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_fetch_pc_11_fu_16285_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_fetch_pc_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_fetch_pc_12_fu_16292_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_fetch_pc_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp330_fu_16299_p2 SOURCE ../../issue.cpp:210 VARIABLE not_sel_tmp330 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_5_fu_11400_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rd_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_6_fu_11408_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rd_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_11_fu_11415_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rd_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_12_fu_11422_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rd_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_5_fu_11430_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs1_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_6_fu_11438_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs1_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_11_fu_11445_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs1_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_12_fu_11452_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs1_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func7_5_fu_16304_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func7_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func7_6_fu_16311_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func7_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func7_11_fu_16318_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func7_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_func7_12_fu_16325_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func7_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_imm_5_fu_16332_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_imm_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_imm_6_fu_16339_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_imm_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_imm_11_fu_16346_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_imm_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_imm_12_fu_16353_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_imm_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_5_fu_11460_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs2_reg_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_6_fu_11468_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs2_reg_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_11_fu_11475_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs2_reg_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_12_fu_11482_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs2_reg_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_store_5_fu_16360_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_store_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_store_6_fu_16367_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_store_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_store_11_fu_16374_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_store_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_store_12_fu_16381_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_store_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jalr_5_fu_16388_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jalr_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jalr_6_fu_16395_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jalr_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jalr_11_fu_16402_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jalr_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_jalr_12_fu_16409_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jalr_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_ret_5_fu_16416_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_ret_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_ret_6_fu_16423_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_ret_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_ret_11_fu_16430_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_ret_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_ret_12_fu_16437_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_ret_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_5_fu_11490_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_has_no_dest_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_6_fu_11498_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_has_no_dest_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_11_fu_11505_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_has_no_dest_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_has_no_dest_12_fu_11512_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_has_no_dest_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_relative_pc_5_fu_23292_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_relative_pc_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_relative_pc_6_fu_23299_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_relative_pc_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_relative_pc_8_fu_23306_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_relative_pc_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_relative_pc_7_fu_23313_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_relative_pc_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U24 SOURCE ../../issue.cpp:30 VARIABLE tmp_13 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U25 SOURCE ../../issue.cpp:30 VARIABLE tmp_14 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U26 SOURCE ../../issue.cpp:30 VARIABLE tmp_15 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U27 SOURCE ../../issue.cpp:30 VARIABLE tmp_16 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U28 SOURCE ../../issue.cpp:30 VARIABLE tmp_17 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_1_4_fu_12087_p2 SOURCE ../../issue.cpp:30 VARIABLE is_locked_1_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U29 SOURCE ../../issue.cpp:33 VARIABLE tmp_18 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U30 SOURCE ../../issue.cpp:33 VARIABLE tmp_19 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U31 SOURCE ../../issue.cpp:33 VARIABLE tmp_20 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_1_1_1_U32 SOURCE ../../issue.cpp:33 VARIABLE tmp_21 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U33 SOURCE ../../issue.cpp:33 VARIABLE tmp_22 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_locked_2_4_fu_12660_p2 SOURCE ../../issue.cpp:33 VARIABLE is_locked_2_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_wait_12_4_fu_12666_p2 SOURCE ../../issue.cpp:35 VARIABLE i_state_wait_12_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp577_fu_12672_p2 SOURCE {} VARIABLE sel_tmp577 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln34_fu_12678_p2 SOURCE ../../issue.cpp:34 VARIABLE or_ln34 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln34_1_fu_12684_p2 SOURCE ../../issue.cpp:34 VARIABLE or_ln34_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_wait_12_8_fu_12690_p3 SOURCE ../../issue.cpp:34 VARIABLE i_state_wait_12_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln34_fu_12698_p2 SOURCE ../../issue.cpp:34 VARIABLE and_ln34 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_wait_12_7_fu_12703_p3 SOURCE ../../issue.cpp:34 VARIABLE i_state_wait_12_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln34_1_fu_12711_p2 SOURCE ../../issue.cpp:34 VARIABLE and_ln34_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_wait_12_6_fu_12716_p3 SOURCE ../../issue.cpp:34 VARIABLE i_state_wait_12_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln34_2_fu_12724_p2 SOURCE ../../issue.cpp:34 VARIABLE and_ln34_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_wait_12_5_fu_12730_p3 SOURCE ../../issue.cpp:34 VARIABLE i_state_wait_12_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_relative_pc_fu_23352_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_relative_pc_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_relative_pc_fu_23352_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_relative_pc_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_relative_pc_fu_23352_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_relative_pc_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_relative_pc_fu_23352_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_relative_pc_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_r_type_fu_17387_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_r_type_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_r_type_fu_17387_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_r_type_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_r_type_fu_17387_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_r_type_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_r_type_fu_17387_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_r_type_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_25_fu_12966_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_has_no_dest_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_25_fu_12966_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_has_no_dest_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_25_fu_12966_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_has_no_dest_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_25_fu_12966_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_has_no_dest_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_lui_fu_17363_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_lui_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_lui_fu_17363_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_lui_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_lui_fu_17363_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_lui_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_lui_fu_17363_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_lui_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_ret_fu_17339_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_ret_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_ret_fu_17339_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_ret_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_ret_fu_17339_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_ret_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_ret_fu_17339_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_ret_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jal_fu_17315_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jal_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jal_fu_17315_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jal_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jal_fu_17315_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jal_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jal_fu_17315_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jal_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jalr_fu_17291_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jalr_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jalr_fu_17291_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jalr_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jalr_fu_17291_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jalr_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jalr_fu_17291_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_jalr_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_branch_fu_17267_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_branch_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_branch_fu_17267_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_branch_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_branch_fu_17267_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_branch_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_branch_fu_17267_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_branch_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_store_fu_17243_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_store_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_store_fu_17243_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_store_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_store_fu_17243_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_store_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_store_fu_17243_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_store_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_load_fu_17219_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_load_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_load_fu_17219_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_load_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_load_fu_17219_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_load_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_load_fu_17219_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_load_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_10_fu_12770_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs2_reg_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_9_fu_12778_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs2_reg_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_8_fu_12786_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs2_reg_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs2_reg_7_fu_12794_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs2_reg_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_10_fu_12802_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs1_reg_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_9_fu_12810_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs1_reg_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_8_fu_12818_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs1_reg_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_is_rs1_reg_7_fu_12826_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_is_rs1_reg_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_imm_fu_17195_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_imm_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_imm_fu_17195_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_imm_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_imm_fu_17195_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_imm_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_imm_fu_17195_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_imm_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_type_fu_17171_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_type_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_type_fu_17171_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_type_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_type_fu_17171_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_type_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_type_fu_17171_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_type_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func7_fu_17147_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func7_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func7_fu_17147_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func7_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func7_fu_17147_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func7_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func7_fu_17147_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func7_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_10_fu_12834_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs2_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_9_fu_12842_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs2_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_8_fu_12850_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs2_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs2_7_fu_12858_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs2_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_10_fu_12866_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs1_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_9_fu_12874_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs1_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_8_fu_12882_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs1_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rs1_7_fu_12890_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rs1_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func3_fu_17123_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func3_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func3_fu_17123_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func3_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func3_fu_17123_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func3_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func3_fu_17123_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_func3_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_10_fu_12898_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rd_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_9_fu_12906_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rd_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_8_fu_12914_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rd_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_state_d_i_rd_7_fu_12922_p3 SOURCE ../../issue.cpp:210 VARIABLE i_state_d_i_rd_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_fetch_pc_fu_17099_p8 SOURCE ../../issue.cpp:210 VARIABLE i_state_fetch_pc_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_fetch_pc_fu_17099_p6 SOURCE ../../issue.cpp:210 VARIABLE i_state_fetch_pc_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_fetch_pc_fu_17099_p4 SOURCE ../../issue.cpp:210 VARIABLE i_state_fetch_pc_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_fetch_pc_fu_17099_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_fetch_pc_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_3_119211945198120372105219322932413254526972861304532413457368539334193447347655077_fu_16860_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_is_full_3_119211945198120372105219322932413254526972861304532413457368539334193447347655077 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_7_fu_16866_p2 SOURCE ../../issue.cpp:226 VARIABLE i_state_is_full_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_6_fu_16872_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_5_fu_16877_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_4_fu_16882_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln214_fu_12930_p2 SOURCE ../../issue.cpp:214 VARIABLE or_ln214 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U34 SOURCE ../../issue.cpp:215 VARIABLE tmp_23 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME issuing_hart_fu_12959_p3 SOURCE ../../issue.cpp:217 VARIABLE issuing_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U55 SOURCE ../../issue.cpp:221 VARIABLE i_to_e_d_i_has_no_dest LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln221_fu_16906_p2 SOURCE ../../issue.cpp:221 VARIABLE xor_ln221 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U56 SOURCE ../../issue.cpp:216 VARIABLE tmp_24 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U35 SOURCE ../../issue.cpp:221 VARIABLE tmp_25 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln221_1_fu_12989_p2 SOURCE ../../issue.cpp:221 VARIABLE xor_ln221_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln215_fu_12995_p2 SOURCE ../../issue.cpp:215 VARIABLE or_ln215 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln215_fu_16931_p2 SOURCE ../../issue.cpp:215 VARIABLE and_ln215 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cmp_i_i4606944_fu_16935_p3 SOURCE ../../issue.cpp:215 VARIABLE cmp_i_i4606944 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_47_fu_16942_p3 SOURCE ../../issue.cpp:215 VARIABLE empty_47 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME conv_i33_i4586942_fu_16949_p3 SOURCE ../../issue.cpp:215 VARIABLE conv_i33_i4586942 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln215_1_fu_13001_p2 SOURCE ../../issue.cpp:215 VARIABLE or_ln215_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln215_fu_13007_p2 SOURCE ../../issue.cpp:215 VARIABLE xor_ln215 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln215_1_fu_13013_p2 SOURCE ../../issue.cpp:215 VARIABLE and_ln215_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln216_fu_16955_p2 SOURCE ../../issue.cpp:216 VARIABLE and_ln216 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cmp_i_i4606943_fu_16960_p3 SOURCE ../../issue.cpp:216 VARIABLE cmp_i_i4606943 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME conv_i33_i4586941_fu_16967_p3 SOURCE ../../issue.cpp:216 VARIABLE conv_i33_i4586941 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U57 SOURCE ../../issue.cpp:223 VARIABLE i_to_e_d_i_rd LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_hart_1_fu_17530_p2 SOURCE ../../issue.cpp:215 VARIABLE i_hart_16954 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_destination_1_fu_17550_p2 SOURCE ../../issue.cpp:215 VARIABLE i_destination_16952 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U58 SOURCE ../../issue.cpp:223 VARIABLE tmp_27 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln226_fu_17029_p2 SOURCE ../../issue.cpp:226 VARIABLE icmp_ln226 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln226_1_fu_17035_p2 SOURCE ../../issue.cpp:226 VARIABLE icmp_ln226_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln226_2_fu_17041_p2 SOURCE ../../issue.cpp:226 VARIABLE icmp_ln226_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln226_fu_17047_p2 SOURCE ../../issue.cpp:226 VARIABLE or_ln226 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln226_1_fu_17053_p2 SOURCE ../../issue.cpp:226 VARIABLE or_ln226_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U59 SOURCE ../../issue.cpp:44 VARIABLE i_to_e_d_i_rs1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U60 SOURCE ../../issue.cpp:45 VARIABLE i_to_e_d_i_rs2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U97 SOURCE ../../issue.cpp:44 VARIABLE tmp_28 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U98 SOURCE ../../issue.cpp:44 VARIABLE tmp_29 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U99 SOURCE ../../issue.cpp:44 VARIABLE tmp_30 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U100 SOURCE ../../issue.cpp:44 VARIABLE tmp_31 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U101 SOURCE ../../issue.cpp:44 VARIABLE i_to_e_rv1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U102 SOURCE ../../issue.cpp:45 VARIABLE tmp_32 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U103 SOURCE ../../issue.cpp:45 VARIABLE tmp_33 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U104 SOURCE ../../issue.cpp:45 VARIABLE tmp_34 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_5_32_1_1_U105 SOURCE ../../issue.cpp:45 VARIABLE tmp_35 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U106 SOURCE ../../issue.cpp:45 VARIABLE i_to_e_rv2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U61 SOURCE ../../issue.cpp:52 VARIABLE i_to_e_fetch_pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_3_1_1_U62 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_func3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_7_1_1_U63 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_func7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_3_1_1_U64 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_type LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_20_1_1_U65 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_imm LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U66 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_load LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U67 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_store LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U68 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_branch LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U69 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_jalr LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U70 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_jal LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U71 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_ret LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U72 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_lui LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U73 SOURCE ../../issue.cpp:53 VARIABLE i_to_e_d_i_is_r_type LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U91 SOURCE ../../issue.cpp:54 VARIABLE i_to_e_relative_pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln216_fu_17411_p2 SOURCE ../../issue.cpp:216 VARIABLE xor_ln216 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln216_1_fu_17417_p2 SOURCE ../../issue.cpp:216 VARIABLE and_ln216_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln216_fu_17422_p2 SOURCE ../../issue.cpp:216 VARIABLE or_ln216 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp725_fu_17428_p2 SOURCE ../../issue.cpp:216 VARIABLE not_sel_tmp725 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME i_state_is_full_11_fu_17434_p2 SOURCE ../../issue.cpp:226 VARIABLE i_state_is_full_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_15_fu_17440_p2 SOURCE ../../issue.cpp:210 VARIABLE i_state_is_full_15 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_10_demorgan_fu_17446_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_10_demorgan LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME i_state_is_full_10_fu_17452_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_14_fu_17458_p2 SOURCE ../../issue.cpp:34 VARIABLE i_state_is_full_14 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_9_demorgan_fu_17464_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_9_demorgan LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME i_state_is_full_9_fu_17470_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_13_fu_17476_p2 SOURCE ../../issue.cpp:34 VARIABLE i_state_is_full_13 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_8_demorgan_fu_17482_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_8_demorgan LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME i_state_is_full_8_fu_17488_p2 SOURCE ../../issue.cpp:216 VARIABLE i_state_is_full_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME i_state_is_full_12_fu_17494_p2 SOURCE ../../issue.cpp:34 VARIABLE i_state_is_full_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp763_fu_17500_p2 SOURCE ../../issue.cpp:172 VARIABLE sel_tmp763 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln215_2_fu_17505_p2 SOURCE ../../issue.cpp:215 VARIABLE and_ln215_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln216_1_fu_17510_p2 SOURCE ../../issue.cpp:216 VARIABLE or_ln216_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln216_2_fu_17516_p2 SOURCE ../../issue.cpp:216 VARIABLE and_ln216_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_2_1_1_U74 SOURCE ../../issue.cpp:215 VARIABLE i_hart_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_5_1_1_U75 SOURCE ../../issue.cpp:215 VARIABLE i_destination_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_48_fu_17570_p2 SOURCE ../../issue.cpp:216 VARIABLE empty_48 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_hart_1_fu_17576_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_hart_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_fetch_pc_1_fu_17583_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_fetch_pc_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_rd_1_fu_17590_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_rd_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func3_1_fu_17598_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_func3_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_rs2_1_fu_17605_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_rs2_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_func7_1_fu_17613_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_func7_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_type_1_fu_17621_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_type_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_imm_1_fu_17628_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_imm_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_load_1_fu_17635_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_load_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_store_1_fu_17642_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_store_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_branch_1_fu_17649_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_branch_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jalr_1_fu_17657_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_jalr_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_jal_1_fu_17664_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_jal_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_ret_1_fu_17672_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_ret_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_lui_1_fu_17680_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_lui_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_has_no_dest_1_fu_17688_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_has_no_dest_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_d_i_is_r_type_1_fu_17696_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_d_i_is_r_type_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_relative_pc_1_fu_23375_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_relative_pc_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_rv1_1_fu_25446_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_rv1_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_to_e_rv2_1_fu_25452_p3 SOURCE ../../issue.cpp:216 VARIABLE i_to_e_rv2_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln115_fu_7205_p2 SOURCE ../../execute.cpp:115 VARIABLE xor_ln115 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_32_fu_13019_p2 SOURCE ../../execute.cpp:115 VARIABLE c_32 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln117_fu_13024_p2 SOURCE ../../execute.cpp:117 VARIABLE xor_ln117 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_33_fu_13029_p2 SOURCE ../../execute.cpp:117 VARIABLE c_33 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln120_fu_13035_p2 SOURCE ../../execute.cpp:120 VARIABLE xor_ln120 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_34_fu_13040_p2 SOURCE ../../execute.cpp:120 VARIABLE c_34 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln121_fu_13046_p2 SOURCE ../../execute.cpp:121 VARIABLE xor_ln121 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_35_fu_13051_p2 SOURCE ../../execute.cpp:121 VARIABLE c_35 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME h01_3_fu_13057_p2 SOURCE ../../execute.cpp:138 VARIABLE h01_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME c01_3_fu_13066_p2 SOURCE ../../execute.cpp:139 VARIABLE c01_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h23_3_fu_13072_p3 SOURCE ../../execute.cpp:140 VARIABLE h23_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME selected_hart_3_fu_13080_p3 SOURCE ../../execute.cpp:142 VARIABLE selected_hart_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln143_fu_13088_p2 SOURCE ../../execute.cpp:143 VARIABLE or_ln143 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_8_fu_13094_p2 SOURCE ../../execute.cpp:143 VARIABLE is_selected_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_fu_13100_p2 SOURCE ../../execute.cpp:187 VARIABLE icmp_ln187 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_1_fu_13106_p2 SOURCE ../../execute.cpp:187 VARIABLE icmp_ln187_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln187_2_fu_13112_p2 SOURCE ../../execute.cpp:187 VARIABLE icmp_ln187_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp993_fu_13118_p2 SOURCE ../../issue.cpp:216 VARIABLE sel_tmp993 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln187_fu_13124_p2 SOURCE ../../execute.cpp:187 VARIABLE or_ln187 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln187_1_fu_13130_p2 SOURCE ../../execute.cpp:187 VARIABLE or_ln187_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln187_2_fu_13136_p2 SOURCE ../../execute.cpp:187 VARIABLE or_ln187_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_38_fu_23761_p8 SOURCE ../../execute.cpp:187 VARIABLE e_from_i_relative_pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln187_fu_13142_p2 SOURCE ../../execute.cpp:187 VARIABLE and_ln187 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_38_fu_23761_p2 SOURCE ../../execute.cpp:187 VARIABLE e_from_i_relative_pc_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln187_1_fu_13148_p2 SOURCE ../../execute.cpp:187 VARIABLE and_ln187_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_38_fu_23761_p4 SOURCE ../../execute.cpp:187 VARIABLE e_from_i_relative_pc_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln187_2_fu_13154_p2 SOURCE ../../execute.cpp:187 VARIABLE and_ln187_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_38_fu_23761_p6 SOURCE ../../execute.cpp:187 VARIABLE e_from_i_relative_pc_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_fu_23438_p8 SOURCE ../../execute.cpp:187 VARIABLE e_state_rv2_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_fu_23438_p6 SOURCE ../../execute.cpp:187 VARIABLE e_state_rv2_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_fu_23438_p4 SOURCE ../../execute.cpp:187 VARIABLE e_state_rv2_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_fu_23438_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_rv2_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv1_assign_fu_18000_p8 SOURCE ../../execute.cpp:187 VARIABLE e_state_rv1_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv1_assign_fu_18000_p6 SOURCE ../../execute.cpp:187 VARIABLE e_state_rv1_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv1_assign_fu_18000_p4 SOURCE ../../execute.cpp:187 VARIABLE e_state_rv1_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv1_assign_fu_18000_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_rv1_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_r_type_5_fu_17732_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_r_type_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_r_type_6_fu_17739_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_r_type_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_r_type_8_fu_17746_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_r_type_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_r_type_7_fu_17753_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_r_type_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_has_no_dest_fu_18387_p8 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_has_no_dest_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_has_no_dest_fu_18387_p6 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_has_no_dest_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_has_no_dest_fu_18387_p4 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_has_no_dest_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_has_no_dest_fu_18387_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_has_no_dest_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_lui_5_fu_17788_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_lui_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_lui_6_fu_17795_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_lui_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_lui_8_fu_17802_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_lui_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_lui_7_fu_17809_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_lui_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_ret_fu_18315_p8 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_ret_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_ret_fu_18315_p6 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_ret_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_ret_fu_18315_p4 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_ret_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_ret_fu_18315_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_ret_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_39_fu_18414_p8 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_jal_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_39_fu_18414_p6 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_jal_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_39_fu_18414_p4 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_jal_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_39_fu_18414_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_jal_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_jalr_5_fu_13160_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_jalr_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_jalr_6_fu_13168_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_jalr_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_jalr_8_fu_13176_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_jalr_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_jalr_7_fu_13184_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_jalr_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_37_fu_18286_p8 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_branch_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_37_fu_18286_p6 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_branch_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_37_fu_18286_p4 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_branch_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_37_fu_18286_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_branch_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_store_fu_13636_p8 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_store_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_store_fu_13636_p6 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_store_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_store_fu_13636_p4 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_store_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_store_fu_13636_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_store_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_load_5_fu_13224_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_load_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_load_6_fu_13232_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_load_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_load_8_fu_13240_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_load_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_is_load_7_fu_13248_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_is_load_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_imm_5_fu_13256_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_imm_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_imm_6_fu_13264_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_imm_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_imm_8_fu_13272_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_imm_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_imm_7_fu_13280_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_imm_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_type_5_fu_13288_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_type_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_type_6_fu_13296_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_type_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_type_8_fu_13304_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_type_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_type_7_fu_13312_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_type_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_func7_5_fu_17900_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_func7_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_func7_6_fu_17911_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_func7_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_func7_8_fu_17922_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_func7_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_func7_7_fu_17933_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_func7_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_rs2_5_fu_17944_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_rs2_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_rs2_6_fu_17951_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_rs2_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_rs2_8_fu_17958_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_rs2_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_state_d_i_rs2_7_fu_17965_p3 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_rs2_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME func3_fu_13472_p8 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_func3_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME func3_fu_13472_p6 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_func3_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME func3_fu_13472_p4 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_func3_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME func3_fu_13472_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_func3_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_rd_fu_18364_p8 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_rd_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_rd_fu_18364_p6 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_rd_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_rd_fu_18364_p4 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_rd_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_rd_fu_18364_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_d_i_rd_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pc_fu_13520_p8 SOURCE ../../execute.cpp:187 VARIABLE e_state_fetch_pc_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pc_fu_13520_p6 SOURCE ../../execute.cpp:187 VARIABLE e_state_fetch_pc_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pc_fu_13520_p4 SOURCE ../../execute.cpp:187 VARIABLE e_state_fetch_pc_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pc_fu_13520_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_fetch_pc_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp996_fu_13384_p2 SOURCE ../../execute.cpp:187 VARIABLE not_sel_tmp996 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_7_fu_13390_p2 SOURCE ../../execute.cpp:196 VARIABLE e_state_is_full_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_6_fu_13396_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_is_full_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_5_fu_13402_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_is_full_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_4_fu_13408_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_is_full_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME executing_hart_fu_13414_p3 SOURCE ../../execute.cpp:193 VARIABLE executing_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U36 SOURCE ../../execute.cpp:192 VARIABLE tmp_36 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln196_fu_13442_p2 SOURCE ../../execute.cpp:196 VARIABLE icmp_ln196 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln196_1_fu_13448_p2 SOURCE ../../execute.cpp:196 VARIABLE icmp_ln196_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln196_2_fu_13454_p2 SOURCE ../../execute.cpp:196 VARIABLE icmp_ln196_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln196_fu_13460_p2 SOURCE ../../execute.cpp:196 VARIABLE or_ln196 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln196_1_fu_13466_p2 SOURCE ../../execute.cpp:196 VARIABLE or_ln196_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U76 SOURCE ../../execute.cpp:42 VARIABLE rv1_assign LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U92 SOURCE ../../execute.cpp:43 VARIABLE rv2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_3_1_1_U37 SOURCE ../../execute.cpp:187 VARIABLE func3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln24_fu_23461_p2 SOURCE ../../compute.cpp:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME result_24_fu_23560_p14 SOURCE ../../compute.cpp:24 VARIABLE xor_ln24 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME result_24_fu_23560_p10 SOURCE ../../compute.cpp:9 VARIABLE icmp_ln9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME result_24_fu_23560_p8 SOURCE ../../compute.cpp:11 VARIABLE icmp_ln11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME result_24_fu_23560_p6 SOURCE ../../compute.cpp:16 VARIABLE icmp_ln16 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln18_fu_23487_p2 SOURCE ../../compute.cpp:18 VARIABLE icmp_ln18 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME result_24_fu_23560_p4 SOURCE ../../compute.cpp:18 VARIABLE xor_ln18 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME result_24_fu_23560_p2 SOURCE ../../compute.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_fu_23503_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_1_fu_23508_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_2_fu_23513_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_3_fu_23518_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_4_fu_23523_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_5_fu_23528_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln8_6_fu_23533_p2 SOURCE ../../compute.cpp:8 VARIABLE icmp_ln8_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln8_fu_23538_p2 SOURCE ../../compute.cpp:8 VARIABLE or_ln8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_15_6_1_1_1_U93 SOURCE ../../compute.cpp:21 VARIABLE result_24 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U77 SOURCE ../../execute.cpp:187 VARIABLE d_i_rs2_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U78 SOURCE ../../multihart_ip.cpp:147 VARIABLE d_i_func7_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_20_1_1_U38 SOURCE ../../execute.cpp:187 VARIABLE d_i_imm_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U79 SOURCE ../../execute.cpp:187 VARIABLE d_i_is_r_type_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_2_fu_23600_p3 SOURCE ../../compute.cpp:36 VARIABLE shift_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_2_fu_23606_p3 SOURCE ../../compute.cpp:36 VARIABLE rv2_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME result_25_fu_23711_p16 SOURCE ../../compute.cpp:65 VARIABLE result LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln45_fu_23617_p2 SOURCE ../../compute.cpp:45 VARIABLE and_ln45 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_2_fu_23621_p2 SOURCE ../../compute.cpp:46 VARIABLE result_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_3_fu_23626_p2 SOURCE ../../compute.cpp:48 VARIABLE result_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_25_fu_23711_p14 SOURCE ../../compute.cpp:45 VARIABLE result_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME result_25_fu_23711_p12 SOURCE ../../compute.cpp:50 VARIABLE result_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME result_6_fu_23648_p2 SOURCE ../../compute.cpp:52 VARIABLE result_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME result_7_fu_23657_p2 SOURCE ../../compute.cpp:54 VARIABLE result_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME result_25_fu_23711_p6 SOURCE ../../compute.cpp:56 VARIABLE result_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME result_9_fu_23671_p2 SOURCE ../../compute.cpp:59 VARIABLE result_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME result_10_fu_23676_p2 SOURCE ../../compute.cpp:61 VARIABLE result_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_25_fu_23711_p4 SOURCE ../../compute.cpp:58 VARIABLE result_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME result_25_fu_23711_p2 SOURCE ../../compute.cpp:63 VARIABLE result_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_7_32_1_1_U94 SOURCE ../../compute.cpp:63 VARIABLE result_25 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U39 SOURCE ../../execute.cpp:187 VARIABLE pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_3_1_1_U40 SOURCE ../../execute.cpp:187 VARIABLE d_i_type_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U41 SOURCE ../../execute.cpp:187 VARIABLE d_i_is_load LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U42 SOURCE ../../execute.cpp:187 VARIABLE d_i_is_jalr_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U80 SOURCE ../../execute.cpp:187 VARIABLE d_i_is_lui_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME npc4_fu_18142_p2 SOURCE ../../compute.cpp:76 VARIABLE npc4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_15_fu_18152_p2 SOURCE ../../compute.cpp:93 VARIABLE result_15 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_16_fu_18162_p2 SOURCE ../../compute.cpp:102 VARIABLE result_16 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_26_fu_18233_p4 SOURCE ../../compute.cpp:99 VARIABLE result_17 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_26_fu_18233_p10 SOURCE ../../compute.cpp:85 VARIABLE result_18 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_fu_18183_p2 SOURCE ../../compute.cpp:78 VARIABLE icmp_ln78 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_1_fu_18188_p2 SOURCE ../../compute.cpp:78 VARIABLE icmp_ln78_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_2_fu_18193_p2 SOURCE ../../compute.cpp:78 VARIABLE icmp_ln78_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln78_3_fu_18198_p2 SOURCE ../../compute.cpp:78 VARIABLE icmp_ln78_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp1365_fu_18203_p2 SOURCE ../../compute.cpp:78 VARIABLE sel_tmp1365 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp1367_fu_18208_p2 SOURCE ../../execute.cpp:187 VARIABLE sel_tmp1367 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp1368_fu_18213_p2 SOURCE ../../compute.cpp:78 VARIABLE sel_tmp1368 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_5_32_1_1_U81 SOURCE ../../compute.cpp:105 VARIABLE result_26 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_b_target_pc_fu_13626_p2 SOURCE ../../compute.cpp:119 VARIABLE j_b_target_pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_18265_p2 SOURCE ../../compute.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME next_pc_fu_18280_p3 SOURCE ../../compute.cpp:122 VARIABLE next_pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U82 SOURCE ../../execute.cpp:64 VARIABLE tmp_37 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln64_fu_23751_p2 SOURCE ../../execute.cpp:64 VARIABLE and_ln64 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln64_fu_23756_p2 SOURCE ../../execute.cpp:64 VARIABLE or_ln64 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U95 SOURCE ../../execute.cpp:63 VARIABLE tmp_38 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_f_target_pc_fu_23784_p3 SOURCE ../../execute.cpp:64 VARIABLE e_to_f_target_pc LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln68_fu_18309_p2 SOURCE ../../execute.cpp:68 VARIABLE or_ln68 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U83 SOURCE ../../execute.cpp:94 VARIABLE e_to_m_is_ret LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln71_fu_18338_p2 SOURCE ../../execute.cpp:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln70_fu_18344_p2 SOURCE ../../execute.cpp:70 VARIABLE xor_ln70 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln70_fu_18350_p2 SOURCE ../../execute.cpp:70 VARIABLE or_ln70 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_49_fu_18356_p3 SOURCE ../../execute.cpp:68 VARIABLE empty_49 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U84 SOURCE ../../execute.cpp:88 VARIABLE e_to_m_rd LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U85 SOURCE ../../execute.cpp:89 VARIABLE e_to_m_has_no_dest LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U43 SOURCE ../../execute.cpp:91 VARIABLE e_to_m_is_store LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U86 SOURCE ../../execute.cpp:98 VARIABLE tmp_39 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln98_fu_18437_p2 SOURCE ../../execute.cpp:98 VARIABLE or_ln98 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln98_1_fu_18442_p2 SOURCE ../../execute.cpp:98 VARIABLE or_ln98_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_value_s_fu_23808_p8 SOURCE ../../execute.cpp:100 VARIABLE select_ln100 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln191_fu_13660_p2 SOURCE ../../execute.cpp:191 VARIABLE xor_ln191 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_fu_13666_p2 SOURCE ../../execute.cpp:191 VARIABLE and_ln191 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln192_fu_13672_p2 SOURCE ../../execute.cpp:192 VARIABLE xor_ln192 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln192_fu_13678_p2 SOURCE ../../execute.cpp:192 VARIABLE and_ln192 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln192_fu_13684_p2 SOURCE ../../execute.cpp:192 VARIABLE or_ln192 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1377_fu_13690_p2 SOURCE ../../execute.cpp:192 VARIABLE not_sel_tmp1377 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME e_state_is_full_11_fu_13696_p2 SOURCE ../../execute.cpp:196 VARIABLE e_state_is_full_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_15_fu_13702_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_is_full_15 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_10_demorgan_fu_13708_p2 SOURCE ../../execute.cpp:192 VARIABLE e_state_is_full_10_demorgan LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME e_state_is_full_10_fu_13714_p2 SOURCE ../../execute.cpp:192 VARIABLE e_state_is_full_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_14_fu_13720_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_is_full_14 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_9_demorgan_fu_13726_p2 SOURCE ../../execute.cpp:192 VARIABLE e_state_is_full_9_demorgan LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME e_state_is_full_9_fu_13732_p2 SOURCE ../../execute.cpp:192 VARIABLE e_state_is_full_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_13_fu_13738_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_is_full_13 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_8_demorgan_fu_13744_p2 SOURCE ../../execute.cpp:192 VARIABLE e_state_is_full_8_demorgan LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME e_state_is_full_8_fu_13750_p2 SOURCE ../../execute.cpp:192 VARIABLE e_state_is_full_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_state_is_full_12_fu_13756_p2 SOURCE ../../execute.cpp:187 VARIABLE e_state_is_full_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_fu_13762_p2 SOURCE ../../execute.cpp:143 VARIABLE and_ln143 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln192_1_fu_13768_p2 SOURCE ../../execute.cpp:192 VARIABLE and_ln192_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln192_1_fu_13774_p2 SOURCE ../../execute.cpp:192 VARIABLE or_ln192_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln192_2_fu_18448_p2 SOURCE ../../execute.cpp:192 VARIABLE and_ln192_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln192_3_fu_18453_p2 SOURCE ../../execute.cpp:192 VARIABLE and_ln192_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln192_4_fu_18458_p2 SOURCE ../../execute.cpp:192 VARIABLE and_ln192_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U96 SOURCE ../../execute.cpp:97 VARIABLE e_to_m_value_s LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_address_1_fu_18464_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_address_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U87 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_is_ret_s LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_func3_1_fu_13780_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_func3_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_store_1_fu_13787_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_is_store_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_is_load_1_fu_13794_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_is_load_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_has_no_dest_1_fu_18497_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_has_no_dest_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_rd_1_fu_18503_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_rd_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_m_hart_1_fu_13801_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_m_hart_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_f_target_pc_2_fu_23830_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_f_target_pc_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_to_f_hart_fu_13808_p3 SOURCE ../../execute.cpp:192 VARIABLE e_to_f_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME e_to_f_is_valid_fu_18509_p2 SOURCE ../../execute.cpp:192 VARIABLE e_to_f_is_valid LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME h01_5_fu_7211_p2 SOURCE ../../mem_access.cpp:91 VARIABLE h01_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_36_fu_7217_p2 SOURCE ../../mem_access.cpp:91 VARIABLE c_36 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln93_fu_7223_p2 SOURCE ../../mem_access.cpp:93 VARIABLE xor_ln93 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_37_fu_7229_p2 SOURCE ../../mem_access.cpp:93 VARIABLE c_37 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln96_fu_7235_p2 SOURCE ../../mem_access.cpp:96 VARIABLE xor_ln96 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_38_fu_7241_p2 SOURCE ../../mem_access.cpp:96 VARIABLE c_38 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln97_fu_7247_p2 SOURCE ../../mem_access.cpp:97 VARIABLE xor_ln97 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME c_39_fu_7253_p2 SOURCE ../../mem_access.cpp:97 VARIABLE c_39 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME h01_4_fu_7259_p2 SOURCE ../../mem_access.cpp:114 VARIABLE h01_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME c01_4_fu_7269_p2 SOURCE ../../mem_access.cpp:115 VARIABLE c01_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h23_4_fu_7275_p3 SOURCE ../../mem_access.cpp:116 VARIABLE h23_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME selected_hart_4_fu_7283_p3 SOURCE ../../mem_access.cpp:118 VARIABLE selected_hart_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln119_fu_7291_p2 SOURCE ../../mem_access.cpp:119 VARIABLE or_ln119 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_4_fu_7297_p2 SOURCE ../../mem_access.cpp:119 VARIABLE is_selected_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U1 SOURCE ../../mem_access.cpp:154 VARIABLE tmp_40 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln154_fu_7331_p2 SOURCE ../../mem_access.cpp:154 VARIABLE xor_ln154 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln40_fu_7371_p2 SOURCE ../../mem_access.cpp:40 VARIABLE xor_ln40 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME m_state_is_local_ip_4_fu_7377_p2 SOURCE ../../mem_access.cpp:40 VARIABLE m_state_is_local_ip_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln158_fu_7383_p2 SOURCE ../../mem_access.cpp:158 VARIABLE icmp_ln158 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln158_1_fu_7389_p2 SOURCE ../../mem_access.cpp:158 VARIABLE icmp_ln158_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln158_2_fu_7395_p2 SOURCE ../../mem_access.cpp:158 VARIABLE icmp_ln158_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp1500_fu_7401_p2 SOURCE ../../execute.cpp:192 VARIABLE sel_tmp1500 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln158_fu_7407_p2 SOURCE ../../mem_access.cpp:158 VARIABLE or_ln158 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln158_1_fu_7413_p2 SOURCE ../../mem_access.cpp:158 VARIABLE or_ln158_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln158_2_fu_7419_p2 SOURCE ../../mem_access.cpp:158 VARIABLE or_ln158_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_ip_8_fu_7425_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_accessed_ip_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln158_fu_7433_p2 SOURCE ../../mem_access.cpp:158 VARIABLE and_ln158 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_ip_7_fu_7439_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_accessed_ip_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln158_1_fu_7447_p2 SOURCE ../../mem_access.cpp:158 VARIABLE and_ln158_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_ip_6_fu_7453_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_accessed_ip_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln158_2_fu_7461_p2 SOURCE ../../mem_access.cpp:158 VARIABLE and_ln158_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_ip_5_fu_7467_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_accessed_ip_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_h_8_fu_7475_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_accessed_h_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_h_7_fu_7483_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_accessed_h_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_h_6_fu_7491_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_accessed_h_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_accessed_h_5_fu_7499_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_accessed_h_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_local_ip_8_fu_7507_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_local_ip_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_local_ip_7_fu_7515_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_local_ip_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_local_ip_6_fu_7523_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_local_ip_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_local_ip_5_fu_7531_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_local_ip_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_result_1_fu_18948_p8 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_result_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_result_1_fu_18948_p6 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_result_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_result_1_fu_18948_p4 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_result_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_result_1_fu_18948_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_result_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_assign_fu_26861_p8 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_value_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_assign_fu_26861_p6 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_result_12 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_assign_fu_26861_p4 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_result_13 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rv2_assign_fu_26861_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_result_14 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_address_5_fu_7539_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_address_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_address_6_fu_7551_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_address_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_address_8_fu_7563_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_address_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_address_7_fu_7575_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_address_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_ret_1_fu_18925_p8 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_ret_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_ret_1_fu_18925_p6 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_ret_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_ret_1_fu_18925_p4 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_ret_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_ret_1_fu_18925_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_ret_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME msize_fu_7933_p8 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_func3_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME msize_fu_7933_p6 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_func3_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME msize_fu_7933_p4 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_func3_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME msize_fu_7933_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_func3_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_store_5_fu_7619_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_store_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_store_6_fu_7627_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_store_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_store_8_fu_7635_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_store_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_state_is_store_7_fu_7643_p3 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_store_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_load_1_fu_7855_p8 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_load_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_load_1_fu_7855_p6 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_load_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_load_1_fu_7855_p4 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_load_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_is_load_1_fu_7855_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_load_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_has_no_dest_1_fu_14176_p8 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_has_no_dest_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_has_no_dest_1_fu_14176_p6 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_has_no_dest_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_has_no_dest_1_fu_14176_p4 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_has_no_dest_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_has_no_dest_1_fu_14176_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_has_no_dest_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_rd_1_fu_14153_p8 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_rd_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_rd_1_fu_14153_p6 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_rd_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_rd_1_fu_14153_p4 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_rd_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_to_w_rd_1_fu_14153_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_rd_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1503_fu_13872_p2 SOURCE ../../mem_access.cpp:158 VARIABLE not_sel_tmp1503 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_state_is_full_7_fu_13877_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_full_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_state_is_full_6_fu_13882_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_full_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_state_is_full_5_fu_13886_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_full_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_state_is_full_4_fu_13890_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_full_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_50_fu_7683_p2 SOURCE ../../execute.cpp:192 VARIABLE empty_50 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME m_to_w_is_valid_1_fu_7689_p2 SOURCE ../../mem_access.cpp:162 VARIABLE m_to_w_is_valid_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME accessing_hart_fu_7695_p3 SOURCE ../../mem_access.cpp:163 VARIABLE accessing_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln166_fu_14084_p2 SOURCE ../../mem_access.cpp:166 VARIABLE icmp_ln166 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln166_1_fu_14089_p2 SOURCE ../../mem_access.cpp:166 VARIABLE icmp_ln166_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln166_2_fu_14094_p2 SOURCE ../../mem_access.cpp:166 VARIABLE icmp_ln166_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln166_fu_14099_p2 SOURCE ../../mem_access.cpp:166 VARIABLE or_ln166 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln166_1_fu_14105_p2 SOURCE ../../mem_access.cpp:166 VARIABLE or_ln166_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME m_state_is_full_11_fu_14111_p2 SOURCE ../../mem_access.cpp:166 VARIABLE m_state_is_full_11 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1723_fu_14117_p2 SOURCE ../../mem_access.cpp:166 VARIABLE not_sel_tmp1723 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME m_state_is_full_10_fu_14123_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_full_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1722_fu_14129_p2 SOURCE ../../mem_access.cpp:166 VARIABLE not_sel_tmp1722 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME m_state_is_full_9_fu_14135_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_full_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1721_fu_14141_p2 SOURCE ../../mem_access.cpp:166 VARIABLE not_sel_tmp1721 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME m_state_is_full_8_fu_14147_p2 SOURCE ../../mem_access.cpp:158 VARIABLE m_state_is_full_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U2 SOURCE ../../mem_access.cpp:158 VARIABLE ip LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_2_1_1_U3 SOURCE ../../mem_access.cpp:158 VARIABLE hart_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U4 SOURCE ../../mem_access.cpp:158 VARIABLE is_local LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U5 SOURCE ../../mem_access.cpp:158 VARIABLE m_to_w_is_load_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U6 SOURCE ../../mem_access.cpp:158 VARIABLE is_store LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_15_1_1_U7 SOURCE ../../mem.cpp:78 VARIABLE address LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_3_1_1_U8 SOURCE ../../mem_access.cpp:158 VARIABLE msize LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U108 SOURCE ../../mem_access.cpp:65 VARIABLE rv2_assign LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_7987_p2 SOURCE ../../mem.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln108_fu_8001_p2 SOURCE ../../mem.cpp:108 VARIABLE shl_ln108 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln108_2_fu_26920_p2 SOURCE ../../mem.cpp:108 VARIABLE shl_ln108_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln102_fu_8039_p2 SOURCE ../../mem.cpp:102 VARIABLE shl_ln102 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln102_2_fu_26937_p2 SOURCE ../../mem.cpp:102 VARIABLE shl_ln102_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_8059_p2 SOURCE ../../mem.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln95_fu_8073_p2 SOURCE ../../mem.cpp:95 VARIABLE shl_ln95 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln95_2_fu_26971_p2 SOURCE ../../mem.cpp:95 VARIABLE shl_ln95_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln89_fu_8103_p2 SOURCE ../../mem.cpp:89 VARIABLE shl_ln89 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln89_2_fu_26988_p2 SOURCE ../../mem.cpp:89 VARIABLE shl_ln89_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U109 SOURCE ../../mem.cpp:25 VARIABLE b_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h_fu_27162_p3 SOURCE ../../mem.cpp:46 VARIABLE h LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_32_1_1_U110 SOURCE ../../mem.cpp:44 VARIABLE m_state_value_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U44 SOURCE ../../mem_access.cpp:72 VARIABLE m_to_w_rd_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U45 SOURCE ../../mem_access.cpp:73 VARIABLE m_to_w_has_no_dest_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U88 SOURCE ../../mem_access.cpp:75 VARIABLE m_to_w_is_ret_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U111 SOURCE ../../mem_access.cpp:76 VARIABLE m_to_w_value_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U89 SOURCE ../../mem_access.cpp:77 VARIABLE m_to_w_result_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME c01_5_fu_8218_p2 SOURCE ../../wb.cpp:84 VARIABLE c01_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME h23_5_fu_8224_p3 SOURCE ../../wb.cpp:85 VARIABLE h23_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME selected_hart_5_fu_8232_p3 SOURCE ../../wb.cpp:87 VARIABLE selected_hart_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln88_fu_8240_p2 SOURCE ../../wb.cpp:88 VARIABLE or_ln88 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_selected_5_fu_8246_p2 SOURCE ../../wb.cpp:88 VARIABLE is_selected_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln127_fu_8252_p2 SOURCE ../../wb.cpp:127 VARIABLE icmp_ln127 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln127_1_fu_8258_p2 SOURCE ../../wb.cpp:127 VARIABLE icmp_ln127_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln127_2_fu_8264_p2 SOURCE ../../wb.cpp:127 VARIABLE icmp_ln127_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sel_tmp1736_fu_8270_p2 SOURCE ../../mem_access.cpp:162 VARIABLE sel_tmp1736 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln127_1_fu_8276_p2 SOURCE ../../wb.cpp:127 VARIABLE or_ln127_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln127_2_fu_8282_p2 SOURCE ../../wb.cpp:127 VARIABLE or_ln127_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln127_3_fu_8288_p2 SOURCE ../../wb.cpp:127 VARIABLE or_ln127_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_result_5_fu_14259_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_result_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln127_1_fu_8294_p2 SOURCE ../../wb.cpp:127 VARIABLE and_ln127_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_result_6_fu_14266_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_result_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln127_2_fu_8300_p2 SOURCE ../../wb.cpp:127 VARIABLE and_ln127_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_result_8_fu_14273_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_result_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln127_3_fu_8306_p2 SOURCE ../../wb.cpp:127 VARIABLE and_ln127_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_result_7_fu_14280_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_result_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_value_5_fu_26084_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_value_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_value_6_fu_26091_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_value_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_value_8_fu_26098_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_value_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_value_7_fu_26105_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_value_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_ret_5_fu_14287_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_ret_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_ret_6_fu_14294_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_ret_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_ret_8_fu_14301_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_ret_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_ret_7_fu_14308_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_ret_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_load_5_fu_8312_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_load_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_load_6_fu_8320_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_load_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_load_8_fu_8328_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_load_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_is_load_7_fu_8336_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_load_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_has_no_dest_5_fu_8344_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_has_no_dest_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_has_no_dest_6_fu_8352_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_has_no_dest_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_has_no_dest_8_fu_8360_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_has_no_dest_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_has_no_dest_7_fu_8368_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_has_no_dest_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_rd_5_fu_8376_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_rd_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_rd_6_fu_8384_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_rd_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_rd_8_fu_8392_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_rd_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_state_rd_7_fu_8400_p3 SOURCE ../../wb.cpp:127 VARIABLE w_state_rd_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1739_fu_8408_p2 SOURCE ../../wb.cpp:127 VARIABLE not_sel_tmp1739 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME w_state_is_full_6_fu_8414_p2 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_full_6 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME w_state_is_full_5_fu_8420_p2 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_full_5 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME w_state_is_full_4_fu_8426_p2 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_full_4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME w_state_is_full_fu_8432_p2 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_full LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME is_writing_fu_8438_p2 SOURCE ../../wb.cpp:131 VARIABLE is_writing LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME writing_hart_fu_8444_p3 SOURCE ../../wb.cpp:132 VARIABLE writing_hart LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U9 SOURCE ../../wb.cpp:136 VARIABLE tmp_41 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln136_1_fu_18981_p2 SOURCE ../../wb.cpp:136 VARIABLE xor_ln136_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_unlock_fu_18986_p2 SOURCE ../../wb.cpp:134 VARIABLE is_unlock LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_5_1_1_U10 SOURCE ../../wb.cpp:138 VARIABLE tmp_42 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_destination_1_fu_14315_p3 SOURCE ../../wb.cpp:136 VARIABLE w_destination_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME w_hart_1_fu_14321_p3 SOURCE ../../wb.cpp:136 VARIABLE w_hart_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln141_fu_8560_p2 SOURCE ../../wb.cpp:141 VARIABLE icmp_ln141 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln141_1_fu_8566_p2 SOURCE ../../wb.cpp:141 VARIABLE icmp_ln141_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln141_2_fu_8572_p2 SOURCE ../../wb.cpp:141 VARIABLE icmp_ln141_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln141_fu_8578_p2 SOURCE ../../wb.cpp:141 VARIABLE or_ln141 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln141_1_fu_8584_p2 SOURCE ../../wb.cpp:141 VARIABLE or_ln141_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME w_state_is_full_10_fu_8590_p2 SOURCE ../../wb.cpp:141 VARIABLE w_state_is_full_10 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1856_fu_8596_p2 SOURCE ../../wb.cpp:141 VARIABLE not_sel_tmp1856 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME w_state_is_full_9_fu_8602_p2 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_full_9 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1855_fu_8608_p2 SOURCE ../../wb.cpp:141 VARIABLE not_sel_tmp1855 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME w_state_is_full_8_fu_8614_p2 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_full_8 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_sel_tmp1854_fu_8620_p2 SOURCE ../../wb.cpp:141 VARIABLE not_sel_tmp1854 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME w_state_is_full_7_fu_8626_p2 SOURCE ../../wb.cpp:127 VARIABLE w_state_is_full_7 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U11 SOURCE ../../wb.cpp:47 VARIABLE tmp_43 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U46 SOURCE ../../wb.cpp:50 VARIABLE reg_file_259 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U107 SOURCE ../../wb.cpp:48 VARIABLE reg_file_258 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_1_1_1_U47 SOURCE ../../wb.cpp:52 VARIABLE tmp_45 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U48 SOURCE ../../wb.cpp:52 VARIABLE tmp_46 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_fu_14432_p2 SOURCE ../../wb.cpp:52 VARIABLE icmp_ln52 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln91_2_fu_18991_p2 SOURCE ../../multihart_ip.cpp:91 VARIABLE xor_ln91_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln91_fu_18996_p2 SOURCE ../../multihart_ip.cpp:91 VARIABLE or_ln91 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln91_2_fu_19001_p2 SOURCE ../../multihart_ip.cpp:91 VARIABLE and_ln91_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln93_1_fu_19007_p2 SOURCE ../../multihart_ip.cpp:93 VARIABLE xor_ln93_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln93_fu_19013_p2 SOURCE ../../multihart_ip.cpp:93 VARIABLE and_ln93 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln95_fu_19019_p2 SOURCE ../../multihart_ip.cpp:95 VARIABLE and_ln95 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln95_fu_19025_p2 SOURCE ../../multihart_ip.cpp:95 VARIABLE icmp_ln95 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln95_1_fu_19030_p2 SOURCE ../../multihart_ip.cpp:95 VARIABLE icmp_ln95_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln95_fu_19035_p2 SOURCE ../../multihart_ip.cpp:95 VARIABLE or_ln95 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} multihart_ip {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME has_exited_fu_245_p2 SOURCE ../../multihart_ip.cpp:56 VARIABLE has_exited LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME has_exited_12_fu_259_p2 SOURCE ../../multihart_ip.cpp:56 VARIABLE has_exited_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME has_exited_13_fu_273_p2 SOURCE ../../multihart_ip.cpp:56 VARIABLE has_exited_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME has_exited_14_fu_287_p2 SOURCE ../../multihart_ip.cpp:56 VARIABLE has_exited_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME reg_file_fu_313_p2 SOURCE ../../multihart_ip.cpp:187 VARIABLE reg_file LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 68 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 923.148 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for multihart_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for multihart_ip.
Execute       syn_report -model multihart_ip -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 49.83 MHz
Command     autosyn done; 674.46 sec.
Command   csynth_design done; 742.04 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.13 sec.
Execute       cleanup_all 
INFO-FLOW: Workspace /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls opened at Wed Oct 09 17:55:05 CEST 2024
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.18 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.29 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.29 sec.
Execute   apply_ini /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(6)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/wb.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/wb.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(7)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/type.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/type.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(8)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/print.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/print.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(9)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/new_cycle.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/new_cycle.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(10)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/multihart_ip.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/multihart_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(11)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem_access.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem_access.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(12)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/mem.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(13)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/issue.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/issue.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(14)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/immediate.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/immediate.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(15)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/fetch.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/fetch.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(16)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/execute.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/execute.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(17)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/emulate.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/emulate.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(18)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/disassemble.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/disassemble.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(19)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/decode.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/decode.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(20)
Execute     add_files /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/compute.cpp 
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/compute.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(26) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(26)
Execute     add_files -tb /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/testbench_seq_multihart_ip.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/testbench_seq_multihart_ip.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(21)
Execute     set_top multihart_ip 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(5)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Command       create_platform done; 0.14 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(4)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(22)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.clock=10' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'vivado.clock=10' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(23)
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/hls_config.cfg(24)
Execute     config_export -rtl=verilog 
Command   apply_ini done; 0.3 sec.
Execute   apply_ini /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=multihart_ip xml_exists=0
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to multihart_ip
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=27 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='multihart_ip_sparsemux_9_2_1_1_1
multihart_ip_sparsemux_9_2_2_1_1
multihart_ip_sparsemux_9_2_15_1_1
multihart_ip_sparsemux_9_2_3_1_1
multihart_ip_sparsemux_9_2_5_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_65_5_1_1_1
multihart_ip_sparsemux_9_2_20_1_1
multihart_ip_sparsemux_9_2_32_1_1
multihart_ip_sparsemux_9_3_2_1_1
multihart_ip_sparsemux_7_2_2_1_1
multihart_ip_sparsemux_9_2_7_1_1
multihart_ip_sparsemux_7_2_5_1_1
multihart_ip_sparsemux_9_2_6_1_1
multihart_ip_sparsemux_13_5_32_1_1
multihart_ip_sparsemux_7_2_1_1_1
multihart_ip_sparsemux_15_6_1_1_1
multihart_ip_sparsemux_17_7_32_1_1
multihart_ip_sparsemux_9_3_32_1_1
multihart_ip_sparsemux_65_5_32_1_1
multihart_ip_sparsemux_7_2_8_1_1
multihart_ip_sparsemux_13_3_32_1_1
multihart_ip_flow_control_loop_pipe_sequential_init
multihart_ip_gmem_m_axi
multihart_ip_control_s_axi
multihart_ip_Pipeline_VITIS_LOOP_197_1
multihart_ip
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.constraint.tcl 
Execute     sc_get_clocks multihart_ip 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.constraint.tcl 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/multihart_ip.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_4h_ip/workspace/hls_component/multihart_ip/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s multihart_ip/multihart_ip.zip 
INFO: [HLS 200-802] Generated output file multihart_ip/multihart_ip.zip
Command   export_design done; 21.87 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
