// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft32_fft32,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030-sbv485-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.934875,HLS_SYN_LAT=172,HLS_SYN_TPT=none,HLS_SYN_MEM=44,HLS_SYN_DSP=0,HLS_SYN_FF=10263,HLS_SYN_LUT=15762,HLS_VERSION=2023_1}" *)

module fft32 (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst_n;
input  [47:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
output  [47:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;

 reg    ap_rst_n_inv;
wire   [15:0] a_real_24_fu_893_p2;
reg   [15:0] a_real_24_reg_5159;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state5;
wire   [15:0] a_imag_24_fu_899_p2;
reg   [15:0] a_imag_24_reg_5165;
wire   [15:0] add_ln35_4_fu_905_p2;
reg   [15:0] add_ln35_4_reg_5171;
wire   [15:0] sub_ln36_8_fu_917_p2;
reg   [15:0] sub_ln36_8_reg_5176;
wire   [15:0] sub_ln37_4_fu_929_p2;
reg   [15:0] sub_ln37_4_reg_5181;
wire   [15:0] a_real_25_fu_941_p2;
reg   [15:0] a_real_25_reg_5186;
wire   [15:0] a_imag_25_fu_947_p2;
reg   [15:0] a_imag_25_reg_5192;
wire   [15:0] add_ln35_5_fu_953_p2;
reg   [15:0] add_ln35_5_reg_5198;
wire   [15:0] sub_ln36_10_fu_965_p2;
reg   [15:0] sub_ln36_10_reg_5203;
wire   [15:0] sub_ln37_5_fu_977_p2;
reg   [15:0] sub_ln37_5_reg_5208;
wire   [15:0] a_real_26_fu_989_p2;
reg   [15:0] a_real_26_reg_5213;
wire   [15:0] a_imag_26_fu_995_p2;
reg   [15:0] a_imag_26_reg_5219;
wire   [15:0] add_ln35_6_fu_1001_p2;
reg   [15:0] add_ln35_6_reg_5225;
wire   [15:0] sub_ln36_12_fu_1013_p2;
reg   [15:0] sub_ln36_12_reg_5230;
wire   [15:0] sub_ln37_6_fu_1025_p2;
reg   [15:0] sub_ln37_6_reg_5235;
wire   [15:0] a_real_27_fu_1037_p2;
reg   [15:0] a_real_27_reg_5240;
wire   [15:0] a_imag_27_fu_1043_p2;
reg   [15:0] a_imag_27_reg_5246;
wire   [15:0] add_ln35_7_fu_1049_p2;
reg   [15:0] add_ln35_7_reg_5252;
wire   [15:0] sub_ln36_14_fu_1061_p2;
reg   [15:0] sub_ln36_14_reg_5257;
wire   [15:0] sub_ln37_7_fu_1073_p2;
reg   [15:0] sub_ln37_7_reg_5262;
wire  signed [27:0] sext_ln10_19_fu_1085_p1;
reg  signed [27:0] sext_ln10_19_reg_5267;
wire  signed [27:0] sext_ln10_21_fu_1089_p1;
reg  signed [27:0] sext_ln10_21_reg_5281;
wire  signed [27:0] sext_ln10_23_fu_1093_p1;
reg  signed [27:0] sext_ln10_23_reg_5295;
wire  signed [27:0] sext_ln10_25_fu_1097_p1;
reg  signed [27:0] sext_ln10_25_reg_5309;
wire  signed [27:0] sext_ln10_33_fu_1101_p1;
wire  signed [27:0] sext_ln10_35_fu_1105_p1;
reg  signed [27:0] sext_ln10_35_reg_5329;
wire  signed [27:0] sext_ln10_36_fu_1109_p1;
wire  signed [27:0] sext_ln10_37_fu_1113_p1;
reg  signed [27:0] sext_ln10_37_reg_5345;
wire  signed [27:0] sext_ln10_39_fu_1117_p1;
reg  signed [27:0] sext_ln10_39_reg_5355;
wire  signed [27:0] sext_ln10_40_fu_1121_p1;
wire  signed [27:0] sext_ln10_41_fu_1125_p1;
reg  signed [27:0] sext_ln10_41_reg_5375;
wire  signed [27:0] sext_ln10_43_fu_1129_p1;
wire  signed [27:0] sext_ln10_45_fu_1133_p1;
wire  signed [27:0] sext_ln10_47_fu_1137_p1;
wire  signed [27:0] sext_ln10_49_fu_1141_p1;
wire  signed [27:0] sext_ln10_51_fu_1145_p1;
wire  signed [27:0] sext_ln10_53_fu_1149_p1;
reg  signed [27:0] sext_ln10_53_reg_5419;
wire  signed [27:0] sext_ln10_54_fu_1153_p1;
wire  signed [27:0] sext_ln10_55_fu_1157_p1;
reg  signed [27:0] sext_ln10_55_reg_5435;
wire  signed [27:0] sext_ln10_57_fu_1161_p1;
wire  signed [27:0] sext_ln10_59_fu_1165_p1;
wire  signed [27:0] sext_ln10_61_fu_1169_p1;
wire   [27:0] mul_ln10_24_fu_1176_p2;
reg  signed [27:0] mul_ln10_24_reg_5463;
wire    ap_CS_fsm_state6;
wire   [27:0] mul_ln11_24_fu_1181_p2;
reg  signed [27:0] mul_ln11_24_reg_5468;
wire   [27:0] mul_ln10_26_fu_1189_p2;
reg  signed [27:0] mul_ln10_26_reg_5473;
wire   [27:0] mul_ln11_26_fu_1194_p2;
reg  signed [27:0] mul_ln11_26_reg_5478;
wire   [27:0] mul_ln10_28_fu_1202_p2;
reg  signed [27:0] mul_ln10_28_reg_5483;
wire   [27:0] mul_ln11_28_fu_1207_p2;
reg  signed [27:0] mul_ln11_28_reg_5488;
wire   [27:0] mul_ln10_30_fu_1215_p2;
reg  signed [27:0] mul_ln10_30_reg_5493;
wire   [27:0] mul_ln11_30_fu_1220_p2;
reg  signed [27:0] mul_ln11_30_reg_5498;
wire   [27:0] mul_ln10_32_fu_1228_p2;
reg  signed [27:0] mul_ln10_32_reg_5503;
wire   [27:0] mul_ln11_32_fu_1233_p2;
reg  signed [27:0] mul_ln11_32_reg_5508;
wire   [27:0] mul_ln10_34_fu_1241_p2;
reg  signed [27:0] mul_ln10_34_reg_5513;
wire   [27:0] mul_ln11_34_fu_1246_p2;
reg  signed [27:0] mul_ln11_34_reg_5518;
wire   [27:0] mul_ln10_36_fu_1254_p2;
reg  signed [27:0] mul_ln10_36_reg_5523;
wire   [27:0] mul_ln11_36_fu_1259_p2;
reg  signed [27:0] mul_ln11_36_reg_5528;
wire   [27:0] mul_ln10_38_fu_1267_p2;
reg  signed [27:0] mul_ln10_38_reg_5533;
wire   [27:0] mul_ln11_38_fu_1272_p2;
reg  signed [27:0] mul_ln11_38_reg_5538;
wire   [27:0] mul_ln10_40_fu_1280_p2;
reg  signed [27:0] mul_ln10_40_reg_5543;
wire   [27:0] mul_ln11_40_fu_1285_p2;
reg  signed [27:0] mul_ln11_40_reg_5548;
wire   [27:0] mul_ln10_42_fu_1293_p2;
reg  signed [27:0] mul_ln10_42_reg_5553;
wire   [27:0] mul_ln11_42_fu_1298_p2;
reg  signed [27:0] mul_ln11_42_reg_5558;
wire   [27:0] mul_ln10_44_fu_1306_p2;
reg  signed [27:0] mul_ln10_44_reg_5563;
wire   [27:0] mul_ln11_44_fu_1311_p2;
reg  signed [27:0] mul_ln11_44_reg_5568;
wire   [27:0] mul_ln10_46_fu_1319_p2;
reg  signed [27:0] mul_ln10_46_reg_5573;
wire   [27:0] mul_ln11_46_fu_1324_p2;
reg  signed [27:0] mul_ln11_46_reg_5578;
reg   [15:0] br_4_reg_5583;
wire    ap_CS_fsm_state8;
reg   [15:0] bi_4_reg_5589;
reg   [15:0] cr_4_reg_5595;
reg   [15:0] ci_4_reg_5601;
reg   [15:0] dr_4_reg_5607;
reg   [15:0] di_4_reg_5613;
reg   [15:0] bi_5_reg_5619;
reg   [15:0] ci_5_reg_5625;
reg   [15:0] di_5_reg_5631;
wire   [15:0] ar1_13_fu_1442_p2;
reg   [15:0] ar1_13_reg_5637;
wire   [15:0] cr1_13_fu_1453_p2;
reg   [15:0] cr1_13_reg_5643;
wire   [15:0] a_real_11_fu_1459_p2;
reg   [15:0] a_real_11_reg_5649;
wire   [15:0] sub_ln36_26_fu_1465_p2;
reg   [15:0] sub_ln36_26_reg_5654;
reg   [15:0] bi_6_reg_5659;
reg   [15:0] cr_6_reg_5665;
reg   [15:0] dr_6_reg_5671;
wire   [15:0] ar0_14_fu_1525_p2;
reg   [15:0] ar0_14_reg_5677;
wire   [15:0] ci0_14_fu_1535_p2;
reg   [15:0] ci0_14_reg_5683;
wire   [15:0] add_ln35_14_fu_1547_p2;
reg   [15:0] add_ln35_14_reg_5689;
wire   [15:0] sub_ln37_14_fu_1553_p2;
reg   [15:0] sub_ln37_14_reg_5694;
reg   [15:0] br_7_reg_5699;
reg   [15:0] bi_7_reg_5705;
reg   [15:0] cr_7_reg_5711;
reg   [15:0] ci_7_reg_5717;
reg   [15:0] dr_7_reg_5723;
reg   [15:0] di_7_reg_5729;
wire   [15:0] a_real_16_fu_1901_p2;
reg   [15:0] a_real_16_reg_5735;
wire    ap_CS_fsm_state9;
wire   [15:0] a_imag_16_fu_1907_p2;
reg   [15:0] a_imag_16_reg_5741;
wire   [15:0] add_ln35_fu_1913_p2;
reg   [15:0] add_ln35_reg_5747;
wire   [15:0] sub_ln36_fu_1925_p2;
reg   [15:0] sub_ln36_reg_5752;
wire   [15:0] sub_ln37_fu_1937_p2;
reg   [15:0] sub_ln37_reg_5757;
wire   [15:0] a_real_18_fu_1949_p2;
reg   [15:0] a_real_18_reg_5762;
wire   [15:0] a_imag_18_fu_1955_p2;
reg   [15:0] a_imag_18_reg_5768;
wire   [15:0] add_ln35_1_fu_1961_p2;
reg   [15:0] add_ln35_1_reg_5774;
wire   [15:0] sub_ln36_2_fu_1973_p2;
reg   [15:0] sub_ln36_2_reg_5779;
wire   [15:0] sub_ln37_1_fu_1985_p2;
reg   [15:0] sub_ln37_1_reg_5784;
wire   [15:0] a_real_20_fu_1997_p2;
reg   [15:0] a_real_20_reg_5789;
wire   [15:0] a_imag_20_fu_2003_p2;
reg   [15:0] a_imag_20_reg_5795;
wire   [15:0] add_ln35_2_fu_2009_p2;
reg   [15:0] add_ln35_2_reg_5801;
wire   [15:0] sub_ln36_4_fu_2021_p2;
reg   [15:0] sub_ln36_4_reg_5806;
wire   [15:0] sub_ln37_2_fu_2033_p2;
reg   [15:0] sub_ln37_2_reg_5811;
wire   [15:0] a_real_22_fu_2045_p2;
reg   [15:0] a_real_22_reg_5816;
wire   [15:0] a_imag_22_fu_2051_p2;
reg   [15:0] a_imag_22_reg_5822;
wire   [15:0] add_ln35_3_fu_2057_p2;
reg   [15:0] add_ln35_3_reg_5828;
wire   [15:0] sub_ln36_6_fu_2069_p2;
reg   [15:0] sub_ln36_6_reg_5833;
wire   [15:0] sub_ln37_3_fu_2081_p2;
reg   [15:0] sub_ln37_3_reg_5838;
wire  signed [27:0] sext_ln10_1_fu_2093_p1;
reg  signed [27:0] sext_ln10_1_reg_5843;
wire  signed [27:0] sext_ln10_2_fu_2097_p1;
wire  signed [27:0] sext_ln10_3_fu_2101_p1;
reg  signed [27:0] sext_ln10_3_reg_5867;
wire  signed [27:0] sext_ln10_5_fu_2105_p1;
wire  signed [27:0] sext_ln10_7_fu_2109_p1;
wire  signed [27:0] sext_ln10_9_fu_2113_p1;
wire  signed [27:0] sext_ln10_11_fu_2117_p1;
wire  signed [27:0] sext_ln10_13_fu_2121_p1;
wire  signed [27:0] sext_ln10_15_fu_2125_p1;
reg  signed [27:0] sext_ln10_15_reg_5915;
wire  signed [27:0] sext_ln10_16_fu_2129_p1;
wire  signed [27:0] sext_ln10_17_fu_2133_p1;
reg  signed [27:0] sext_ln10_17_reg_5931;
wire  signed [27:0] sext_ln10_20_fu_2137_p1;
wire  signed [27:0] sext_ln10_24_fu_2141_p1;
wire  signed [27:0] sext_ln10_27_fu_2145_p1;
wire  signed [27:0] sext_ln10_29_fu_2149_p1;
wire  signed [27:0] sext_ln10_31_fu_2153_p1;
wire   [15:0] a_real_fu_2189_p2;
reg   [15:0] a_real_reg_5971;
wire   [15:0] add_ln35_12_fu_2201_p2;
reg   [15:0] add_ln35_12_reg_5976;
wire   [15:0] sub_ln36_24_fu_2213_p2;
reg   [15:0] sub_ln36_24_reg_5981;
wire   [15:0] sub_ln37_12_fu_2225_p2;
reg   [15:0] sub_ln37_12_reg_5986;
wire   [15:0] add_ln35_13_fu_2259_p2;
reg   [15:0] add_ln35_13_reg_5991;
wire   [15:0] sub_ln37_13_fu_2275_p2;
reg   [15:0] sub_ln37_13_reg_5996;
wire   [15:0] a_real_13_fu_2301_p2;
reg   [15:0] a_real_13_reg_6001;
wire   [15:0] sub_ln36_28_fu_2317_p2;
reg   [15:0] sub_ln36_28_reg_6006;
wire   [15:0] a_real_15_fu_2365_p2;
reg   [15:0] a_real_15_reg_6011;
wire   [15:0] add_ln35_15_fu_2377_p2;
reg   [15:0] add_ln35_15_reg_6016;
wire   [15:0] sub_ln36_30_fu_2389_p2;
reg   [15:0] sub_ln36_30_reg_6021;
wire   [15:0] sub_ln37_15_fu_2401_p2;
reg   [15:0] sub_ln37_15_reg_6026;
wire  signed [27:0] sext_ln10_63_fu_2413_p1;
wire  signed [27:0] sext_ln10_65_fu_2417_p1;
wire  signed [27:0] sext_ln10_67_fu_2421_p1;
wire  signed [27:0] sext_ln10_69_fu_2425_p1;
wire  signed [27:0] sext_ln10_71_fu_2432_p1;
wire   [27:0] mul_ln10_56_fu_2436_p2;
reg  signed [27:0] mul_ln10_56_reg_6061;
wire   [27:0] mul_ln11_56_fu_2441_p2;
reg  signed [27:0] mul_ln11_56_reg_6066;
wire  signed [27:0] sext_ln10_73_fu_2446_p1;
reg  signed [27:0] sext_ln10_73_reg_6071;
wire  signed [27:0] sext_ln10_74_fu_2450_p1;
wire  signed [27:0] sext_ln10_75_fu_2454_p1;
reg  signed [27:0] sext_ln10_75_reg_6083;
wire  signed [27:0] sext_ln10_77_fu_2461_p1;
wire   [27:0] mul_ln10_60_fu_2465_p2;
reg  signed [27:0] mul_ln10_60_reg_6095;
wire   [27:0] mul_ln11_60_fu_2470_p2;
reg  signed [27:0] mul_ln11_60_reg_6100;
wire  signed [27:0] sext_ln10_79_fu_2475_p1;
reg  signed [27:0] sext_ln10_79_reg_6105;
wire  signed [27:0] sext_ln10_80_fu_2479_p1;
wire  signed [27:0] sext_ln10_81_fu_2483_p1;
reg  signed [27:0] sext_ln10_81_reg_6117;
wire  signed [27:0] sext_ln10_83_fu_2487_p1;
reg  signed [27:0] sext_ln10_83_reg_6123;
wire  signed [27:0] sext_ln10_84_fu_2491_p1;
wire  signed [27:0] sext_ln10_85_fu_2495_p1;
reg  signed [27:0] sext_ln10_85_reg_6135;
wire  signed [27:0] sext_ln10_87_fu_2502_p1;
wire   [27:0] mul_ln10_66_fu_2506_p2;
reg  signed [27:0] mul_ln10_66_reg_6147;
wire   [27:0] mul_ln11_66_fu_2511_p2;
reg  signed [27:0] mul_ln11_66_reg_6152;
wire  signed [27:0] sext_ln10_89_fu_2524_p1;
reg  signed [27:0] sext_ln10_89_reg_6157;
wire  signed [27:0] sext_ln10_90_fu_2528_p1;
wire  signed [27:0] sext_ln10_91_fu_2532_p1;
reg  signed [27:0] sext_ln10_91_reg_6169;
wire  signed [27:0] sext_ln10_93_fu_2544_p1;
reg  signed [27:0] sext_ln10_93_reg_6175;
wire  signed [27:0] sext_ln10_94_fu_2548_p1;
wire  signed [27:0] sext_ln10_95_fu_2552_p1;
reg  signed [27:0] sext_ln10_95_reg_6187;
wire  signed [27:0] sext_ln10_97_fu_2564_p1;
reg  signed [27:0] sext_ln10_97_reg_6193;
wire  signed [27:0] sext_ln10_98_fu_2568_p1;
wire  signed [27:0] sext_ln10_99_fu_2572_p1;
reg  signed [27:0] sext_ln10_99_reg_6205;
wire  signed [27:0] sext_ln10_101_fu_2584_p1;
reg  signed [27:0] sext_ln10_101_reg_6211;
wire  signed [27:0] sext_ln10_102_fu_2588_p1;
wire  signed [27:0] sext_ln10_103_fu_2592_p1;
reg  signed [27:0] sext_ln10_103_reg_6223;
wire  signed [27:0] sext_ln10_105_fu_2604_p1;
reg  signed [27:0] sext_ln10_105_reg_6229;
wire  signed [27:0] sext_ln10_106_fu_2608_p1;
wire  signed [27:0] sext_ln10_107_fu_2612_p1;
reg  signed [27:0] sext_ln10_107_reg_6241;
wire  signed [27:0] sext_ln10_109_fu_2624_p1;
reg  signed [27:0] sext_ln10_109_reg_6247;
wire  signed [27:0] sext_ln10_110_fu_2628_p1;
wire  signed [27:0] sext_ln10_111_fu_2632_p1;
reg  signed [27:0] sext_ln10_111_reg_6259;
wire   [27:0] mul_ln10_fu_2639_p2;
reg  signed [27:0] mul_ln10_reg_6265;
wire    ap_CS_fsm_state10;
wire   [27:0] mul_ln11_fu_2644_p2;
reg  signed [27:0] mul_ln11_reg_6270;
wire   [27:0] mul_ln10_2_fu_2652_p2;
reg  signed [27:0] mul_ln10_2_reg_6275;
wire   [27:0] mul_ln11_2_fu_2657_p2;
reg  signed [27:0] mul_ln11_2_reg_6280;
wire   [27:0] mul_ln10_4_fu_2665_p2;
reg  signed [27:0] mul_ln10_4_reg_6285;
wire   [27:0] mul_ln11_4_fu_2670_p2;
reg  signed [27:0] mul_ln11_4_reg_6290;
wire   [27:0] mul_ln10_6_fu_2678_p2;
reg  signed [27:0] mul_ln10_6_reg_6295;
wire   [27:0] mul_ln11_6_fu_2683_p2;
reg  signed [27:0] mul_ln11_6_reg_6300;
wire   [27:0] mul_ln10_8_fu_2691_p2;
reg  signed [27:0] mul_ln10_8_reg_6305;
wire   [27:0] mul_ln11_8_fu_2696_p2;
reg  signed [27:0] mul_ln11_8_reg_6310;
wire   [27:0] mul_ln10_10_fu_2704_p2;
reg  signed [27:0] mul_ln10_10_reg_6315;
wire   [27:0] mul_ln11_10_fu_2709_p2;
reg  signed [27:0] mul_ln11_10_reg_6320;
wire   [27:0] mul_ln10_12_fu_2717_p2;
reg  signed [27:0] mul_ln10_12_reg_6325;
wire   [27:0] mul_ln11_12_fu_2722_p2;
reg  signed [27:0] mul_ln11_12_reg_6330;
wire   [27:0] mul_ln10_14_fu_2730_p2;
reg  signed [27:0] mul_ln10_14_reg_6335;
wire   [27:0] mul_ln11_14_fu_2735_p2;
reg  signed [27:0] mul_ln11_14_reg_6340;
wire   [27:0] mul_ln10_16_fu_2743_p2;
reg  signed [27:0] mul_ln10_16_reg_6345;
wire   [27:0] mul_ln11_16_fu_2748_p2;
reg  signed [27:0] mul_ln11_16_reg_6350;
wire   [27:0] mul_ln10_18_fu_2756_p2;
reg  signed [27:0] mul_ln10_18_reg_6355;
wire   [27:0] mul_ln11_18_fu_2761_p2;
reg  signed [27:0] mul_ln11_18_reg_6360;
wire   [27:0] mul_ln10_20_fu_2769_p2;
reg  signed [27:0] mul_ln10_20_reg_6365;
wire   [27:0] mul_ln11_20_fu_2774_p2;
reg  signed [27:0] mul_ln11_20_reg_6370;
wire   [27:0] mul_ln10_22_fu_2782_p2;
reg  signed [27:0] mul_ln10_22_reg_6375;
wire   [27:0] mul_ln11_22_fu_2787_p2;
reg  signed [27:0] mul_ln11_22_reg_6380;
wire   [27:0] mul_ln10_48_fu_2795_p2;
reg  signed [27:0] mul_ln10_48_reg_6385;
wire   [27:0] mul_ln11_48_fu_2800_p2;
reg  signed [27:0] mul_ln11_48_reg_6390;
wire   [27:0] mul_ln10_50_fu_2808_p2;
reg  signed [27:0] mul_ln10_50_reg_6395;
wire   [27:0] mul_ln11_50_fu_2813_p2;
reg  signed [27:0] mul_ln11_50_reg_6400;
wire   [27:0] mul_ln10_52_fu_2821_p2;
reg  signed [27:0] mul_ln10_52_reg_6405;
wire   [27:0] mul_ln11_52_fu_2826_p2;
reg  signed [27:0] mul_ln11_52_reg_6410;
wire   [27:0] mul_ln10_54_fu_2834_p2;
reg  signed [27:0] mul_ln10_54_reg_6415;
wire   [27:0] mul_ln11_54_fu_2839_p2;
reg  signed [27:0] mul_ln11_54_reg_6420;
wire   [27:0] mul_ln10_58_fu_2847_p2;
reg  signed [27:0] mul_ln10_58_reg_6425;
wire   [27:0] mul_ln11_58_fu_2852_p2;
reg  signed [27:0] mul_ln11_58_reg_6430;
wire   [27:0] mul_ln10_62_fu_2860_p2;
reg  signed [27:0] mul_ln10_62_reg_6435;
wire   [27:0] mul_ln11_62_fu_2865_p2;
reg  signed [27:0] mul_ln11_62_reg_6440;
wire   [27:0] mul_ln10_64_fu_2873_p2;
reg  signed [27:0] mul_ln10_64_reg_6445;
wire   [27:0] mul_ln11_64_fu_2878_p2;
reg  signed [27:0] mul_ln11_64_reg_6450;
wire   [27:0] mul_ln10_68_fu_2886_p2;
reg  signed [27:0] mul_ln10_68_reg_6455;
wire   [27:0] mul_ln11_68_fu_2891_p2;
reg  signed [27:0] mul_ln11_68_reg_6460;
wire   [27:0] mul_ln10_70_fu_2899_p2;
reg  signed [27:0] mul_ln10_70_reg_6465;
wire   [27:0] mul_ln11_70_fu_2904_p2;
reg  signed [27:0] mul_ln11_70_reg_6470;
wire   [27:0] mul_ln10_72_fu_2912_p2;
reg  signed [27:0] mul_ln10_72_reg_6475;
wire   [27:0] mul_ln11_72_fu_2917_p2;
reg  signed [27:0] mul_ln11_72_reg_6480;
wire   [27:0] mul_ln10_74_fu_2925_p2;
reg  signed [27:0] mul_ln10_74_reg_6485;
wire   [27:0] mul_ln11_74_fu_2930_p2;
reg  signed [27:0] mul_ln11_74_reg_6490;
wire   [27:0] mul_ln10_76_fu_2938_p2;
reg  signed [27:0] mul_ln10_76_reg_6495;
wire   [27:0] mul_ln11_76_fu_2943_p2;
reg  signed [27:0] mul_ln11_76_reg_6500;
wire   [27:0] mul_ln10_78_fu_2951_p2;
reg  signed [27:0] mul_ln10_78_reg_6505;
wire   [27:0] mul_ln11_78_fu_2956_p2;
reg  signed [27:0] mul_ln11_78_reg_6510;
wire   [15:0] a_real_17_fu_3059_p2;
reg   [15:0] a_real_17_reg_6515;
wire    ap_CS_fsm_state12;
wire   [15:0] a_imag_17_fu_3065_p2;
reg   [15:0] a_imag_17_reg_6521;
wire   [15:0] stage2_real_48_fu_3071_p2;
reg   [15:0] stage2_real_48_reg_6527;
wire   [15:0] stage2_imag_48_fu_3077_p2;
reg   [15:0] stage2_imag_48_reg_6533;
wire   [15:0] stage2_real_49_fu_3083_p2;
reg   [15:0] stage2_real_49_reg_6539;
wire   [15:0] stage2_imag_49_fu_3089_p2;
reg   [15:0] stage2_imag_49_reg_6545;
wire   [15:0] stage2_real_50_fu_3095_p2;
reg   [15:0] stage2_real_50_reg_6551;
wire   [15:0] stage2_imag_50_fu_3101_p2;
reg   [15:0] stage2_imag_50_reg_6557;
wire   [15:0] a_real_19_fu_3205_p2;
reg   [15:0] a_real_19_reg_6563;
wire   [15:0] a_imag_19_fu_3211_p2;
reg   [15:0] a_imag_19_reg_6569;
wire   [15:0] stage2_real_51_fu_3217_p2;
reg   [15:0] stage2_real_51_reg_6575;
wire   [15:0] stage2_imag_51_fu_3223_p2;
reg   [15:0] stage2_imag_51_reg_6581;
wire   [15:0] stage2_real_52_fu_3229_p2;
reg   [15:0] stage2_real_52_reg_6587;
wire   [15:0] stage2_imag_52_fu_3235_p2;
reg   [15:0] stage2_imag_52_reg_6593;
wire   [15:0] stage2_real_53_fu_3241_p2;
reg   [15:0] stage2_real_53_reg_6599;
wire   [15:0] stage2_imag_53_fu_3247_p2;
reg   [15:0] stage2_imag_53_reg_6605;
wire   [15:0] a_real_21_fu_3351_p2;
reg   [15:0] a_real_21_reg_6611;
wire   [15:0] a_imag_21_fu_3357_p2;
reg   [15:0] a_imag_21_reg_6617;
wire   [15:0] stage2_real_54_fu_3363_p2;
reg   [15:0] stage2_real_54_reg_6623;
wire   [15:0] stage2_imag_54_fu_3369_p2;
reg   [15:0] stage2_imag_54_reg_6629;
wire   [15:0] stage2_real_55_fu_3375_p2;
reg   [15:0] stage2_real_55_reg_6635;
wire   [15:0] stage2_imag_55_fu_3381_p2;
reg   [15:0] stage2_imag_55_reg_6641;
wire   [15:0] stage2_real_56_fu_3387_p2;
reg   [15:0] stage2_real_56_reg_6647;
wire   [15:0] stage2_imag_56_fu_3393_p2;
reg   [15:0] stage2_imag_56_reg_6653;
wire   [15:0] a_real_23_fu_3497_p2;
reg   [15:0] a_real_23_reg_6659;
wire   [15:0] a_imag_23_fu_3503_p2;
reg   [15:0] a_imag_23_reg_6665;
wire   [15:0] stage2_real_57_fu_3509_p2;
reg   [15:0] stage2_real_57_reg_6671;
wire   [15:0] stage2_imag_57_fu_3515_p2;
reg   [15:0] stage2_imag_57_reg_6677;
wire   [15:0] stage2_real_58_fu_3521_p2;
reg   [15:0] stage2_real_58_reg_6683;
wire   [15:0] stage2_imag_58_fu_3527_p2;
reg   [15:0] stage2_imag_58_reg_6689;
wire   [15:0] stage2_real_59_fu_3533_p2;
reg   [15:0] stage2_real_59_reg_6695;
wire   [15:0] stage2_imag_59_fu_3539_p2;
reg   [15:0] stage2_imag_59_reg_6701;
reg   [15:0] trunc_ln_reg_6707;
reg   [15:0] trunc_ln2_reg_6713;
reg   [15:0] trunc_ln10_s_reg_6719;
reg   [15:0] trunc_ln11_s_reg_6725;
reg   [15:0] trunc_ln10_1_reg_6731;
reg   [15:0] trunc_ln11_1_reg_6737;
reg   [15:0] trunc_ln10_2_reg_6743;
reg   [15:0] trunc_ln11_2_reg_6749;
reg   [15:0] trunc_ln10_3_reg_6755;
reg   [15:0] trunc_ln11_3_reg_6761;
reg   [15:0] trunc_ln10_4_reg_6767;
reg   [15:0] trunc_ln11_4_reg_6773;
reg   [15:0] trunc_ln10_5_reg_6779;
reg   [15:0] trunc_ln11_5_reg_6785;
reg   [15:0] trunc_ln10_6_reg_6791;
reg   [15:0] trunc_ln11_6_reg_6797;
reg   [15:0] trunc_ln10_7_reg_6803;
reg   [15:0] trunc_ln11_7_reg_6809;
reg   [15:0] trunc_ln10_8_reg_6815;
reg   [15:0] trunc_ln11_8_reg_6821;
reg   [15:0] trunc_ln10_9_reg_6827;
reg   [15:0] trunc_ln11_9_reg_6833;
reg   [15:0] trunc_ln10_10_reg_6839;
reg   [15:0] trunc_ln11_10_reg_6845;
reg   [15:0] trunc_ln10_11_reg_6851;
reg   [15:0] trunc_ln11_11_reg_6857;
reg   [15:0] trunc_ln10_12_reg_6863;
reg   [15:0] trunc_ln11_12_reg_6869;
reg   [15:0] trunc_ln10_13_reg_6875;
reg   [15:0] trunc_ln11_13_reg_6881;
reg   [15:0] trunc_ln10_14_reg_6887;
reg   [15:0] trunc_ln11_14_reg_6893;
wire   [15:0] stage2_real_fu_3833_p2;
reg   [15:0] stage2_real_reg_6899;
wire    ap_CS_fsm_state13;
wire   [15:0] stage2_imag_fu_3838_p2;
reg   [15:0] stage2_imag_reg_6904;
wire   [15:0] stage2_real_17_fu_3843_p2;
reg   [15:0] stage2_real_17_reg_6909;
wire   [15:0] stage2_imag_17_fu_3848_p2;
reg   [15:0] stage2_imag_17_reg_6914;
wire   [15:0] stage2_real_18_fu_3853_p2;
reg   [15:0] stage2_real_18_reg_6919;
wire   [15:0] stage2_imag_18_fu_3858_p2;
reg   [15:0] stage2_imag_18_reg_6924;
wire   [15:0] stage2_real_19_fu_3863_p2;
reg   [15:0] stage2_real_19_reg_6929;
wire   [15:0] stage2_imag_19_fu_3868_p2;
reg   [15:0] stage2_imag_19_reg_6934;
wire   [15:0] stage2_real_20_fu_3873_p2;
reg   [15:0] stage2_real_20_reg_6939;
wire   [15:0] stage2_imag_20_fu_3878_p2;
reg   [15:0] stage2_imag_20_reg_6944;
wire   [15:0] stage2_real_21_fu_3883_p2;
reg   [15:0] stage2_real_21_reg_6949;
wire   [15:0] stage2_imag_21_fu_3888_p2;
reg   [15:0] stage2_imag_21_reg_6954;
wire   [15:0] stage2_real_22_fu_3893_p2;
reg   [15:0] stage2_real_22_reg_6959;
wire   [15:0] stage2_imag_22_fu_3898_p2;
reg   [15:0] stage2_imag_22_reg_6964;
wire   [15:0] stage2_real_23_fu_3903_p2;
reg   [15:0] stage2_real_23_reg_6969;
wire   [15:0] stage2_imag_23_fu_3908_p2;
reg   [15:0] stage2_imag_23_reg_6974;
wire   [15:0] stage2_real_24_fu_3913_p2;
reg   [15:0] stage2_real_24_reg_6979;
wire   [15:0] stage2_imag_24_fu_3918_p2;
reg   [15:0] stage2_imag_24_reg_6984;
wire   [15:0] stage2_real_25_fu_3923_p2;
reg   [15:0] stage2_real_25_reg_6989;
wire   [15:0] stage2_imag_25_fu_3928_p2;
reg   [15:0] stage2_imag_25_reg_6994;
wire   [15:0] stage2_real_26_fu_3933_p2;
reg   [15:0] stage2_real_26_reg_6999;
wire   [15:0] stage2_imag_26_fu_3938_p2;
reg   [15:0] stage2_imag_26_reg_7004;
wire   [15:0] stage2_real_27_fu_3943_p2;
reg   [15:0] stage2_real_27_reg_7009;
wire   [15:0] stage2_imag_27_fu_3948_p2;
reg   [15:0] stage2_imag_27_reg_7014;
wire   [15:0] stage2_real_28_fu_3953_p2;
reg   [15:0] stage2_real_28_reg_7019;
wire   [15:0] stage2_imag_28_fu_3958_p2;
reg   [15:0] stage2_imag_28_reg_7024;
wire   [15:0] stage2_real_29_fu_3963_p2;
reg   [15:0] stage2_real_29_reg_7029;
wire   [15:0] stage2_imag_29_fu_3968_p2;
reg   [15:0] stage2_imag_29_reg_7034;
wire   [15:0] stage2_real_30_fu_3973_p2;
reg   [15:0] stage2_real_30_reg_7039;
wire   [15:0] stage2_imag_30_fu_3978_p2;
reg   [15:0] stage2_imag_30_reg_7044;
wire   [15:0] stage2_real_31_fu_3983_p2;
reg   [15:0] stage2_real_31_reg_7049;
wire   [15:0] stage2_imag_31_fu_3988_p2;
reg   [15:0] stage2_imag_31_reg_7054;
wire   [15:0] stage2_real_32_fu_3993_p2;
reg   [15:0] stage2_real_32_reg_7059;
wire   [15:0] stage2_imag_32_fu_3998_p2;
reg   [15:0] stage2_imag_32_reg_7064;
wire   [15:0] stage2_real_33_fu_4003_p2;
reg   [15:0] stage2_real_33_reg_7069;
wire   [15:0] stage2_imag_33_fu_4008_p2;
reg   [15:0] stage2_imag_33_reg_7074;
wire   [15:0] stage2_real_34_fu_4013_p2;
reg   [15:0] stage2_real_34_reg_7079;
wire   [15:0] stage2_imag_34_fu_4018_p2;
reg   [15:0] stage2_imag_34_reg_7084;
wire   [15:0] stage2_real_35_fu_4023_p2;
reg   [15:0] stage2_real_35_reg_7089;
wire   [15:0] stage2_imag_35_fu_4028_p2;
reg   [15:0] stage2_imag_35_reg_7094;
wire   [15:0] stage2_real_36_fu_4033_p2;
reg   [15:0] stage2_real_36_reg_7099;
wire   [15:0] stage2_imag_36_fu_4038_p2;
reg   [15:0] stage2_imag_36_reg_7104;
wire   [15:0] stage2_real_37_fu_4043_p2;
reg   [15:0] stage2_real_37_reg_7109;
wire   [15:0] stage2_imag_37_fu_4048_p2;
reg   [15:0] stage2_imag_37_reg_7114;
wire   [15:0] stage2_real_38_fu_4053_p2;
reg   [15:0] stage2_real_38_reg_7119;
wire   [15:0] stage2_imag_38_fu_4058_p2;
reg   [15:0] stage2_imag_38_reg_7124;
wire   [15:0] stage2_real_39_fu_4063_p2;
reg   [15:0] stage2_real_39_reg_7129;
wire   [15:0] stage2_imag_39_fu_4068_p2;
reg   [15:0] stage2_imag_39_reg_7134;
wire   [15:0] stage2_real_40_fu_4073_p2;
reg   [15:0] stage2_real_40_reg_7139;
wire   [15:0] stage2_imag_40_fu_4078_p2;
reg   [15:0] stage2_imag_40_reg_7144;
wire   [15:0] stage2_real_41_fu_4083_p2;
reg   [15:0] stage2_real_41_reg_7149;
wire   [15:0] stage2_imag_41_fu_4088_p2;
reg   [15:0] stage2_imag_41_reg_7154;
wire   [15:0] stage2_real_42_fu_4093_p2;
reg   [15:0] stage2_real_42_reg_7159;
wire   [15:0] stage2_imag_42_fu_4098_p2;
reg   [15:0] stage2_imag_42_reg_7164;
wire   [15:0] stage2_real_43_fu_4103_p2;
reg   [15:0] stage2_real_43_reg_7169;
wire   [15:0] stage2_imag_43_fu_4108_p2;
reg   [15:0] stage2_imag_43_reg_7174;
wire   [15:0] stage2_real_44_fu_4113_p2;
reg   [15:0] stage2_real_44_reg_7179;
wire   [15:0] stage2_imag_44_fu_4118_p2;
reg   [15:0] stage2_imag_44_reg_7184;
wire   [15:0] stage2_real_45_fu_4123_p2;
reg   [15:0] stage2_real_45_reg_7189;
wire   [15:0] stage2_imag_45_fu_4128_p2;
reg   [15:0] stage2_imag_45_reg_7194;
wire   [15:0] stage2_real_46_fu_4133_p2;
reg   [15:0] stage2_real_46_reg_7199;
wire   [15:0] stage2_imag_46_fu_4138_p2;
reg   [15:0] stage2_imag_46_reg_7204;
wire   [15:0] stage2_real_47_fu_4143_p2;
reg   [15:0] stage2_real_47_reg_7209;
wire   [15:0] stage2_imag_47_fu_4148_p2;
reg   [15:0] stage2_imag_47_reg_7214;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_done;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_idle;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_ready;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_in_stream_TREADY;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_31_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_31_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_30_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_30_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_29_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_29_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_28_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_28_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_27_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_27_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_26_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_26_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_25_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_25_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_24_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_24_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_23_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_23_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_22_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_22_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_21_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_21_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_20_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_20_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_19_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_19_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_18_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_17_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_17_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_16_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_16_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_15_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_15_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_14_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_14_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_13_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_13_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_12_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_12_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_11_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_11_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_10_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_10_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_9_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_9_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_8_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_8_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_7_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_7_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_6_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_6_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_5_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_5_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_4_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_4_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_3_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_3_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_2_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_2_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_1_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_1_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_31_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_31_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_30_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_30_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_29_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_29_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_28_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_28_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_27_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_27_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_26_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_26_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_25_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_25_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_24_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_24_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_23_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_23_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_22_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_22_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_21_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_21_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_20_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_20_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_19_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_19_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_18_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_17_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_17_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_16_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_16_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_15_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_15_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_14_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_14_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_13_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_13_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_12_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_12_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_11_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_11_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_10_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_10_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_9_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_9_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_8_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_8_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_7_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_7_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_6_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_6_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_5_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_5_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_4_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_4_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_3_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_3_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_2_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_2_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_1_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_1_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_out;
wire    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_out_ap_vld;
wire    grp_generic_sincos_16_4_s_fu_402_ap_start;
wire    grp_generic_sincos_16_4_s_fu_402_ap_done;
wire    grp_generic_sincos_16_4_s_fu_402_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_402_ap_ready;
reg   [13:0] grp_generic_sincos_16_4_s_fu_402_in_val;
wire   [13:0] grp_generic_sincos_16_4_s_fu_402_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_402_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_410_ap_start;
wire    grp_generic_sincos_16_4_s_fu_410_ap_done;
wire    grp_generic_sincos_16_4_s_fu_410_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_410_ap_ready;
reg   [13:0] grp_generic_sincos_16_4_s_fu_410_in_val;
wire   [13:0] grp_generic_sincos_16_4_s_fu_410_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_410_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_418_ap_start;
wire    grp_generic_sincos_16_4_s_fu_418_ap_done;
wire    grp_generic_sincos_16_4_s_fu_418_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_418_ap_ready;
reg   [13:0] grp_generic_sincos_16_4_s_fu_418_in_val;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_418_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_418_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_426_ap_start;
wire    grp_generic_sincos_16_4_s_fu_426_ap_done;
wire    grp_generic_sincos_16_4_s_fu_426_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_426_ap_ready;
reg   [13:0] grp_generic_sincos_16_4_s_fu_426_in_val;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_426_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_426_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_434_ap_start;
wire    grp_generic_sincos_16_4_s_fu_434_ap_done;
wire    grp_generic_sincos_16_4_s_fu_434_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_434_ap_ready;
reg   [13:0] grp_generic_sincos_16_4_s_fu_434_in_val;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_434_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_434_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_447_ap_start;
wire    grp_generic_sincos_16_4_s_fu_447_ap_done;
wire    grp_generic_sincos_16_4_s_fu_447_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_447_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_447_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_447_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_455_ap_start;
wire    grp_generic_sincos_16_4_s_fu_455_ap_done;
wire    grp_generic_sincos_16_4_s_fu_455_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_455_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_455_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_455_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_463_ap_start;
wire    grp_generic_sincos_16_4_s_fu_463_ap_done;
wire    grp_generic_sincos_16_4_s_fu_463_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_463_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_463_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_463_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_471_ap_start;
wire    grp_generic_sincos_16_4_s_fu_471_ap_done;
wire    grp_generic_sincos_16_4_s_fu_471_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_471_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_471_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_471_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_479_ap_start;
wire    grp_generic_sincos_16_4_s_fu_479_ap_done;
wire    grp_generic_sincos_16_4_s_fu_479_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_479_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_479_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_479_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_487_ap_start;
wire    grp_generic_sincos_16_4_s_fu_487_ap_done;
wire    grp_generic_sincos_16_4_s_fu_487_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_487_ap_ready;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_487_ap_return_0;
wire  signed [13:0] grp_generic_sincos_16_4_s_fu_487_ap_return_1;
wire    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start;
wire    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_done;
wire    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_idle;
wire    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_ready;
wire    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TREADY;
wire   [47:0] grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TDATA;
wire    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TVALID;
reg    grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_generic_sincos_16_4_s_fu_402_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_generic_sincos_16_4_s_fu_410_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_418_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_426_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_434_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_447_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_455_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_463_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_471_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_479_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_487_ap_start_reg;
reg    grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start_reg;
wire    ap_CS_fsm_state14;
wire   [15:0] cr0_4_fu_725_p2;
wire   [15:0] ar0_4_fu_701_p2;
wire   [15:0] ci0_4_fu_731_p2;
wire   [15:0] ai0_4_fu_707_p2;
wire   [15:0] ci1_4_fu_743_p2;
wire   [15:0] ar1_4_fu_713_p2;
wire   [15:0] ai1_4_fu_719_p2;
wire   [15:0] cr1_4_fu_737_p2;
wire   [15:0] cr0_5_fu_773_p2;
wire   [15:0] ar0_5_fu_749_p2;
wire   [15:0] ci0_5_fu_779_p2;
wire   [15:0] ai0_5_fu_755_p2;
wire   [15:0] ci1_5_fu_791_p2;
wire   [15:0] ar1_5_fu_761_p2;
wire   [15:0] ai1_5_fu_767_p2;
wire   [15:0] cr1_5_fu_785_p2;
wire   [15:0] cr0_6_fu_821_p2;
wire   [15:0] ar0_6_fu_797_p2;
wire   [15:0] ci0_6_fu_827_p2;
wire   [15:0] ai0_6_fu_803_p2;
wire   [15:0] ci1_6_fu_839_p2;
wire   [15:0] ar1_6_fu_809_p2;
wire   [15:0] ai1_6_fu_815_p2;
wire   [15:0] cr1_6_fu_833_p2;
wire   [15:0] cr0_7_fu_869_p2;
wire   [15:0] ar0_7_fu_845_p2;
wire   [15:0] ci0_7_fu_875_p2;
wire   [15:0] ai0_7_fu_851_p2;
wire   [15:0] ci1_7_fu_887_p2;
wire   [15:0] ar1_7_fu_857_p2;
wire   [15:0] ai1_7_fu_863_p2;
wire   [15:0] cr1_7_fu_881_p2;
wire   [15:0] sub_ln35_4_fu_911_p2;
wire   [15:0] sub_ln36_9_fu_923_p2;
wire   [15:0] add_ln37_4_fu_935_p2;
wire   [15:0] sub_ln35_5_fu_959_p2;
wire   [15:0] sub_ln36_11_fu_971_p2;
wire   [15:0] add_ln37_5_fu_983_p2;
wire   [15:0] sub_ln35_6_fu_1007_p2;
wire   [15:0] sub_ln36_13_fu_1019_p2;
wire   [15:0] add_ln37_6_fu_1031_p2;
wire   [15:0] sub_ln35_7_fu_1055_p2;
wire   [15:0] sub_ln36_15_fu_1067_p2;
wire   [15:0] add_ln37_7_fu_1079_p2;
wire  signed [15:0] mul_ln10_24_fu_1176_p0;
wire  signed [27:0] sext_ln10_32_fu_1173_p1;
wire  signed [13:0] mul_ln10_24_fu_1176_p1;
wire  signed [15:0] mul_ln11_24_fu_1181_p0;
wire  signed [13:0] mul_ln11_24_fu_1181_p1;
wire  signed [15:0] mul_ln10_26_fu_1189_p0;
wire  signed [27:0] sext_ln10_34_fu_1186_p1;
wire  signed [13:0] mul_ln10_26_fu_1189_p1;
wire  signed [15:0] mul_ln11_26_fu_1194_p0;
wire  signed [13:0] mul_ln11_26_fu_1194_p1;
wire  signed [15:0] mul_ln10_28_fu_1202_p0;
wire  signed [27:0] sext_ln10_38_fu_1199_p1;
wire  signed [13:0] mul_ln10_28_fu_1202_p1;
wire  signed [15:0] mul_ln11_28_fu_1207_p0;
wire  signed [13:0] mul_ln11_28_fu_1207_p1;
wire  signed [15:0] mul_ln10_30_fu_1215_p0;
wire  signed [27:0] sext_ln10_42_fu_1212_p1;
wire  signed [13:0] mul_ln10_30_fu_1215_p1;
wire  signed [15:0] mul_ln11_30_fu_1220_p0;
wire  signed [13:0] mul_ln11_30_fu_1220_p1;
wire  signed [15:0] mul_ln10_32_fu_1228_p0;
wire  signed [27:0] sext_ln10_44_fu_1225_p1;
wire  signed [13:0] mul_ln10_32_fu_1228_p1;
wire  signed [15:0] mul_ln11_32_fu_1233_p0;
wire  signed [13:0] mul_ln11_32_fu_1233_p1;
wire  signed [15:0] mul_ln10_34_fu_1241_p0;
wire  signed [27:0] sext_ln10_46_fu_1238_p1;
wire  signed [13:0] mul_ln10_34_fu_1241_p1;
wire  signed [15:0] mul_ln11_34_fu_1246_p0;
wire  signed [13:0] mul_ln11_34_fu_1246_p1;
wire  signed [15:0] mul_ln10_36_fu_1254_p0;
wire  signed [27:0] sext_ln10_48_fu_1251_p1;
wire  signed [13:0] mul_ln10_36_fu_1254_p1;
wire  signed [15:0] mul_ln11_36_fu_1259_p0;
wire  signed [13:0] mul_ln11_36_fu_1259_p1;
wire  signed [15:0] mul_ln10_38_fu_1267_p0;
wire  signed [27:0] sext_ln10_50_fu_1264_p1;
wire  signed [13:0] mul_ln10_38_fu_1267_p1;
wire  signed [15:0] mul_ln11_38_fu_1272_p0;
wire  signed [13:0] mul_ln11_38_fu_1272_p1;
wire  signed [15:0] mul_ln10_40_fu_1280_p0;
wire  signed [27:0] sext_ln10_52_fu_1277_p1;
wire  signed [13:0] mul_ln10_40_fu_1280_p1;
wire  signed [15:0] mul_ln11_40_fu_1285_p0;
wire  signed [13:0] mul_ln11_40_fu_1285_p1;
wire  signed [15:0] mul_ln10_42_fu_1293_p0;
wire  signed [27:0] sext_ln10_56_fu_1290_p1;
wire  signed [13:0] mul_ln10_42_fu_1293_p1;
wire  signed [15:0] mul_ln11_42_fu_1298_p0;
wire  signed [13:0] mul_ln11_42_fu_1298_p1;
wire  signed [15:0] mul_ln10_44_fu_1306_p0;
wire  signed [27:0] sext_ln10_58_fu_1303_p1;
wire  signed [13:0] mul_ln10_44_fu_1306_p1;
wire  signed [15:0] mul_ln11_44_fu_1311_p0;
wire  signed [13:0] mul_ln11_44_fu_1311_p1;
wire  signed [15:0] mul_ln10_46_fu_1319_p0;
wire  signed [27:0] sext_ln10_60_fu_1316_p1;
wire  signed [13:0] mul_ln10_46_fu_1319_p1;
wire  signed [15:0] mul_ln11_46_fu_1324_p0;
wire  signed [13:0] mul_ln11_46_fu_1324_p1;
wire  signed [27:0] grp_fu_4153_p3;
wire  signed [27:0] grp_fu_4161_p3;
wire  signed [27:0] grp_fu_4169_p3;
wire  signed [27:0] grp_fu_4177_p3;
wire  signed [27:0] grp_fu_4185_p3;
wire  signed [27:0] grp_fu_4193_p3;
wire  signed [27:0] grp_fu_4201_p3;
wire  signed [27:0] grp_fu_4209_p3;
wire  signed [27:0] grp_fu_4217_p3;
wire  signed [27:0] grp_fu_4225_p3;
wire  signed [27:0] grp_fu_4233_p3;
wire  signed [27:0] grp_fu_4241_p3;
wire   [15:0] br_5_fu_1383_p4;
wire   [15:0] dr_5_fu_1419_p4;
wire   [15:0] cr_5_fu_1401_p4;
wire   [15:0] cr0_13_fu_1447_p2;
wire   [15:0] ar0_13_fu_1437_p2;
wire  signed [27:0] grp_fu_4249_p3;
wire  signed [27:0] grp_fu_4257_p3;
wire  signed [27:0] grp_fu_4265_p3;
wire  signed [27:0] grp_fu_4273_p3;
wire  signed [27:0] grp_fu_4281_p3;
wire  signed [27:0] grp_fu_4289_p3;
wire   [15:0] br_6_fu_1471_p4;
wire   [15:0] di_6_fu_1516_p4;
wire   [15:0] ci_6_fu_1498_p4;
wire   [15:0] ci1_14_fu_1541_p2;
wire   [15:0] ar1_14_fu_1530_p2;
wire  signed [27:0] grp_fu_4297_p3;
wire  signed [27:0] grp_fu_4305_p3;
wire  signed [27:0] grp_fu_4313_p3;
wire  signed [27:0] grp_fu_4321_p3;
wire  signed [27:0] grp_fu_4329_p3;
wire  signed [27:0] grp_fu_4337_p3;
wire   [15:0] cr0_fu_1733_p2;
wire   [15:0] ar0_fu_1709_p2;
wire   [15:0] ci0_fu_1739_p2;
wire   [15:0] ai0_fu_1715_p2;
wire   [15:0] ci1_fu_1751_p2;
wire   [15:0] ar1_fu_1721_p2;
wire   [15:0] ai1_fu_1727_p2;
wire   [15:0] cr1_fu_1745_p2;
wire   [15:0] cr0_1_fu_1781_p2;
wire   [15:0] ar0_1_fu_1757_p2;
wire   [15:0] ci0_1_fu_1787_p2;
wire   [15:0] ai0_1_fu_1763_p2;
wire   [15:0] ci1_1_fu_1799_p2;
wire   [15:0] ar1_1_fu_1769_p2;
wire   [15:0] ai1_1_fu_1775_p2;
wire   [15:0] cr1_1_fu_1793_p2;
wire   [15:0] cr0_2_fu_1829_p2;
wire   [15:0] ar0_2_fu_1805_p2;
wire   [15:0] ci0_2_fu_1835_p2;
wire   [15:0] ai0_2_fu_1811_p2;
wire   [15:0] ci1_2_fu_1847_p2;
wire   [15:0] ar1_2_fu_1817_p2;
wire   [15:0] ai1_2_fu_1823_p2;
wire   [15:0] cr1_2_fu_1841_p2;
wire   [15:0] cr0_3_fu_1877_p2;
wire   [15:0] ar0_3_fu_1853_p2;
wire   [15:0] ci0_3_fu_1883_p2;
wire   [15:0] ai0_3_fu_1859_p2;
wire   [15:0] ci1_3_fu_1895_p2;
wire   [15:0] ar1_3_fu_1865_p2;
wire   [15:0] ai1_3_fu_1871_p2;
wire   [15:0] cr1_3_fu_1889_p2;
wire   [15:0] sub_ln35_fu_1919_p2;
wire   [15:0] sub_ln36_1_fu_1931_p2;
wire   [15:0] add_ln37_fu_1943_p2;
wire   [15:0] sub_ln35_1_fu_1967_p2;
wire   [15:0] sub_ln36_3_fu_1979_p2;
wire   [15:0] add_ln37_1_fu_1991_p2;
wire   [15:0] sub_ln35_2_fu_2015_p2;
wire   [15:0] sub_ln36_5_fu_2027_p2;
wire   [15:0] add_ln37_2_fu_2039_p2;
wire   [15:0] sub_ln35_3_fu_2063_p2;
wire   [15:0] sub_ln36_7_fu_2075_p2;
wire   [15:0] add_ln37_3_fu_2087_p2;
wire   [15:0] cr0_12_fu_2173_p2;
wire   [15:0] ar0_12_fu_2157_p2;
wire   [15:0] ci0_12_fu_2177_p2;
wire   [15:0] ai0_12_fu_2161_p2;
wire   [15:0] ci1_12_fu_2185_p2;
wire   [15:0] ar1_12_fu_2165_p2;
wire   [15:0] ai1_12_fu_2169_p2;
wire   [15:0] cr1_12_fu_2181_p2;
wire   [15:0] ci0_13_fu_2245_p2;
wire   [15:0] ai0_13_fu_2237_p2;
wire   [15:0] ci1_13_fu_2249_p2;
wire   [15:0] ai1_13_fu_2241_p2;
wire   [15:0] cr0_14_fu_2293_p2;
wire   [15:0] ai0_14_fu_2285_p2;
wire   [15:0] ai1_14_fu_2289_p2;
wire   [15:0] cr1_14_fu_2297_p2;
wire   [15:0] cr0_15_fu_2349_p2;
wire   [15:0] ar0_15_fu_2333_p2;
wire   [15:0] ci0_15_fu_2353_p2;
wire   [15:0] ai0_15_fu_2337_p2;
wire   [15:0] ci1_15_fu_2361_p2;
wire   [15:0] ar1_15_fu_2341_p2;
wire   [15:0] ai1_15_fu_2345_p2;
wire   [15:0] cr1_15_fu_2357_p2;
wire   [15:0] a_imag_fu_2195_p2;
wire   [15:0] sub_ln35_12_fu_2207_p2;
wire   [15:0] sub_ln36_25_fu_2219_p2;
wire   [15:0] add_ln37_12_fu_2231_p2;
wire   [15:0] a_imag_11_fu_2253_p2;
wire  signed [15:0] mul_ln10_56_fu_2436_p0;
wire  signed [27:0] sext_ln10_70_fu_2429_p1;
wire  signed [13:0] mul_ln10_56_fu_2436_p1;
wire  signed [15:0] mul_ln11_56_fu_2441_p0;
wire  signed [13:0] mul_ln11_56_fu_2441_p1;
wire   [15:0] sub_ln35_13_fu_2264_p2;
wire   [15:0] sub_ln36_27_fu_2269_p2;
wire  signed [15:0] mul_ln10_60_fu_2465_p0;
wire  signed [27:0] sext_ln10_76_fu_2458_p1;
wire  signed [13:0] mul_ln10_60_fu_2465_p1;
wire  signed [15:0] mul_ln11_60_fu_2470_p0;
wire  signed [13:0] mul_ln11_60_fu_2470_p1;
wire   [15:0] add_ln37_13_fu_2280_p2;
wire   [15:0] a_imag_13_fu_2306_p2;
wire   [15:0] sub_ln35_14_fu_2311_p2;
wire  signed [15:0] mul_ln10_66_fu_2506_p0;
wire  signed [27:0] sext_ln10_86_fu_2499_p1;
wire  signed [13:0] mul_ln10_66_fu_2506_p1;
wire  signed [15:0] mul_ln11_66_fu_2511_p0;
wire  signed [13:0] mul_ln11_66_fu_2511_p1;
wire   [15:0] sub_ln36_29_fu_2322_p2;
wire   [15:0] add_ln37_14_fu_2327_p2;
wire   [15:0] a_imag_15_fu_2371_p2;
wire   [15:0] sub_ln35_15_fu_2383_p2;
wire   [15:0] sub_ln36_31_fu_2395_p2;
wire   [15:0] add_ln37_15_fu_2407_p2;
wire  signed [15:0] mul_ln10_fu_2639_p0;
wire  signed [27:0] sext_ln10_fu_2636_p1;
wire  signed [13:0] mul_ln10_fu_2639_p1;
wire  signed [15:0] mul_ln11_fu_2644_p0;
wire  signed [13:0] mul_ln11_fu_2644_p1;
wire  signed [15:0] mul_ln10_2_fu_2652_p0;
wire  signed [27:0] sext_ln10_4_fu_2649_p1;
wire  signed [13:0] mul_ln10_2_fu_2652_p1;
wire  signed [15:0] mul_ln11_2_fu_2657_p0;
wire  signed [13:0] mul_ln11_2_fu_2657_p1;
wire  signed [15:0] mul_ln10_4_fu_2665_p0;
wire  signed [27:0] sext_ln10_6_fu_2662_p1;
wire  signed [13:0] mul_ln10_4_fu_2665_p1;
wire  signed [15:0] mul_ln11_4_fu_2670_p0;
wire  signed [13:0] mul_ln11_4_fu_2670_p1;
wire  signed [15:0] mul_ln10_6_fu_2678_p0;
wire  signed [27:0] sext_ln10_8_fu_2675_p1;
wire  signed [13:0] mul_ln10_6_fu_2678_p1;
wire  signed [15:0] mul_ln11_6_fu_2683_p0;
wire  signed [13:0] mul_ln11_6_fu_2683_p1;
wire  signed [15:0] mul_ln10_8_fu_2691_p0;
wire  signed [27:0] sext_ln10_10_fu_2688_p1;
wire  signed [13:0] mul_ln10_8_fu_2691_p1;
wire  signed [15:0] mul_ln11_8_fu_2696_p0;
wire  signed [13:0] mul_ln11_8_fu_2696_p1;
wire  signed [15:0] mul_ln10_10_fu_2704_p0;
wire  signed [27:0] sext_ln10_12_fu_2701_p1;
wire  signed [13:0] mul_ln10_10_fu_2704_p1;
wire  signed [15:0] mul_ln11_10_fu_2709_p0;
wire  signed [13:0] mul_ln11_10_fu_2709_p1;
wire  signed [15:0] mul_ln10_12_fu_2717_p0;
wire  signed [27:0] sext_ln10_14_fu_2714_p1;
wire  signed [13:0] mul_ln10_12_fu_2717_p1;
wire  signed [15:0] mul_ln11_12_fu_2722_p0;
wire  signed [13:0] mul_ln11_12_fu_2722_p1;
wire  signed [15:0] mul_ln10_14_fu_2730_p0;
wire  signed [27:0] sext_ln10_18_fu_2727_p1;
wire  signed [13:0] mul_ln10_14_fu_2730_p1;
wire  signed [15:0] mul_ln11_14_fu_2735_p0;
wire  signed [13:0] mul_ln11_14_fu_2735_p1;
wire  signed [15:0] mul_ln10_16_fu_2743_p0;
wire  signed [27:0] sext_ln10_22_fu_2740_p1;
wire  signed [13:0] mul_ln10_16_fu_2743_p1;
wire  signed [15:0] mul_ln11_16_fu_2748_p0;
wire  signed [13:0] mul_ln11_16_fu_2748_p1;
wire  signed [15:0] mul_ln10_18_fu_2756_p0;
wire  signed [27:0] sext_ln10_26_fu_2753_p1;
wire  signed [13:0] mul_ln10_18_fu_2756_p1;
wire  signed [15:0] mul_ln11_18_fu_2761_p0;
wire  signed [13:0] mul_ln11_18_fu_2761_p1;
wire  signed [15:0] mul_ln10_20_fu_2769_p0;
wire  signed [27:0] sext_ln10_28_fu_2766_p1;
wire  signed [13:0] mul_ln10_20_fu_2769_p1;
wire  signed [15:0] mul_ln11_20_fu_2774_p0;
wire  signed [13:0] mul_ln11_20_fu_2774_p1;
wire  signed [15:0] mul_ln10_22_fu_2782_p0;
wire  signed [27:0] sext_ln10_30_fu_2779_p1;
wire  signed [13:0] mul_ln10_22_fu_2782_p1;
wire  signed [15:0] mul_ln11_22_fu_2787_p0;
wire  signed [13:0] mul_ln11_22_fu_2787_p1;
wire  signed [15:0] mul_ln10_48_fu_2795_p0;
wire  signed [27:0] sext_ln10_62_fu_2792_p1;
wire  signed [13:0] mul_ln10_48_fu_2795_p1;
wire  signed [15:0] mul_ln11_48_fu_2800_p0;
wire  signed [13:0] mul_ln11_48_fu_2800_p1;
wire  signed [15:0] mul_ln10_50_fu_2808_p0;
wire  signed [27:0] sext_ln10_64_fu_2805_p1;
wire  signed [13:0] mul_ln10_50_fu_2808_p1;
wire  signed [15:0] mul_ln11_50_fu_2813_p0;
wire  signed [13:0] mul_ln11_50_fu_2813_p1;
wire  signed [15:0] mul_ln10_52_fu_2821_p0;
wire  signed [27:0] sext_ln10_66_fu_2818_p1;
wire  signed [13:0] mul_ln10_52_fu_2821_p1;
wire  signed [15:0] mul_ln11_52_fu_2826_p0;
wire  signed [13:0] mul_ln11_52_fu_2826_p1;
wire  signed [15:0] mul_ln10_54_fu_2834_p0;
wire  signed [27:0] sext_ln10_68_fu_2831_p1;
wire  signed [13:0] mul_ln10_54_fu_2834_p1;
wire  signed [15:0] mul_ln11_54_fu_2839_p0;
wire  signed [13:0] mul_ln11_54_fu_2839_p1;
wire  signed [15:0] mul_ln10_58_fu_2847_p0;
wire  signed [27:0] sext_ln10_72_fu_2844_p1;
wire  signed [13:0] mul_ln10_58_fu_2847_p1;
wire  signed [15:0] mul_ln11_58_fu_2852_p0;
wire  signed [13:0] mul_ln11_58_fu_2852_p1;
wire  signed [15:0] mul_ln10_62_fu_2860_p0;
wire  signed [27:0] sext_ln10_78_fu_2857_p1;
wire  signed [13:0] mul_ln10_62_fu_2860_p1;
wire  signed [15:0] mul_ln11_62_fu_2865_p0;
wire  signed [13:0] mul_ln11_62_fu_2865_p1;
wire  signed [15:0] mul_ln10_64_fu_2873_p0;
wire  signed [27:0] sext_ln10_82_fu_2870_p1;
wire  signed [13:0] mul_ln10_64_fu_2873_p1;
wire  signed [15:0] mul_ln11_64_fu_2878_p0;
wire  signed [13:0] mul_ln11_64_fu_2878_p1;
wire  signed [15:0] mul_ln10_68_fu_2886_p0;
wire  signed [27:0] sext_ln10_88_fu_2883_p1;
wire  signed [13:0] mul_ln10_68_fu_2886_p1;
wire  signed [15:0] mul_ln11_68_fu_2891_p0;
wire  signed [13:0] mul_ln11_68_fu_2891_p1;
wire  signed [15:0] mul_ln10_70_fu_2899_p0;
wire  signed [27:0] sext_ln10_92_fu_2896_p1;
wire  signed [13:0] mul_ln10_70_fu_2899_p1;
wire  signed [15:0] mul_ln11_70_fu_2904_p0;
wire  signed [13:0] mul_ln11_70_fu_2904_p1;
wire  signed [15:0] mul_ln10_72_fu_2912_p0;
wire  signed [27:0] sext_ln10_96_fu_2909_p1;
wire  signed [13:0] mul_ln10_72_fu_2912_p1;
wire  signed [15:0] mul_ln11_72_fu_2917_p0;
wire  signed [13:0] mul_ln11_72_fu_2917_p1;
wire  signed [15:0] mul_ln10_74_fu_2925_p0;
wire  signed [27:0] sext_ln10_100_fu_2922_p1;
wire  signed [13:0] mul_ln10_74_fu_2925_p1;
wire  signed [15:0] mul_ln11_74_fu_2930_p0;
wire  signed [13:0] mul_ln11_74_fu_2930_p1;
wire  signed [15:0] mul_ln10_76_fu_2938_p0;
wire  signed [27:0] sext_ln10_104_fu_2935_p1;
wire  signed [13:0] mul_ln10_76_fu_2938_p1;
wire  signed [15:0] mul_ln11_76_fu_2943_p0;
wire  signed [13:0] mul_ln11_76_fu_2943_p1;
wire  signed [15:0] mul_ln10_78_fu_2951_p0;
wire  signed [27:0] sext_ln10_108_fu_2948_p1;
wire  signed [13:0] mul_ln10_78_fu_2951_p1;
wire  signed [15:0] mul_ln11_78_fu_2956_p0;
wire  signed [13:0] mul_ln11_78_fu_2956_p1;
wire  signed [27:0] grp_fu_4345_p3;
wire  signed [27:0] grp_fu_4353_p3;
wire  signed [27:0] grp_fu_4361_p3;
wire  signed [27:0] grp_fu_4369_p3;
wire  signed [27:0] grp_fu_4377_p3;
wire  signed [27:0] grp_fu_4385_p3;
wire   [15:0] br_fu_2961_p4;
wire   [15:0] bi_fu_2970_p4;
wire   [15:0] dr_fu_2997_p4;
wire   [15:0] cr_fu_2979_p4;
wire   [15:0] di_fu_3006_p4;
wire   [15:0] ci_fu_2988_p4;
wire   [15:0] cr0_8_fu_3035_p2;
wire   [15:0] ar0_8_fu_3015_p2;
wire   [15:0] ci0_8_fu_3041_p2;
wire   [15:0] ai0_8_fu_3020_p2;
wire   [15:0] ci1_8_fu_3053_p2;
wire   [15:0] ar1_8_fu_3025_p2;
wire   [15:0] ai1_8_fu_3030_p2;
wire   [15:0] cr1_8_fu_3047_p2;
wire  signed [27:0] grp_fu_4393_p3;
wire  signed [27:0] grp_fu_4401_p3;
wire  signed [27:0] grp_fu_4409_p3;
wire  signed [27:0] grp_fu_4417_p3;
wire  signed [27:0] grp_fu_4425_p3;
wire  signed [27:0] grp_fu_4433_p3;
wire   [15:0] br_1_fu_3107_p4;
wire   [15:0] bi_1_fu_3116_p4;
wire   [15:0] dr_1_fu_3143_p4;
wire   [15:0] cr_1_fu_3125_p4;
wire   [15:0] di_1_fu_3152_p4;
wire   [15:0] ci_1_fu_3134_p4;
wire   [15:0] cr0_9_fu_3181_p2;
wire   [15:0] ar0_9_fu_3161_p2;
wire   [15:0] ci0_9_fu_3187_p2;
wire   [15:0] ai0_9_fu_3166_p2;
wire   [15:0] ci1_9_fu_3199_p2;
wire   [15:0] ar1_9_fu_3171_p2;
wire   [15:0] ai1_9_fu_3176_p2;
wire   [15:0] cr1_9_fu_3193_p2;
wire  signed [27:0] grp_fu_4441_p3;
wire  signed [27:0] grp_fu_4449_p3;
wire  signed [27:0] grp_fu_4457_p3;
wire  signed [27:0] grp_fu_4464_p3;
wire  signed [27:0] grp_fu_4471_p3;
wire  signed [27:0] grp_fu_4478_p3;
wire   [15:0] br_2_fu_3253_p4;
wire   [15:0] bi_2_fu_3262_p4;
wire   [15:0] dr_2_fu_3289_p4;
wire   [15:0] cr_2_fu_3271_p4;
wire   [15:0] di_2_fu_3298_p4;
wire   [15:0] ci_2_fu_3280_p4;
wire   [15:0] cr0_10_fu_3327_p2;
wire   [15:0] ar0_10_fu_3307_p2;
wire   [15:0] ci0_10_fu_3333_p2;
wire   [15:0] ai0_10_fu_3312_p2;
wire   [15:0] ci1_10_fu_3345_p2;
wire   [15:0] ar1_10_fu_3317_p2;
wire   [15:0] ai1_10_fu_3322_p2;
wire   [15:0] cr1_10_fu_3339_p2;
wire  signed [27:0] grp_fu_4485_p3;
wire  signed [27:0] grp_fu_4493_p3;
wire  signed [27:0] grp_fu_4501_p3;
wire  signed [27:0] grp_fu_4508_p3;
wire  signed [27:0] grp_fu_4515_p3;
wire  signed [27:0] grp_fu_4522_p3;
wire   [15:0] br_3_fu_3399_p4;
wire   [15:0] bi_3_fu_3408_p4;
wire   [15:0] dr_3_fu_3435_p4;
wire   [15:0] cr_3_fu_3417_p4;
wire   [15:0] di_3_fu_3444_p4;
wire   [15:0] ci_3_fu_3426_p4;
wire   [15:0] cr0_11_fu_3473_p2;
wire   [15:0] ar0_11_fu_3453_p2;
wire   [15:0] ci0_11_fu_3479_p2;
wire   [15:0] ai0_11_fu_3458_p2;
wire   [15:0] ci1_11_fu_3491_p2;
wire   [15:0] ar1_11_fu_3463_p2;
wire   [15:0] ai1_11_fu_3468_p2;
wire   [15:0] cr1_11_fu_3485_p2;
wire  signed [27:0] grp_fu_4529_p3;
wire  signed [27:0] grp_fu_4537_p3;
wire  signed [27:0] grp_fu_4545_p3;
wire  signed [27:0] grp_fu_4553_p3;
wire  signed [27:0] grp_fu_4561_p3;
wire  signed [27:0] grp_fu_4568_p3;
wire  signed [27:0] grp_fu_4575_p3;
wire  signed [27:0] grp_fu_4582_p3;
wire  signed [27:0] grp_fu_4589_p3;
wire  signed [27:0] grp_fu_4596_p3;
wire  signed [27:0] grp_fu_4603_p3;
wire  signed [27:0] grp_fu_4611_p3;
wire  signed [27:0] grp_fu_4619_p3;
wire  signed [27:0] grp_fu_4626_p3;
wire  signed [27:0] grp_fu_4633_p3;
wire  signed [27:0] grp_fu_4641_p3;
wire  signed [27:0] grp_fu_4649_p3;
wire  signed [27:0] grp_fu_4657_p3;
wire  signed [27:0] grp_fu_4665_p3;
wire  signed [27:0] grp_fu_4672_p3;
wire  signed [27:0] grp_fu_4679_p3;
wire  signed [27:0] grp_fu_4687_p3;
wire  signed [27:0] grp_fu_4695_p3;
wire  signed [27:0] grp_fu_4703_p3;
wire  signed [27:0] grp_fu_4711_p3;
wire  signed [27:0] grp_fu_4719_p3;
wire  signed [27:0] grp_fu_4727_p3;
wire  signed [27:0] grp_fu_4735_p3;
wire  signed [27:0] grp_fu_4743_p3;
wire  signed [27:0] grp_fu_4751_p3;
wire  signed [27:0] grp_fu_4759_p3;
wire  signed [27:0] grp_fu_4767_p3;
wire  signed [15:0] grp_fu_4153_p0;
wire  signed [13:0] grp_fu_4153_p1;
wire    ap_CS_fsm_state7;
wire  signed [15:0] grp_fu_4161_p0;
wire  signed [13:0] grp_fu_4161_p1;
wire  signed [15:0] grp_fu_4169_p0;
wire  signed [13:0] grp_fu_4169_p1;
wire  signed [15:0] grp_fu_4177_p0;
wire  signed [13:0] grp_fu_4177_p1;
wire  signed [15:0] grp_fu_4185_p0;
wire  signed [13:0] grp_fu_4185_p1;
wire  signed [15:0] grp_fu_4193_p0;
wire  signed [13:0] grp_fu_4193_p1;
wire  signed [15:0] grp_fu_4201_p0;
wire  signed [13:0] grp_fu_4201_p1;
wire  signed [15:0] grp_fu_4209_p0;
wire  signed [13:0] grp_fu_4209_p1;
wire  signed [15:0] grp_fu_4217_p0;
wire  signed [13:0] grp_fu_4217_p1;
wire  signed [15:0] grp_fu_4225_p0;
wire  signed [13:0] grp_fu_4225_p1;
wire  signed [15:0] grp_fu_4233_p0;
wire  signed [13:0] grp_fu_4233_p1;
wire  signed [15:0] grp_fu_4241_p0;
wire  signed [13:0] grp_fu_4241_p1;
wire  signed [15:0] grp_fu_4249_p0;
wire  signed [13:0] grp_fu_4249_p1;
wire  signed [15:0] grp_fu_4257_p0;
wire  signed [13:0] grp_fu_4257_p1;
wire  signed [15:0] grp_fu_4265_p0;
wire  signed [13:0] grp_fu_4265_p1;
wire  signed [15:0] grp_fu_4273_p0;
wire  signed [13:0] grp_fu_4273_p1;
wire  signed [15:0] grp_fu_4281_p0;
wire  signed [13:0] grp_fu_4281_p1;
wire  signed [15:0] grp_fu_4289_p0;
wire  signed [13:0] grp_fu_4289_p1;
wire  signed [15:0] grp_fu_4297_p0;
wire  signed [13:0] grp_fu_4297_p1;
wire  signed [15:0] grp_fu_4305_p0;
wire  signed [13:0] grp_fu_4305_p1;
wire  signed [15:0] grp_fu_4313_p0;
wire  signed [13:0] grp_fu_4313_p1;
wire  signed [15:0] grp_fu_4321_p0;
wire  signed [13:0] grp_fu_4321_p1;
wire  signed [15:0] grp_fu_4329_p0;
wire  signed [13:0] grp_fu_4329_p1;
wire  signed [15:0] grp_fu_4337_p0;
wire  signed [13:0] grp_fu_4337_p1;
wire  signed [15:0] grp_fu_4345_p0;
wire  signed [13:0] grp_fu_4345_p1;
wire    ap_CS_fsm_state11;
wire  signed [15:0] grp_fu_4353_p0;
wire  signed [13:0] grp_fu_4353_p1;
wire  signed [15:0] grp_fu_4361_p0;
wire  signed [13:0] grp_fu_4361_p1;
wire  signed [15:0] grp_fu_4369_p0;
wire  signed [13:0] grp_fu_4369_p1;
wire  signed [15:0] grp_fu_4377_p0;
wire  signed [13:0] grp_fu_4377_p1;
wire  signed [15:0] grp_fu_4385_p0;
wire  signed [13:0] grp_fu_4385_p1;
wire  signed [15:0] grp_fu_4393_p0;
wire  signed [13:0] grp_fu_4393_p1;
wire  signed [15:0] grp_fu_4401_p0;
wire  signed [13:0] grp_fu_4401_p1;
wire  signed [15:0] grp_fu_4409_p0;
wire  signed [13:0] grp_fu_4409_p1;
wire  signed [15:0] grp_fu_4417_p0;
wire  signed [13:0] grp_fu_4417_p1;
wire  signed [15:0] grp_fu_4425_p0;
wire  signed [13:0] grp_fu_4425_p1;
wire  signed [15:0] grp_fu_4433_p0;
wire  signed [13:0] grp_fu_4433_p1;
wire  signed [15:0] grp_fu_4441_p0;
wire  signed [13:0] grp_fu_4441_p1;
wire  signed [15:0] grp_fu_4449_p0;
wire  signed [13:0] grp_fu_4449_p1;
wire  signed [15:0] grp_fu_4457_p0;
wire  signed [13:0] grp_fu_4457_p1;
wire  signed [15:0] grp_fu_4464_p0;
wire  signed [13:0] grp_fu_4464_p1;
wire  signed [15:0] grp_fu_4471_p0;
wire  signed [13:0] grp_fu_4471_p1;
wire  signed [15:0] grp_fu_4478_p0;
wire  signed [13:0] grp_fu_4478_p1;
wire  signed [15:0] grp_fu_4485_p0;
wire  signed [13:0] grp_fu_4485_p1;
wire  signed [15:0] grp_fu_4493_p0;
wire  signed [13:0] grp_fu_4493_p1;
wire  signed [15:0] grp_fu_4501_p0;
wire  signed [13:0] grp_fu_4501_p1;
wire  signed [15:0] grp_fu_4508_p0;
wire  signed [13:0] grp_fu_4508_p1;
wire  signed [15:0] grp_fu_4515_p0;
wire  signed [13:0] grp_fu_4515_p1;
wire  signed [15:0] grp_fu_4522_p0;
wire  signed [13:0] grp_fu_4522_p1;
wire  signed [15:0] grp_fu_4529_p0;
wire  signed [13:0] grp_fu_4529_p1;
wire  signed [15:0] grp_fu_4537_p0;
wire  signed [13:0] grp_fu_4537_p1;
wire  signed [15:0] grp_fu_4545_p0;
wire  signed [13:0] grp_fu_4545_p1;
wire  signed [15:0] grp_fu_4553_p0;
wire  signed [13:0] grp_fu_4553_p1;
wire  signed [15:0] grp_fu_4561_p0;
wire  signed [13:0] grp_fu_4561_p1;
wire  signed [15:0] grp_fu_4568_p0;
wire  signed [13:0] grp_fu_4568_p1;
wire  signed [15:0] grp_fu_4575_p0;
wire  signed [13:0] grp_fu_4575_p1;
wire  signed [15:0] grp_fu_4582_p0;
wire  signed [13:0] grp_fu_4582_p1;
wire  signed [15:0] grp_fu_4589_p0;
wire  signed [13:0] grp_fu_4589_p1;
wire  signed [15:0] grp_fu_4596_p0;
wire  signed [13:0] grp_fu_4596_p1;
wire  signed [15:0] grp_fu_4603_p0;
wire  signed [15:0] grp_fu_4611_p0;
wire  signed [15:0] grp_fu_4619_p0;
wire  signed [13:0] grp_fu_4619_p1;
wire  signed [15:0] grp_fu_4626_p0;
wire  signed [13:0] grp_fu_4626_p1;
wire  signed [15:0] grp_fu_4633_p0;
wire  signed [15:0] grp_fu_4641_p0;
wire  signed [15:0] grp_fu_4649_p0;
wire  signed [15:0] grp_fu_4657_p0;
wire  signed [15:0] grp_fu_4665_p0;
wire  signed [13:0] grp_fu_4665_p1;
wire  signed [15:0] grp_fu_4672_p0;
wire  signed [13:0] grp_fu_4672_p1;
wire  signed [15:0] grp_fu_4679_p0;
wire  signed [15:0] grp_fu_4687_p0;
wire  signed [15:0] grp_fu_4695_p0;
wire  signed [15:0] grp_fu_4703_p0;
wire  signed [15:0] grp_fu_4711_p0;
wire  signed [15:0] grp_fu_4719_p0;
wire  signed [15:0] grp_fu_4727_p0;
wire  signed [15:0] grp_fu_4735_p0;
wire  signed [15:0] grp_fu_4743_p0;
wire  signed [15:0] grp_fu_4751_p0;
wire  signed [15:0] grp_fu_4759_p0;
wire  signed [15:0] grp_fu_4767_p0;
reg    grp_fu_4153_ce;
reg    ap_block_state5_on_subcall_done;
reg    grp_fu_4161_ce;
reg    grp_fu_4169_ce;
reg    grp_fu_4177_ce;
reg    grp_fu_4185_ce;
reg    grp_fu_4193_ce;
reg    grp_fu_4201_ce;
reg    grp_fu_4209_ce;
reg    grp_fu_4217_ce;
reg    grp_fu_4225_ce;
reg    grp_fu_4233_ce;
reg    grp_fu_4241_ce;
reg    grp_fu_4249_ce;
reg    grp_fu_4257_ce;
reg    grp_fu_4265_ce;
reg    grp_fu_4273_ce;
reg    grp_fu_4281_ce;
reg    grp_fu_4289_ce;
reg    grp_fu_4297_ce;
reg    grp_fu_4305_ce;
reg    grp_fu_4313_ce;
reg    grp_fu_4321_ce;
reg    grp_fu_4329_ce;
reg    grp_fu_4337_ce;
reg    grp_fu_4345_ce;
reg    ap_block_state9_on_subcall_done;
reg    grp_fu_4353_ce;
reg    grp_fu_4361_ce;
reg    grp_fu_4369_ce;
reg    grp_fu_4377_ce;
reg    grp_fu_4385_ce;
reg    grp_fu_4393_ce;
reg    grp_fu_4401_ce;
reg    grp_fu_4409_ce;
reg    grp_fu_4417_ce;
reg    grp_fu_4425_ce;
reg    grp_fu_4433_ce;
reg    grp_fu_4441_ce;
reg    grp_fu_4449_ce;
reg    grp_fu_4457_ce;
reg    grp_fu_4464_ce;
reg    grp_fu_4471_ce;
reg    grp_fu_4478_ce;
reg    grp_fu_4485_ce;
reg    grp_fu_4493_ce;
reg    grp_fu_4501_ce;
reg    grp_fu_4508_ce;
reg    grp_fu_4515_ce;
reg    grp_fu_4522_ce;
reg    grp_fu_4529_ce;
reg    grp_fu_4537_ce;
reg    grp_fu_4545_ce;
reg    grp_fu_4553_ce;
reg    grp_fu_4561_ce;
reg    grp_fu_4568_ce;
reg    grp_fu_4575_ce;
reg    grp_fu_4582_ce;
reg    grp_fu_4589_ce;
reg    grp_fu_4596_ce;
reg    grp_fu_4603_ce;
reg    grp_fu_4611_ce;
reg    grp_fu_4619_ce;
reg    grp_fu_4626_ce;
reg    grp_fu_4633_ce;
reg    grp_fu_4641_ce;
reg    grp_fu_4649_ce;
reg    grp_fu_4657_ce;
reg    grp_fu_4665_ce;
reg    grp_fu_4672_ce;
reg    grp_fu_4679_ce;
reg    grp_fu_4687_ce;
reg    grp_fu_4695_ce;
reg    grp_fu_4703_ce;
reg    grp_fu_4711_ce;
reg    grp_fu_4719_ce;
reg    grp_fu_4727_ce;
reg    grp_fu_4735_ce;
reg    grp_fu_4743_ce;
reg    grp_fu_4751_ce;
reg    grp_fu_4759_ce;
reg    grp_fu_4767_ce;
reg   [14:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    regslice_both_out_stream_U_apdone_blk;
wire    ap_CS_fsm_state15;
wire    regslice_both_in_stream_U_apdone_blk;
wire   [47:0] in_stream_TDATA_int_regslice;
wire    in_stream_TVALID_int_regslice;
reg    in_stream_TREADY_int_regslice;
wire    regslice_both_in_stream_U_ack_in;
wire    out_stream_TREADY_int_regslice;
wire    regslice_both_out_stream_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_402_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_410_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_418_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_426_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_434_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_447_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_455_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_463_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_471_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_479_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_487_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start_reg = 1'b0;
end

fft32_fft32_Pipeline_VITIS_LOOP_72_1 grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start),
    .ap_done(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_done),
    .ap_idle(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_idle),
    .ap_ready(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_ready),
    .in_stream_TVALID(in_stream_TVALID_int_regslice),
    .in_stream_TDATA(in_stream_TDATA_int_regslice),
    .in_stream_TREADY(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_in_stream_TREADY),
    .data_imag_31_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_31_out),
    .data_imag_31_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_31_out_ap_vld),
    .data_imag_30_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_30_out),
    .data_imag_30_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_30_out_ap_vld),
    .data_imag_29_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_29_out),
    .data_imag_29_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_29_out_ap_vld),
    .data_imag_28_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_28_out),
    .data_imag_28_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_28_out_ap_vld),
    .data_imag_27_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_27_out),
    .data_imag_27_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_27_out_ap_vld),
    .data_imag_26_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_26_out),
    .data_imag_26_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_26_out_ap_vld),
    .data_imag_25_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_25_out),
    .data_imag_25_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_25_out_ap_vld),
    .data_imag_24_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_24_out),
    .data_imag_24_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_24_out_ap_vld),
    .data_imag_23_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_23_out),
    .data_imag_23_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_23_out_ap_vld),
    .data_imag_22_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_22_out),
    .data_imag_22_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_22_out_ap_vld),
    .data_imag_21_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_21_out),
    .data_imag_21_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_21_out_ap_vld),
    .data_imag_20_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_20_out),
    .data_imag_20_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_20_out_ap_vld),
    .data_imag_19_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_19_out),
    .data_imag_19_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_19_out_ap_vld),
    .data_imag_18_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_18_out),
    .data_imag_18_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_18_out_ap_vld),
    .data_imag_17_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_17_out),
    .data_imag_17_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_17_out_ap_vld),
    .data_imag_16_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_16_out),
    .data_imag_16_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_16_out_ap_vld),
    .data_imag_15_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_15_out),
    .data_imag_15_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_15_out_ap_vld),
    .data_imag_14_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_14_out),
    .data_imag_14_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_14_out_ap_vld),
    .data_imag_13_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_13_out),
    .data_imag_13_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_13_out_ap_vld),
    .data_imag_12_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_12_out),
    .data_imag_12_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_12_out_ap_vld),
    .data_imag_11_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_11_out),
    .data_imag_11_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_11_out_ap_vld),
    .data_imag_10_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_10_out),
    .data_imag_10_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_10_out_ap_vld),
    .data_imag_9_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_9_out),
    .data_imag_9_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_9_out_ap_vld),
    .data_imag_8_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_8_out),
    .data_imag_8_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_8_out_ap_vld),
    .data_imag_7_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_7_out),
    .data_imag_7_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_7_out_ap_vld),
    .data_imag_6_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_6_out),
    .data_imag_6_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_6_out_ap_vld),
    .data_imag_5_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_5_out),
    .data_imag_5_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_5_out_ap_vld),
    .data_imag_4_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_4_out),
    .data_imag_4_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_4_out_ap_vld),
    .data_imag_3_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_3_out),
    .data_imag_3_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_3_out_ap_vld),
    .data_imag_2_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_2_out),
    .data_imag_2_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_2_out_ap_vld),
    .data_imag_1_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_1_out),
    .data_imag_1_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_1_out_ap_vld),
    .data_imag_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_out),
    .data_imag_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_out_ap_vld),
    .data_real_31_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_31_out),
    .data_real_31_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_31_out_ap_vld),
    .data_real_30_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_30_out),
    .data_real_30_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_30_out_ap_vld),
    .data_real_29_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_29_out),
    .data_real_29_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_29_out_ap_vld),
    .data_real_28_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_28_out),
    .data_real_28_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_28_out_ap_vld),
    .data_real_27_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_27_out),
    .data_real_27_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_27_out_ap_vld),
    .data_real_26_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_26_out),
    .data_real_26_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_26_out_ap_vld),
    .data_real_25_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_25_out),
    .data_real_25_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_25_out_ap_vld),
    .data_real_24_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_24_out),
    .data_real_24_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_24_out_ap_vld),
    .data_real_23_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_23_out),
    .data_real_23_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_23_out_ap_vld),
    .data_real_22_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_22_out),
    .data_real_22_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_22_out_ap_vld),
    .data_real_21_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_21_out),
    .data_real_21_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_21_out_ap_vld),
    .data_real_20_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_20_out),
    .data_real_20_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_20_out_ap_vld),
    .data_real_19_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_19_out),
    .data_real_19_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_19_out_ap_vld),
    .data_real_18_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_18_out),
    .data_real_18_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_18_out_ap_vld),
    .data_real_17_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_17_out),
    .data_real_17_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_17_out_ap_vld),
    .data_real_16_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_16_out),
    .data_real_16_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_16_out_ap_vld),
    .data_real_15_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_15_out),
    .data_real_15_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_15_out_ap_vld),
    .data_real_14_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_14_out),
    .data_real_14_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_14_out_ap_vld),
    .data_real_13_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_13_out),
    .data_real_13_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_13_out_ap_vld),
    .data_real_12_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_12_out),
    .data_real_12_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_12_out_ap_vld),
    .data_real_11_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_11_out),
    .data_real_11_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_11_out_ap_vld),
    .data_real_10_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_10_out),
    .data_real_10_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_10_out_ap_vld),
    .data_real_9_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_9_out),
    .data_real_9_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_9_out_ap_vld),
    .data_real_8_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_8_out),
    .data_real_8_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_8_out_ap_vld),
    .data_real_7_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_7_out),
    .data_real_7_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_7_out_ap_vld),
    .data_real_6_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_6_out),
    .data_real_6_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_6_out_ap_vld),
    .data_real_5_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_5_out),
    .data_real_5_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_5_out_ap_vld),
    .data_real_4_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_4_out),
    .data_real_4_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_4_out_ap_vld),
    .data_real_3_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_3_out),
    .data_real_3_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_3_out_ap_vld),
    .data_real_2_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_2_out),
    .data_real_2_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_2_out_ap_vld),
    .data_real_1_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_1_out),
    .data_real_1_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_1_out_ap_vld),
    .data_real_out(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_out),
    .data_real_out_ap_vld(grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_out_ap_vld)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_402(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_402_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_402_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_402_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_402_ap_ready),
    .in_val(grp_generic_sincos_16_4_s_fu_402_in_val),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_402_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_402_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_410(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_410_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_410_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_410_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_410_ap_ready),
    .in_val(grp_generic_sincos_16_4_s_fu_410_in_val),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_410_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_410_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_418(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_418_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_418_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_418_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_418_ap_ready),
    .in_val(grp_generic_sincos_16_4_s_fu_418_in_val),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_418_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_418_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_426(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_426_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_426_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_426_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_426_ap_ready),
    .in_val(grp_generic_sincos_16_4_s_fu_426_in_val),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_426_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_426_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_434(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_434_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_434_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_434_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_434_ap_ready),
    .in_val(grp_generic_sincos_16_4_s_fu_434_in_val),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_434_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_434_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_447(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_447_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_447_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_447_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_447_ap_ready),
    .in_val(14'd8341),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_447_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_447_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_455(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_455_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_455_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_455_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_455_ap_ready),
    .in_val(14'd7537),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_455_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_455_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_463(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_463_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_463_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_463_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_463_ap_ready),
    .in_val(14'd6733),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_463_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_463_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_471(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_471_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_471_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_471_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_471_ap_ready),
    .in_val(14'd5928),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_471_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_471_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_479(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_479_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_479_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_479_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_479_ap_ready),
    .in_val(14'd5124),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_479_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_479_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_487(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_487_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_487_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_487_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_487_ap_ready),
    .in_val(14'd4320),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_487_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_487_ap_return_1)
);

fft32_fft32_Pipeline_VITIS_LOOP_146_7 grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start),
    .ap_done(grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_done),
    .ap_idle(grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_idle),
    .ap_ready(grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_ready),
    .out_stream_TREADY(grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TREADY),
    .stage2_real(stage2_real_reg_6899),
    .stage2_real_18(stage2_real_18_reg_6919),
    .stage2_real_20(stage2_real_20_reg_6939),
    .stage2_real_22(stage2_real_22_reg_6959),
    .stage2_real_24(stage2_real_24_reg_6979),
    .stage2_real_26(stage2_real_26_reg_6999),
    .stage2_real_28(stage2_real_28_reg_7019),
    .stage2_real_30(stage2_real_30_reg_7039),
    .stage2_real_32(stage2_real_32_reg_7059),
    .stage2_real_34(stage2_real_34_reg_7079),
    .stage2_real_36(stage2_real_36_reg_7099),
    .stage2_real_38(stage2_real_38_reg_7119),
    .stage2_real_40(stage2_real_40_reg_7139),
    .stage2_real_42(stage2_real_42_reg_7159),
    .stage2_real_44(stage2_real_44_reg_7179),
    .stage2_real_46(stage2_real_46_reg_7199),
    .stage2_real_17(stage2_real_17_reg_6909),
    .stage2_real_19(stage2_real_19_reg_6929),
    .stage2_real_21(stage2_real_21_reg_6949),
    .stage2_real_23(stage2_real_23_reg_6969),
    .stage2_real_25(stage2_real_25_reg_6989),
    .stage2_real_27(stage2_real_27_reg_7009),
    .stage2_real_29(stage2_real_29_reg_7029),
    .stage2_real_31(stage2_real_31_reg_7049),
    .stage2_real_33(stage2_real_33_reg_7069),
    .stage2_real_35(stage2_real_35_reg_7089),
    .stage2_real_37(stage2_real_37_reg_7109),
    .stage2_real_39(stage2_real_39_reg_7129),
    .stage2_real_41(stage2_real_41_reg_7149),
    .stage2_real_43(stage2_real_43_reg_7169),
    .stage2_real_45(stage2_real_45_reg_7189),
    .stage2_real_47(stage2_real_47_reg_7209),
    .stage2_imag(stage2_imag_reg_6904),
    .stage2_imag_18(stage2_imag_18_reg_6924),
    .stage2_imag_20(stage2_imag_20_reg_6944),
    .stage2_imag_22(stage2_imag_22_reg_6964),
    .stage2_imag_24(stage2_imag_24_reg_6984),
    .stage2_imag_26(stage2_imag_26_reg_7004),
    .stage2_imag_28(stage2_imag_28_reg_7024),
    .stage2_imag_30(stage2_imag_30_reg_7044),
    .stage2_imag_32(stage2_imag_32_reg_7064),
    .stage2_imag_34(stage2_imag_34_reg_7084),
    .stage2_imag_36(stage2_imag_36_reg_7104),
    .stage2_imag_38(stage2_imag_38_reg_7124),
    .stage2_imag_40(stage2_imag_40_reg_7144),
    .stage2_imag_42(stage2_imag_42_reg_7164),
    .stage2_imag_44(stage2_imag_44_reg_7184),
    .stage2_imag_46(stage2_imag_46_reg_7204),
    .stage2_imag_17(stage2_imag_17_reg_6914),
    .stage2_imag_19(stage2_imag_19_reg_6934),
    .stage2_imag_21(stage2_imag_21_reg_6954),
    .stage2_imag_23(stage2_imag_23_reg_6974),
    .stage2_imag_25(stage2_imag_25_reg_6994),
    .stage2_imag_27(stage2_imag_27_reg_7014),
    .stage2_imag_29(stage2_imag_29_reg_7034),
    .stage2_imag_31(stage2_imag_31_reg_7054),
    .stage2_imag_33(stage2_imag_33_reg_7074),
    .stage2_imag_35(stage2_imag_35_reg_7094),
    .stage2_imag_37(stage2_imag_37_reg_7114),
    .stage2_imag_39(stage2_imag_39_reg_7134),
    .stage2_imag_41(stage2_imag_41_reg_7154),
    .stage2_imag_43(stage2_imag_43_reg_7174),
    .stage2_imag_45(stage2_imag_45_reg_7194),
    .stage2_imag_47(stage2_imag_47_reg_7214),
    .out_stream_TDATA(grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TDATA),
    .out_stream_TVALID(grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TVALID)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U143(
    .din0(mul_ln10_24_fu_1176_p0),
    .din1(mul_ln10_24_fu_1176_p1),
    .dout(mul_ln10_24_fu_1176_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U144(
    .din0(mul_ln11_24_fu_1181_p0),
    .din1(mul_ln11_24_fu_1181_p1),
    .dout(mul_ln11_24_fu_1181_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U145(
    .din0(mul_ln10_26_fu_1189_p0),
    .din1(mul_ln10_26_fu_1189_p1),
    .dout(mul_ln10_26_fu_1189_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U146(
    .din0(mul_ln11_26_fu_1194_p0),
    .din1(mul_ln11_26_fu_1194_p1),
    .dout(mul_ln11_26_fu_1194_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U147(
    .din0(mul_ln10_28_fu_1202_p0),
    .din1(mul_ln10_28_fu_1202_p1),
    .dout(mul_ln10_28_fu_1202_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U148(
    .din0(mul_ln11_28_fu_1207_p0),
    .din1(mul_ln11_28_fu_1207_p1),
    .dout(mul_ln11_28_fu_1207_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U149(
    .din0(mul_ln10_30_fu_1215_p0),
    .din1(mul_ln10_30_fu_1215_p1),
    .dout(mul_ln10_30_fu_1215_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U150(
    .din0(mul_ln11_30_fu_1220_p0),
    .din1(mul_ln11_30_fu_1220_p1),
    .dout(mul_ln11_30_fu_1220_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U151(
    .din0(mul_ln10_32_fu_1228_p0),
    .din1(mul_ln10_32_fu_1228_p1),
    .dout(mul_ln10_32_fu_1228_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U152(
    .din0(mul_ln11_32_fu_1233_p0),
    .din1(mul_ln11_32_fu_1233_p1),
    .dout(mul_ln11_32_fu_1233_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U153(
    .din0(mul_ln10_34_fu_1241_p0),
    .din1(mul_ln10_34_fu_1241_p1),
    .dout(mul_ln10_34_fu_1241_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U154(
    .din0(mul_ln11_34_fu_1246_p0),
    .din1(mul_ln11_34_fu_1246_p1),
    .dout(mul_ln11_34_fu_1246_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U155(
    .din0(mul_ln10_36_fu_1254_p0),
    .din1(mul_ln10_36_fu_1254_p1),
    .dout(mul_ln10_36_fu_1254_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U156(
    .din0(mul_ln11_36_fu_1259_p0),
    .din1(mul_ln11_36_fu_1259_p1),
    .dout(mul_ln11_36_fu_1259_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U157(
    .din0(mul_ln10_38_fu_1267_p0),
    .din1(mul_ln10_38_fu_1267_p1),
    .dout(mul_ln10_38_fu_1267_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U158(
    .din0(mul_ln11_38_fu_1272_p0),
    .din1(mul_ln11_38_fu_1272_p1),
    .dout(mul_ln11_38_fu_1272_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U159(
    .din0(mul_ln10_40_fu_1280_p0),
    .din1(mul_ln10_40_fu_1280_p1),
    .dout(mul_ln10_40_fu_1280_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U160(
    .din0(mul_ln11_40_fu_1285_p0),
    .din1(mul_ln11_40_fu_1285_p1),
    .dout(mul_ln11_40_fu_1285_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U161(
    .din0(mul_ln10_42_fu_1293_p0),
    .din1(mul_ln10_42_fu_1293_p1),
    .dout(mul_ln10_42_fu_1293_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U162(
    .din0(mul_ln11_42_fu_1298_p0),
    .din1(mul_ln11_42_fu_1298_p1),
    .dout(mul_ln11_42_fu_1298_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U163(
    .din0(mul_ln10_44_fu_1306_p0),
    .din1(mul_ln10_44_fu_1306_p1),
    .dout(mul_ln10_44_fu_1306_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U164(
    .din0(mul_ln11_44_fu_1311_p0),
    .din1(mul_ln11_44_fu_1311_p1),
    .dout(mul_ln11_44_fu_1311_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U165(
    .din0(mul_ln10_46_fu_1319_p0),
    .din1(mul_ln10_46_fu_1319_p1),
    .dout(mul_ln10_46_fu_1319_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U166(
    .din0(mul_ln11_46_fu_1324_p0),
    .din1(mul_ln11_46_fu_1324_p1),
    .dout(mul_ln11_46_fu_1324_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U167(
    .din0(mul_ln10_56_fu_2436_p0),
    .din1(mul_ln10_56_fu_2436_p1),
    .dout(mul_ln10_56_fu_2436_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U168(
    .din0(mul_ln11_56_fu_2441_p0),
    .din1(mul_ln11_56_fu_2441_p1),
    .dout(mul_ln11_56_fu_2441_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U169(
    .din0(mul_ln10_60_fu_2465_p0),
    .din1(mul_ln10_60_fu_2465_p1),
    .dout(mul_ln10_60_fu_2465_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U170(
    .din0(mul_ln11_60_fu_2470_p0),
    .din1(mul_ln11_60_fu_2470_p1),
    .dout(mul_ln11_60_fu_2470_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U171(
    .din0(mul_ln10_66_fu_2506_p0),
    .din1(mul_ln10_66_fu_2506_p1),
    .dout(mul_ln10_66_fu_2506_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U172(
    .din0(mul_ln11_66_fu_2511_p0),
    .din1(mul_ln11_66_fu_2511_p1),
    .dout(mul_ln11_66_fu_2511_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U173(
    .din0(mul_ln10_fu_2639_p0),
    .din1(mul_ln10_fu_2639_p1),
    .dout(mul_ln10_fu_2639_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U174(
    .din0(mul_ln11_fu_2644_p0),
    .din1(mul_ln11_fu_2644_p1),
    .dout(mul_ln11_fu_2644_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U175(
    .din0(mul_ln10_2_fu_2652_p0),
    .din1(mul_ln10_2_fu_2652_p1),
    .dout(mul_ln10_2_fu_2652_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U176(
    .din0(mul_ln11_2_fu_2657_p0),
    .din1(mul_ln11_2_fu_2657_p1),
    .dout(mul_ln11_2_fu_2657_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U177(
    .din0(mul_ln10_4_fu_2665_p0),
    .din1(mul_ln10_4_fu_2665_p1),
    .dout(mul_ln10_4_fu_2665_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U178(
    .din0(mul_ln11_4_fu_2670_p0),
    .din1(mul_ln11_4_fu_2670_p1),
    .dout(mul_ln11_4_fu_2670_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U179(
    .din0(mul_ln10_6_fu_2678_p0),
    .din1(mul_ln10_6_fu_2678_p1),
    .dout(mul_ln10_6_fu_2678_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U180(
    .din0(mul_ln11_6_fu_2683_p0),
    .din1(mul_ln11_6_fu_2683_p1),
    .dout(mul_ln11_6_fu_2683_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U181(
    .din0(mul_ln10_8_fu_2691_p0),
    .din1(mul_ln10_8_fu_2691_p1),
    .dout(mul_ln10_8_fu_2691_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U182(
    .din0(mul_ln11_8_fu_2696_p0),
    .din1(mul_ln11_8_fu_2696_p1),
    .dout(mul_ln11_8_fu_2696_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U183(
    .din0(mul_ln10_10_fu_2704_p0),
    .din1(mul_ln10_10_fu_2704_p1),
    .dout(mul_ln10_10_fu_2704_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U184(
    .din0(mul_ln11_10_fu_2709_p0),
    .din1(mul_ln11_10_fu_2709_p1),
    .dout(mul_ln11_10_fu_2709_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U185(
    .din0(mul_ln10_12_fu_2717_p0),
    .din1(mul_ln10_12_fu_2717_p1),
    .dout(mul_ln10_12_fu_2717_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U186(
    .din0(mul_ln11_12_fu_2722_p0),
    .din1(mul_ln11_12_fu_2722_p1),
    .dout(mul_ln11_12_fu_2722_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U187(
    .din0(mul_ln10_14_fu_2730_p0),
    .din1(mul_ln10_14_fu_2730_p1),
    .dout(mul_ln10_14_fu_2730_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U188(
    .din0(mul_ln11_14_fu_2735_p0),
    .din1(mul_ln11_14_fu_2735_p1),
    .dout(mul_ln11_14_fu_2735_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U189(
    .din0(mul_ln10_16_fu_2743_p0),
    .din1(mul_ln10_16_fu_2743_p1),
    .dout(mul_ln10_16_fu_2743_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U190(
    .din0(mul_ln11_16_fu_2748_p0),
    .din1(mul_ln11_16_fu_2748_p1),
    .dout(mul_ln11_16_fu_2748_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U191(
    .din0(mul_ln10_18_fu_2756_p0),
    .din1(mul_ln10_18_fu_2756_p1),
    .dout(mul_ln10_18_fu_2756_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U192(
    .din0(mul_ln11_18_fu_2761_p0),
    .din1(mul_ln11_18_fu_2761_p1),
    .dout(mul_ln11_18_fu_2761_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U193(
    .din0(mul_ln10_20_fu_2769_p0),
    .din1(mul_ln10_20_fu_2769_p1),
    .dout(mul_ln10_20_fu_2769_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U194(
    .din0(mul_ln11_20_fu_2774_p0),
    .din1(mul_ln11_20_fu_2774_p1),
    .dout(mul_ln11_20_fu_2774_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U195(
    .din0(mul_ln10_22_fu_2782_p0),
    .din1(mul_ln10_22_fu_2782_p1),
    .dout(mul_ln10_22_fu_2782_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U196(
    .din0(mul_ln11_22_fu_2787_p0),
    .din1(mul_ln11_22_fu_2787_p1),
    .dout(mul_ln11_22_fu_2787_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U197(
    .din0(mul_ln10_48_fu_2795_p0),
    .din1(mul_ln10_48_fu_2795_p1),
    .dout(mul_ln10_48_fu_2795_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U198(
    .din0(mul_ln11_48_fu_2800_p0),
    .din1(mul_ln11_48_fu_2800_p1),
    .dout(mul_ln11_48_fu_2800_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U199(
    .din0(mul_ln10_50_fu_2808_p0),
    .din1(mul_ln10_50_fu_2808_p1),
    .dout(mul_ln10_50_fu_2808_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U200(
    .din0(mul_ln11_50_fu_2813_p0),
    .din1(mul_ln11_50_fu_2813_p1),
    .dout(mul_ln11_50_fu_2813_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U201(
    .din0(mul_ln10_52_fu_2821_p0),
    .din1(mul_ln10_52_fu_2821_p1),
    .dout(mul_ln10_52_fu_2821_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U202(
    .din0(mul_ln11_52_fu_2826_p0),
    .din1(mul_ln11_52_fu_2826_p1),
    .dout(mul_ln11_52_fu_2826_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U203(
    .din0(mul_ln10_54_fu_2834_p0),
    .din1(mul_ln10_54_fu_2834_p1),
    .dout(mul_ln10_54_fu_2834_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U204(
    .din0(mul_ln11_54_fu_2839_p0),
    .din1(mul_ln11_54_fu_2839_p1),
    .dout(mul_ln11_54_fu_2839_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U205(
    .din0(mul_ln10_58_fu_2847_p0),
    .din1(mul_ln10_58_fu_2847_p1),
    .dout(mul_ln10_58_fu_2847_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U206(
    .din0(mul_ln11_58_fu_2852_p0),
    .din1(mul_ln11_58_fu_2852_p1),
    .dout(mul_ln11_58_fu_2852_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U207(
    .din0(mul_ln10_62_fu_2860_p0),
    .din1(mul_ln10_62_fu_2860_p1),
    .dout(mul_ln10_62_fu_2860_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U208(
    .din0(mul_ln11_62_fu_2865_p0),
    .din1(mul_ln11_62_fu_2865_p1),
    .dout(mul_ln11_62_fu_2865_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U209(
    .din0(mul_ln10_64_fu_2873_p0),
    .din1(mul_ln10_64_fu_2873_p1),
    .dout(mul_ln10_64_fu_2873_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U210(
    .din0(mul_ln11_64_fu_2878_p0),
    .din1(mul_ln11_64_fu_2878_p1),
    .dout(mul_ln11_64_fu_2878_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U211(
    .din0(mul_ln10_68_fu_2886_p0),
    .din1(mul_ln10_68_fu_2886_p1),
    .dout(mul_ln10_68_fu_2886_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U212(
    .din0(mul_ln11_68_fu_2891_p0),
    .din1(mul_ln11_68_fu_2891_p1),
    .dout(mul_ln11_68_fu_2891_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U213(
    .din0(mul_ln10_70_fu_2899_p0),
    .din1(mul_ln10_70_fu_2899_p1),
    .dout(mul_ln10_70_fu_2899_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U214(
    .din0(mul_ln11_70_fu_2904_p0),
    .din1(mul_ln11_70_fu_2904_p1),
    .dout(mul_ln11_70_fu_2904_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U215(
    .din0(mul_ln10_72_fu_2912_p0),
    .din1(mul_ln10_72_fu_2912_p1),
    .dout(mul_ln10_72_fu_2912_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U216(
    .din0(mul_ln11_72_fu_2917_p0),
    .din1(mul_ln11_72_fu_2917_p1),
    .dout(mul_ln11_72_fu_2917_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U217(
    .din0(mul_ln10_74_fu_2925_p0),
    .din1(mul_ln10_74_fu_2925_p1),
    .dout(mul_ln10_74_fu_2925_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U218(
    .din0(mul_ln11_74_fu_2930_p0),
    .din1(mul_ln11_74_fu_2930_p1),
    .dout(mul_ln11_74_fu_2930_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U219(
    .din0(mul_ln10_76_fu_2938_p0),
    .din1(mul_ln10_76_fu_2938_p1),
    .dout(mul_ln10_76_fu_2938_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U220(
    .din0(mul_ln11_76_fu_2943_p0),
    .din1(mul_ln11_76_fu_2943_p1),
    .dout(mul_ln11_76_fu_2943_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U221(
    .din0(mul_ln10_78_fu_2951_p0),
    .din1(mul_ln10_78_fu_2951_p1),
    .dout(mul_ln10_78_fu_2951_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U222(
    .din0(mul_ln11_78_fu_2956_p0),
    .din1(mul_ln11_78_fu_2956_p1),
    .dout(mul_ln11_78_fu_2956_p2)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U223(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4153_p0),
    .din1(grp_fu_4153_p1),
    .din2(mul_ln10_24_reg_5463),
    .ce(grp_fu_4153_ce),
    .dout(grp_fu_4153_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U224(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4161_p0),
    .din1(grp_fu_4161_p1),
    .din2(mul_ln11_24_reg_5468),
    .ce(grp_fu_4161_ce),
    .dout(grp_fu_4161_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U225(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4169_p0),
    .din1(grp_fu_4169_p1),
    .din2(mul_ln10_26_reg_5473),
    .ce(grp_fu_4169_ce),
    .dout(grp_fu_4169_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U226(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4177_p0),
    .din1(grp_fu_4177_p1),
    .din2(mul_ln11_26_reg_5478),
    .ce(grp_fu_4177_ce),
    .dout(grp_fu_4177_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U227(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4185_p0),
    .din1(grp_fu_4185_p1),
    .din2(mul_ln10_28_reg_5483),
    .ce(grp_fu_4185_ce),
    .dout(grp_fu_4185_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U228(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4193_p0),
    .din1(grp_fu_4193_p1),
    .din2(mul_ln11_28_reg_5488),
    .ce(grp_fu_4193_ce),
    .dout(grp_fu_4193_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U229(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4201_p0),
    .din1(grp_fu_4201_p1),
    .din2(mul_ln10_30_reg_5493),
    .ce(grp_fu_4201_ce),
    .dout(grp_fu_4201_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U230(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4209_p0),
    .din1(grp_fu_4209_p1),
    .din2(mul_ln11_30_reg_5498),
    .ce(grp_fu_4209_ce),
    .dout(grp_fu_4209_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U231(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4217_p0),
    .din1(grp_fu_4217_p1),
    .din2(mul_ln10_32_reg_5503),
    .ce(grp_fu_4217_ce),
    .dout(grp_fu_4217_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U232(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4225_p0),
    .din1(grp_fu_4225_p1),
    .din2(mul_ln11_32_reg_5508),
    .ce(grp_fu_4225_ce),
    .dout(grp_fu_4225_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U233(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4233_p0),
    .din1(grp_fu_4233_p1),
    .din2(mul_ln10_34_reg_5513),
    .ce(grp_fu_4233_ce),
    .dout(grp_fu_4233_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U234(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4241_p0),
    .din1(grp_fu_4241_p1),
    .din2(mul_ln11_34_reg_5518),
    .ce(grp_fu_4241_ce),
    .dout(grp_fu_4241_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U235(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4249_p0),
    .din1(grp_fu_4249_p1),
    .din2(mul_ln10_36_reg_5523),
    .ce(grp_fu_4249_ce),
    .dout(grp_fu_4249_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U236(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4257_p0),
    .din1(grp_fu_4257_p1),
    .din2(mul_ln11_36_reg_5528),
    .ce(grp_fu_4257_ce),
    .dout(grp_fu_4257_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U237(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4265_p0),
    .din1(grp_fu_4265_p1),
    .din2(mul_ln10_38_reg_5533),
    .ce(grp_fu_4265_ce),
    .dout(grp_fu_4265_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U238(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4273_p0),
    .din1(grp_fu_4273_p1),
    .din2(mul_ln11_38_reg_5538),
    .ce(grp_fu_4273_ce),
    .dout(grp_fu_4273_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U239(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4281_p0),
    .din1(grp_fu_4281_p1),
    .din2(mul_ln10_40_reg_5543),
    .ce(grp_fu_4281_ce),
    .dout(grp_fu_4281_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U240(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4289_p0),
    .din1(grp_fu_4289_p1),
    .din2(mul_ln11_40_reg_5548),
    .ce(grp_fu_4289_ce),
    .dout(grp_fu_4289_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U241(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4297_p0),
    .din1(grp_fu_4297_p1),
    .din2(mul_ln10_42_reg_5553),
    .ce(grp_fu_4297_ce),
    .dout(grp_fu_4297_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U242(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4305_p0),
    .din1(grp_fu_4305_p1),
    .din2(mul_ln11_42_reg_5558),
    .ce(grp_fu_4305_ce),
    .dout(grp_fu_4305_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U243(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4313_p0),
    .din1(grp_fu_4313_p1),
    .din2(mul_ln10_44_reg_5563),
    .ce(grp_fu_4313_ce),
    .dout(grp_fu_4313_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U244(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4321_p0),
    .din1(grp_fu_4321_p1),
    .din2(mul_ln11_44_reg_5568),
    .ce(grp_fu_4321_ce),
    .dout(grp_fu_4321_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U245(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4329_p0),
    .din1(grp_fu_4329_p1),
    .din2(mul_ln10_46_reg_5573),
    .ce(grp_fu_4329_ce),
    .dout(grp_fu_4329_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U246(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4337_p0),
    .din1(grp_fu_4337_p1),
    .din2(mul_ln11_46_reg_5578),
    .ce(grp_fu_4337_ce),
    .dout(grp_fu_4337_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U247(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4345_p0),
    .din1(grp_fu_4345_p1),
    .din2(mul_ln10_reg_6265),
    .ce(grp_fu_4345_ce),
    .dout(grp_fu_4345_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U248(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4353_p0),
    .din1(grp_fu_4353_p1),
    .din2(mul_ln11_reg_6270),
    .ce(grp_fu_4353_ce),
    .dout(grp_fu_4353_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U249(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4361_p0),
    .din1(grp_fu_4361_p1),
    .din2(mul_ln10_2_reg_6275),
    .ce(grp_fu_4361_ce),
    .dout(grp_fu_4361_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U250(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4369_p0),
    .din1(grp_fu_4369_p1),
    .din2(mul_ln11_2_reg_6280),
    .ce(grp_fu_4369_ce),
    .dout(grp_fu_4369_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U251(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4377_p0),
    .din1(grp_fu_4377_p1),
    .din2(mul_ln10_4_reg_6285),
    .ce(grp_fu_4377_ce),
    .dout(grp_fu_4377_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U252(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4385_p0),
    .din1(grp_fu_4385_p1),
    .din2(mul_ln11_4_reg_6290),
    .ce(grp_fu_4385_ce),
    .dout(grp_fu_4385_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U253(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4393_p0),
    .din1(grp_fu_4393_p1),
    .din2(mul_ln10_6_reg_6295),
    .ce(grp_fu_4393_ce),
    .dout(grp_fu_4393_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U254(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4401_p0),
    .din1(grp_fu_4401_p1),
    .din2(mul_ln11_6_reg_6300),
    .ce(grp_fu_4401_ce),
    .dout(grp_fu_4401_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U255(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4409_p0),
    .din1(grp_fu_4409_p1),
    .din2(mul_ln10_8_reg_6305),
    .ce(grp_fu_4409_ce),
    .dout(grp_fu_4409_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U256(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4417_p0),
    .din1(grp_fu_4417_p1),
    .din2(mul_ln11_8_reg_6310),
    .ce(grp_fu_4417_ce),
    .dout(grp_fu_4417_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U257(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4425_p0),
    .din1(grp_fu_4425_p1),
    .din2(mul_ln10_10_reg_6315),
    .ce(grp_fu_4425_ce),
    .dout(grp_fu_4425_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U258(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4433_p0),
    .din1(grp_fu_4433_p1),
    .din2(mul_ln11_10_reg_6320),
    .ce(grp_fu_4433_ce),
    .dout(grp_fu_4433_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U259(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4441_p0),
    .din1(grp_fu_4441_p1),
    .din2(mul_ln10_12_reg_6325),
    .ce(grp_fu_4441_ce),
    .dout(grp_fu_4441_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U260(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4449_p0),
    .din1(grp_fu_4449_p1),
    .din2(mul_ln11_12_reg_6330),
    .ce(grp_fu_4449_ce),
    .dout(grp_fu_4449_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U261(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4457_p0),
    .din1(grp_fu_4457_p1),
    .din2(mul_ln10_14_reg_6335),
    .ce(grp_fu_4457_ce),
    .dout(grp_fu_4457_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U262(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4464_p0),
    .din1(grp_fu_4464_p1),
    .din2(mul_ln11_14_reg_6340),
    .ce(grp_fu_4464_ce),
    .dout(grp_fu_4464_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U263(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4471_p0),
    .din1(grp_fu_4471_p1),
    .din2(mul_ln10_16_reg_6345),
    .ce(grp_fu_4471_ce),
    .dout(grp_fu_4471_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U264(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4478_p0),
    .din1(grp_fu_4478_p1),
    .din2(mul_ln11_16_reg_6350),
    .ce(grp_fu_4478_ce),
    .dout(grp_fu_4478_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U265(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4485_p0),
    .din1(grp_fu_4485_p1),
    .din2(mul_ln10_18_reg_6355),
    .ce(grp_fu_4485_ce),
    .dout(grp_fu_4485_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U266(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4493_p0),
    .din1(grp_fu_4493_p1),
    .din2(mul_ln11_18_reg_6360),
    .ce(grp_fu_4493_ce),
    .dout(grp_fu_4493_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U267(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4501_p0),
    .din1(grp_fu_4501_p1),
    .din2(mul_ln10_20_reg_6365),
    .ce(grp_fu_4501_ce),
    .dout(grp_fu_4501_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U268(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4508_p0),
    .din1(grp_fu_4508_p1),
    .din2(mul_ln11_20_reg_6370),
    .ce(grp_fu_4508_ce),
    .dout(grp_fu_4508_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U269(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4515_p0),
    .din1(grp_fu_4515_p1),
    .din2(mul_ln10_22_reg_6375),
    .ce(grp_fu_4515_ce),
    .dout(grp_fu_4515_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U270(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4522_p0),
    .din1(grp_fu_4522_p1),
    .din2(mul_ln11_22_reg_6380),
    .ce(grp_fu_4522_ce),
    .dout(grp_fu_4522_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U271(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4529_p0),
    .din1(grp_fu_4529_p1),
    .din2(mul_ln10_48_reg_6385),
    .ce(grp_fu_4529_ce),
    .dout(grp_fu_4529_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U272(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4537_p0),
    .din1(grp_fu_4537_p1),
    .din2(mul_ln11_48_reg_6390),
    .ce(grp_fu_4537_ce),
    .dout(grp_fu_4537_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U273(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4545_p0),
    .din1(grp_fu_4545_p1),
    .din2(mul_ln10_50_reg_6395),
    .ce(grp_fu_4545_ce),
    .dout(grp_fu_4545_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U274(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4553_p0),
    .din1(grp_fu_4553_p1),
    .din2(mul_ln11_50_reg_6400),
    .ce(grp_fu_4553_ce),
    .dout(grp_fu_4553_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U275(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4561_p0),
    .din1(grp_fu_4561_p1),
    .din2(mul_ln10_52_reg_6405),
    .ce(grp_fu_4561_ce),
    .dout(grp_fu_4561_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U276(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4568_p0),
    .din1(grp_fu_4568_p1),
    .din2(mul_ln11_52_reg_6410),
    .ce(grp_fu_4568_ce),
    .dout(grp_fu_4568_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U277(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4575_p0),
    .din1(grp_fu_4575_p1),
    .din2(mul_ln10_54_reg_6415),
    .ce(grp_fu_4575_ce),
    .dout(grp_fu_4575_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U278(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4582_p0),
    .din1(grp_fu_4582_p1),
    .din2(mul_ln11_54_reg_6420),
    .ce(grp_fu_4582_ce),
    .dout(grp_fu_4582_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U279(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4589_p0),
    .din1(grp_fu_4589_p1),
    .din2(mul_ln10_56_reg_6061),
    .ce(grp_fu_4589_ce),
    .dout(grp_fu_4589_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U280(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4596_p0),
    .din1(grp_fu_4596_p1),
    .din2(mul_ln11_56_reg_6066),
    .ce(grp_fu_4596_ce),
    .dout(grp_fu_4596_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U281(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4603_p0),
    .din1(grp_generic_sincos_16_4_s_fu_418_ap_return_0),
    .din2(mul_ln10_58_reg_6425),
    .ce(grp_fu_4603_ce),
    .dout(grp_fu_4603_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U282(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4611_p0),
    .din1(grp_generic_sincos_16_4_s_fu_418_ap_return_1),
    .din2(mul_ln11_58_reg_6430),
    .ce(grp_fu_4611_ce),
    .dout(grp_fu_4611_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U283(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4619_p0),
    .din1(grp_fu_4619_p1),
    .din2(mul_ln10_60_reg_6095),
    .ce(grp_fu_4619_ce),
    .dout(grp_fu_4619_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U284(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4626_p0),
    .din1(grp_fu_4626_p1),
    .din2(mul_ln11_60_reg_6100),
    .ce(grp_fu_4626_ce),
    .dout(grp_fu_4626_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U285(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4633_p0),
    .din1(grp_generic_sincos_16_4_s_fu_426_ap_return_0),
    .din2(mul_ln10_62_reg_6435),
    .ce(grp_fu_4633_ce),
    .dout(grp_fu_4633_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U286(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4641_p0),
    .din1(grp_generic_sincos_16_4_s_fu_426_ap_return_1),
    .din2(mul_ln11_62_reg_6440),
    .ce(grp_fu_4641_ce),
    .dout(grp_fu_4641_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U287(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4649_p0),
    .din1(grp_generic_sincos_16_4_s_fu_434_ap_return_0),
    .din2(mul_ln10_64_reg_6445),
    .ce(grp_fu_4649_ce),
    .dout(grp_fu_4649_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U288(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4657_p0),
    .din1(grp_generic_sincos_16_4_s_fu_434_ap_return_1),
    .din2(mul_ln11_64_reg_6450),
    .ce(grp_fu_4657_ce),
    .dout(grp_fu_4657_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U289(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4665_p0),
    .din1(grp_fu_4665_p1),
    .din2(mul_ln10_66_reg_6147),
    .ce(grp_fu_4665_ce),
    .dout(grp_fu_4665_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U290(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4672_p0),
    .din1(grp_fu_4672_p1),
    .din2(mul_ln11_66_reg_6152),
    .ce(grp_fu_4672_ce),
    .dout(grp_fu_4672_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U291(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4679_p0),
    .din1(grp_generic_sincos_16_4_s_fu_447_ap_return_0),
    .din2(mul_ln10_68_reg_6455),
    .ce(grp_fu_4679_ce),
    .dout(grp_fu_4679_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U292(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4687_p0),
    .din1(grp_generic_sincos_16_4_s_fu_447_ap_return_1),
    .din2(mul_ln11_68_reg_6460),
    .ce(grp_fu_4687_ce),
    .dout(grp_fu_4687_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U293(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4695_p0),
    .din1(grp_generic_sincos_16_4_s_fu_455_ap_return_0),
    .din2(mul_ln10_70_reg_6465),
    .ce(grp_fu_4695_ce),
    .dout(grp_fu_4695_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U294(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4703_p0),
    .din1(grp_generic_sincos_16_4_s_fu_455_ap_return_1),
    .din2(mul_ln11_70_reg_6470),
    .ce(grp_fu_4703_ce),
    .dout(grp_fu_4703_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U295(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4711_p0),
    .din1(grp_generic_sincos_16_4_s_fu_463_ap_return_0),
    .din2(mul_ln10_72_reg_6475),
    .ce(grp_fu_4711_ce),
    .dout(grp_fu_4711_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U296(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4719_p0),
    .din1(grp_generic_sincos_16_4_s_fu_463_ap_return_1),
    .din2(mul_ln11_72_reg_6480),
    .ce(grp_fu_4719_ce),
    .dout(grp_fu_4719_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U297(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4727_p0),
    .din1(grp_generic_sincos_16_4_s_fu_471_ap_return_0),
    .din2(mul_ln10_74_reg_6485),
    .ce(grp_fu_4727_ce),
    .dout(grp_fu_4727_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U298(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4735_p0),
    .din1(grp_generic_sincos_16_4_s_fu_471_ap_return_1),
    .din2(mul_ln11_74_reg_6490),
    .ce(grp_fu_4735_ce),
    .dout(grp_fu_4735_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U299(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4743_p0),
    .din1(grp_generic_sincos_16_4_s_fu_479_ap_return_0),
    .din2(mul_ln10_76_reg_6495),
    .ce(grp_fu_4743_ce),
    .dout(grp_fu_4743_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U300(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4751_p0),
    .din1(grp_generic_sincos_16_4_s_fu_479_ap_return_1),
    .din2(mul_ln11_76_reg_6500),
    .ce(grp_fu_4751_ce),
    .dout(grp_fu_4751_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U301(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4759_p0),
    .din1(grp_generic_sincos_16_4_s_fu_487_ap_return_0),
    .din2(mul_ln10_78_reg_6505),
    .ce(grp_fu_4759_ce),
    .dout(grp_fu_4759_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U302(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4767_p0),
    .din1(grp_generic_sincos_16_4_s_fu_487_ap_return_1),
    .din2(mul_ln11_78_reg_6510),
    .ce(grp_fu_4767_ce),
    .dout(grp_fu_4767_p3)
);

fft32_regslice_both #(
    .DataWidth( 48 ))
regslice_both_in_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TDATA),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_U_ack_in),
    .data_out(in_stream_TDATA_int_regslice),
    .vld_out(in_stream_TVALID_int_regslice),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_U_apdone_blk)
);

fft32_regslice_both #(
    .DataWidth( 48 ))
regslice_both_out_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TDATA),
    .vld_in(grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TVALID),
    .ack_in(out_stream_TREADY_int_regslice),
    .data_out(out_stream_TDATA),
    .vld_out(regslice_both_out_stream_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_402_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
            grp_generic_sincos_16_4_s_fu_402_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_402_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_402_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_410_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
            grp_generic_sincos_16_4_s_fu_410_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_410_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_410_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_418_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
            grp_generic_sincos_16_4_s_fu_418_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_418_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_418_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_426_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
            grp_generic_sincos_16_4_s_fu_426_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_426_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_426_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_434_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
            grp_generic_sincos_16_4_s_fu_434_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_434_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_434_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_447_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_generic_sincos_16_4_s_fu_447_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_447_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_447_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_455_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_generic_sincos_16_4_s_fu_455_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_455_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_455_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_463_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_generic_sincos_16_4_s_fu_463_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_463_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_463_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_471_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_generic_sincos_16_4_s_fu_471_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_471_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_471_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_479_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_generic_sincos_16_4_s_fu_479_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_479_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_479_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_487_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_generic_sincos_16_4_s_fu_487_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_487_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_487_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        a_imag_16_reg_5741 <= a_imag_16_fu_1907_p2;
        a_imag_18_reg_5768 <= a_imag_18_fu_1955_p2;
        a_imag_20_reg_5795 <= a_imag_20_fu_2003_p2;
        a_imag_22_reg_5822 <= a_imag_22_fu_2051_p2;
        a_real_13_reg_6001 <= a_real_13_fu_2301_p2;
        a_real_15_reg_6011 <= a_real_15_fu_2365_p2;
        a_real_16_reg_5735 <= a_real_16_fu_1901_p2;
        a_real_18_reg_5762 <= a_real_18_fu_1949_p2;
        a_real_20_reg_5789 <= a_real_20_fu_1997_p2;
        a_real_22_reg_5816 <= a_real_22_fu_2045_p2;
        a_real_reg_5971 <= a_real_fu_2189_p2;
        add_ln35_12_reg_5976 <= add_ln35_12_fu_2201_p2;
        add_ln35_13_reg_5991 <= add_ln35_13_fu_2259_p2;
        add_ln35_15_reg_6016 <= add_ln35_15_fu_2377_p2;
        add_ln35_1_reg_5774 <= add_ln35_1_fu_1961_p2;
        add_ln35_2_reg_5801 <= add_ln35_2_fu_2009_p2;
        add_ln35_3_reg_5828 <= add_ln35_3_fu_2057_p2;
        add_ln35_reg_5747 <= add_ln35_fu_1913_p2;
        mul_ln10_56_reg_6061 <= mul_ln10_56_fu_2436_p2;
        mul_ln10_60_reg_6095 <= mul_ln10_60_fu_2465_p2;
        mul_ln10_66_reg_6147 <= mul_ln10_66_fu_2506_p2;
        mul_ln11_56_reg_6066 <= mul_ln11_56_fu_2441_p2;
        mul_ln11_60_reg_6100 <= mul_ln11_60_fu_2470_p2;
        mul_ln11_66_reg_6152 <= mul_ln11_66_fu_2511_p2;
        sext_ln10_101_reg_6211 <= sext_ln10_101_fu_2584_p1;
        sext_ln10_103_reg_6223 <= sext_ln10_103_fu_2592_p1;
        sext_ln10_105_reg_6229 <= sext_ln10_105_fu_2604_p1;
        sext_ln10_107_reg_6241 <= sext_ln10_107_fu_2612_p1;
        sext_ln10_109_reg_6247 <= sext_ln10_109_fu_2624_p1;
        sext_ln10_111_reg_6259 <= sext_ln10_111_fu_2632_p1;
        sext_ln10_15_reg_5915 <= sext_ln10_15_fu_2125_p1;
        sext_ln10_17_reg_5931 <= sext_ln10_17_fu_2133_p1;
        sext_ln10_1_reg_5843 <= sext_ln10_1_fu_2093_p1;
        sext_ln10_3_reg_5867 <= sext_ln10_3_fu_2101_p1;
        sext_ln10_73_reg_6071 <= sext_ln10_73_fu_2446_p1;
        sext_ln10_75_reg_6083 <= sext_ln10_75_fu_2454_p1;
        sext_ln10_79_reg_6105 <= sext_ln10_79_fu_2475_p1;
        sext_ln10_81_reg_6117 <= sext_ln10_81_fu_2483_p1;
        sext_ln10_83_reg_6123 <= sext_ln10_83_fu_2487_p1;
        sext_ln10_85_reg_6135 <= sext_ln10_85_fu_2495_p1;
        sext_ln10_89_reg_6157 <= sext_ln10_89_fu_2524_p1;
        sext_ln10_91_reg_6169 <= sext_ln10_91_fu_2532_p1;
        sext_ln10_93_reg_6175 <= sext_ln10_93_fu_2544_p1;
        sext_ln10_95_reg_6187 <= sext_ln10_95_fu_2552_p1;
        sext_ln10_97_reg_6193 <= sext_ln10_97_fu_2564_p1;
        sext_ln10_99_reg_6205 <= sext_ln10_99_fu_2572_p1;
        sub_ln36_24_reg_5981 <= sub_ln36_24_fu_2213_p2;
        sub_ln36_28_reg_6006 <= sub_ln36_28_fu_2317_p2;
        sub_ln36_2_reg_5779 <= sub_ln36_2_fu_1973_p2;
        sub_ln36_30_reg_6021 <= sub_ln36_30_fu_2389_p2;
        sub_ln36_4_reg_5806 <= sub_ln36_4_fu_2021_p2;
        sub_ln36_6_reg_5833 <= sub_ln36_6_fu_2069_p2;
        sub_ln36_reg_5752 <= sub_ln36_fu_1925_p2;
        sub_ln37_12_reg_5986 <= sub_ln37_12_fu_2225_p2;
        sub_ln37_13_reg_5996 <= sub_ln37_13_fu_2275_p2;
        sub_ln37_15_reg_6026 <= sub_ln37_15_fu_2401_p2;
        sub_ln37_1_reg_5784 <= sub_ln37_1_fu_1985_p2;
        sub_ln37_2_reg_5811 <= sub_ln37_2_fu_2033_p2;
        sub_ln37_3_reg_5838 <= sub_ln37_3_fu_2081_p2;
        sub_ln37_reg_5757 <= sub_ln37_fu_1937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        a_imag_17_reg_6521 <= a_imag_17_fu_3065_p2;
        a_imag_19_reg_6569 <= a_imag_19_fu_3211_p2;
        a_imag_21_reg_6617 <= a_imag_21_fu_3357_p2;
        a_imag_23_reg_6665 <= a_imag_23_fu_3503_p2;
        a_real_17_reg_6515 <= a_real_17_fu_3059_p2;
        a_real_19_reg_6563 <= a_real_19_fu_3205_p2;
        a_real_21_reg_6611 <= a_real_21_fu_3351_p2;
        a_real_23_reg_6659 <= a_real_23_fu_3497_p2;
        stage2_imag_48_reg_6533 <= stage2_imag_48_fu_3077_p2;
        stage2_imag_49_reg_6545 <= stage2_imag_49_fu_3089_p2;
        stage2_imag_50_reg_6557 <= stage2_imag_50_fu_3101_p2;
        stage2_imag_51_reg_6581 <= stage2_imag_51_fu_3223_p2;
        stage2_imag_52_reg_6593 <= stage2_imag_52_fu_3235_p2;
        stage2_imag_53_reg_6605 <= stage2_imag_53_fu_3247_p2;
        stage2_imag_54_reg_6629 <= stage2_imag_54_fu_3369_p2;
        stage2_imag_55_reg_6641 <= stage2_imag_55_fu_3381_p2;
        stage2_imag_56_reg_6653 <= stage2_imag_56_fu_3393_p2;
        stage2_imag_57_reg_6677 <= stage2_imag_57_fu_3515_p2;
        stage2_imag_58_reg_6689 <= stage2_imag_58_fu_3527_p2;
        stage2_imag_59_reg_6701 <= stage2_imag_59_fu_3539_p2;
        stage2_real_48_reg_6527 <= stage2_real_48_fu_3071_p2;
        stage2_real_49_reg_6539 <= stage2_real_49_fu_3083_p2;
        stage2_real_50_reg_6551 <= stage2_real_50_fu_3095_p2;
        stage2_real_51_reg_6575 <= stage2_real_51_fu_3217_p2;
        stage2_real_52_reg_6587 <= stage2_real_52_fu_3229_p2;
        stage2_real_53_reg_6599 <= stage2_real_53_fu_3241_p2;
        stage2_real_54_reg_6623 <= stage2_real_54_fu_3363_p2;
        stage2_real_55_reg_6635 <= stage2_real_55_fu_3375_p2;
        stage2_real_56_reg_6647 <= stage2_real_56_fu_3387_p2;
        stage2_real_57_reg_6671 <= stage2_real_57_fu_3509_p2;
        stage2_real_58_reg_6683 <= stage2_real_58_fu_3521_p2;
        stage2_real_59_reg_6695 <= stage2_real_59_fu_3533_p2;
        trunc_ln10_10_reg_6839 <= {{grp_fu_4695_p3[27:12]}};
        trunc_ln10_11_reg_6851 <= {{grp_fu_4711_p3[27:12]}};
        trunc_ln10_12_reg_6863 <= {{grp_fu_4727_p3[27:12]}};
        trunc_ln10_13_reg_6875 <= {{grp_fu_4743_p3[27:12]}};
        trunc_ln10_14_reg_6887 <= {{grp_fu_4759_p3[27:12]}};
        trunc_ln10_1_reg_6731 <= {{grp_fu_4561_p3[27:12]}};
        trunc_ln10_2_reg_6743 <= {{grp_fu_4575_p3[27:12]}};
        trunc_ln10_3_reg_6755 <= {{grp_fu_4589_p3[27:12]}};
        trunc_ln10_4_reg_6767 <= {{grp_fu_4603_p3[27:12]}};
        trunc_ln10_5_reg_6779 <= {{grp_fu_4619_p3[27:12]}};
        trunc_ln10_6_reg_6791 <= {{grp_fu_4633_p3[27:12]}};
        trunc_ln10_7_reg_6803 <= {{grp_fu_4649_p3[27:12]}};
        trunc_ln10_8_reg_6815 <= {{grp_fu_4665_p3[27:12]}};
        trunc_ln10_9_reg_6827 <= {{grp_fu_4679_p3[27:12]}};
        trunc_ln10_s_reg_6719 <= {{grp_fu_4545_p3[27:12]}};
        trunc_ln11_10_reg_6845 <= {{grp_fu_4703_p3[27:12]}};
        trunc_ln11_11_reg_6857 <= {{grp_fu_4719_p3[27:12]}};
        trunc_ln11_12_reg_6869 <= {{grp_fu_4735_p3[27:12]}};
        trunc_ln11_13_reg_6881 <= {{grp_fu_4751_p3[27:12]}};
        trunc_ln11_14_reg_6893 <= {{grp_fu_4767_p3[27:12]}};
        trunc_ln11_1_reg_6737 <= {{grp_fu_4568_p3[27:12]}};
        trunc_ln11_2_reg_6749 <= {{grp_fu_4582_p3[27:12]}};
        trunc_ln11_3_reg_6761 <= {{grp_fu_4596_p3[27:12]}};
        trunc_ln11_4_reg_6773 <= {{grp_fu_4611_p3[27:12]}};
        trunc_ln11_5_reg_6785 <= {{grp_fu_4626_p3[27:12]}};
        trunc_ln11_6_reg_6797 <= {{grp_fu_4641_p3[27:12]}};
        trunc_ln11_7_reg_6809 <= {{grp_fu_4657_p3[27:12]}};
        trunc_ln11_8_reg_6821 <= {{grp_fu_4672_p3[27:12]}};
        trunc_ln11_9_reg_6833 <= {{grp_fu_4687_p3[27:12]}};
        trunc_ln11_s_reg_6725 <= {{grp_fu_4553_p3[27:12]}};
        trunc_ln2_reg_6713 <= {{grp_fu_4537_p3[27:12]}};
        trunc_ln_reg_6707 <= {{grp_fu_4529_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        a_imag_24_reg_5165 <= a_imag_24_fu_899_p2;
        a_imag_25_reg_5192 <= a_imag_25_fu_947_p2;
        a_imag_26_reg_5219 <= a_imag_26_fu_995_p2;
        a_imag_27_reg_5246 <= a_imag_27_fu_1043_p2;
        a_real_24_reg_5159 <= a_real_24_fu_893_p2;
        a_real_25_reg_5186 <= a_real_25_fu_941_p2;
        a_real_26_reg_5213 <= a_real_26_fu_989_p2;
        a_real_27_reg_5240 <= a_real_27_fu_1037_p2;
        add_ln35_4_reg_5171 <= add_ln35_4_fu_905_p2;
        add_ln35_5_reg_5198 <= add_ln35_5_fu_953_p2;
        add_ln35_6_reg_5225 <= add_ln35_6_fu_1001_p2;
        add_ln35_7_reg_5252 <= add_ln35_7_fu_1049_p2;
        sext_ln10_19_reg_5267 <= sext_ln10_19_fu_1085_p1;
        sext_ln10_21_reg_5281 <= sext_ln10_21_fu_1089_p1;
        sext_ln10_23_reg_5295 <= sext_ln10_23_fu_1093_p1;
        sext_ln10_25_reg_5309 <= sext_ln10_25_fu_1097_p1;
        sext_ln10_35_reg_5329 <= sext_ln10_35_fu_1105_p1;
        sext_ln10_37_reg_5345 <= sext_ln10_37_fu_1113_p1;
        sext_ln10_39_reg_5355 <= sext_ln10_39_fu_1117_p1;
        sext_ln10_41_reg_5375 <= sext_ln10_41_fu_1125_p1;
        sext_ln10_53_reg_5419 <= sext_ln10_53_fu_1149_p1;
        sext_ln10_55_reg_5435 <= sext_ln10_55_fu_1157_p1;
        sub_ln36_10_reg_5203 <= sub_ln36_10_fu_965_p2;
        sub_ln36_12_reg_5230 <= sub_ln36_12_fu_1013_p2;
        sub_ln36_14_reg_5257 <= sub_ln36_14_fu_1061_p2;
        sub_ln36_8_reg_5176 <= sub_ln36_8_fu_917_p2;
        sub_ln37_4_reg_5181 <= sub_ln37_4_fu_929_p2;
        sub_ln37_5_reg_5208 <= sub_ln37_5_fu_977_p2;
        sub_ln37_6_reg_5235 <= sub_ln37_6_fu_1025_p2;
        sub_ln37_7_reg_5262 <= sub_ln37_7_fu_1073_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        a_real_11_reg_5649 <= a_real_11_fu_1459_p2;
        add_ln35_14_reg_5689 <= add_ln35_14_fu_1547_p2;
        ar0_14_reg_5677 <= ar0_14_fu_1525_p2;
        ar1_13_reg_5637 <= ar1_13_fu_1442_p2;
        bi_4_reg_5589 <= {{grp_fu_4161_p3[27:12]}};
        bi_5_reg_5619 <= {{grp_fu_4209_p3[27:12]}};
        bi_6_reg_5659 <= {{grp_fu_4257_p3[27:12]}};
        bi_7_reg_5705 <= {{grp_fu_4305_p3[27:12]}};
        br_4_reg_5583 <= {{grp_fu_4153_p3[27:12]}};
        br_7_reg_5699 <= {{grp_fu_4297_p3[27:12]}};
        ci0_14_reg_5683 <= ci0_14_fu_1535_p2;
        ci_4_reg_5601 <= {{grp_fu_4177_p3[27:12]}};
        ci_5_reg_5625 <= {{grp_fu_4225_p3[27:12]}};
        ci_7_reg_5717 <= {{grp_fu_4321_p3[27:12]}};
        cr1_13_reg_5643 <= cr1_13_fu_1453_p2;
        cr_4_reg_5595 <= {{grp_fu_4169_p3[27:12]}};
        cr_6_reg_5665 <= {{grp_fu_4265_p3[27:12]}};
        cr_7_reg_5711 <= {{grp_fu_4313_p3[27:12]}};
        di_4_reg_5613 <= {{grp_fu_4193_p3[27:12]}};
        di_5_reg_5631 <= {{grp_fu_4241_p3[27:12]}};
        di_7_reg_5729 <= {{grp_fu_4337_p3[27:12]}};
        dr_4_reg_5607 <= {{grp_fu_4185_p3[27:12]}};
        dr_6_reg_5671 <= {{grp_fu_4281_p3[27:12]}};
        dr_7_reg_5723 <= {{grp_fu_4329_p3[27:12]}};
        sub_ln36_26_reg_5654 <= sub_ln36_26_fu_1465_p2;
        sub_ln37_14_reg_5694 <= sub_ln37_14_fu_1553_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        mul_ln10_10_reg_6315 <= mul_ln10_10_fu_2704_p2;
        mul_ln10_12_reg_6325 <= mul_ln10_12_fu_2717_p2;
        mul_ln10_14_reg_6335 <= mul_ln10_14_fu_2730_p2;
        mul_ln10_16_reg_6345 <= mul_ln10_16_fu_2743_p2;
        mul_ln10_18_reg_6355 <= mul_ln10_18_fu_2756_p2;
        mul_ln10_20_reg_6365 <= mul_ln10_20_fu_2769_p2;
        mul_ln10_22_reg_6375 <= mul_ln10_22_fu_2782_p2;
        mul_ln10_2_reg_6275 <= mul_ln10_2_fu_2652_p2;
        mul_ln10_48_reg_6385 <= mul_ln10_48_fu_2795_p2;
        mul_ln10_4_reg_6285 <= mul_ln10_4_fu_2665_p2;
        mul_ln10_50_reg_6395 <= mul_ln10_50_fu_2808_p2;
        mul_ln10_52_reg_6405 <= mul_ln10_52_fu_2821_p2;
        mul_ln10_54_reg_6415 <= mul_ln10_54_fu_2834_p2;
        mul_ln10_58_reg_6425 <= mul_ln10_58_fu_2847_p2;
        mul_ln10_62_reg_6435 <= mul_ln10_62_fu_2860_p2;
        mul_ln10_64_reg_6445 <= mul_ln10_64_fu_2873_p2;
        mul_ln10_68_reg_6455 <= mul_ln10_68_fu_2886_p2;
        mul_ln10_6_reg_6295 <= mul_ln10_6_fu_2678_p2;
        mul_ln10_70_reg_6465 <= mul_ln10_70_fu_2899_p2;
        mul_ln10_72_reg_6475 <= mul_ln10_72_fu_2912_p2;
        mul_ln10_74_reg_6485 <= mul_ln10_74_fu_2925_p2;
        mul_ln10_76_reg_6495 <= mul_ln10_76_fu_2938_p2;
        mul_ln10_78_reg_6505 <= mul_ln10_78_fu_2951_p2;
        mul_ln10_8_reg_6305 <= mul_ln10_8_fu_2691_p2;
        mul_ln10_reg_6265 <= mul_ln10_fu_2639_p2;
        mul_ln11_10_reg_6320 <= mul_ln11_10_fu_2709_p2;
        mul_ln11_12_reg_6330 <= mul_ln11_12_fu_2722_p2;
        mul_ln11_14_reg_6340 <= mul_ln11_14_fu_2735_p2;
        mul_ln11_16_reg_6350 <= mul_ln11_16_fu_2748_p2;
        mul_ln11_18_reg_6360 <= mul_ln11_18_fu_2761_p2;
        mul_ln11_20_reg_6370 <= mul_ln11_20_fu_2774_p2;
        mul_ln11_22_reg_6380 <= mul_ln11_22_fu_2787_p2;
        mul_ln11_2_reg_6280 <= mul_ln11_2_fu_2657_p2;
        mul_ln11_48_reg_6390 <= mul_ln11_48_fu_2800_p2;
        mul_ln11_4_reg_6290 <= mul_ln11_4_fu_2670_p2;
        mul_ln11_50_reg_6400 <= mul_ln11_50_fu_2813_p2;
        mul_ln11_52_reg_6410 <= mul_ln11_52_fu_2826_p2;
        mul_ln11_54_reg_6420 <= mul_ln11_54_fu_2839_p2;
        mul_ln11_58_reg_6430 <= mul_ln11_58_fu_2852_p2;
        mul_ln11_62_reg_6440 <= mul_ln11_62_fu_2865_p2;
        mul_ln11_64_reg_6450 <= mul_ln11_64_fu_2878_p2;
        mul_ln11_68_reg_6460 <= mul_ln11_68_fu_2891_p2;
        mul_ln11_6_reg_6300 <= mul_ln11_6_fu_2683_p2;
        mul_ln11_70_reg_6470 <= mul_ln11_70_fu_2904_p2;
        mul_ln11_72_reg_6480 <= mul_ln11_72_fu_2917_p2;
        mul_ln11_74_reg_6490 <= mul_ln11_74_fu_2930_p2;
        mul_ln11_76_reg_6500 <= mul_ln11_76_fu_2943_p2;
        mul_ln11_78_reg_6510 <= mul_ln11_78_fu_2956_p2;
        mul_ln11_8_reg_6310 <= mul_ln11_8_fu_2696_p2;
        mul_ln11_reg_6270 <= mul_ln11_fu_2644_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mul_ln10_24_reg_5463 <= mul_ln10_24_fu_1176_p2;
        mul_ln10_26_reg_5473 <= mul_ln10_26_fu_1189_p2;
        mul_ln10_28_reg_5483 <= mul_ln10_28_fu_1202_p2;
        mul_ln10_30_reg_5493 <= mul_ln10_30_fu_1215_p2;
        mul_ln10_32_reg_5503 <= mul_ln10_32_fu_1228_p2;
        mul_ln10_34_reg_5513 <= mul_ln10_34_fu_1241_p2;
        mul_ln10_36_reg_5523 <= mul_ln10_36_fu_1254_p2;
        mul_ln10_38_reg_5533 <= mul_ln10_38_fu_1267_p2;
        mul_ln10_40_reg_5543 <= mul_ln10_40_fu_1280_p2;
        mul_ln10_42_reg_5553 <= mul_ln10_42_fu_1293_p2;
        mul_ln10_44_reg_5563 <= mul_ln10_44_fu_1306_p2;
        mul_ln10_46_reg_5573 <= mul_ln10_46_fu_1319_p2;
        mul_ln11_24_reg_5468 <= mul_ln11_24_fu_1181_p2;
        mul_ln11_26_reg_5478 <= mul_ln11_26_fu_1194_p2;
        mul_ln11_28_reg_5488 <= mul_ln11_28_fu_1207_p2;
        mul_ln11_30_reg_5498 <= mul_ln11_30_fu_1220_p2;
        mul_ln11_32_reg_5508 <= mul_ln11_32_fu_1233_p2;
        mul_ln11_34_reg_5518 <= mul_ln11_34_fu_1246_p2;
        mul_ln11_36_reg_5528 <= mul_ln11_36_fu_1259_p2;
        mul_ln11_38_reg_5538 <= mul_ln11_38_fu_1272_p2;
        mul_ln11_40_reg_5548 <= mul_ln11_40_fu_1285_p2;
        mul_ln11_42_reg_5558 <= mul_ln11_42_fu_1298_p2;
        mul_ln11_44_reg_5568 <= mul_ln11_44_fu_1311_p2;
        mul_ln11_46_reg_5578 <= mul_ln11_46_fu_1324_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_imag_17_reg_6914 <= stage2_imag_17_fu_3848_p2;
        stage2_imag_18_reg_6924 <= stage2_imag_18_fu_3858_p2;
        stage2_imag_19_reg_6934 <= stage2_imag_19_fu_3868_p2;
        stage2_imag_20_reg_6944 <= stage2_imag_20_fu_3878_p2;
        stage2_imag_21_reg_6954 <= stage2_imag_21_fu_3888_p2;
        stage2_imag_22_reg_6964 <= stage2_imag_22_fu_3898_p2;
        stage2_imag_23_reg_6974 <= stage2_imag_23_fu_3908_p2;
        stage2_imag_24_reg_6984 <= stage2_imag_24_fu_3918_p2;
        stage2_imag_25_reg_6994 <= stage2_imag_25_fu_3928_p2;
        stage2_imag_26_reg_7004 <= stage2_imag_26_fu_3938_p2;
        stage2_imag_27_reg_7014 <= stage2_imag_27_fu_3948_p2;
        stage2_imag_28_reg_7024 <= stage2_imag_28_fu_3958_p2;
        stage2_imag_29_reg_7034 <= stage2_imag_29_fu_3968_p2;
        stage2_imag_30_reg_7044 <= stage2_imag_30_fu_3978_p2;
        stage2_imag_31_reg_7054 <= stage2_imag_31_fu_3988_p2;
        stage2_imag_32_reg_7064 <= stage2_imag_32_fu_3998_p2;
        stage2_imag_33_reg_7074 <= stage2_imag_33_fu_4008_p2;
        stage2_imag_34_reg_7084 <= stage2_imag_34_fu_4018_p2;
        stage2_imag_35_reg_7094 <= stage2_imag_35_fu_4028_p2;
        stage2_imag_36_reg_7104 <= stage2_imag_36_fu_4038_p2;
        stage2_imag_37_reg_7114 <= stage2_imag_37_fu_4048_p2;
        stage2_imag_38_reg_7124 <= stage2_imag_38_fu_4058_p2;
        stage2_imag_39_reg_7134 <= stage2_imag_39_fu_4068_p2;
        stage2_imag_40_reg_7144 <= stage2_imag_40_fu_4078_p2;
        stage2_imag_41_reg_7154 <= stage2_imag_41_fu_4088_p2;
        stage2_imag_42_reg_7164 <= stage2_imag_42_fu_4098_p2;
        stage2_imag_43_reg_7174 <= stage2_imag_43_fu_4108_p2;
        stage2_imag_44_reg_7184 <= stage2_imag_44_fu_4118_p2;
        stage2_imag_45_reg_7194 <= stage2_imag_45_fu_4128_p2;
        stage2_imag_46_reg_7204 <= stage2_imag_46_fu_4138_p2;
        stage2_imag_47_reg_7214 <= stage2_imag_47_fu_4148_p2;
        stage2_imag_reg_6904 <= stage2_imag_fu_3838_p2;
        stage2_real_17_reg_6909 <= stage2_real_17_fu_3843_p2;
        stage2_real_18_reg_6919 <= stage2_real_18_fu_3853_p2;
        stage2_real_19_reg_6929 <= stage2_real_19_fu_3863_p2;
        stage2_real_20_reg_6939 <= stage2_real_20_fu_3873_p2;
        stage2_real_21_reg_6949 <= stage2_real_21_fu_3883_p2;
        stage2_real_22_reg_6959 <= stage2_real_22_fu_3893_p2;
        stage2_real_23_reg_6969 <= stage2_real_23_fu_3903_p2;
        stage2_real_24_reg_6979 <= stage2_real_24_fu_3913_p2;
        stage2_real_25_reg_6989 <= stage2_real_25_fu_3923_p2;
        stage2_real_26_reg_6999 <= stage2_real_26_fu_3933_p2;
        stage2_real_27_reg_7009 <= stage2_real_27_fu_3943_p2;
        stage2_real_28_reg_7019 <= stage2_real_28_fu_3953_p2;
        stage2_real_29_reg_7029 <= stage2_real_29_fu_3963_p2;
        stage2_real_30_reg_7039 <= stage2_real_30_fu_3973_p2;
        stage2_real_31_reg_7049 <= stage2_real_31_fu_3983_p2;
        stage2_real_32_reg_7059 <= stage2_real_32_fu_3993_p2;
        stage2_real_33_reg_7069 <= stage2_real_33_fu_4003_p2;
        stage2_real_34_reg_7079 <= stage2_real_34_fu_4013_p2;
        stage2_real_35_reg_7089 <= stage2_real_35_fu_4023_p2;
        stage2_real_36_reg_7099 <= stage2_real_36_fu_4033_p2;
        stage2_real_37_reg_7109 <= stage2_real_37_fu_4043_p2;
        stage2_real_38_reg_7119 <= stage2_real_38_fu_4053_p2;
        stage2_real_39_reg_7129 <= stage2_real_39_fu_4063_p2;
        stage2_real_40_reg_7139 <= stage2_real_40_fu_4073_p2;
        stage2_real_41_reg_7149 <= stage2_real_41_fu_4083_p2;
        stage2_real_42_reg_7159 <= stage2_real_42_fu_4093_p2;
        stage2_real_43_reg_7169 <= stage2_real_43_fu_4103_p2;
        stage2_real_44_reg_7179 <= stage2_real_44_fu_4113_p2;
        stage2_real_45_reg_7189 <= stage2_real_45_fu_4123_p2;
        stage2_real_46_reg_7199 <= stage2_real_46_fu_4133_p2;
        stage2_real_47_reg_7209 <= stage2_real_47_fu_4143_p2;
        stage2_real_reg_6899 <= stage2_real_fu_3833_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_out_stream_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state9_on_subcall_done)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4153_ce = 1'b1;
    end else begin
        grp_fu_4153_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4161_ce = 1'b1;
    end else begin
        grp_fu_4161_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4169_ce = 1'b1;
    end else begin
        grp_fu_4169_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4177_ce = 1'b1;
    end else begin
        grp_fu_4177_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4185_ce = 1'b1;
    end else begin
        grp_fu_4185_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4193_ce = 1'b1;
    end else begin
        grp_fu_4193_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4201_ce = 1'b1;
    end else begin
        grp_fu_4201_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4209_ce = 1'b1;
    end else begin
        grp_fu_4209_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4217_ce = 1'b1;
    end else begin
        grp_fu_4217_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4225_ce = 1'b1;
    end else begin
        grp_fu_4225_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4233_ce = 1'b1;
    end else begin
        grp_fu_4233_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4241_ce = 1'b1;
    end else begin
        grp_fu_4241_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4249_ce = 1'b1;
    end else begin
        grp_fu_4249_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4257_ce = 1'b1;
    end else begin
        grp_fu_4257_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4265_ce = 1'b1;
    end else begin
        grp_fu_4265_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4273_ce = 1'b1;
    end else begin
        grp_fu_4273_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4281_ce = 1'b1;
    end else begin
        grp_fu_4281_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4289_ce = 1'b1;
    end else begin
        grp_fu_4289_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4297_ce = 1'b1;
    end else begin
        grp_fu_4297_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4305_ce = 1'b1;
    end else begin
        grp_fu_4305_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4313_ce = 1'b1;
    end else begin
        grp_fu_4313_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4321_ce = 1'b1;
    end else begin
        grp_fu_4321_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4329_ce = 1'b1;
    end else begin
        grp_fu_4329_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4337_ce = 1'b1;
    end else begin
        grp_fu_4337_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4345_ce = 1'b1;
    end else begin
        grp_fu_4345_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4353_ce = 1'b1;
    end else begin
        grp_fu_4353_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4361_ce = 1'b1;
    end else begin
        grp_fu_4361_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4369_ce = 1'b1;
    end else begin
        grp_fu_4369_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4377_ce = 1'b1;
    end else begin
        grp_fu_4377_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4385_ce = 1'b1;
    end else begin
        grp_fu_4385_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4393_ce = 1'b1;
    end else begin
        grp_fu_4393_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4401_ce = 1'b1;
    end else begin
        grp_fu_4401_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4409_ce = 1'b1;
    end else begin
        grp_fu_4409_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4417_ce = 1'b1;
    end else begin
        grp_fu_4417_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4425_ce = 1'b1;
    end else begin
        grp_fu_4425_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4433_ce = 1'b1;
    end else begin
        grp_fu_4433_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4441_ce = 1'b1;
    end else begin
        grp_fu_4441_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4449_ce = 1'b1;
    end else begin
        grp_fu_4449_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4457_ce = 1'b1;
    end else begin
        grp_fu_4457_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4464_ce = 1'b1;
    end else begin
        grp_fu_4464_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4471_ce = 1'b1;
    end else begin
        grp_fu_4471_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4478_ce = 1'b1;
    end else begin
        grp_fu_4478_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4485_ce = 1'b1;
    end else begin
        grp_fu_4485_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4493_ce = 1'b1;
    end else begin
        grp_fu_4493_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4501_ce = 1'b1;
    end else begin
        grp_fu_4501_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4508_ce = 1'b1;
    end else begin
        grp_fu_4508_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4515_ce = 1'b1;
    end else begin
        grp_fu_4515_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4522_ce = 1'b1;
    end else begin
        grp_fu_4522_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4529_ce = 1'b1;
    end else begin
        grp_fu_4529_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4537_ce = 1'b1;
    end else begin
        grp_fu_4537_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4545_ce = 1'b1;
    end else begin
        grp_fu_4545_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4553_ce = 1'b1;
    end else begin
        grp_fu_4553_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4561_ce = 1'b1;
    end else begin
        grp_fu_4561_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4568_ce = 1'b1;
    end else begin
        grp_fu_4568_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4575_ce = 1'b1;
    end else begin
        grp_fu_4575_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4582_ce = 1'b1;
    end else begin
        grp_fu_4582_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4589_ce = 1'b1;
    end else begin
        grp_fu_4589_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4596_ce = 1'b1;
    end else begin
        grp_fu_4596_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4603_ce = 1'b1;
    end else begin
        grp_fu_4603_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4611_ce = 1'b1;
    end else begin
        grp_fu_4611_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4619_ce = 1'b1;
    end else begin
        grp_fu_4619_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4626_ce = 1'b1;
    end else begin
        grp_fu_4626_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4633_ce = 1'b1;
    end else begin
        grp_fu_4633_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4641_ce = 1'b1;
    end else begin
        grp_fu_4641_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4649_ce = 1'b1;
    end else begin
        grp_fu_4649_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4657_ce = 1'b1;
    end else begin
        grp_fu_4657_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4665_ce = 1'b1;
    end else begin
        grp_fu_4665_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4672_ce = 1'b1;
    end else begin
        grp_fu_4672_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4679_ce = 1'b1;
    end else begin
        grp_fu_4679_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4687_ce = 1'b1;
    end else begin
        grp_fu_4687_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4695_ce = 1'b1;
    end else begin
        grp_fu_4695_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4703_ce = 1'b1;
    end else begin
        grp_fu_4703_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4711_ce = 1'b1;
    end else begin
        grp_fu_4711_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4719_ce = 1'b1;
    end else begin
        grp_fu_4719_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4727_ce = 1'b1;
    end else begin
        grp_fu_4727_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4735_ce = 1'b1;
    end else begin
        grp_fu_4735_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4743_ce = 1'b1;
    end else begin
        grp_fu_4743_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4751_ce = 1'b1;
    end else begin
        grp_fu_4751_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4759_ce = 1'b1;
    end else begin
        grp_fu_4759_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_4767_ce = 1'b1;
    end else begin
        grp_fu_4767_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_generic_sincos_16_4_s_fu_402_in_val = 14'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_generic_sincos_16_4_s_fu_402_in_val = 14'd14775;
    end else begin
        grp_generic_sincos_16_4_s_fu_402_in_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_generic_sincos_16_4_s_fu_410_in_val = 14'd15579;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_generic_sincos_16_4_s_fu_410_in_val = 14'd13971;
    end else begin
        grp_generic_sincos_16_4_s_fu_410_in_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_generic_sincos_16_4_s_fu_418_in_val = 14'd12362;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_generic_sincos_16_4_s_fu_418_in_val = 14'd13167;
    end else begin
        grp_generic_sincos_16_4_s_fu_418_in_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_generic_sincos_16_4_s_fu_426_in_val = 14'd10754;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_generic_sincos_16_4_s_fu_426_in_val = 14'd11558;
    end else begin
        grp_generic_sincos_16_4_s_fu_426_in_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_generic_sincos_16_4_s_fu_434_in_val = 14'd9950;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_generic_sincos_16_4_s_fu_434_in_val = 14'd9145;
    end else begin
        grp_generic_sincos_16_4_s_fu_434_in_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_stream_TREADY_int_regslice = grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_in_stream_TREADY;
    end else begin
        in_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((regslice_both_out_stream_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_imag_11_fu_2253_p2 = (ci0_13_fu_2245_p2 + ai0_13_fu_2237_p2);

assign a_imag_13_fu_2306_p2 = (ci0_14_reg_5683 + ai0_14_fu_2285_p2);

assign a_imag_15_fu_2371_p2 = (ci0_15_fu_2353_p2 + ai0_15_fu_2337_p2);

assign a_imag_16_fu_1907_p2 = (ci0_fu_1739_p2 + ai0_fu_1715_p2);

assign a_imag_17_fu_3065_p2 = (ci0_8_fu_3041_p2 + ai0_8_fu_3020_p2);

assign a_imag_18_fu_1955_p2 = (ci0_1_fu_1787_p2 + ai0_1_fu_1763_p2);

assign a_imag_19_fu_3211_p2 = (ci0_9_fu_3187_p2 + ai0_9_fu_3166_p2);

assign a_imag_20_fu_2003_p2 = (ci0_2_fu_1835_p2 + ai0_2_fu_1811_p2);

assign a_imag_21_fu_3357_p2 = (ci0_10_fu_3333_p2 + ai0_10_fu_3312_p2);

assign a_imag_22_fu_2051_p2 = (ci0_3_fu_1883_p2 + ai0_3_fu_1859_p2);

assign a_imag_23_fu_3503_p2 = (ci0_11_fu_3479_p2 + ai0_11_fu_3458_p2);

assign a_imag_24_fu_899_p2 = (ci0_4_fu_731_p2 + ai0_4_fu_707_p2);

assign a_imag_25_fu_947_p2 = (ci0_5_fu_779_p2 + ai0_5_fu_755_p2);

assign a_imag_26_fu_995_p2 = (ci0_6_fu_827_p2 + ai0_6_fu_803_p2);

assign a_imag_27_fu_1043_p2 = (ci0_7_fu_875_p2 + ai0_7_fu_851_p2);

assign a_imag_fu_2195_p2 = (ci0_12_fu_2177_p2 + ai0_12_fu_2161_p2);

assign a_real_11_fu_1459_p2 = (cr0_13_fu_1447_p2 + ar0_13_fu_1437_p2);

assign a_real_13_fu_2301_p2 = (cr0_14_fu_2293_p2 + ar0_14_reg_5677);

assign a_real_15_fu_2365_p2 = (cr0_15_fu_2349_p2 + ar0_15_fu_2333_p2);

assign a_real_16_fu_1901_p2 = (cr0_fu_1733_p2 + ar0_fu_1709_p2);

assign a_real_17_fu_3059_p2 = (cr0_8_fu_3035_p2 + ar0_8_fu_3015_p2);

assign a_real_18_fu_1949_p2 = (cr0_1_fu_1781_p2 + ar0_1_fu_1757_p2);

assign a_real_19_fu_3205_p2 = (cr0_9_fu_3181_p2 + ar0_9_fu_3161_p2);

assign a_real_20_fu_1997_p2 = (cr0_2_fu_1829_p2 + ar0_2_fu_1805_p2);

assign a_real_21_fu_3351_p2 = (cr0_10_fu_3327_p2 + ar0_10_fu_3307_p2);

assign a_real_22_fu_2045_p2 = (cr0_3_fu_1877_p2 + ar0_3_fu_1853_p2);

assign a_real_23_fu_3497_p2 = (cr0_11_fu_3473_p2 + ar0_11_fu_3453_p2);

assign a_real_24_fu_893_p2 = (cr0_4_fu_725_p2 + ar0_4_fu_701_p2);

assign a_real_25_fu_941_p2 = (cr0_5_fu_773_p2 + ar0_5_fu_749_p2);

assign a_real_26_fu_989_p2 = (cr0_6_fu_821_p2 + ar0_6_fu_797_p2);

assign a_real_27_fu_1037_p2 = (cr0_7_fu_869_p2 + ar0_7_fu_845_p2);

assign a_real_fu_2189_p2 = (cr0_12_fu_2173_p2 + ar0_12_fu_2157_p2);

assign add_ln35_12_fu_2201_p2 = (ci1_12_fu_2185_p2 + ar1_12_fu_2165_p2);

assign add_ln35_13_fu_2259_p2 = (ci1_13_fu_2249_p2 + ar1_13_reg_5637);

assign add_ln35_14_fu_1547_p2 = (ci1_14_fu_1541_p2 + ar1_14_fu_1530_p2);

assign add_ln35_15_fu_2377_p2 = (ci1_15_fu_2361_p2 + ar1_15_fu_2341_p2);

assign add_ln35_1_fu_1961_p2 = (ci1_1_fu_1799_p2 + ar1_1_fu_1769_p2);

assign add_ln35_2_fu_2009_p2 = (ci1_2_fu_1847_p2 + ar1_2_fu_1817_p2);

assign add_ln35_3_fu_2057_p2 = (ci1_3_fu_1895_p2 + ar1_3_fu_1865_p2);

assign add_ln35_4_fu_905_p2 = (ci1_4_fu_743_p2 + ar1_4_fu_713_p2);

assign add_ln35_5_fu_953_p2 = (ci1_5_fu_791_p2 + ar1_5_fu_761_p2);

assign add_ln35_6_fu_1001_p2 = (ci1_6_fu_839_p2 + ar1_6_fu_809_p2);

assign add_ln35_7_fu_1049_p2 = (ci1_7_fu_887_p2 + ar1_7_fu_857_p2);

assign add_ln35_fu_1913_p2 = (ci1_fu_1751_p2 + ar1_fu_1721_p2);

assign add_ln37_12_fu_2231_p2 = (cr1_12_fu_2181_p2 + ai1_12_fu_2169_p2);

assign add_ln37_13_fu_2280_p2 = (cr1_13_reg_5643 + ai1_13_fu_2241_p2);

assign add_ln37_14_fu_2327_p2 = (cr1_14_fu_2297_p2 + ai1_14_fu_2289_p2);

assign add_ln37_15_fu_2407_p2 = (cr1_15_fu_2357_p2 + ai1_15_fu_2345_p2);

assign add_ln37_1_fu_1991_p2 = (ai1_1_fu_1775_p2 + cr1_1_fu_1793_p2);

assign add_ln37_2_fu_2039_p2 = (ai1_2_fu_1823_p2 + cr1_2_fu_1841_p2);

assign add_ln37_3_fu_2087_p2 = (ai1_3_fu_1871_p2 + cr1_3_fu_1889_p2);

assign add_ln37_4_fu_935_p2 = (ai1_4_fu_719_p2 + cr1_4_fu_737_p2);

assign add_ln37_5_fu_983_p2 = (ai1_5_fu_767_p2 + cr1_5_fu_785_p2);

assign add_ln37_6_fu_1031_p2 = (ai1_6_fu_815_p2 + cr1_6_fu_833_p2);

assign add_ln37_7_fu_1079_p2 = (ai1_7_fu_863_p2 + cr1_7_fu_881_p2);

assign add_ln37_fu_1943_p2 = (ai1_fu_1727_p2 + cr1_fu_1745_p2);

assign ai0_10_fu_3312_p2 = (bi_2_fu_3262_p4 + a_imag_20_reg_5795);

assign ai0_11_fu_3458_p2 = (bi_3_fu_3408_p4 + a_imag_22_reg_5822);

assign ai0_12_fu_2161_p2 = (bi_4_reg_5589 + a_imag_24_reg_5165);

assign ai0_13_fu_2237_p2 = (bi_5_reg_5619 + a_imag_25_reg_5192);

assign ai0_14_fu_2285_p2 = (bi_6_reg_5659 + a_imag_26_reg_5219);

assign ai0_15_fu_2337_p2 = (bi_7_reg_5705 + a_imag_27_reg_5246);

assign ai0_1_fu_1763_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_20_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_4_out);

assign ai0_2_fu_1811_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_18_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_2_out);

assign ai0_3_fu_1859_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_22_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_6_out);

assign ai0_4_fu_707_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_17_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_1_out);

assign ai0_5_fu_755_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_21_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_5_out);

assign ai0_6_fu_803_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_19_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_3_out);

assign ai0_7_fu_851_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_23_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_7_out);

assign ai0_8_fu_3020_p2 = (bi_fu_2970_p4 + a_imag_16_reg_5741);

assign ai0_9_fu_3166_p2 = (bi_1_fu_3116_p4 + a_imag_18_reg_5768);

assign ai0_fu_1715_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_16_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_out);

assign ai1_10_fu_3322_p2 = (a_imag_20_reg_5795 - bi_2_fu_3262_p4);

assign ai1_11_fu_3468_p2 = (a_imag_22_reg_5822 - bi_3_fu_3408_p4);

assign ai1_12_fu_2169_p2 = (a_imag_24_reg_5165 - bi_4_reg_5589);

assign ai1_13_fu_2241_p2 = (a_imag_25_reg_5192 - bi_5_reg_5619);

assign ai1_14_fu_2289_p2 = (a_imag_26_reg_5219 - bi_6_reg_5659);

assign ai1_15_fu_2345_p2 = (a_imag_27_reg_5246 - bi_7_reg_5705);

assign ai1_1_fu_1775_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_4_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_20_out);

assign ai1_2_fu_1823_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_2_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_18_out);

assign ai1_3_fu_1871_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_6_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_22_out);

assign ai1_4_fu_719_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_1_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_17_out);

assign ai1_5_fu_767_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_5_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_21_out);

assign ai1_6_fu_815_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_3_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_19_out);

assign ai1_7_fu_863_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_7_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_23_out);

assign ai1_8_fu_3030_p2 = (a_imag_16_reg_5741 - bi_fu_2970_p4);

assign ai1_9_fu_3176_p2 = (a_imag_18_reg_5768 - bi_1_fu_3116_p4);

assign ai1_fu_1727_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_16_out);

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_generic_sincos_16_4_s_fu_434_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_426_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_418_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_410_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_402_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state9_on_subcall_done = ((grp_generic_sincos_16_4_s_fu_479_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_471_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_463_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_455_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_447_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_434_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_426_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_418_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_410_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_402_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_487_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ar0_10_fu_3307_p2 = (br_2_fu_3253_p4 + a_real_20_reg_5789);

assign ar0_11_fu_3453_p2 = (br_3_fu_3399_p4 + a_real_22_reg_5816);

assign ar0_12_fu_2157_p2 = (br_4_reg_5583 + a_real_24_reg_5159);

assign ar0_13_fu_1437_p2 = (br_5_fu_1383_p4 + a_real_25_reg_5186);

assign ar0_14_fu_1525_p2 = (br_6_fu_1471_p4 + a_real_26_reg_5213);

assign ar0_15_fu_2333_p2 = (br_7_reg_5699 + a_real_27_reg_5240);

assign ar0_1_fu_1757_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_20_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_4_out);

assign ar0_2_fu_1805_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_18_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_2_out);

assign ar0_3_fu_1853_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_22_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_6_out);

assign ar0_4_fu_701_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_17_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_1_out);

assign ar0_5_fu_749_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_21_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_5_out);

assign ar0_6_fu_797_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_19_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_3_out);

assign ar0_7_fu_845_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_23_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_7_out);

assign ar0_8_fu_3015_p2 = (br_fu_2961_p4 + a_real_16_reg_5735);

assign ar0_9_fu_3161_p2 = (br_1_fu_3107_p4 + a_real_18_reg_5762);

assign ar0_fu_1709_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_16_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_out);

assign ar1_10_fu_3317_p2 = (a_real_20_reg_5789 - br_2_fu_3253_p4);

assign ar1_11_fu_3463_p2 = (a_real_22_reg_5816 - br_3_fu_3399_p4);

assign ar1_12_fu_2165_p2 = (a_real_24_reg_5159 - br_4_reg_5583);

assign ar1_13_fu_1442_p2 = (a_real_25_reg_5186 - br_5_fu_1383_p4);

assign ar1_14_fu_1530_p2 = (a_real_26_reg_5213 - br_6_fu_1471_p4);

assign ar1_15_fu_2341_p2 = (a_real_27_reg_5240 - br_7_reg_5699);

assign ar1_1_fu_1769_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_4_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_20_out);

assign ar1_2_fu_1817_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_2_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_18_out);

assign ar1_3_fu_1865_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_6_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_22_out);

assign ar1_4_fu_713_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_1_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_17_out);

assign ar1_5_fu_761_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_5_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_21_out);

assign ar1_6_fu_809_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_3_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_19_out);

assign ar1_7_fu_857_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_7_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_23_out);

assign ar1_8_fu_3025_p2 = (a_real_16_reg_5735 - br_fu_2961_p4);

assign ar1_9_fu_3171_p2 = (a_real_18_reg_5762 - br_1_fu_3107_p4);

assign ar1_fu_1721_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_16_out);

assign bi_1_fu_3116_p4 = {{grp_fu_4401_p3[27:12]}};

assign bi_2_fu_3262_p4 = {{grp_fu_4449_p3[27:12]}};

assign bi_3_fu_3408_p4 = {{grp_fu_4493_p3[27:12]}};

assign bi_fu_2970_p4 = {{grp_fu_4353_p3[27:12]}};

assign br_1_fu_3107_p4 = {{grp_fu_4393_p3[27:12]}};

assign br_2_fu_3253_p4 = {{grp_fu_4441_p3[27:12]}};

assign br_3_fu_3399_p4 = {{grp_fu_4485_p3[27:12]}};

assign br_5_fu_1383_p4 = {{grp_fu_4201_p3[27:12]}};

assign br_6_fu_1471_p4 = {{grp_fu_4249_p3[27:12]}};

assign br_fu_2961_p4 = {{grp_fu_4345_p3[27:12]}};

assign ci0_10_fu_3333_p2 = (di_2_fu_3298_p4 + ci_2_fu_3280_p4);

assign ci0_11_fu_3479_p2 = (di_3_fu_3444_p4 + ci_3_fu_3426_p4);

assign ci0_12_fu_2177_p2 = (di_4_reg_5613 + ci_4_reg_5601);

assign ci0_13_fu_2245_p2 = (di_5_reg_5631 + ci_5_reg_5625);

assign ci0_14_fu_1535_p2 = (di_6_fu_1516_p4 + ci_6_fu_1498_p4);

assign ci0_15_fu_2353_p2 = (di_7_reg_5729 + ci_7_reg_5717);

assign ci0_1_fu_1787_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_28_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_12_out);

assign ci0_2_fu_1835_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_26_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_10_out);

assign ci0_3_fu_1883_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_30_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_14_out);

assign ci0_4_fu_731_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_25_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_9_out);

assign ci0_5_fu_779_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_29_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_13_out);

assign ci0_6_fu_827_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_27_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_11_out);

assign ci0_7_fu_875_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_31_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_15_out);

assign ci0_8_fu_3041_p2 = (di_fu_3006_p4 + ci_fu_2988_p4);

assign ci0_9_fu_3187_p2 = (di_1_fu_3152_p4 + ci_1_fu_3134_p4);

assign ci0_fu_1739_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_24_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_8_out);

assign ci1_10_fu_3345_p2 = (ci_2_fu_3280_p4 - di_2_fu_3298_p4);

assign ci1_11_fu_3491_p2 = (ci_3_fu_3426_p4 - di_3_fu_3444_p4);

assign ci1_12_fu_2185_p2 = (ci_4_reg_5601 - di_4_reg_5613);

assign ci1_13_fu_2249_p2 = (ci_5_reg_5625 - di_5_reg_5631);

assign ci1_14_fu_1541_p2 = (ci_6_fu_1498_p4 - di_6_fu_1516_p4);

assign ci1_15_fu_2361_p2 = (ci_7_reg_5717 - di_7_reg_5729);

assign ci1_1_fu_1799_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_12_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_28_out);

assign ci1_2_fu_1847_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_10_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_26_out);

assign ci1_3_fu_1895_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_14_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_30_out);

assign ci1_4_fu_743_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_9_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_25_out);

assign ci1_5_fu_791_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_13_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_29_out);

assign ci1_6_fu_839_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_11_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_27_out);

assign ci1_7_fu_887_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_15_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_31_out);

assign ci1_8_fu_3053_p2 = (ci_fu_2988_p4 - di_fu_3006_p4);

assign ci1_9_fu_3199_p2 = (ci_1_fu_3134_p4 - di_1_fu_3152_p4);

assign ci1_fu_1751_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_8_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_imag_24_out);

assign ci_1_fu_3134_p4 = {{grp_fu_4417_p3[27:12]}};

assign ci_2_fu_3280_p4 = {{grp_fu_4464_p3[27:12]}};

assign ci_3_fu_3426_p4 = {{grp_fu_4508_p3[27:12]}};

assign ci_6_fu_1498_p4 = {{grp_fu_4273_p3[27:12]}};

assign ci_fu_2988_p4 = {{grp_fu_4369_p3[27:12]}};

assign cr0_10_fu_3327_p2 = (dr_2_fu_3289_p4 + cr_2_fu_3271_p4);

assign cr0_11_fu_3473_p2 = (dr_3_fu_3435_p4 + cr_3_fu_3417_p4);

assign cr0_12_fu_2173_p2 = (dr_4_reg_5607 + cr_4_reg_5595);

assign cr0_13_fu_1447_p2 = (dr_5_fu_1419_p4 + cr_5_fu_1401_p4);

assign cr0_14_fu_2293_p2 = (dr_6_reg_5671 + cr_6_reg_5665);

assign cr0_15_fu_2349_p2 = (dr_7_reg_5723 + cr_7_reg_5711);

assign cr0_1_fu_1781_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_28_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_12_out);

assign cr0_2_fu_1829_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_26_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_10_out);

assign cr0_3_fu_1877_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_30_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_14_out);

assign cr0_4_fu_725_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_25_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_9_out);

assign cr0_5_fu_773_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_29_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_13_out);

assign cr0_6_fu_821_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_27_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_11_out);

assign cr0_7_fu_869_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_31_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_15_out);

assign cr0_8_fu_3035_p2 = (dr_fu_2997_p4 + cr_fu_2979_p4);

assign cr0_9_fu_3181_p2 = (dr_1_fu_3143_p4 + cr_1_fu_3125_p4);

assign cr0_fu_1733_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_24_out + grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_8_out);

assign cr1_10_fu_3339_p2 = (cr_2_fu_3271_p4 - dr_2_fu_3289_p4);

assign cr1_11_fu_3485_p2 = (cr_3_fu_3417_p4 - dr_3_fu_3435_p4);

assign cr1_12_fu_2181_p2 = (cr_4_reg_5595 - dr_4_reg_5607);

assign cr1_13_fu_1453_p2 = (cr_5_fu_1401_p4 - dr_5_fu_1419_p4);

assign cr1_14_fu_2297_p2 = (cr_6_reg_5665 - dr_6_reg_5671);

assign cr1_15_fu_2357_p2 = (cr_7_reg_5711 - dr_7_reg_5723);

assign cr1_1_fu_1793_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_12_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_28_out);

assign cr1_2_fu_1841_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_10_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_26_out);

assign cr1_3_fu_1889_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_14_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_30_out);

assign cr1_4_fu_737_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_9_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_25_out);

assign cr1_5_fu_785_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_13_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_29_out);

assign cr1_6_fu_833_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_11_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_27_out);

assign cr1_7_fu_881_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_15_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_31_out);

assign cr1_8_fu_3047_p2 = (cr_fu_2979_p4 - dr_fu_2997_p4);

assign cr1_9_fu_3193_p2 = (cr_1_fu_3125_p4 - dr_1_fu_3143_p4);

assign cr1_fu_1745_p2 = (grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_8_out - grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_data_real_24_out);

assign cr_1_fu_3125_p4 = {{grp_fu_4409_p3[27:12]}};

assign cr_2_fu_3271_p4 = {{grp_fu_4457_p3[27:12]}};

assign cr_3_fu_3417_p4 = {{grp_fu_4501_p3[27:12]}};

assign cr_5_fu_1401_p4 = {{grp_fu_4217_p3[27:12]}};

assign cr_fu_2979_p4 = {{grp_fu_4361_p3[27:12]}};

assign di_1_fu_3152_p4 = {{grp_fu_4433_p3[27:12]}};

assign di_2_fu_3298_p4 = {{grp_fu_4478_p3[27:12]}};

assign di_3_fu_3444_p4 = {{grp_fu_4522_p3[27:12]}};

assign di_6_fu_1516_p4 = {{grp_fu_4289_p3[27:12]}};

assign di_fu_3006_p4 = {{grp_fu_4385_p3[27:12]}};

assign dr_1_fu_3143_p4 = {{grp_fu_4425_p3[27:12]}};

assign dr_2_fu_3289_p4 = {{grp_fu_4471_p3[27:12]}};

assign dr_3_fu_3435_p4 = {{grp_fu_4515_p3[27:12]}};

assign dr_5_fu_1419_p4 = {{grp_fu_4233_p3[27:12]}};

assign dr_fu_2997_p4 = {{grp_fu_4377_p3[27:12]}};

assign grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start = grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_ap_start_reg;

assign grp_fft32_Pipeline_VITIS_LOOP_146_7_fu_495_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state14);

assign grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start = grp_fft32_Pipeline_VITIS_LOOP_72_1_fu_332_ap_start_reg;

assign grp_fu_4153_p0 = sext_ln10_33_fu_1101_p1;

assign grp_fu_4153_p1 = sext_ln10_21_fu_1089_p1;

assign grp_fu_4161_p0 = sext_ln10_33_fu_1101_p1;

assign grp_fu_4161_p1 = sext_ln10_19_fu_1085_p1;

assign grp_fu_4169_p0 = sext_ln10_36_fu_1109_p1;

assign grp_fu_4169_p1 = sext_ln10_37_fu_1113_p1;

assign grp_fu_4177_p0 = sext_ln10_36_fu_1109_p1;

assign grp_fu_4177_p1 = sext_ln10_35_fu_1105_p1;

assign grp_fu_4185_p0 = sext_ln10_40_fu_1121_p1;

assign grp_fu_4185_p1 = sext_ln10_41_fu_1125_p1;

assign grp_fu_4193_p0 = sext_ln10_40_fu_1121_p1;

assign grp_fu_4193_p1 = sext_ln10_39_fu_1117_p1;

assign grp_fu_4201_p0 = sext_ln10_43_fu_1129_p1;

assign grp_fu_4201_p1 = sext_ln10_21_fu_1089_p1;

assign grp_fu_4209_p0 = sext_ln10_43_fu_1129_p1;

assign grp_fu_4209_p1 = sext_ln10_19_fu_1085_p1;

assign grp_fu_4217_p0 = sext_ln10_45_fu_1133_p1;

assign grp_fu_4217_p1 = sext_ln10_37_fu_1113_p1;

assign grp_fu_4225_p0 = sext_ln10_45_fu_1133_p1;

assign grp_fu_4225_p1 = sext_ln10_35_fu_1105_p1;

assign grp_fu_4233_p0 = sext_ln10_47_fu_1137_p1;

assign grp_fu_4233_p1 = sext_ln10_41_fu_1125_p1;

assign grp_fu_4241_p0 = sext_ln10_47_fu_1137_p1;

assign grp_fu_4241_p1 = sext_ln10_39_fu_1117_p1;

assign grp_fu_4249_p0 = sext_ln10_49_fu_1141_p1;

assign grp_fu_4249_p1 = sext_ln10_25_fu_1097_p1;

assign grp_fu_4257_p0 = sext_ln10_49_fu_1141_p1;

assign grp_fu_4257_p1 = sext_ln10_23_fu_1093_p1;

assign grp_fu_4265_p0 = sext_ln10_51_fu_1145_p1;

assign grp_fu_4265_p1 = sext_ln10_41_fu_1125_p1;

assign grp_fu_4273_p0 = sext_ln10_51_fu_1145_p1;

assign grp_fu_4273_p1 = sext_ln10_39_fu_1117_p1;

assign grp_fu_4281_p0 = sext_ln10_54_fu_1153_p1;

assign grp_fu_4281_p1 = sext_ln10_55_fu_1157_p1;

assign grp_fu_4289_p0 = sext_ln10_54_fu_1153_p1;

assign grp_fu_4289_p1 = sext_ln10_53_fu_1149_p1;

assign grp_fu_4297_p0 = sext_ln10_57_fu_1161_p1;

assign grp_fu_4297_p1 = sext_ln10_25_fu_1097_p1;

assign grp_fu_4305_p0 = sext_ln10_57_fu_1161_p1;

assign grp_fu_4305_p1 = sext_ln10_23_fu_1093_p1;

assign grp_fu_4313_p0 = sext_ln10_59_fu_1165_p1;

assign grp_fu_4313_p1 = sext_ln10_41_fu_1125_p1;

assign grp_fu_4321_p0 = sext_ln10_59_fu_1165_p1;

assign grp_fu_4321_p1 = sext_ln10_39_fu_1117_p1;

assign grp_fu_4329_p0 = sext_ln10_61_fu_1169_p1;

assign grp_fu_4329_p1 = sext_ln10_55_fu_1157_p1;

assign grp_fu_4337_p0 = sext_ln10_61_fu_1169_p1;

assign grp_fu_4337_p1 = sext_ln10_53_fu_1149_p1;

assign grp_fu_4345_p0 = sext_ln10_2_fu_2097_p1;

assign grp_fu_4345_p1 = sext_ln10_3_fu_2101_p1;

assign grp_fu_4353_p0 = sext_ln10_2_fu_2097_p1;

assign grp_fu_4353_p1 = sext_ln10_1_fu_2093_p1;

assign grp_fu_4361_p0 = sext_ln10_5_fu_2105_p1;

assign grp_fu_4361_p1 = sext_ln10_3_fu_2101_p1;

assign grp_fu_4369_p0 = sext_ln10_5_fu_2105_p1;

assign grp_fu_4369_p1 = sext_ln10_1_fu_2093_p1;

assign grp_fu_4377_p0 = sext_ln10_7_fu_2109_p1;

assign grp_fu_4377_p1 = sext_ln10_3_fu_2101_p1;

assign grp_fu_4385_p0 = sext_ln10_7_fu_2109_p1;

assign grp_fu_4385_p1 = sext_ln10_1_fu_2093_p1;

assign grp_fu_4393_p0 = sext_ln10_9_fu_2113_p1;

assign grp_fu_4393_p1 = sext_ln10_3_fu_2101_p1;

assign grp_fu_4401_p0 = sext_ln10_9_fu_2113_p1;

assign grp_fu_4401_p1 = sext_ln10_1_fu_2093_p1;

assign grp_fu_4409_p0 = sext_ln10_11_fu_2117_p1;

assign grp_fu_4409_p1 = sext_ln10_3_fu_2101_p1;

assign grp_fu_4417_p0 = sext_ln10_11_fu_2117_p1;

assign grp_fu_4417_p1 = sext_ln10_1_fu_2093_p1;

assign grp_fu_4425_p0 = sext_ln10_13_fu_2121_p1;

assign grp_fu_4425_p1 = sext_ln10_3_fu_2101_p1;

assign grp_fu_4433_p0 = sext_ln10_13_fu_2121_p1;

assign grp_fu_4433_p1 = sext_ln10_1_fu_2093_p1;

assign grp_fu_4441_p0 = sext_ln10_16_fu_2129_p1;

assign grp_fu_4441_p1 = sext_ln10_17_fu_2133_p1;

assign grp_fu_4449_p0 = sext_ln10_16_fu_2129_p1;

assign grp_fu_4449_p1 = sext_ln10_15_fu_2125_p1;

assign grp_fu_4457_p0 = sext_ln10_20_fu_2137_p1;

assign grp_fu_4457_p1 = sext_ln10_21_reg_5281;

assign grp_fu_4464_p0 = sext_ln10_20_fu_2137_p1;

assign grp_fu_4464_p1 = sext_ln10_19_reg_5267;

assign grp_fu_4471_p0 = sext_ln10_24_fu_2141_p1;

assign grp_fu_4471_p1 = sext_ln10_25_reg_5309;

assign grp_fu_4478_p0 = sext_ln10_24_fu_2141_p1;

assign grp_fu_4478_p1 = sext_ln10_23_reg_5295;

assign grp_fu_4485_p0 = sext_ln10_27_fu_2145_p1;

assign grp_fu_4485_p1 = sext_ln10_17_fu_2133_p1;

assign grp_fu_4493_p0 = sext_ln10_27_fu_2145_p1;

assign grp_fu_4493_p1 = sext_ln10_15_fu_2125_p1;

assign grp_fu_4501_p0 = sext_ln10_29_fu_2149_p1;

assign grp_fu_4501_p1 = sext_ln10_21_reg_5281;

assign grp_fu_4508_p0 = sext_ln10_29_fu_2149_p1;

assign grp_fu_4508_p1 = sext_ln10_19_reg_5267;

assign grp_fu_4515_p0 = sext_ln10_31_fu_2153_p1;

assign grp_fu_4515_p1 = sext_ln10_25_reg_5309;

assign grp_fu_4522_p0 = sext_ln10_31_fu_2153_p1;

assign grp_fu_4522_p1 = sext_ln10_23_reg_5295;

assign grp_fu_4529_p0 = sext_ln10_63_fu_2413_p1;

assign grp_fu_4529_p1 = sext_ln10_3_fu_2101_p1;

assign grp_fu_4537_p0 = sext_ln10_63_fu_2413_p1;

assign grp_fu_4537_p1 = sext_ln10_1_fu_2093_p1;

assign grp_fu_4545_p0 = sext_ln10_65_fu_2417_p1;

assign grp_fu_4545_p1 = sext_ln10_17_fu_2133_p1;

assign grp_fu_4553_p0 = sext_ln10_65_fu_2417_p1;

assign grp_fu_4553_p1 = sext_ln10_15_fu_2125_p1;

assign grp_fu_4561_p0 = sext_ln10_67_fu_2421_p1;

assign grp_fu_4561_p1 = sext_ln10_21_reg_5281;

assign grp_fu_4568_p0 = sext_ln10_67_fu_2421_p1;

assign grp_fu_4568_p1 = sext_ln10_19_reg_5267;

assign grp_fu_4575_p0 = sext_ln10_69_fu_2425_p1;

assign grp_fu_4575_p1 = sext_ln10_25_reg_5309;

assign grp_fu_4582_p0 = sext_ln10_69_fu_2425_p1;

assign grp_fu_4582_p1 = sext_ln10_23_reg_5295;

assign grp_fu_4589_p0 = sext_ln10_71_fu_2432_p1;

assign grp_fu_4589_p1 = sext_ln10_37_reg_5345;

assign grp_fu_4596_p0 = sext_ln10_71_fu_2432_p1;

assign grp_fu_4596_p1 = sext_ln10_35_reg_5329;

assign grp_fu_4603_p0 = sext_ln10_74_fu_2450_p1;

assign grp_fu_4611_p0 = sext_ln10_74_fu_2450_p1;

assign grp_fu_4619_p0 = sext_ln10_77_fu_2461_p1;

assign grp_fu_4619_p1 = sext_ln10_41_reg_5375;

assign grp_fu_4626_p0 = sext_ln10_77_fu_2461_p1;

assign grp_fu_4626_p1 = sext_ln10_39_reg_5355;

assign grp_fu_4633_p0 = sext_ln10_80_fu_2479_p1;

assign grp_fu_4641_p0 = sext_ln10_80_fu_2479_p1;

assign grp_fu_4649_p0 = sext_ln10_84_fu_2491_p1;

assign grp_fu_4657_p0 = sext_ln10_84_fu_2491_p1;

assign grp_fu_4665_p0 = sext_ln10_87_fu_2502_p1;

assign grp_fu_4665_p1 = sext_ln10_55_reg_5435;

assign grp_fu_4672_p0 = sext_ln10_87_fu_2502_p1;

assign grp_fu_4672_p1 = sext_ln10_53_reg_5419;

assign grp_fu_4679_p0 = sext_ln10_90_fu_2528_p1;

assign grp_fu_4687_p0 = sext_ln10_90_fu_2528_p1;

assign grp_fu_4695_p0 = sext_ln10_94_fu_2548_p1;

assign grp_fu_4703_p0 = sext_ln10_94_fu_2548_p1;

assign grp_fu_4711_p0 = sext_ln10_98_fu_2568_p1;

assign grp_fu_4719_p0 = sext_ln10_98_fu_2568_p1;

assign grp_fu_4727_p0 = sext_ln10_102_fu_2588_p1;

assign grp_fu_4735_p0 = sext_ln10_102_fu_2588_p1;

assign grp_fu_4743_p0 = sext_ln10_106_fu_2608_p1;

assign grp_fu_4751_p0 = sext_ln10_106_fu_2608_p1;

assign grp_fu_4759_p0 = sext_ln10_110_fu_2628_p1;

assign grp_fu_4767_p0 = sext_ln10_110_fu_2628_p1;

assign grp_generic_sincos_16_4_s_fu_402_ap_start = grp_generic_sincos_16_4_s_fu_402_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_410_ap_start = grp_generic_sincos_16_4_s_fu_410_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_418_ap_start = grp_generic_sincos_16_4_s_fu_418_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_426_ap_start = grp_generic_sincos_16_4_s_fu_426_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_434_ap_start = grp_generic_sincos_16_4_s_fu_434_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_447_ap_start = grp_generic_sincos_16_4_s_fu_447_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_455_ap_start = grp_generic_sincos_16_4_s_fu_455_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_463_ap_start = grp_generic_sincos_16_4_s_fu_463_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_471_ap_start = grp_generic_sincos_16_4_s_fu_471_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_479_ap_start = grp_generic_sincos_16_4_s_fu_479_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_487_ap_start = grp_generic_sincos_16_4_s_fu_487_ap_start_reg;

assign in_stream_TREADY = regslice_both_in_stream_U_ack_in;

assign mul_ln10_10_fu_2704_p0 = sext_ln10_12_fu_2701_p1;

assign mul_ln10_10_fu_2704_p1 = sext_ln10_1_reg_5843;

assign mul_ln10_12_fu_2717_p0 = sext_ln10_14_fu_2714_p1;

assign mul_ln10_12_fu_2717_p1 = sext_ln10_15_reg_5915;

assign mul_ln10_14_fu_2730_p0 = sext_ln10_18_fu_2727_p1;

assign mul_ln10_14_fu_2730_p1 = sext_ln10_19_reg_5267;

assign mul_ln10_16_fu_2743_p0 = sext_ln10_22_fu_2740_p1;

assign mul_ln10_16_fu_2743_p1 = sext_ln10_23_reg_5295;

assign mul_ln10_18_fu_2756_p0 = sext_ln10_26_fu_2753_p1;

assign mul_ln10_18_fu_2756_p1 = sext_ln10_15_reg_5915;

assign mul_ln10_20_fu_2769_p0 = sext_ln10_28_fu_2766_p1;

assign mul_ln10_20_fu_2769_p1 = sext_ln10_19_reg_5267;

assign mul_ln10_22_fu_2782_p0 = sext_ln10_30_fu_2779_p1;

assign mul_ln10_22_fu_2782_p1 = sext_ln10_23_reg_5295;

assign mul_ln10_24_fu_1176_p0 = sext_ln10_32_fu_1173_p1;

assign mul_ln10_24_fu_1176_p1 = sext_ln10_19_reg_5267;

assign mul_ln10_26_fu_1189_p0 = sext_ln10_34_fu_1186_p1;

assign mul_ln10_26_fu_1189_p1 = sext_ln10_35_reg_5329;

assign mul_ln10_28_fu_1202_p0 = sext_ln10_38_fu_1199_p1;

assign mul_ln10_28_fu_1202_p1 = sext_ln10_39_reg_5355;

assign mul_ln10_2_fu_2652_p0 = sext_ln10_4_fu_2649_p1;

assign mul_ln10_2_fu_2652_p1 = sext_ln10_1_reg_5843;

assign mul_ln10_30_fu_1215_p0 = sext_ln10_42_fu_1212_p1;

assign mul_ln10_30_fu_1215_p1 = sext_ln10_19_reg_5267;

assign mul_ln10_32_fu_1228_p0 = sext_ln10_44_fu_1225_p1;

assign mul_ln10_32_fu_1228_p1 = sext_ln10_35_reg_5329;

assign mul_ln10_34_fu_1241_p0 = sext_ln10_46_fu_1238_p1;

assign mul_ln10_34_fu_1241_p1 = sext_ln10_39_reg_5355;

assign mul_ln10_36_fu_1254_p0 = sext_ln10_48_fu_1251_p1;

assign mul_ln10_36_fu_1254_p1 = sext_ln10_23_reg_5295;

assign mul_ln10_38_fu_1267_p0 = sext_ln10_50_fu_1264_p1;

assign mul_ln10_38_fu_1267_p1 = sext_ln10_39_reg_5355;

assign mul_ln10_40_fu_1280_p0 = sext_ln10_52_fu_1277_p1;

assign mul_ln10_40_fu_1280_p1 = sext_ln10_53_reg_5419;

assign mul_ln10_42_fu_1293_p0 = sext_ln10_56_fu_1290_p1;

assign mul_ln10_42_fu_1293_p1 = sext_ln10_23_reg_5295;

assign mul_ln10_44_fu_1306_p0 = sext_ln10_58_fu_1303_p1;

assign mul_ln10_44_fu_1306_p1 = sext_ln10_39_reg_5355;

assign mul_ln10_46_fu_1319_p0 = sext_ln10_60_fu_1316_p1;

assign mul_ln10_46_fu_1319_p1 = sext_ln10_53_reg_5419;

assign mul_ln10_48_fu_2795_p0 = sext_ln10_62_fu_2792_p1;

assign mul_ln10_48_fu_2795_p1 = sext_ln10_1_reg_5843;

assign mul_ln10_4_fu_2665_p0 = sext_ln10_6_fu_2662_p1;

assign mul_ln10_4_fu_2665_p1 = sext_ln10_1_reg_5843;

assign mul_ln10_50_fu_2808_p0 = sext_ln10_64_fu_2805_p1;

assign mul_ln10_50_fu_2808_p1 = sext_ln10_15_reg_5915;

assign mul_ln10_52_fu_2821_p0 = sext_ln10_66_fu_2818_p1;

assign mul_ln10_52_fu_2821_p1 = sext_ln10_19_reg_5267;

assign mul_ln10_54_fu_2834_p0 = sext_ln10_68_fu_2831_p1;

assign mul_ln10_54_fu_2834_p1 = sext_ln10_23_reg_5295;

assign mul_ln10_56_fu_2436_p0 = sext_ln10_70_fu_2429_p1;

assign mul_ln10_56_fu_2436_p1 = sext_ln10_35_reg_5329;

assign mul_ln10_58_fu_2847_p0 = sext_ln10_72_fu_2844_p1;

assign mul_ln10_58_fu_2847_p1 = sext_ln10_73_reg_6071;

assign mul_ln10_60_fu_2465_p0 = sext_ln10_76_fu_2458_p1;

assign mul_ln10_60_fu_2465_p1 = sext_ln10_39_reg_5355;

assign mul_ln10_62_fu_2860_p0 = sext_ln10_78_fu_2857_p1;

assign mul_ln10_62_fu_2860_p1 = sext_ln10_79_reg_6105;

assign mul_ln10_64_fu_2873_p0 = sext_ln10_82_fu_2870_p1;

assign mul_ln10_64_fu_2873_p1 = sext_ln10_83_reg_6123;

assign mul_ln10_66_fu_2506_p0 = sext_ln10_86_fu_2499_p1;

assign mul_ln10_66_fu_2506_p1 = sext_ln10_53_reg_5419;

assign mul_ln10_68_fu_2886_p0 = sext_ln10_88_fu_2883_p1;

assign mul_ln10_68_fu_2886_p1 = sext_ln10_89_reg_6157;

assign mul_ln10_6_fu_2678_p0 = sext_ln10_8_fu_2675_p1;

assign mul_ln10_6_fu_2678_p1 = sext_ln10_1_reg_5843;

assign mul_ln10_70_fu_2899_p0 = sext_ln10_92_fu_2896_p1;

assign mul_ln10_70_fu_2899_p1 = sext_ln10_93_reg_6175;

assign mul_ln10_72_fu_2912_p0 = sext_ln10_96_fu_2909_p1;

assign mul_ln10_72_fu_2912_p1 = sext_ln10_97_reg_6193;

assign mul_ln10_74_fu_2925_p0 = sext_ln10_100_fu_2922_p1;

assign mul_ln10_74_fu_2925_p1 = sext_ln10_101_reg_6211;

assign mul_ln10_76_fu_2938_p0 = sext_ln10_104_fu_2935_p1;

assign mul_ln10_76_fu_2938_p1 = sext_ln10_105_reg_6229;

assign mul_ln10_78_fu_2951_p0 = sext_ln10_108_fu_2948_p1;

assign mul_ln10_78_fu_2951_p1 = sext_ln10_109_reg_6247;

assign mul_ln10_8_fu_2691_p0 = sext_ln10_10_fu_2688_p1;

assign mul_ln10_8_fu_2691_p1 = sext_ln10_1_reg_5843;

assign mul_ln10_fu_2639_p0 = sext_ln10_fu_2636_p1;

assign mul_ln10_fu_2639_p1 = sext_ln10_1_reg_5843;

assign mul_ln11_10_fu_2709_p0 = sext_ln10_12_fu_2701_p1;

assign mul_ln11_10_fu_2709_p1 = sext_ln10_3_reg_5867;

assign mul_ln11_12_fu_2722_p0 = sext_ln10_14_fu_2714_p1;

assign mul_ln11_12_fu_2722_p1 = sext_ln10_17_reg_5931;

assign mul_ln11_14_fu_2735_p0 = sext_ln10_18_fu_2727_p1;

assign mul_ln11_14_fu_2735_p1 = sext_ln10_21_reg_5281;

assign mul_ln11_16_fu_2748_p0 = sext_ln10_22_fu_2740_p1;

assign mul_ln11_16_fu_2748_p1 = sext_ln10_25_reg_5309;

assign mul_ln11_18_fu_2761_p0 = sext_ln10_26_fu_2753_p1;

assign mul_ln11_18_fu_2761_p1 = sext_ln10_17_reg_5931;

assign mul_ln11_20_fu_2774_p0 = sext_ln10_28_fu_2766_p1;

assign mul_ln11_20_fu_2774_p1 = sext_ln10_21_reg_5281;

assign mul_ln11_22_fu_2787_p0 = sext_ln10_30_fu_2779_p1;

assign mul_ln11_22_fu_2787_p1 = sext_ln10_25_reg_5309;

assign mul_ln11_24_fu_1181_p0 = sext_ln10_32_fu_1173_p1;

assign mul_ln11_24_fu_1181_p1 = sext_ln10_21_reg_5281;

assign mul_ln11_26_fu_1194_p0 = sext_ln10_34_fu_1186_p1;

assign mul_ln11_26_fu_1194_p1 = sext_ln10_37_reg_5345;

assign mul_ln11_28_fu_1207_p0 = sext_ln10_38_fu_1199_p1;

assign mul_ln11_28_fu_1207_p1 = sext_ln10_41_reg_5375;

assign mul_ln11_2_fu_2657_p0 = sext_ln10_4_fu_2649_p1;

assign mul_ln11_2_fu_2657_p1 = sext_ln10_3_reg_5867;

assign mul_ln11_30_fu_1220_p0 = sext_ln10_42_fu_1212_p1;

assign mul_ln11_30_fu_1220_p1 = sext_ln10_21_reg_5281;

assign mul_ln11_32_fu_1233_p0 = sext_ln10_44_fu_1225_p1;

assign mul_ln11_32_fu_1233_p1 = sext_ln10_37_reg_5345;

assign mul_ln11_34_fu_1246_p0 = sext_ln10_46_fu_1238_p1;

assign mul_ln11_34_fu_1246_p1 = sext_ln10_41_reg_5375;

assign mul_ln11_36_fu_1259_p0 = sext_ln10_48_fu_1251_p1;

assign mul_ln11_36_fu_1259_p1 = sext_ln10_25_reg_5309;

assign mul_ln11_38_fu_1272_p0 = sext_ln10_50_fu_1264_p1;

assign mul_ln11_38_fu_1272_p1 = sext_ln10_41_reg_5375;

assign mul_ln11_40_fu_1285_p0 = sext_ln10_52_fu_1277_p1;

assign mul_ln11_40_fu_1285_p1 = sext_ln10_55_reg_5435;

assign mul_ln11_42_fu_1298_p0 = sext_ln10_56_fu_1290_p1;

assign mul_ln11_42_fu_1298_p1 = sext_ln10_25_reg_5309;

assign mul_ln11_44_fu_1311_p0 = sext_ln10_58_fu_1303_p1;

assign mul_ln11_44_fu_1311_p1 = sext_ln10_41_reg_5375;

assign mul_ln11_46_fu_1324_p0 = sext_ln10_60_fu_1316_p1;

assign mul_ln11_46_fu_1324_p1 = sext_ln10_55_reg_5435;

assign mul_ln11_48_fu_2800_p0 = sext_ln10_62_fu_2792_p1;

assign mul_ln11_48_fu_2800_p1 = sext_ln10_3_reg_5867;

assign mul_ln11_4_fu_2670_p0 = sext_ln10_6_fu_2662_p1;

assign mul_ln11_4_fu_2670_p1 = sext_ln10_3_reg_5867;

assign mul_ln11_50_fu_2813_p0 = sext_ln10_64_fu_2805_p1;

assign mul_ln11_50_fu_2813_p1 = sext_ln10_17_reg_5931;

assign mul_ln11_52_fu_2826_p0 = sext_ln10_66_fu_2818_p1;

assign mul_ln11_52_fu_2826_p1 = sext_ln10_21_reg_5281;

assign mul_ln11_54_fu_2839_p0 = sext_ln10_68_fu_2831_p1;

assign mul_ln11_54_fu_2839_p1 = sext_ln10_25_reg_5309;

assign mul_ln11_56_fu_2441_p0 = sext_ln10_70_fu_2429_p1;

assign mul_ln11_56_fu_2441_p1 = sext_ln10_37_reg_5345;

assign mul_ln11_58_fu_2852_p0 = sext_ln10_72_fu_2844_p1;

assign mul_ln11_58_fu_2852_p1 = sext_ln10_75_reg_6083;

assign mul_ln11_60_fu_2470_p0 = sext_ln10_76_fu_2458_p1;

assign mul_ln11_60_fu_2470_p1 = sext_ln10_41_reg_5375;

assign mul_ln11_62_fu_2865_p0 = sext_ln10_78_fu_2857_p1;

assign mul_ln11_62_fu_2865_p1 = sext_ln10_81_reg_6117;

assign mul_ln11_64_fu_2878_p0 = sext_ln10_82_fu_2870_p1;

assign mul_ln11_64_fu_2878_p1 = sext_ln10_85_reg_6135;

assign mul_ln11_66_fu_2511_p0 = sext_ln10_86_fu_2499_p1;

assign mul_ln11_66_fu_2511_p1 = sext_ln10_55_reg_5435;

assign mul_ln11_68_fu_2891_p0 = sext_ln10_88_fu_2883_p1;

assign mul_ln11_68_fu_2891_p1 = sext_ln10_91_reg_6169;

assign mul_ln11_6_fu_2683_p0 = sext_ln10_8_fu_2675_p1;

assign mul_ln11_6_fu_2683_p1 = sext_ln10_3_reg_5867;

assign mul_ln11_70_fu_2904_p0 = sext_ln10_92_fu_2896_p1;

assign mul_ln11_70_fu_2904_p1 = sext_ln10_95_reg_6187;

assign mul_ln11_72_fu_2917_p0 = sext_ln10_96_fu_2909_p1;

assign mul_ln11_72_fu_2917_p1 = sext_ln10_99_reg_6205;

assign mul_ln11_74_fu_2930_p0 = sext_ln10_100_fu_2922_p1;

assign mul_ln11_74_fu_2930_p1 = sext_ln10_103_reg_6223;

assign mul_ln11_76_fu_2943_p0 = sext_ln10_104_fu_2935_p1;

assign mul_ln11_76_fu_2943_p1 = sext_ln10_107_reg_6241;

assign mul_ln11_78_fu_2956_p0 = sext_ln10_108_fu_2948_p1;

assign mul_ln11_78_fu_2956_p1 = sext_ln10_111_reg_6259;

assign mul_ln11_8_fu_2696_p0 = sext_ln10_10_fu_2688_p1;

assign mul_ln11_8_fu_2696_p1 = sext_ln10_3_reg_5867;

assign mul_ln11_fu_2644_p0 = sext_ln10_fu_2636_p1;

assign mul_ln11_fu_2644_p1 = sext_ln10_3_reg_5867;

assign out_stream_TVALID = regslice_both_out_stream_U_vld_out;

assign sext_ln10_100_fu_2922_p1 = $signed(add_ln35_15_reg_6016);

assign sext_ln10_101_fu_2584_p1 = grp_generic_sincos_16_4_s_fu_471_ap_return_1;

assign sext_ln10_102_fu_2588_p1 = $signed(sub_ln35_15_fu_2383_p2);

assign sext_ln10_103_fu_2592_p1 = grp_generic_sincos_16_4_s_fu_471_ap_return_0;

assign sext_ln10_104_fu_2935_p1 = $signed(sub_ln36_30_reg_6021);

assign sext_ln10_105_fu_2604_p1 = grp_generic_sincos_16_4_s_fu_479_ap_return_1;

assign sext_ln10_106_fu_2608_p1 = $signed(sub_ln36_31_fu_2395_p2);

assign sext_ln10_107_fu_2612_p1 = grp_generic_sincos_16_4_s_fu_479_ap_return_0;

assign sext_ln10_108_fu_2948_p1 = $signed(sub_ln37_15_reg_6026);

assign sext_ln10_109_fu_2624_p1 = grp_generic_sincos_16_4_s_fu_487_ap_return_1;

assign sext_ln10_10_fu_2688_p1 = $signed(sub_ln36_2_reg_5779);

assign sext_ln10_110_fu_2628_p1 = $signed(add_ln37_15_fu_2407_p2);

assign sext_ln10_111_fu_2632_p1 = grp_generic_sincos_16_4_s_fu_487_ap_return_0;

assign sext_ln10_11_fu_2117_p1 = $signed(sub_ln36_3_fu_1979_p2);

assign sext_ln10_12_fu_2701_p1 = $signed(sub_ln37_1_reg_5784);

assign sext_ln10_13_fu_2121_p1 = $signed(add_ln37_1_fu_1991_p2);

assign sext_ln10_14_fu_2714_p1 = $signed(add_ln35_2_reg_5801);

assign sext_ln10_15_fu_2125_p1 = $signed(grp_generic_sincos_16_4_s_fu_410_ap_return_1);

assign sext_ln10_16_fu_2129_p1 = $signed(sub_ln35_2_fu_2015_p2);

assign sext_ln10_17_fu_2133_p1 = $signed(grp_generic_sincos_16_4_s_fu_410_ap_return_0);

assign sext_ln10_18_fu_2727_p1 = $signed(sub_ln36_4_reg_5806);

assign sext_ln10_19_fu_1085_p1 = $signed(grp_generic_sincos_16_4_s_fu_402_ap_return_1);

assign sext_ln10_1_fu_2093_p1 = $signed(grp_generic_sincos_16_4_s_fu_402_ap_return_1);

assign sext_ln10_20_fu_2137_p1 = $signed(sub_ln36_5_fu_2027_p2);

assign sext_ln10_21_fu_1089_p1 = $signed(grp_generic_sincos_16_4_s_fu_402_ap_return_0);

assign sext_ln10_22_fu_2740_p1 = $signed(sub_ln37_2_reg_5811);

assign sext_ln10_23_fu_1093_p1 = $signed(grp_generic_sincos_16_4_s_fu_410_ap_return_1);

assign sext_ln10_24_fu_2141_p1 = $signed(add_ln37_2_fu_2039_p2);

assign sext_ln10_25_fu_1097_p1 = $signed(grp_generic_sincos_16_4_s_fu_410_ap_return_0);

assign sext_ln10_26_fu_2753_p1 = $signed(add_ln35_3_reg_5828);

assign sext_ln10_27_fu_2145_p1 = $signed(sub_ln35_3_fu_2063_p2);

assign sext_ln10_28_fu_2766_p1 = $signed(sub_ln36_6_reg_5833);

assign sext_ln10_29_fu_2149_p1 = $signed(sub_ln36_7_fu_2075_p2);

assign sext_ln10_2_fu_2097_p1 = $signed(sub_ln35_fu_1919_p2);

assign sext_ln10_30_fu_2779_p1 = $signed(sub_ln37_3_reg_5838);

assign sext_ln10_31_fu_2153_p1 = $signed(add_ln37_3_fu_2087_p2);

assign sext_ln10_32_fu_1173_p1 = $signed(add_ln35_4_reg_5171);

assign sext_ln10_33_fu_1101_p1 = $signed(sub_ln35_4_fu_911_p2);

assign sext_ln10_34_fu_1186_p1 = $signed(sub_ln36_8_reg_5176);

assign sext_ln10_35_fu_1105_p1 = grp_generic_sincos_16_4_s_fu_418_ap_return_1;

assign sext_ln10_36_fu_1109_p1 = $signed(sub_ln36_9_fu_923_p2);

assign sext_ln10_37_fu_1113_p1 = grp_generic_sincos_16_4_s_fu_418_ap_return_0;

assign sext_ln10_38_fu_1199_p1 = $signed(sub_ln37_4_reg_5181);

assign sext_ln10_39_fu_1117_p1 = grp_generic_sincos_16_4_s_fu_426_ap_return_1;

assign sext_ln10_3_fu_2101_p1 = $signed(grp_generic_sincos_16_4_s_fu_402_ap_return_0);

assign sext_ln10_40_fu_1121_p1 = $signed(add_ln37_4_fu_935_p2);

assign sext_ln10_41_fu_1125_p1 = grp_generic_sincos_16_4_s_fu_426_ap_return_0;

assign sext_ln10_42_fu_1212_p1 = $signed(add_ln35_5_reg_5198);

assign sext_ln10_43_fu_1129_p1 = $signed(sub_ln35_5_fu_959_p2);

assign sext_ln10_44_fu_1225_p1 = $signed(sub_ln36_10_reg_5203);

assign sext_ln10_45_fu_1133_p1 = $signed(sub_ln36_11_fu_971_p2);

assign sext_ln10_46_fu_1238_p1 = $signed(sub_ln37_5_reg_5208);

assign sext_ln10_47_fu_1137_p1 = $signed(add_ln37_5_fu_983_p2);

assign sext_ln10_48_fu_1251_p1 = $signed(add_ln35_6_reg_5225);

assign sext_ln10_49_fu_1141_p1 = $signed(sub_ln35_6_fu_1007_p2);

assign sext_ln10_4_fu_2649_p1 = $signed(sub_ln36_reg_5752);

assign sext_ln10_50_fu_1264_p1 = $signed(sub_ln36_12_reg_5230);

assign sext_ln10_51_fu_1145_p1 = $signed(sub_ln36_13_fu_1019_p2);

assign sext_ln10_52_fu_1277_p1 = $signed(sub_ln37_6_reg_5235);

assign sext_ln10_53_fu_1149_p1 = grp_generic_sincos_16_4_s_fu_434_ap_return_1;

assign sext_ln10_54_fu_1153_p1 = $signed(add_ln37_6_fu_1031_p2);

assign sext_ln10_55_fu_1157_p1 = grp_generic_sincos_16_4_s_fu_434_ap_return_0;

assign sext_ln10_56_fu_1290_p1 = $signed(add_ln35_7_reg_5252);

assign sext_ln10_57_fu_1161_p1 = $signed(sub_ln35_7_fu_1055_p2);

assign sext_ln10_58_fu_1303_p1 = $signed(sub_ln36_14_reg_5257);

assign sext_ln10_59_fu_1165_p1 = $signed(sub_ln36_15_fu_1067_p2);

assign sext_ln10_5_fu_2105_p1 = $signed(sub_ln36_1_fu_1931_p2);

assign sext_ln10_60_fu_1316_p1 = $signed(sub_ln37_7_reg_5262);

assign sext_ln10_61_fu_1169_p1 = $signed(add_ln37_7_fu_1079_p2);

assign sext_ln10_62_fu_2792_p1 = $signed(a_real_reg_5971);

assign sext_ln10_63_fu_2413_p1 = $signed(a_imag_fu_2195_p2);

assign sext_ln10_64_fu_2805_p1 = $signed(add_ln35_12_reg_5976);

assign sext_ln10_65_fu_2417_p1 = $signed(sub_ln35_12_fu_2207_p2);

assign sext_ln10_66_fu_2818_p1 = $signed(sub_ln36_24_reg_5981);

assign sext_ln10_67_fu_2421_p1 = $signed(sub_ln36_25_fu_2219_p2);

assign sext_ln10_68_fu_2831_p1 = $signed(sub_ln37_12_reg_5986);

assign sext_ln10_69_fu_2425_p1 = $signed(add_ln37_12_fu_2231_p2);

assign sext_ln10_6_fu_2662_p1 = $signed(sub_ln37_reg_5757);

assign sext_ln10_70_fu_2429_p1 = $signed(a_real_11_reg_5649);

assign sext_ln10_71_fu_2432_p1 = $signed(a_imag_11_fu_2253_p2);

assign sext_ln10_72_fu_2844_p1 = $signed(add_ln35_13_reg_5991);

assign sext_ln10_73_fu_2446_p1 = grp_generic_sincos_16_4_s_fu_418_ap_return_1;

assign sext_ln10_74_fu_2450_p1 = $signed(sub_ln35_13_fu_2264_p2);

assign sext_ln10_75_fu_2454_p1 = grp_generic_sincos_16_4_s_fu_418_ap_return_0;

assign sext_ln10_76_fu_2458_p1 = $signed(sub_ln36_26_reg_5654);

assign sext_ln10_77_fu_2461_p1 = $signed(sub_ln36_27_fu_2269_p2);

assign sext_ln10_78_fu_2857_p1 = $signed(sub_ln37_13_reg_5996);

assign sext_ln10_79_fu_2475_p1 = grp_generic_sincos_16_4_s_fu_426_ap_return_1;

assign sext_ln10_7_fu_2109_p1 = $signed(add_ln37_fu_1943_p2);

assign sext_ln10_80_fu_2479_p1 = $signed(add_ln37_13_fu_2280_p2);

assign sext_ln10_81_fu_2483_p1 = grp_generic_sincos_16_4_s_fu_426_ap_return_0;

assign sext_ln10_82_fu_2870_p1 = $signed(a_real_13_reg_6001);

assign sext_ln10_83_fu_2487_p1 = grp_generic_sincos_16_4_s_fu_434_ap_return_1;

assign sext_ln10_84_fu_2491_p1 = $signed(a_imag_13_fu_2306_p2);

assign sext_ln10_85_fu_2495_p1 = grp_generic_sincos_16_4_s_fu_434_ap_return_0;

assign sext_ln10_86_fu_2499_p1 = $signed(add_ln35_14_reg_5689);

assign sext_ln10_87_fu_2502_p1 = $signed(sub_ln35_14_fu_2311_p2);

assign sext_ln10_88_fu_2883_p1 = $signed(sub_ln36_28_reg_6006);

assign sext_ln10_89_fu_2524_p1 = grp_generic_sincos_16_4_s_fu_447_ap_return_1;

assign sext_ln10_8_fu_2675_p1 = $signed(add_ln35_1_reg_5774);

assign sext_ln10_90_fu_2528_p1 = $signed(sub_ln36_29_fu_2322_p2);

assign sext_ln10_91_fu_2532_p1 = grp_generic_sincos_16_4_s_fu_447_ap_return_0;

assign sext_ln10_92_fu_2896_p1 = $signed(sub_ln37_14_reg_5694);

assign sext_ln10_93_fu_2544_p1 = grp_generic_sincos_16_4_s_fu_455_ap_return_1;

assign sext_ln10_94_fu_2548_p1 = $signed(add_ln37_14_fu_2327_p2);

assign sext_ln10_95_fu_2552_p1 = grp_generic_sincos_16_4_s_fu_455_ap_return_0;

assign sext_ln10_96_fu_2909_p1 = $signed(a_real_15_reg_6011);

assign sext_ln10_97_fu_2564_p1 = grp_generic_sincos_16_4_s_fu_463_ap_return_1;

assign sext_ln10_98_fu_2568_p1 = $signed(a_imag_15_fu_2371_p2);

assign sext_ln10_99_fu_2572_p1 = grp_generic_sincos_16_4_s_fu_463_ap_return_0;

assign sext_ln10_9_fu_2113_p1 = $signed(sub_ln35_1_fu_1967_p2);

assign sext_ln10_fu_2636_p1 = $signed(add_ln35_reg_5747);

assign stage2_imag_17_fu_3848_p2 = (a_imag_17_reg_6521 - trunc_ln2_reg_6713);

assign stage2_imag_18_fu_3858_p2 = (trunc_ln11_s_reg_6725 + stage2_imag_48_reg_6533);

assign stage2_imag_19_fu_3868_p2 = (stage2_imag_48_reg_6533 - trunc_ln11_s_reg_6725);

assign stage2_imag_20_fu_3878_p2 = (trunc_ln11_1_reg_6737 + stage2_imag_49_reg_6545);

assign stage2_imag_21_fu_3888_p2 = (stage2_imag_49_reg_6545 - trunc_ln11_1_reg_6737);

assign stage2_imag_22_fu_3898_p2 = (trunc_ln11_2_reg_6749 + stage2_imag_50_reg_6557);

assign stage2_imag_23_fu_3908_p2 = (stage2_imag_50_reg_6557 - trunc_ln11_2_reg_6749);

assign stage2_imag_24_fu_3918_p2 = (trunc_ln11_3_reg_6761 + a_imag_19_reg_6569);

assign stage2_imag_25_fu_3928_p2 = (a_imag_19_reg_6569 - trunc_ln11_3_reg_6761);

assign stage2_imag_26_fu_3938_p2 = (trunc_ln11_4_reg_6773 + stage2_imag_51_reg_6581);

assign stage2_imag_27_fu_3948_p2 = (stage2_imag_51_reg_6581 - trunc_ln11_4_reg_6773);

assign stage2_imag_28_fu_3958_p2 = (trunc_ln11_5_reg_6785 + stage2_imag_52_reg_6593);

assign stage2_imag_29_fu_3968_p2 = (stage2_imag_52_reg_6593 - trunc_ln11_5_reg_6785);

assign stage2_imag_30_fu_3978_p2 = (trunc_ln11_6_reg_6797 + stage2_imag_53_reg_6605);

assign stage2_imag_31_fu_3988_p2 = (stage2_imag_53_reg_6605 - trunc_ln11_6_reg_6797);

assign stage2_imag_32_fu_3998_p2 = (trunc_ln11_7_reg_6809 + a_imag_21_reg_6617);

assign stage2_imag_33_fu_4008_p2 = (a_imag_21_reg_6617 - trunc_ln11_7_reg_6809);

assign stage2_imag_34_fu_4018_p2 = (trunc_ln11_8_reg_6821 + stage2_imag_54_reg_6629);

assign stage2_imag_35_fu_4028_p2 = (stage2_imag_54_reg_6629 - trunc_ln11_8_reg_6821);

assign stage2_imag_36_fu_4038_p2 = (trunc_ln11_9_reg_6833 + stage2_imag_55_reg_6641);

assign stage2_imag_37_fu_4048_p2 = (stage2_imag_55_reg_6641 - trunc_ln11_9_reg_6833);

assign stage2_imag_38_fu_4058_p2 = (trunc_ln11_10_reg_6845 + stage2_imag_56_reg_6653);

assign stage2_imag_39_fu_4068_p2 = (stage2_imag_56_reg_6653 - trunc_ln11_10_reg_6845);

assign stage2_imag_40_fu_4078_p2 = (trunc_ln11_11_reg_6857 + a_imag_23_reg_6665);

assign stage2_imag_41_fu_4088_p2 = (a_imag_23_reg_6665 - trunc_ln11_11_reg_6857);

assign stage2_imag_42_fu_4098_p2 = (trunc_ln11_12_reg_6869 + stage2_imag_57_reg_6677);

assign stage2_imag_43_fu_4108_p2 = (stage2_imag_57_reg_6677 - trunc_ln11_12_reg_6869);

assign stage2_imag_44_fu_4118_p2 = (trunc_ln11_13_reg_6881 + stage2_imag_58_reg_6689);

assign stage2_imag_45_fu_4128_p2 = (stage2_imag_58_reg_6689 - trunc_ln11_13_reg_6881);

assign stage2_imag_46_fu_4138_p2 = (trunc_ln11_14_reg_6893 + stage2_imag_59_reg_6701);

assign stage2_imag_47_fu_4148_p2 = (stage2_imag_59_reg_6701 - trunc_ln11_14_reg_6893);

assign stage2_imag_48_fu_3077_p2 = (ai1_8_fu_3030_p2 - cr1_8_fu_3047_p2);

assign stage2_imag_49_fu_3089_p2 = (ai0_8_fu_3020_p2 - ci0_8_fu_3041_p2);

assign stage2_imag_50_fu_3101_p2 = (cr1_8_fu_3047_p2 + ai1_8_fu_3030_p2);

assign stage2_imag_51_fu_3223_p2 = (ai1_9_fu_3176_p2 - cr1_9_fu_3193_p2);

assign stage2_imag_52_fu_3235_p2 = (ai0_9_fu_3166_p2 - ci0_9_fu_3187_p2);

assign stage2_imag_53_fu_3247_p2 = (cr1_9_fu_3193_p2 + ai1_9_fu_3176_p2);

assign stage2_imag_54_fu_3369_p2 = (ai1_10_fu_3322_p2 - cr1_10_fu_3339_p2);

assign stage2_imag_55_fu_3381_p2 = (ai0_10_fu_3312_p2 - ci0_10_fu_3333_p2);

assign stage2_imag_56_fu_3393_p2 = (cr1_10_fu_3339_p2 + ai1_10_fu_3322_p2);

assign stage2_imag_57_fu_3515_p2 = (ai1_11_fu_3468_p2 - cr1_11_fu_3485_p2);

assign stage2_imag_58_fu_3527_p2 = (ai0_11_fu_3458_p2 - ci0_11_fu_3479_p2);

assign stage2_imag_59_fu_3539_p2 = (cr1_11_fu_3485_p2 + ai1_11_fu_3468_p2);

assign stage2_imag_fu_3838_p2 = (trunc_ln2_reg_6713 + a_imag_17_reg_6521);

assign stage2_real_17_fu_3843_p2 = (a_real_17_reg_6515 - trunc_ln_reg_6707);

assign stage2_real_18_fu_3853_p2 = (trunc_ln10_s_reg_6719 + stage2_real_48_reg_6527);

assign stage2_real_19_fu_3863_p2 = (stage2_real_48_reg_6527 - trunc_ln10_s_reg_6719);

assign stage2_real_20_fu_3873_p2 = (trunc_ln10_1_reg_6731 + stage2_real_49_reg_6539);

assign stage2_real_21_fu_3883_p2 = (stage2_real_49_reg_6539 - trunc_ln10_1_reg_6731);

assign stage2_real_22_fu_3893_p2 = (trunc_ln10_2_reg_6743 + stage2_real_50_reg_6551);

assign stage2_real_23_fu_3903_p2 = (stage2_real_50_reg_6551 - trunc_ln10_2_reg_6743);

assign stage2_real_24_fu_3913_p2 = (trunc_ln10_3_reg_6755 + a_real_19_reg_6563);

assign stage2_real_25_fu_3923_p2 = (a_real_19_reg_6563 - trunc_ln10_3_reg_6755);

assign stage2_real_26_fu_3933_p2 = (trunc_ln10_4_reg_6767 + stage2_real_51_reg_6575);

assign stage2_real_27_fu_3943_p2 = (stage2_real_51_reg_6575 - trunc_ln10_4_reg_6767);

assign stage2_real_28_fu_3953_p2 = (trunc_ln10_5_reg_6779 + stage2_real_52_reg_6587);

assign stage2_real_29_fu_3963_p2 = (stage2_real_52_reg_6587 - trunc_ln10_5_reg_6779);

assign stage2_real_30_fu_3973_p2 = (trunc_ln10_6_reg_6791 + stage2_real_53_reg_6599);

assign stage2_real_31_fu_3983_p2 = (stage2_real_53_reg_6599 - trunc_ln10_6_reg_6791);

assign stage2_real_32_fu_3993_p2 = (trunc_ln10_7_reg_6803 + a_real_21_reg_6611);

assign stage2_real_33_fu_4003_p2 = (a_real_21_reg_6611 - trunc_ln10_7_reg_6803);

assign stage2_real_34_fu_4013_p2 = (trunc_ln10_8_reg_6815 + stage2_real_54_reg_6623);

assign stage2_real_35_fu_4023_p2 = (stage2_real_54_reg_6623 - trunc_ln10_8_reg_6815);

assign stage2_real_36_fu_4033_p2 = (trunc_ln10_9_reg_6827 + stage2_real_55_reg_6635);

assign stage2_real_37_fu_4043_p2 = (stage2_real_55_reg_6635 - trunc_ln10_9_reg_6827);

assign stage2_real_38_fu_4053_p2 = (trunc_ln10_10_reg_6839 + stage2_real_56_reg_6647);

assign stage2_real_39_fu_4063_p2 = (stage2_real_56_reg_6647 - trunc_ln10_10_reg_6839);

assign stage2_real_40_fu_4073_p2 = (trunc_ln10_11_reg_6851 + a_real_23_reg_6659);

assign stage2_real_41_fu_4083_p2 = (a_real_23_reg_6659 - trunc_ln10_11_reg_6851);

assign stage2_real_42_fu_4093_p2 = (trunc_ln10_12_reg_6863 + stage2_real_57_reg_6671);

assign stage2_real_43_fu_4103_p2 = (stage2_real_57_reg_6671 - trunc_ln10_12_reg_6863);

assign stage2_real_44_fu_4113_p2 = (trunc_ln10_13_reg_6875 + stage2_real_58_reg_6683);

assign stage2_real_45_fu_4123_p2 = (stage2_real_58_reg_6683 - trunc_ln10_13_reg_6875);

assign stage2_real_46_fu_4133_p2 = (trunc_ln10_14_reg_6887 + stage2_real_59_reg_6695);

assign stage2_real_47_fu_4143_p2 = (stage2_real_59_reg_6695 - trunc_ln10_14_reg_6887);

assign stage2_real_48_fu_3071_p2 = (ci1_8_fu_3053_p2 + ar1_8_fu_3025_p2);

assign stage2_real_49_fu_3083_p2 = (ar0_8_fu_3015_p2 - cr0_8_fu_3035_p2);

assign stage2_real_50_fu_3095_p2 = (ar1_8_fu_3025_p2 - ci1_8_fu_3053_p2);

assign stage2_real_51_fu_3217_p2 = (ci1_9_fu_3199_p2 + ar1_9_fu_3171_p2);

assign stage2_real_52_fu_3229_p2 = (ar0_9_fu_3161_p2 - cr0_9_fu_3181_p2);

assign stage2_real_53_fu_3241_p2 = (ar1_9_fu_3171_p2 - ci1_9_fu_3199_p2);

assign stage2_real_54_fu_3363_p2 = (ci1_10_fu_3345_p2 + ar1_10_fu_3317_p2);

assign stage2_real_55_fu_3375_p2 = (ar0_10_fu_3307_p2 - cr0_10_fu_3327_p2);

assign stage2_real_56_fu_3387_p2 = (ar1_10_fu_3317_p2 - ci1_10_fu_3345_p2);

assign stage2_real_57_fu_3509_p2 = (ci1_11_fu_3491_p2 + ar1_11_fu_3463_p2);

assign stage2_real_58_fu_3521_p2 = (ar0_11_fu_3453_p2 - cr0_11_fu_3473_p2);

assign stage2_real_59_fu_3533_p2 = (ar1_11_fu_3463_p2 - ci1_11_fu_3491_p2);

assign stage2_real_fu_3833_p2 = (trunc_ln_reg_6707 + a_real_17_reg_6515);

assign sub_ln35_12_fu_2207_p2 = (ai1_12_fu_2169_p2 - cr1_12_fu_2181_p2);

assign sub_ln35_13_fu_2264_p2 = (ai1_13_fu_2241_p2 - cr1_13_reg_5643);

assign sub_ln35_14_fu_2311_p2 = (ai1_14_fu_2289_p2 - cr1_14_fu_2297_p2);

assign sub_ln35_15_fu_2383_p2 = (ai1_15_fu_2345_p2 - cr1_15_fu_2357_p2);

assign sub_ln35_1_fu_1967_p2 = (ai1_1_fu_1775_p2 - cr1_1_fu_1793_p2);

assign sub_ln35_2_fu_2015_p2 = (ai1_2_fu_1823_p2 - cr1_2_fu_1841_p2);

assign sub_ln35_3_fu_2063_p2 = (ai1_3_fu_1871_p2 - cr1_3_fu_1889_p2);

assign sub_ln35_4_fu_911_p2 = (ai1_4_fu_719_p2 - cr1_4_fu_737_p2);

assign sub_ln35_5_fu_959_p2 = (ai1_5_fu_767_p2 - cr1_5_fu_785_p2);

assign sub_ln35_6_fu_1007_p2 = (ai1_6_fu_815_p2 - cr1_6_fu_833_p2);

assign sub_ln35_7_fu_1055_p2 = (ai1_7_fu_863_p2 - cr1_7_fu_881_p2);

assign sub_ln35_fu_1919_p2 = (ai1_fu_1727_p2 - cr1_fu_1745_p2);

assign sub_ln36_10_fu_965_p2 = (ar0_5_fu_749_p2 - cr0_5_fu_773_p2);

assign sub_ln36_11_fu_971_p2 = (ai0_5_fu_755_p2 - ci0_5_fu_779_p2);

assign sub_ln36_12_fu_1013_p2 = (ar0_6_fu_797_p2 - cr0_6_fu_821_p2);

assign sub_ln36_13_fu_1019_p2 = (ai0_6_fu_803_p2 - ci0_6_fu_827_p2);

assign sub_ln36_14_fu_1061_p2 = (ar0_7_fu_845_p2 - cr0_7_fu_869_p2);

assign sub_ln36_15_fu_1067_p2 = (ai0_7_fu_851_p2 - ci0_7_fu_875_p2);

assign sub_ln36_1_fu_1931_p2 = (ai0_fu_1715_p2 - ci0_fu_1739_p2);

assign sub_ln36_24_fu_2213_p2 = (ar0_12_fu_2157_p2 - cr0_12_fu_2173_p2);

assign sub_ln36_25_fu_2219_p2 = (ai0_12_fu_2161_p2 - ci0_12_fu_2177_p2);

assign sub_ln36_26_fu_1465_p2 = (ar0_13_fu_1437_p2 - cr0_13_fu_1447_p2);

assign sub_ln36_27_fu_2269_p2 = (ai0_13_fu_2237_p2 - ci0_13_fu_2245_p2);

assign sub_ln36_28_fu_2317_p2 = (ar0_14_reg_5677 - cr0_14_fu_2293_p2);

assign sub_ln36_29_fu_2322_p2 = (ai0_14_fu_2285_p2 - ci0_14_reg_5683);

assign sub_ln36_2_fu_1973_p2 = (ar0_1_fu_1757_p2 - cr0_1_fu_1781_p2);

assign sub_ln36_30_fu_2389_p2 = (ar0_15_fu_2333_p2 - cr0_15_fu_2349_p2);

assign sub_ln36_31_fu_2395_p2 = (ai0_15_fu_2337_p2 - ci0_15_fu_2353_p2);

assign sub_ln36_3_fu_1979_p2 = (ai0_1_fu_1763_p2 - ci0_1_fu_1787_p2);

assign sub_ln36_4_fu_2021_p2 = (ar0_2_fu_1805_p2 - cr0_2_fu_1829_p2);

assign sub_ln36_5_fu_2027_p2 = (ai0_2_fu_1811_p2 - ci0_2_fu_1835_p2);

assign sub_ln36_6_fu_2069_p2 = (ar0_3_fu_1853_p2 - cr0_3_fu_1877_p2);

assign sub_ln36_7_fu_2075_p2 = (ai0_3_fu_1859_p2 - ci0_3_fu_1883_p2);

assign sub_ln36_8_fu_917_p2 = (ar0_4_fu_701_p2 - cr0_4_fu_725_p2);

assign sub_ln36_9_fu_923_p2 = (ai0_4_fu_707_p2 - ci0_4_fu_731_p2);

assign sub_ln36_fu_1925_p2 = (ar0_fu_1709_p2 - cr0_fu_1733_p2);

assign sub_ln37_12_fu_2225_p2 = (ar1_12_fu_2165_p2 - ci1_12_fu_2185_p2);

assign sub_ln37_13_fu_2275_p2 = (ar1_13_reg_5637 - ci1_13_fu_2249_p2);

assign sub_ln37_14_fu_1553_p2 = (ar1_14_fu_1530_p2 - ci1_14_fu_1541_p2);

assign sub_ln37_15_fu_2401_p2 = (ar1_15_fu_2341_p2 - ci1_15_fu_2361_p2);

assign sub_ln37_1_fu_1985_p2 = (ar1_1_fu_1769_p2 - ci1_1_fu_1799_p2);

assign sub_ln37_2_fu_2033_p2 = (ar1_2_fu_1817_p2 - ci1_2_fu_1847_p2);

assign sub_ln37_3_fu_2081_p2 = (ar1_3_fu_1865_p2 - ci1_3_fu_1895_p2);

assign sub_ln37_4_fu_929_p2 = (ar1_4_fu_713_p2 - ci1_4_fu_743_p2);

assign sub_ln37_5_fu_977_p2 = (ar1_5_fu_761_p2 - ci1_5_fu_791_p2);

assign sub_ln37_6_fu_1025_p2 = (ar1_6_fu_809_p2 - ci1_6_fu_839_p2);

assign sub_ln37_7_fu_1073_p2 = (ar1_7_fu_857_p2 - ci1_7_fu_887_p2);

assign sub_ln37_fu_1937_p2 = (ar1_fu_1721_p2 - ci1_fu_1751_p2);

endmodule //fft32
