<<<

[#C_MV,reftext="C.MV"]
==== C.MV

Synopsis::
Capability move (C.MV), 16-bit encoding

{cheri_cap_mode_name} Mnemonic::
`c.mv yd, ys2`

{cheri_cap_mode_name} Expansion::
`cmv yd, ys2`

Suggested assembly syntax::
`mv rd, rs2` +
`mv yd, ys2`

NOTE: The suggested assembly syntax distinguishes from integer `c.mv` by operand type.

{cheri_int_mode_name} Mnemonic::
`c.mv rd, rs2`

{cheri_int_mode_name} Expansion::
`add rd, x0, rs2`

Encoding::
include::wavedrom/c_mv.adoc[]

{cheri_cap_mode_name} Description::
Capability register `yd` is replaced with the contents of `ys2`.

{cheri_int_mode_name} Description::
Standard RISC-V <<C_MV>> instruction.

include::malformed_no_check.adoc[]

Prerequisites for {cheri_cap_mode_name}::
{c_cheri_base_ext_names}

Prerequisites for {cheri_int_mode_name}::
{c_cheri_default_ext_names}

{cheri_cap_mode_name} Operation (after expansion to 32-bit encodings)::
 See <<CMV>>
