Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/Procesador2_TestBench_isim_beh.exe -prj C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/Procesador2_TestBench_beh.prj work.Procesador2_TestBench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/Unidad_Control.vhd" into library work
Parsing VHDL file "C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/Sumador.vhd" into library work
Parsing VHDL file "C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/SEU.vhd" into library work
Parsing VHDL file "C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/Register_File.vhd" into library work
Parsing VHDL file "C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/Next_PC.vhd" into library work
Parsing VHDL file "C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/Multiplexor.vhd" into library work
Parsing VHDL file "C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/Memoria_instrucciones.vhd" into library work
Parsing VHDL file "C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/ALU.vhd" into library work
Parsing VHDL file "C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/Procesador_2.vhd" into library work
Parsing VHDL file "C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/Procesador2_TestBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package numeric_std
Compiling architecture behavioral of entity Sumador [sumador_default]
Compiling architecture behavioral of entity Next_PC [next_pc_default]
Compiling architecture arqprocesador of entity MEMORIAINSTRUCCION [memoriainstruccion_default]
Compiling architecture behavioral of entity Unidad_Control [unidad_control_default]
Compiling architecture behavioral of entity Register_File [register_file_default]
Compiling architecture behavioral of entity Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity SEU [seu_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture arq_procesador_2 of entity Procesador_2 [procesador_2_default]
Compiling architecture behavior of entity procesador2_testbench
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable C:/Users/GEORGE/Pictures/Procesador_2/Procesador_2/Procesador2_TestBench_isim_beh.exe
Fuse Memory Usage: 36932 KB
Fuse CPU Usage: 951 ms
