# //  ModelSim SE-64 6.6b May 21 2010 Linux 2.6.18-238.9.1.el5
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
rm -rf work
vlib work
vcom source/AddressGenerator.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addressgenerator
# -- Compiling architecture statemachine of addressgenerator
# ** Error: source/AddressGenerator.vhd(101): near "r_enable_out": expecting ';'
# ** Error: source/AddressGenerator.vhd(109): VHDL Compiler exiting
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/AddressGenerator.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addressgenerator
# -- Compiling architecture statemachine of addressgenerator
vsim -i work.addressgenerator
# vsim -i work.addressgenerator 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.addressgenerator(statemachine)#1
add wave \
{sim:/addressgenerator/state } \
{sim:/addressgenerator/nextstate } \
{sim:/addressgenerator/resend } \
{sim:/addressgenerator/clk } \
{sim:/addressgenerator/rst } \
{sim:/addressgenerator/r_enable_in } \
{sim:/addressgenerator/w_enable_in } \
{sim:/addressgenerator/num_writes } \
{sim:/addressgenerator/empty } \
{sim:/addressgenerator/r_enable_out } \
{sim:/addressgenerator/counter32 } \
{sim:/addressgenerator/newcounter32 } \
{sim:/addressgenerator/addr } \
{sim:/addressgenerator/addr_counter } \
{sim:/addressgenerator/new_addr } \
{sim:/addressgenerator/store_addr } \
{sim:/addressgenerator/new_store } 
force rst 1 0 ns, 0 1 1.75 ns
# ** Error: (vsim-4012) Expected ',' separator between value/time pairs.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]
force rst 1 0 ns, 1 1.75 ns
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
force r_enable_in 0 0 ns, 1 5 ns
force w_enable_in 0 0 ns
force num_writes 0 0 ns
run 500 ns
restart
force num_writes 0 0 ns
force w_enable_in 0 0 ns, 1 5 ns
force r_enable_in 0 0 ns
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
force rst 1 0 ns, 1 1.75 ns
run 500 ns
restart]
# invalid command name "restart]"
restart
force rst 1 0 ns, 0 1.75 ns
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
force r_enable_in 0 0 ns
force w_enable_in 0 0 ns, 1 5 ns
force num_writes 0 0 ns
force Resend 0 0 ns
run 500 ns
rm -rf work
vlib work
vcom source/ReadController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity memorycontroller
# -- Compiling architecture dataflow of memorycontroller
# Load canceled
rm -rf work
vlib work
vcom source/ReadController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity memorycontroller
# -- Compiling architecture dataflow of memorycontroller
rm -rf work
vlib work
vcom source/ReadController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity readcontroller
# -- Compiling architecture dataflow of readcontroller
vsim -i work.readcontroller
# vsim -i work.readcontroller 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.readcontroller(dataflow)#1
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/state'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/nextstate'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/resend'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/clk'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/rst'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/r_enable_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/w_enable_in'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/num_writes'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/empty'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/r_enable_out'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/counter32'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/newcounter32'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/addr'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/addr_counter'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/new_addr'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/store_addr'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addressgenerator/new_store'. 
add wave \
{sim:/readcontroller/num_writes } \
{sim:/readcontroller/resend } \
{sim:/readcontroller/read_done } \
{sim:/readcontroller/empty } \
{sim:/readcontroller/read_ready } 
force num_writes 0 0 ns, 1 3.5 ns, 0 7 ns
force read_done 0 0 ns
force Resend 1 0 ns
run 100 ns
rm -rf work
vlib work
vcom source/ReadController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity readcontroller
# -- Compiling architecture dataflow of readcontroller
# ** Error: source/ReadController.vhd(15): Illegal concurrent statement.
# ** Error: source/ReadController.vhd(16): Illegal target for signal assignment.
# ** Error: source/ReadController.vhd(16): (vcom-1136) Unknown identifier "ready_ready".
# ** Error: source/ReadController.vhd(21): near "end": expecting ';'
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
rm -rf work
vlib work
vcom source/ReadController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity readcontroller
# -- Compiling architecture dataflow of readcontroller
vsim -i work.readcontroller
# vsim -i work.readcontroller 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.readcontroller(dataflow)#1
add wave \
{sim:/readcontroller/num_writes } \
{sim:/readcontroller/read_done } \
{sim:/readcontroller/empty } \
{sim:/readcontroller/read_ready } 
force num_writes 0 0 ns, 1 5 ns
force read_done 0 0 ns
run 50 ns
restart
force num_writes 0 0 ns, 1 20 ns
force read_done 1 0 ns
run 50 ns
rm -rf work
vilb work
# invalid command name "vilb"
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# ** Error: Library work not found.
# ** Error: VHDL Compiler exiting
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# ** Error: Library work not found.
# ** Error: VHDL Compiler exiting
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
# ** Error: source/ADDRgen2.vhd(76): (vcom-1136) Unknown identifier "read_out".
# ** Error: source/ADDRgen2.vhd(82): near "case": syntax error
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
# ** Error: source/ADDRgen2.vhd(82): near "case": syntax error
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
vsim -i work.addrgen2
# vsim -i work.addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.addrgen2(statemachine)#1
add wave \
{sim:/addrgen2/state } \
{sim:/addrgen2/nextstate } \
{sim:/addrgen2/resend } \
{sim:/addrgen2/clk } \
{sim:/addrgen2/rst } \
{sim:/addrgen2/r_enable_in } \
{sim:/addrgen2/w_enable_in } \
{sim:/addrgen2/read_ready } \
{sim:/addrgen2/r_enable_out } \
{sim:/addrgen2/w_enable_out } \
{sim:/addrgen2/read_done } \
{sim:/addrgen2/counter32 } \
{sim:/addrgen2/newcounter32 } \
{sim:/addrgen2/addr } \
{sim:/addrgen2/addr_counter } \
{sim:/addrgen2/new_addr } \
{sim:/addrgen2/store_addr } \
{sim:/addrgen2/new_store } 
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
force rst 1 0 ns, 0 1.75 ns
force w_enable_in 0 0 ns, 1 5 ns
force r_enable_in 0 0 ns
force read_ready 0 0 ns, 1 5 ns
run 500 ns
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
vsim -i work.addrgen2
# vsim -i work.addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.addrgen2(statemachine)#1
add wave \
{sim:/addrgen2/state } \
{sim:/addrgen2/nextstate } \
{sim:/addrgen2/resend } \
{sim:/addrgen2/clk } \
{sim:/addrgen2/rst } \
{sim:/addrgen2/r_enable_in } \
{sim:/addrgen2/w_enable_in } \
{sim:/addrgen2/read_ready } \
{sim:/addrgen2/r_enable_out } \
{sim:/addrgen2/w_enable_out } \
{sim:/addrgen2/read_done } \
{sim:/addrgen2/counter32 } \
{sim:/addrgen2/newcounter32 } \
{sim:/addrgen2/addr } \
{sim:/addrgen2/addr_counter } \
{sim:/addrgen2/new_addr } \
{sim:/addrgen2/store_addr } \
{sim:/addrgen2/new_store } 
force read_ready 0 0 ns, 1 5 ns
force r_enable_in 0 0 ns
force w_enable_in 0 0 ns, 1 5 ns
force rst 1 0 ns, 0 1.75 ns
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
run 100 ns
restart
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
force rst 1 0 ns, 0 1.75 ns
force w_enable_in 0 0 ns, 1 5, 0 50 ns
force w_enable_in 0 0 ns, 1 5 ns, 0 50 ns
restart
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
force rst 1 0 ns, 0 1.75 ns
force w_enable_in 0 0 ns, 1 5 ns, 0 50 ns
force r_enable_in 0 0 ns, 1 55 ns
force Resend 0 0 ns
force read_ready 1 0 ns, 0 50 ns
force read_ready 0 0 ns, 1 55 ns
run 500 ns
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
vsim -i work.addrgen2
# vsim -i work.addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.addrgen2(statemachine)#1
add wave \
{sim:/addrgen2/state } \
{sim:/addrgen2/nextstate } \
{sim:/addrgen2/resend } \
{sim:/addrgen2/clk } \
{sim:/addrgen2/rst } \
{sim:/addrgen2/r_enable_in } \
{sim:/addrgen2/w_enable_in } \
{sim:/addrgen2/read_ready } \
{sim:/addrgen2/r_enable_out } \
{sim:/addrgen2/w_enable_out } \
{sim:/addrgen2/read_done } \
{sim:/addrgen2/counter32 } \
{sim:/addrgen2/newcounter32 } \
{sim:/addrgen2/addr } \
{sim:/addrgen2/addr_counter } \
{sim:/addrgen2/new_addr } \
{sim:/addrgen2/store_addr } \
{sim:/addrgen2/new_store } 
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
force rst 1 0 ns, 0 1.75 ns
force w_enable_in 0 0 ns, 1 5 ns, 0 50 ns
force r_enable_in 0 0 ns, 1 55 ns
force Resend 0 0 ns
force read_ready 1 0 ns, 0 50 ns
run 500 ns
restart
force read_ready 0 0 ns, 1 50 ns
force Resend 0 0 ns
force r_enable_in 0 0 ns, 1 55 ns
force w_enable_in 0 0 ns, 1 5 ns, 0 50 ns
force rst 1 0 ns, 0 1.75 ns
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
run 300 ns
restart
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
vsim -i work.addrgen2
# vsim -i work.addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.addrgen2(statemachine)#1
add wave \
{sim:/addrgen2/state } \
{sim:/addrgen2/nextstate } \
{sim:/addrgen2/resend } \
{sim:/addrgen2/clk } \
{sim:/addrgen2/rst } \
{sim:/addrgen2/r_enable_in } \
{sim:/addrgen2/w_enable_in } \
{sim:/addrgen2/read_ready } \
{sim:/addrgen2/r_enable_out } \
{sim:/addrgen2/w_enable_out } \
{sim:/addrgen2/read_done } \
{sim:/addrgen2/counter32 } \
{sim:/addrgen2/newcounter32 } \
{sim:/addrgen2/addr } \
{sim:/addrgen2/addr_counter } \
{sim:/addrgen2/new_addr } \
{sim:/addrgen2/store_addr } \
{sim:/addrgen2/new_store } 
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
force rst 1 0 ns, 0 1.75 ns
force w_enable_in 0 0 ns, 1 5 ns, 0 50 ns
force r_enable_in 0 0 ns, 1 55 ns
force Resend 0 0 ns
force read_ready 0 0 ns, 1 50 ns
run 300 ns
restart
force read_ready 0 0 ns, 1 50 ns
force Resend 0 0 ns
force r_enable_in 0 0 ns
force w_enable_in 0 0 ns, 1 5 ns
force rst 1 0 ns, 0 1.75 ns
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
run 200 ns
rm -rf owrk
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
vsim -i work.addrgen2
# vsim -i work.addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.addrgen2(statemachine)#1
add wave \
{sim:/addrgen2/state } \
{sim:/addrgen2/nextstate } \
{sim:/addrgen2/resend } \
{sim:/addrgen2/clk } \
{sim:/addrgen2/rst } \
{sim:/addrgen2/r_enable_in } \
{sim:/addrgen2/w_enable_in } \
{sim:/addrgen2/read_ready } \
{sim:/addrgen2/r_enable_out } \
{sim:/addrgen2/w_enable_out } \
{sim:/addrgen2/read_done } \
{sim:/addrgen2/counter32 } \
{sim:/addrgen2/newcounter32 } \
{sim:/addrgen2/addr } \
{sim:/addrgen2/addr_counter } \
{sim:/addrgen2/new_addr } \
{sim:/addrgen2/store_addr } \
{sim:/addrgen2/new_store } 
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
force rst 1 0 ns, 0 1.75 ns
force w_enable_in 0 0 ns, 1 5 ns, 0 50 ns
force r_enable_in 0 0 ns, 1 55 ns
force Resend 0 0 ns
force read_ready 0 0 ns, 1 50 ns
run 300 ns
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
 rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
vsim -i work.addrgen2
# vsim -i work.addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.addrgen2(statemachine)#1
add wave \
{sim:/addrgen2/state } \
{sim:/addrgen2/nextstate } \
{sim:/addrgen2/resend } \
{sim:/addrgen2/clk } \
{sim:/addrgen2/rst } \
{sim:/addrgen2/r_enable_in } \
{sim:/addrgen2/w_enable_in } \
{sim:/addrgen2/read_ready } \
{sim:/addrgen2/r_enable_out } \
{sim:/addrgen2/w_enable_out } \
{sim:/addrgen2/read_done } \
{sim:/addrgen2/counter32 } \
{sim:/addrgen2/newcounter32 } \
{sim:/addrgen2/addr } \
{sim:/addrgen2/addr_counter } \
{sim:/addrgen2/new_addr } \
{sim:/addrgen2/store_addr } \
{sim:/addrgen2/new_store } 
force read_ready 0 0 ns, 1 50 ns
force Resend 0 0 ns
force r_enable_in 0 0 ns, 1 55 ns
force w_enable_in 0 0 ns, 1 5 ns, 0 50 ns
force rst 1 0 ns, 0 1.75 ns
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
run 300 ns
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
vsim -i work.addrgen2
# vsim -i work.addrgen2 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.addrgen2(statemachine)#1
# Load canceled
add wave \
{sim:/addrgen2/state } \
{sim:/addrgen2/nextstate } \
{sim:/addrgen2/resend } \
{sim:/addrgen2/clk } \
{sim:/addrgen2/rst } \
{sim:/addrgen2/r_enable_in } \
{sim:/addrgen2/w_enable_in } \
{sim:/addrgen2/read_ready } \
{sim:/addrgen2/r_enable_out } \
{sim:/addrgen2/w_enable_out } \
{sim:/addrgen2/read_done } \
{sim:/addrgen2/counter32 } \
{sim:/addrgen2/newcounter32 } \
{sim:/addrgen2/addr } \
{sim:/addrgen2/addr_counter } \
{sim:/addrgen2/new_addr } \
{sim:/addrgen2/store_addr } \
{sim:/addrgen2/new_store } \
{sim:/addrgen2/tmp_addr } 
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
force rst 1 0 ns, 0 1.75 ns
force w_enable_in 0 0 ns, 1 5 ns, 0 50 ns
force r_enable_in 0 0 ns, 1 55 ns
force Resend 0 0 ns
force read_ready 0 0 ns, 1 50 ns
run 300 ns
# Can't move the Now cursor.
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
rm -rf work
vlib work
vcom source/ADDRgen2.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity addrgen2
# -- Compiling architecture statemachine of addrgen2
add wave \
{sim:/addrgen2/state } \
{sim:/addrgen2/nextstate } \
{sim:/addrgen2/resend } \
{sim:/addrgen2/clk } \
{sim:/addrgen2/rst } \
{sim:/addrgen2/r_enable_in } \
{sim:/addrgen2/w_enable_in } \
{sim:/addrgen2/read_ready } \
{sim:/addrgen2/r_enable_out } \
{sim:/addrgen2/w_enable_out } \
{sim:/addrgen2/read_done } \
{sim:/addrgen2/counter32 } \
{sim:/addrgen2/newcounter32 } \
{sim:/addrgen2/addr } \
{sim:/addrgen2/addr_counter } \
{sim:/addrgen2/new_addr } \
{sim:/addrgen2/store_addr } \
{sim:/addrgen2/new_store } \
{sim:/addrgen2/tmp_addr } 
restart
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.addrgen2(statemachine)#1
# Warning in wave window restart: (vish-4014) No objects found matching '/addrgen2/tmp_addr'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/addrgen2/tmp_addr'. 
add wave \
{sim:/addrgen2/state } \
{sim:/addrgen2/nextstate } \
{sim:/addrgen2/resend } \
{sim:/addrgen2/clk } \
{sim:/addrgen2/rst } \
{sim:/addrgen2/r_enable_in } \
{sim:/addrgen2/w_enable_in } \
{sim:/addrgen2/read_ready } \
{sim:/addrgen2/r_enable_out } \
{sim:/addrgen2/w_enable_out } \
{sim:/addrgen2/read_done } \
{sim:/addrgen2/counter32 } \
{sim:/addrgen2/newcounter32 } \
{sim:/addrgen2/addr } \
{sim:/addrgen2/addr_counter } \
{sim:/addrgen2/new_addr } \
{sim:/addrgen2/store_addr } \
{sim:/addrgen2/new_store } 
force read_ready 0 0 ns, 1 50 ns
force Resend 0 0 ns
force r_enable_in 0 0 ns, 1 55 ns
force w_enable_in 0 0 ns, 1 5 ns, 0 50 ns
force rst 1 0 ns, 0 1.75 ns
force clk 0 0 ns, 1 1.75 ns -r 3.5 ns
run 300 ns
rm -rf work
vlib work
vcom source/ReadController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity readcontroller
# -- Compiling architecture dataflow of readcontroller
vcom source/tb_ReadController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_readcontroller
# -- Compiling architecture test of tb_readcontroller
vsim -i work.tb_readcontroller
# vsim -i work.tb_readcontroller 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_readcontroller(test)#1
add wave \
{sim:/tb_readcontroller/num_writes } \
{sim:/tb_readcontroller/read_done } \
{sim:/tb_readcontroller/empty } \
{sim:/tb_readcontroller/read_ready } 
run 100 ns
rm -rf work
vlib work
vcom source/MemoryController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity memorycontroller
# -- Compiling architecture statemachine of memorycontroller
vcom source/tb_MemoryController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_memorycontroller
# -- Compiling architecture test of tb_memorycontroller
# ** Error: source/tb_MemoryController.vhd(96): near "wait": expecting ';'
# ** Error: source/tb_MemoryController.vhd(192): VHDL Compiler exiting
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/tb_MemoryController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_memorycontroller
# -- Compiling architecture test of tb_memorycontroller
vsim -i work.tb_memorycontroller
# vsim -i work.tb_memorycontroller 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_memorycontroller(test)#1
add wave \
{sim:/tb_memorycontroller/clk } \
{sim:/tb_memorycontroller/rst } \
{sim:/tb_memorycontroller/full } \
{sim:/tb_memorycontroller/read_enable_in } \
{sim:/tb_memorycontroller/r_enable } \
{sim:/tb_memorycontroller/w_enable } \
{sim:/tb_memorycontroller/r_enable_out } \
{sim:/tb_memorycontroller/num_writes } \
{sim:/tb_memorycontroller/period } 
run
run 200 ns
add wave sim:/tb_memorycontroller/dut/*
restart
run 100 ns
restart
un 500 ns
# ambiguous command name "un": union_image unknown unknownOptionError unless unset unsetenv
run 500 ns
rm -rf work
vlib work
vcom source/MemoryController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity memorycontroller
# -- Compiling architecture statemachine of memorycontroller
vcom source/tb_MemoryController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_memorycontroller
# -- Compiling architecture test of tb_memorycontroller
vsim -i work.tb_memorycontroller
# vsim -i work.tb_memorycontroller 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_memorycontroller(test)#1
add wave \
{sim:/tb_memorycontroller/clk } \
{sim:/tb_memorycontroller/rst } \
{sim:/tb_memorycontroller/full } \
{sim:/tb_memorycontroller/read_enable_in } \
{sim:/tb_memorycontroller/r_enable } \
{sim:/tb_memorycontroller/w_enable } \
{sim:/tb_memorycontroller/r_enable_out } \
{sim:/tb_memorycontroller/num_writes } \
{sim:/tb_memorycontroller/period } 
add wave sim:/tb_memorycontroller/dut/*
run 200 ns
rm -rf work
vlib work
vcom source/MemoryController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity memorycontroller
# -- Compiling architecture statemachine of memorycontroller
# ** Error: source/MemoryController.vhd(46): (vcom-1136) Unknown identifier "read_enable_in".
# ** Error: source/MemoryController.vhd(46): Expression is not a signal.
# ** Error: source/MemoryController.vhd(70): (vcom-1136) Unknown identifier "read_enable_in".
# ** Error: source/MemoryController.vhd(70): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: source/MemoryController.vhd(76): (vcom-1136) Unknown identifier "read_enable_in".
# ** Error: source/MemoryController.vhd(76): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: source/MemoryController.vhd(81): (vcom-1136) Unknown identifier "read_enable_in".
# ** Error: source/MemoryController.vhd(81): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: source/MemoryController.vhd(120): VHDL Compiler exiting
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/MemoryController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity memorycontroller
# -- Compiling architecture statemachine of memorycontroller
vcom source/tb_MemoryController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_memorycontroller
# -- Compiling architecture test of tb_memorycontroller
vsim -i work.tb_memorycontroller
# vsim -i work.tb_memorycontroller 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_memorycontroller(test)#1
add wave \
{sim:/tb_memorycontroller/clk } \
{sim:/tb_memorycontroller/rst } \
{sim:/tb_memorycontroller/full } \
{sim:/tb_memorycontroller/read_enable_in } \
{sim:/tb_memorycontroller/r_enable } \
{sim:/tb_memorycontroller/w_enable } \
{sim:/tb_memorycontroller/r_enable_out } \
{sim:/tb_memorycontroller/num_writes } \
{sim:/tb_memorycontroller/period } 
add wave sim:/tb_memorycontroller/dut/*
un 200 ns
# ambiguous command name "un": union_image unknown unknownOptionError unless unset unsetenv
run 200 ns
rm -rf work
vlib work
vcom source/MemoryController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity memorycontroller
# -- Compiling architecture statemachine of memorycontroller
vcom source/tb_ReadController.vhd.bak
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_readcontroller
# -- Compiling architecture test of tb_readcontroller
# ** Error: source/tb_ReadController.vhd.bak(72): near "end": syntax error
# /package/eda/mg/modeltech_6.6b/modeltech/linux_x86_64/vcom failed.
vcom source/tb_MemoryController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_memorycontroller
# -- Compiling architecture test of tb_memorycontroller
vsim -i work.tb_memorycontroller
# vsim -i work.tb_memorycontroller 
# ** Warning: (vsim-31) Unable to unlink file "/home/ecegrid/a/mg31/ece337/FinalProject/work/_opt__lock".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_memorycontroller(test)#1
add wave \
{sim:/tb_memorycontroller/clk } \
{sim:/tb_memorycontroller/rst } \
{sim:/tb_memorycontroller/full } \
{sim:/tb_memorycontroller/read_enable_in } \
{sim:/tb_memorycontroller/r_enable } \
{sim:/tb_memorycontroller/w_enable } \
{sim:/tb_memorycontroller/r_enable_out } \
{sim:/tb_memorycontroller/num_writes } \
{sim:/tb_memorycontroller/period } 
add wave sim:/tb_memorycontroller/dut/*
run 300 ns
rm -rf work
vlib work
vcom source/ReadController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity readcontroller
# -- Compiling architecture dataflow of readcontroller
vcom source/tb_ReadController.vhd
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_readcontroller
# -- Compiling architecture test of tb_readcontroller
