0.7
2020.2
Nov 18 2020
09:47:47
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/AESL_axi_s_in_data.v,1645302101,systemVerilog,,,,AESL_axi_s_in_data,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/AESL_axi_s_out_data.v,1645302101,systemVerilog,,,,AESL_axi_s_out_data,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/AESL_axi_slave_control.v,1645302101,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/AESL_fifo.v,1645302101,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/Blur.autotb.v,1645302101,systemVerilog,,,C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/fifo_para.vh,apatb_Blur_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/Blur.v,1645302043,systemVerilog,,,,Blur,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/Blur_borderbuf.v,1645302044,systemVerilog,,,,Blur_borderbuf;Blur_borderbuf_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/Blur_control_s_axi.v,1645302044,systemVerilog,,,,Blur_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/Blur_fifo_w32_d2_S.v,1645302044,systemVerilog,,,,Blur_fifo_w32_d2_S;Blur_fifo_w32_d2_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/Blur_linebuf_0.v,1645302044,systemVerilog,,,,Blur_linebuf_0;Blur_linebuf_0_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/Blur_mul_32ns_32ns_44_2_1.v,1645302044,systemVerilog,,,,Blur_mul_32ns_32ns_44_2_1;Blur_mul_32ns_32ns_44_2_1_Multiplier_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/Blur_regslice_both.v,1645302044,systemVerilog,,,,Blur_regslice_both;Blur_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/csv_file_dump.sv,1645302101,systemVerilog,,,C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/dataflow_monitor.sv,1645302101,systemVerilog,,,C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/sample_manager.sv;C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/csv_file_dump.sv;C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/df_fifo_monitor.sv;C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/df_process_monitor.sv;C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/df_fifo_interface.sv,1645302101,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/df_fifo_monitor.sv,1645302101,systemVerilog,C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/df_fifo_interface.sv,,C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/sample_agent.sv;C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/dump_file_agent.sv;C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/df_process_interface.sv,1645302101,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/df_process_monitor.sv,1645302101,systemVerilog,C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/df_process_interface.sv,,C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/sample_agent.sv;C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/dump_file_agent.sv;C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/dump_file_agent.sv,1645302101,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/fifo_para.vh,1645302101,verilog,,,,,,,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/nodf_module_interface.sv,1645302101,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/nodf_module_monitor.sv,1645302101,systemVerilog,C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/nodf_module_interface.sv,,C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/sample_agent.sv;C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/dump_file_agent.sv;C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/sample_agent.sv,1645302101,systemVerilog,,,C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/sample_manager.sv,1645302101,systemVerilog,,,C:/PYNQ/PYNQ-master/PYNQ-master/boards/ip/Gaussian_Blur/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
