================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Tue May 20 21:21:27 -0600 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         train_step
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  artix7
    * Target device:   xc7a100t-csg324-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              14404
FF:               19737
DSP:              0
BRAM:             2
URAM:             0
SRL:              252


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 8.319       |
| Post-Route     | 9.749       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+--------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                   | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                   | 14404 | 19737 |     | 2    |      |     |        |      |         |          |        |
|   (inst)                                               |       | 541   |     |      |      |     |        |      |         |          |        |
|   CTRL_s_axi_U                                         | 64    | 84    |     |      |      |     |        |      |         |          |        |
|   WEIGHTS_m_axi_U                                      | 1518  | 2061  |     | 2    |      |     |        |      |         |          |        |
|   control_s_axi_U                                      | 109   | 169   |     |      |      |     |        |      |         |          |        |
|   grp_train_step_Pipeline_VITIS_LOOP_118_1_fu_1826     | 25    | 16    |     |      |      |     |        |      |         |          |        |
|     (grp_train_step_Pipeline_VITIS_LOOP_118_1_fu_1826) | 11    | 14    |     |      |      |     |        |      |         |          |        |
|   grp_train_step_Pipeline_VITIS_LOOP_28_11_fu_1954     | 1141  | 1799  |     |      |      |     |        |      |         |          |        |
|     (grp_train_step_Pipeline_VITIS_LOOP_28_11_fu_1954) | 298   | 869   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U237                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U238                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U239                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U240                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U241                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U242                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U243                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U244                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U245                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U246                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U247                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U248                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U249                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U250                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U251                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U252                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U253                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U254                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U255                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U256                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U257                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U258                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U259                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U260                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U261                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U262                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U263                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U264                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U265                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U266                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U267                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U268                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U205                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U206                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U207                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U208                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U209                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U210                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U211                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U212                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U213                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U214                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U215                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U216                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U217                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U218                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U219                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U220                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U221                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U222                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U223                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U224                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U225                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U226                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U227                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U228                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U229                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U230                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U231                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U232                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U233                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U234                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U235                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U236                              | 8     |       |     |      |      |     |        |      |         |          |        |
|   grp_train_step_Pipeline_VITIS_LOOP_28_1_fu_1838      | 1142  | 1799  |     |      |      |     |        |      |         |          |        |
|     (grp_train_step_Pipeline_VITIS_LOOP_28_1_fu_1838)  | 297   | 869   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U           | 11    | 2     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U37                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U38                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U39                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U40                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U41                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U42                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U43                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U44                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U45                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U46                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U47                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U48                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U49                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U50                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U51                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U52                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U53                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U54                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U55                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U56                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U57                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U58                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U59                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U60                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U61                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U62                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U63                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U64                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U65                    | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U66                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U67                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U68                    | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U10                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U11                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U12                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U13                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U14                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U15                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U16                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U17                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U18                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U19                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U20                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U21                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U22                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U23                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U24                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U25                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U26                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U27                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U28                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U29                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U30                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U31                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U32                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U33                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U34                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U35                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U36                               | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U5                                | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U6                                | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U7                                | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U8                                | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U9                                | 8     |       |     |      |      |     |        |      |         |          |        |
|   grp_train_step_Pipeline_VITIS_LOOP_45_12_fu_2028     | 578   | 896   |     |      |      |     |        |      |         |          |        |
|     (grp_train_step_Pipeline_VITIS_LOOP_45_12_fu_2028) | 141   | 430   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U           | 9     | 2     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U352                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U353                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U354                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U355                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U356                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U357                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U358                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U359                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U360                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U361                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U362                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U363                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U364                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U365                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U366                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U367                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U336                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U337                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U338                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U339                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U340                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U341                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U342                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U343                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U344                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U345                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U346                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U347                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U348                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U349                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U350                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U351                              | 8     |       |     |      |      |     |        |      |         |          |        |
|   grp_train_step_Pipeline_VITIS_LOOP_45_1_fu_1912      | 580   | 896   |     |      |      |     |        |      |         |          |        |
|     (grp_train_step_Pipeline_VITIS_LOOP_45_1_fu_1912)  | 143   | 430   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U           | 9     | 2     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U154                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U155                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U156                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U157                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U158                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U159                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U160                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U161                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U162                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U163                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U164                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U165                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U166                   | 19    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U167                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U168                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8s_2s_10s_10_4_1_U169                   | 20    | 29    |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U138                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U139                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U140                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U141                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U142                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U143                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U144                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U145                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U146                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U147                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U148                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U149                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U150                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U151                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U152                              | 8     |       |     |      |      |     |        |      |         |          |        |
|     mul_8s_2s_10_1_1_U153                              | 8     |       |     |      |      |     |        |      |         |          |        |
|   grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070      | 5993  | 7110  |     |      |      |     |        |      |         |          |        |
|     (grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070)  | 5254  | 6596  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U           | 28    | 2     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U403                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U404                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U405                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U406                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U407                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U408                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U409                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U410                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U411                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U412                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U413                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U414                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U415                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U416                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U417                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U418                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U419                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U420                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U421                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U422                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U423                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U424                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U425                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U426                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U427                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U428                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U429                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U430                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U431                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U432                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U433                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U434                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U435                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U436                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U437                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U438                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U439                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U440                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U441                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U442                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U443                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U444                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U445                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U446                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U447                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U448                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U449                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U450                     | 13    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U451                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U452                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U453                     | 13    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U454                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U455                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U456                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U457                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U458                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U459                     | 13    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U460                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U461                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U462                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U463                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U464                     | 13    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U465                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U466                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|   grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143      | 3081  | 4356  |     |      |      |     |        |      |         |          |        |
|     (grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143)  | 2687  | 4098  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U           | 46    | 2     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U536                     | 13    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U537                     | 13    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U538                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U539                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U540                     | 13    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U541                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U542                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U543                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U544                     | 13    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U545                     | 13    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U546                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U547                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U548                     | 13    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U549                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U550                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U551                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U552                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U553                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U554                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U555                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U556                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U557                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U558                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U559                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U560                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U561                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U562                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U563                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U564                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U565                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U566                     | 11    | 8     |     |      |      |     |        |      |         |          |        |
|     mac_muladd_3s_2s_8s_9_4_1_U567                     | 12    | 8     |     |      |      |     |        |      |         |          |        |
|   hidden_neg_U                                         | 32    | 2     |     |      |      |     |        |      |         |          |        |
|   hidden_pos_U                                         | 16    | 2     |     |      |      |     |        |      |         |          |        |
|   in_neg_U                                             | 62    | 2     |     |      |      |     |        |      |         |          |        |
|   in_pos_U                                             | 71    | 2     |     |      |      |     |        |      |         |          |        |
|   out_neg_U                                            | 2     | 1     |     |      |      |     |        |      |         |          |        |
|   out_pos_U                                            | 2     | 1     |     |      |      |     |        |      |         |          |        |
+--------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 22.72% | OK     |
| FD                                                        | 50%       | 15.57% | OK     |
| LUTRAM+SRL                                                | 25%       | 1.38%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.74%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.74%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1189      | 761    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.64   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                      | ENDPOINT PIN                                                           | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                     |                                                                        |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.251 | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]/C | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[1]/CE                |            8 |         20 |          9.252 |          1.679 |        7.573 |
| Path2 | 0.251 | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]/C | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[4]/CE                |            8 |         20 |          9.252 |          1.679 |        7.573 |
| Path3 | 0.301 | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_rep__1/C           | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6/D |            7 |        107 |          9.596 |          1.386 |        8.210 |
| Path4 | 0.388 | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]/C | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[0]/CE                |            8 |         20 |          9.151 |          1.679 |        7.472 |
| Path5 | 0.388 | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]/C | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[2]/CE                |            8 |         20 |          9.151 |          1.679 |        7.472 |
+-------+-------+---------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[1]                        | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[4]                        | FLOP_LATCH.flop.FDRE |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_rep__1                     | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][47]_srl6_i_90    | LUT.others.LUT4      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_45    | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_28    | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_12__0 | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_4__0  | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_2__0 | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_1    | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6        | DMEM.srl.SRL16E      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[0]                        | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[2]                        | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[1]                        | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[4]                        | FLOP_LATCH.flop.FDRE |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_rep__1                     | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][47]_srl6_i_90    | LUT.others.LUT4      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_45    | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_28    | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_12__0 | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_4__0  | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_2__0 | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_1    | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6        | DMEM.srl.SRL16E      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[0]                        | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[2]                        | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[1]                        | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[4]                        | FLOP_LATCH.flop.FDRE |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_rep__1                     | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][47]_srl6_i_90    | LUT.others.LUT4      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_45    | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_28    | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_12__0 | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_4__0  | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_2__0 | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_1    | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6        | DMEM.srl.SRL16E      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[0]                        | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[2]                        | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[1]                        | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[4]                        | FLOP_LATCH.flop.FDRE |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_rep__1                     | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][47]_srl6_i_90    | LUT.others.LUT4      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_45    | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_28    | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_12__0 | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_4__0  | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_2__0 | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_1    | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6        | DMEM.srl.SRL16E      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[0]                        | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[2]                        | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------+----------------------+
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[1]                        | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[4]                        | FLOP_LATCH.flop.FDRE |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_rep__1                     | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][47]_srl6_i_90    | LUT.others.LUT4      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_45    | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_28    | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_12__0 | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg[5][38]_srl6_i_4__0  | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_2__0 | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6_i_1    | LUT.others.LUT6      |
    | WEIGHTS_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6        | DMEM.srl.SRL16E      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[0]                        | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/ap_CS_fsm_reg[28]           | FLOP_LATCH.flop.FDRE |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_211               | LUT.others.LUT3      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_237               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_205               | LUT.others.LUT5      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_112               | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_39                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_64_1_fu_2070/mem_reg_i_11                | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_5                 | LUT.others.LUT6      |
    | grp_train_step_Pipeline_VITIS_LOOP_85_1_fu_2143/mem_reg_i_1                 | LUT.others.LUT2      |
    | WEIGHTS_m_axi_U/store_unit_0/buff_wdata/waddr_reg[2]                        | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/train_step_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/train_step_failfast_routed.rpt                 |
| power                    | impl/verilog/report/train_step_power_routed.rpt                    |
| status                   | impl/verilog/report/train_step_status_routed.rpt                   |
| timing                   | impl/verilog/report/train_step_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/train_step_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/train_step_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/train_step_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------------+


