# RTL-Verilog_Converter

Sharif University of Technology's Advnaced Logic Design Course Project: A simple RTL (Register Transfer Language) Converter to Verilog. 

A sample view of the UI:

![Alt text](pic.jpg?raw=true "Title")
