
home_control_node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000111c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800122c  0800122c  0001122c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800123c  0800123c  0001123c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001240  08001240  00011240  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00011244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000ac  20000000  08001244  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  200000ac  08001244  000200ac  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00011244  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006e6c  00000000  00000000  0001126d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001565  00000000  00000000  000180d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000738  00000000  00000000  00019640  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000670  00000000  00000000  00019d78  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002e35  00000000  00000000  0001a3e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002519  00000000  00000000  0001d21d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0001f736  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001c50  00000000  00000000  0001f7b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000000 	.word	0x20000000
 800012c:	00000000 	.word	0x00000000
 8000130:	08001214 	.word	0x08001214

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000004 	.word	0x20000004
 800014c:	08001214 	.word	0x08001214

08000150 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
 8000158:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	685b      	ldr	r3, [r3, #4]
 800015e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000160:	683b      	ldr	r3, [r7, #0]
 8000162:	68fa      	ldr	r2, [r7, #12]
 8000164:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000166:	68fb      	ldr	r3, [r7, #12]
 8000168:	689a      	ldr	r2, [r3, #8]
 800016a:	683b      	ldr	r3, [r7, #0]
 800016c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800016e:	68fb      	ldr	r3, [r7, #12]
 8000170:	689b      	ldr	r3, [r3, #8]
 8000172:	683a      	ldr	r2, [r7, #0]
 8000174:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000176:	68fb      	ldr	r3, [r7, #12]
 8000178:	683a      	ldr	r2, [r7, #0]
 800017a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800017c:	683b      	ldr	r3, [r7, #0]
 800017e:	687a      	ldr	r2, [r7, #4]
 8000180:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	1c5a      	adds	r2, r3, #1
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	601a      	str	r2, [r3, #0]
}
 800018c:	bf00      	nop
 800018e:	3714      	adds	r7, #20
 8000190:	46bd      	mov	sp, r7
 8000192:	bc80      	pop	{r7}
 8000194:	4770      	bx	lr

08000196 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000196:	b480      	push	{r7}
 8000198:	b085      	sub	sp, #20
 800019a:	af00      	add	r7, sp, #0
 800019c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	691b      	ldr	r3, [r3, #16]
 80001a2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	685b      	ldr	r3, [r3, #4]
 80001a8:	687a      	ldr	r2, [r7, #4]
 80001aa:	6892      	ldr	r2, [r2, #8]
 80001ac:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	689b      	ldr	r3, [r3, #8]
 80001b2:	687a      	ldr	r2, [r7, #4]
 80001b4:	6852      	ldr	r2, [r2, #4]
 80001b6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80001b8:	68fb      	ldr	r3, [r7, #12]
 80001ba:	685a      	ldr	r2, [r3, #4]
 80001bc:	687b      	ldr	r3, [r7, #4]
 80001be:	429a      	cmp	r2, r3
 80001c0:	d103      	bne.n	80001ca <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	689a      	ldr	r2, [r3, #8]
 80001c6:	68fb      	ldr	r3, [r7, #12]
 80001c8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	2200      	movs	r2, #0
 80001ce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80001d0:	68fb      	ldr	r3, [r7, #12]
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	1e5a      	subs	r2, r3, #1
 80001d6:	68fb      	ldr	r3, [r7, #12]
 80001d8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80001da:	68fb      	ldr	r3, [r7, #12]
 80001dc:	681b      	ldr	r3, [r3, #0]
}
 80001de:	4618      	mov	r0, r3
 80001e0:	3714      	adds	r7, #20
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bc80      	pop	{r7}
 80001e6:	4770      	bx	lr
	...

080001f0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80001f0:	4b07      	ldr	r3, [pc, #28]	; (8000210 <pxCurrentTCBConst2>)
 80001f2:	6819      	ldr	r1, [r3, #0]
 80001f4:	6808      	ldr	r0, [r1, #0]
 80001f6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80001fa:	f380 8809 	msr	PSP, r0
 80001fe:	f3bf 8f6f 	isb	sy
 8000202:	f04f 0000 	mov.w	r0, #0
 8000206:	f380 8811 	msr	BASEPRI, r0
 800020a:	f04e 0e0d 	orr.w	lr, lr, #13
 800020e:	4770      	bx	lr

08000210 <pxCurrentTCBConst2>:
 8000210:	2000001c 	.word	0x2000001c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000214:	bf00      	nop
 8000216:	bf00      	nop
	...

08000220 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000220:	f3ef 8009 	mrs	r0, PSP
 8000224:	f3bf 8f6f 	isb	sy
 8000228:	4b0d      	ldr	r3, [pc, #52]	; (8000260 <pxCurrentTCBConst>)
 800022a:	681a      	ldr	r2, [r3, #0]
 800022c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000230:	6010      	str	r0, [r2, #0]
 8000232:	e92d 4008 	stmdb	sp!, {r3, lr}
 8000236:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 800023a:	f380 8811 	msr	BASEPRI, r0
 800023e:	f000 f8df 	bl	8000400 <vTaskSwitchContext>
 8000242:	f04f 0000 	mov.w	r0, #0
 8000246:	f380 8811 	msr	BASEPRI, r0
 800024a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800024e:	6819      	ldr	r1, [r3, #0]
 8000250:	6808      	ldr	r0, [r1, #0]
 8000252:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000256:	f380 8809 	msr	PSP, r0
 800025a:	f3bf 8f6f 	isb	sy
 800025e:	4770      	bx	lr

08000260 <pxCurrentTCBConst>:
 8000260:	2000001c 	.word	0x2000001c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8000264:	bf00      	nop
 8000266:	bf00      	nop

08000268 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800026e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8000272:	f383 8811 	msr	BASEPRI, r3
 8000276:	f3bf 8f6f 	isb	sy
 800027a:	f3bf 8f4f 	dsb	sy
 800027e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000280:	f000 f812 	bl	80002a8 <xTaskIncrementTick>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d003      	beq.n	8000292 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800028a:	4b06      	ldr	r3, [pc, #24]	; (80002a4 <SysTick_Handler+0x3c>)
 800028c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000290:	601a      	str	r2, [r3, #0]
 8000292:	2300      	movs	r3, #0
 8000294:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800029c:	bf00      	nop
 800029e:	3708      	adds	r7, #8
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	e000ed04 	.word	0xe000ed04

080002a8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b086      	sub	sp, #24
 80002ac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80002ae:	2300      	movs	r3, #0
 80002b0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80002b2:	4b48      	ldr	r3, [pc, #288]	; (80003d4 <xTaskIncrementTick+0x12c>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d17c      	bne.n	80003b4 <xTaskIncrementTick+0x10c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 80002ba:	4b47      	ldr	r3, [pc, #284]	; (80003d8 <xTaskIncrementTick+0x130>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	3301      	adds	r3, #1
 80002c0:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80002c2:	4a45      	ldr	r2, [pc, #276]	; (80003d8 <xTaskIncrementTick+0x130>)
 80002c4:	693b      	ldr	r3, [r7, #16]
 80002c6:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 80002c8:	693b      	ldr	r3, [r7, #16]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d110      	bne.n	80002f0 <xTaskIncrementTick+0x48>
		{
			taskSWITCH_DELAYED_LISTS();
 80002ce:	4b43      	ldr	r3, [pc, #268]	; (80003dc <xTaskIncrementTick+0x134>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	60fb      	str	r3, [r7, #12]
 80002d4:	4b42      	ldr	r3, [pc, #264]	; (80003e0 <xTaskIncrementTick+0x138>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	4a40      	ldr	r2, [pc, #256]	; (80003dc <xTaskIncrementTick+0x134>)
 80002da:	6013      	str	r3, [r2, #0]
 80002dc:	4a40      	ldr	r2, [pc, #256]	; (80003e0 <xTaskIncrementTick+0x138>)
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	6013      	str	r3, [r2, #0]
 80002e2:	4b40      	ldr	r3, [pc, #256]	; (80003e4 <xTaskIncrementTick+0x13c>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	3301      	adds	r3, #1
 80002e8:	4a3e      	ldr	r2, [pc, #248]	; (80003e4 <xTaskIncrementTick+0x13c>)
 80002ea:	6013      	str	r3, [r2, #0]
 80002ec:	f000 f8ce 	bl	800048c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80002f0:	4b3d      	ldr	r3, [pc, #244]	; (80003e8 <xTaskIncrementTick+0x140>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	693a      	ldr	r2, [r7, #16]
 80002f6:	429a      	cmp	r2, r3
 80002f8:	d34d      	bcc.n	8000396 <xTaskIncrementTick+0xee>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80002fa:	4b38      	ldr	r3, [pc, #224]	; (80003dc <xTaskIncrementTick+0x134>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d101      	bne.n	8000308 <xTaskIncrementTick+0x60>
 8000304:	2301      	movs	r3, #1
 8000306:	e000      	b.n	800030a <xTaskIncrementTick+0x62>
 8000308:	2300      	movs	r3, #0
 800030a:	2b00      	cmp	r3, #0
 800030c:	d004      	beq.n	8000318 <xTaskIncrementTick+0x70>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800030e:	4b36      	ldr	r3, [pc, #216]	; (80003e8 <xTaskIncrementTick+0x140>)
 8000310:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000314:	601a      	str	r2, [r3, #0]
					break;
 8000316:	e03e      	b.n	8000396 <xTaskIncrementTick+0xee>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000318:	4b30      	ldr	r3, [pc, #192]	; (80003dc <xTaskIncrementTick+0x134>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	68db      	ldr	r3, [r3, #12]
 800031e:	68db      	ldr	r3, [r3, #12]
 8000320:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8000322:	68bb      	ldr	r3, [r7, #8]
 8000324:	685b      	ldr	r3, [r3, #4]
 8000326:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8000328:	693a      	ldr	r2, [r7, #16]
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	429a      	cmp	r2, r3
 800032e:	d203      	bcs.n	8000338 <xTaskIncrementTick+0x90>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8000330:	4a2d      	ldr	r2, [pc, #180]	; (80003e8 <xTaskIncrementTick+0x140>)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	6013      	str	r3, [r2, #0]
						break;
 8000336:	e02e      	b.n	8000396 <xTaskIncrementTick+0xee>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000338:	68bb      	ldr	r3, [r7, #8]
 800033a:	3304      	adds	r3, #4
 800033c:	4618      	mov	r0, r3
 800033e:	f7ff ff2a 	bl	8000196 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000342:	68bb      	ldr	r3, [r7, #8]
 8000344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000346:	2b00      	cmp	r3, #0
 8000348:	d004      	beq.n	8000354 <xTaskIncrementTick+0xac>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800034a:	68bb      	ldr	r3, [r7, #8]
 800034c:	3318      	adds	r3, #24
 800034e:	4618      	mov	r0, r3
 8000350:	f7ff ff21 	bl	8000196 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8000354:	68bb      	ldr	r3, [r7, #8]
 8000356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000358:	2201      	movs	r2, #1
 800035a:	409a      	lsls	r2, r3
 800035c:	4b23      	ldr	r3, [pc, #140]	; (80003ec <xTaskIncrementTick+0x144>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4313      	orrs	r3, r2
 8000362:	4a22      	ldr	r2, [pc, #136]	; (80003ec <xTaskIncrementTick+0x144>)
 8000364:	6013      	str	r3, [r2, #0]
 8000366:	68bb      	ldr	r3, [r7, #8]
 8000368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800036a:	4613      	mov	r3, r2
 800036c:	009b      	lsls	r3, r3, #2
 800036e:	4413      	add	r3, r2
 8000370:	009b      	lsls	r3, r3, #2
 8000372:	4a1f      	ldr	r2, [pc, #124]	; (80003f0 <xTaskIncrementTick+0x148>)
 8000374:	441a      	add	r2, r3
 8000376:	68bb      	ldr	r3, [r7, #8]
 8000378:	3304      	adds	r3, #4
 800037a:	4619      	mov	r1, r3
 800037c:	4610      	mov	r0, r2
 800037e:	f7ff fee7 	bl	8000150 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000382:	68bb      	ldr	r3, [r7, #8]
 8000384:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000386:	4b1b      	ldr	r3, [pc, #108]	; (80003f4 <xTaskIncrementTick+0x14c>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800038c:	429a      	cmp	r2, r3
 800038e:	d3b4      	bcc.n	80002fa <xTaskIncrementTick+0x52>
						{
							xSwitchRequired = pdTRUE;
 8000390:	2301      	movs	r3, #1
 8000392:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000394:	e7b1      	b.n	80002fa <xTaskIncrementTick+0x52>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8000396:	4b17      	ldr	r3, [pc, #92]	; (80003f4 <xTaskIncrementTick+0x14c>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800039c:	4914      	ldr	r1, [pc, #80]	; (80003f0 <xTaskIncrementTick+0x148>)
 800039e:	4613      	mov	r3, r2
 80003a0:	009b      	lsls	r3, r3, #2
 80003a2:	4413      	add	r3, r2
 80003a4:	009b      	lsls	r3, r3, #2
 80003a6:	440b      	add	r3, r1
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	2b01      	cmp	r3, #1
 80003ac:	d907      	bls.n	80003be <xTaskIncrementTick+0x116>
			{
				xSwitchRequired = pdTRUE;
 80003ae:	2301      	movs	r3, #1
 80003b0:	617b      	str	r3, [r7, #20]
 80003b2:	e004      	b.n	80003be <xTaskIncrementTick+0x116>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80003b4:	4b10      	ldr	r3, [pc, #64]	; (80003f8 <xTaskIncrementTick+0x150>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	3301      	adds	r3, #1
 80003ba:	4a0f      	ldr	r2, [pc, #60]	; (80003f8 <xTaskIncrementTick+0x150>)
 80003bc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80003be:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <xTaskIncrementTick+0x154>)
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d001      	beq.n	80003ca <xTaskIncrementTick+0x122>
		{
			xSwitchRequired = pdTRUE;
 80003c6:	2301      	movs	r3, #1
 80003c8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80003ca:	697b      	ldr	r3, [r7, #20]
}
 80003cc:	4618      	mov	r0, r3
 80003ce:	3718      	adds	r7, #24
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	200000a4 	.word	0x200000a4
 80003d8:	2000008c 	.word	0x2000008c
 80003dc:	20000084 	.word	0x20000084
 80003e0:	20000088 	.word	0x20000088
 80003e4:	2000009c 	.word	0x2000009c
 80003e8:	200000a0 	.word	0x200000a0
 80003ec:	20000090 	.word	0x20000090
 80003f0:	20000020 	.word	0x20000020
 80003f4:	2000001c 	.word	0x2000001c
 80003f8:	20000094 	.word	0x20000094
 80003fc:	20000098 	.word	0x20000098

08000400 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8000400:	b480      	push	{r7}
 8000402:	b085      	sub	sp, #20
 8000404:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000406:	4b1c      	ldr	r3, [pc, #112]	; (8000478 <vTaskSwitchContext+0x78>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	2b00      	cmp	r3, #0
 800040c:	d003      	beq.n	8000416 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800040e:	4b1b      	ldr	r3, [pc, #108]	; (800047c <vTaskSwitchContext+0x7c>)
 8000410:	2201      	movs	r2, #1
 8000412:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8000414:	e02a      	b.n	800046c <vTaskSwitchContext+0x6c>
		xYieldPending = pdFALSE;
 8000416:	4b19      	ldr	r3, [pc, #100]	; (800047c <vTaskSwitchContext+0x7c>)
 8000418:	2200      	movs	r2, #0
 800041a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800041c:	4b18      	ldr	r3, [pc, #96]	; (8000480 <vTaskSwitchContext+0x80>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	607b      	str	r3, [r7, #4]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	fab3 f383 	clz	r3, r3
 8000428:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 800042a:	78fb      	ldrb	r3, [r7, #3]
 800042c:	f1c3 031f 	rsb	r3, r3, #31
 8000430:	60fb      	str	r3, [r7, #12]
 8000432:	68fa      	ldr	r2, [r7, #12]
 8000434:	4613      	mov	r3, r2
 8000436:	009b      	lsls	r3, r3, #2
 8000438:	4413      	add	r3, r2
 800043a:	009b      	lsls	r3, r3, #2
 800043c:	4a11      	ldr	r2, [pc, #68]	; (8000484 <vTaskSwitchContext+0x84>)
 800043e:	4413      	add	r3, r2
 8000440:	60bb      	str	r3, [r7, #8]
 8000442:	68bb      	ldr	r3, [r7, #8]
 8000444:	685b      	ldr	r3, [r3, #4]
 8000446:	685a      	ldr	r2, [r3, #4]
 8000448:	68bb      	ldr	r3, [r7, #8]
 800044a:	605a      	str	r2, [r3, #4]
 800044c:	68bb      	ldr	r3, [r7, #8]
 800044e:	685a      	ldr	r2, [r3, #4]
 8000450:	68bb      	ldr	r3, [r7, #8]
 8000452:	3308      	adds	r3, #8
 8000454:	429a      	cmp	r2, r3
 8000456:	d104      	bne.n	8000462 <vTaskSwitchContext+0x62>
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	685b      	ldr	r3, [r3, #4]
 800045c:	685a      	ldr	r2, [r3, #4]
 800045e:	68bb      	ldr	r3, [r7, #8]
 8000460:	605a      	str	r2, [r3, #4]
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	685b      	ldr	r3, [r3, #4]
 8000466:	68db      	ldr	r3, [r3, #12]
 8000468:	4a07      	ldr	r2, [pc, #28]	; (8000488 <vTaskSwitchContext+0x88>)
 800046a:	6013      	str	r3, [r2, #0]
}
 800046c:	bf00      	nop
 800046e:	3714      	adds	r7, #20
 8000470:	46bd      	mov	sp, r7
 8000472:	bc80      	pop	{r7}
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	200000a4 	.word	0x200000a4
 800047c:	20000098 	.word	0x20000098
 8000480:	20000090 	.word	0x20000090
 8000484:	20000020 	.word	0x20000020
 8000488:	2000001c 	.word	0x2000001c

0800048c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800048c:	b480      	push	{r7}
 800048e:	b083      	sub	sp, #12
 8000490:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000492:	4b0e      	ldr	r3, [pc, #56]	; (80004cc <prvResetNextTaskUnblockTime+0x40>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	2b00      	cmp	r3, #0
 800049a:	d101      	bne.n	80004a0 <prvResetNextTaskUnblockTime+0x14>
 800049c:	2301      	movs	r3, #1
 800049e:	e000      	b.n	80004a2 <prvResetNextTaskUnblockTime+0x16>
 80004a0:	2300      	movs	r3, #0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d004      	beq.n	80004b0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80004a6:	4b0a      	ldr	r3, [pc, #40]	; (80004d0 <prvResetNextTaskUnblockTime+0x44>)
 80004a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80004ac:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80004ae:	e008      	b.n	80004c2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80004b0:	4b06      	ldr	r3, [pc, #24]	; (80004cc <prvResetNextTaskUnblockTime+0x40>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	68db      	ldr	r3, [r3, #12]
 80004b6:	68db      	ldr	r3, [r3, #12]
 80004b8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	685b      	ldr	r3, [r3, #4]
 80004be:	4a04      	ldr	r2, [pc, #16]	; (80004d0 <prvResetNextTaskUnblockTime+0x44>)
 80004c0:	6013      	str	r3, [r2, #0]
}
 80004c2:	bf00      	nop
 80004c4:	370c      	adds	r7, #12
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr
 80004cc:	20000084 	.word	0x20000084
 80004d0:	200000a0 	.word	0x200000a0

080004d4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b089      	sub	sp, #36	; 0x24
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
 80004dc:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 80004de:	2300      	movs	r3, #0
 80004e0:	61fb      	str	r3, [r7, #28]
 80004e2:	2300      	movs	r3, #0
 80004e4:	613b      	str	r3, [r7, #16]
 80004e6:	2300      	movs	r3, #0
 80004e8:	61bb      	str	r3, [r7, #24]
 80004ea:	2300      	movs	r3, #0
 80004ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 80004ee:	2300      	movs	r3, #0
 80004f0:	617b      	str	r3, [r7, #20]
 80004f2:	2300      	movs	r3, #0
 80004f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80004f6:	683b      	ldr	r3, [r7, #0]
 80004f8:	78db      	ldrb	r3, [r3, #3]
 80004fa:	f003 030f 	and.w	r3, r3, #15
 80004fe:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	78db      	ldrb	r3, [r3, #3]
 8000504:	f003 0310 	and.w	r3, r3, #16
 8000508:	2b00      	cmp	r3, #0
 800050a:	d005      	beq.n	8000518 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	789b      	ldrb	r3, [r3, #2]
 8000510:	461a      	mov	r2, r3
 8000512:	69fb      	ldr	r3, [r7, #28]
 8000514:	4313      	orrs	r3, r2
 8000516:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	881b      	ldrh	r3, [r3, #0]
 800051c:	b2db      	uxtb	r3, r3
 800051e:	2b00      	cmp	r3, #0
 8000520:	d044      	beq.n	80005ac <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000528:	2300      	movs	r3, #0
 800052a:	61bb      	str	r3, [r7, #24]
 800052c:	e038      	b.n	80005a0 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 800052e:	2201      	movs	r2, #1
 8000530:	69bb      	ldr	r3, [r7, #24]
 8000532:	fa02 f303 	lsl.w	r3, r2, r3
 8000536:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000538:	683b      	ldr	r3, [r7, #0]
 800053a:	881b      	ldrh	r3, [r3, #0]
 800053c:	461a      	mov	r2, r3
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	4013      	ands	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000544:	693a      	ldr	r2, [r7, #16]
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	429a      	cmp	r2, r3
 800054a:	d126      	bne.n	800059a <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 800054c:	69bb      	ldr	r3, [r7, #24]
 800054e:	009b      	lsls	r3, r3, #2
 8000550:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000552:	220f      	movs	r2, #15
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	fa02 f303 	lsl.w	r3, r2, r3
 800055a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 800055c:	68bb      	ldr	r3, [r7, #8]
 800055e:	43db      	mvns	r3, r3
 8000560:	697a      	ldr	r2, [r7, #20]
 8000562:	4013      	ands	r3, r2
 8000564:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000566:	69fa      	ldr	r2, [r7, #28]
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	fa02 f303 	lsl.w	r3, r2, r3
 800056e:	697a      	ldr	r2, [r7, #20]
 8000570:	4313      	orrs	r3, r2
 8000572:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	78db      	ldrb	r3, [r3, #3]
 8000578:	2b28      	cmp	r3, #40	; 0x28
 800057a:	d105      	bne.n	8000588 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 800057c:	2201      	movs	r2, #1
 800057e:	69bb      	ldr	r3, [r7, #24]
 8000580:	409a      	lsls	r2, r3
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	615a      	str	r2, [r3, #20]
 8000586:	e008      	b.n	800059a <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	78db      	ldrb	r3, [r3, #3]
 800058c:	2b48      	cmp	r3, #72	; 0x48
 800058e:	d104      	bne.n	800059a <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000590:	2201      	movs	r2, #1
 8000592:	69bb      	ldr	r3, [r7, #24]
 8000594:	409a      	lsls	r2, r3
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800059a:	69bb      	ldr	r3, [r7, #24]
 800059c:	3301      	adds	r3, #1
 800059e:	61bb      	str	r3, [r7, #24]
 80005a0:	69bb      	ldr	r3, [r7, #24]
 80005a2:	2b07      	cmp	r3, #7
 80005a4:	d9c3      	bls.n	800052e <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	697a      	ldr	r2, [r7, #20]
 80005aa:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	881b      	ldrh	r3, [r3, #0]
 80005b0:	2bff      	cmp	r3, #255	; 0xff
 80005b2:	d946      	bls.n	8000642 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	685b      	ldr	r3, [r3, #4]
 80005b8:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80005ba:	2300      	movs	r3, #0
 80005bc:	61bb      	str	r3, [r7, #24]
 80005be:	e03a      	b.n	8000636 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 80005c0:	69bb      	ldr	r3, [r7, #24]
 80005c2:	3308      	adds	r3, #8
 80005c4:	2201      	movs	r2, #1
 80005c6:	fa02 f303 	lsl.w	r3, r2, r3
 80005ca:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	881b      	ldrh	r3, [r3, #0]
 80005d0:	461a      	mov	r2, r3
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	4013      	ands	r3, r2
 80005d6:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80005d8:	693a      	ldr	r2, [r7, #16]
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	429a      	cmp	r2, r3
 80005de:	d127      	bne.n	8000630 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 80005e0:	69bb      	ldr	r3, [r7, #24]
 80005e2:	009b      	lsls	r3, r3, #2
 80005e4:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80005e6:	220f      	movs	r2, #15
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	fa02 f303 	lsl.w	r3, r2, r3
 80005ee:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	43db      	mvns	r3, r3
 80005f4:	697a      	ldr	r2, [r7, #20]
 80005f6:	4013      	ands	r3, r2
 80005f8:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80005fa:	69fa      	ldr	r2, [r7, #28]
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000602:	697a      	ldr	r2, [r7, #20]
 8000604:	4313      	orrs	r3, r2
 8000606:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	78db      	ldrb	r3, [r3, #3]
 800060c:	2b28      	cmp	r3, #40	; 0x28
 800060e:	d105      	bne.n	800061c <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000610:	69bb      	ldr	r3, [r7, #24]
 8000612:	3308      	adds	r3, #8
 8000614:	2201      	movs	r2, #1
 8000616:	409a      	lsls	r2, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	78db      	ldrb	r3, [r3, #3]
 8000620:	2b48      	cmp	r3, #72	; 0x48
 8000622:	d105      	bne.n	8000630 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000624:	69bb      	ldr	r3, [r7, #24]
 8000626:	3308      	adds	r3, #8
 8000628:	2201      	movs	r2, #1
 800062a:	409a      	lsls	r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000630:	69bb      	ldr	r3, [r7, #24]
 8000632:	3301      	adds	r3, #1
 8000634:	61bb      	str	r3, [r7, #24]
 8000636:	69bb      	ldr	r3, [r7, #24]
 8000638:	2b07      	cmp	r3, #7
 800063a:	d9c1      	bls.n	80005c0 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	697a      	ldr	r2, [r7, #20]
 8000640:	605a      	str	r2, [r3, #4]
  }
}
 8000642:	bf00      	nop
 8000644:	3724      	adds	r7, #36	; 0x24
 8000646:	46bd      	mov	sp, r7
 8000648:	bc80      	pop	{r7}
 800064a:	4770      	bx	lr

0800064c <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	460b      	mov	r3, r1
 8000656:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8000658:	887a      	ldrh	r2, [r7, #2]
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	611a      	str	r2, [r3, #16]
}
 800065e:	bf00      	nop
 8000660:	370c      	adds	r7, #12
 8000662:	46bd      	mov	sp, r7
 8000664:	bc80      	pop	{r7}
 8000666:	4770      	bx	lr

08000668 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
 8000670:	460b      	mov	r3, r1
 8000672:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000674:	887a      	ldrh	r2, [r7, #2]
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	615a      	str	r2, [r3, #20]
}
 800067a:	bf00      	nop
 800067c:	370c      	adds	r7, #12
 800067e:	46bd      	mov	sp, r7
 8000680:	bc80      	pop	{r7}
 8000682:	4770      	bx	lr

08000684 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	460b      	mov	r3, r1
 800068e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000690:	78fb      	ldrb	r3, [r7, #3]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d006      	beq.n	80006a4 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000696:	4909      	ldr	r1, [pc, #36]	; (80006bc <RCC_APB2PeriphClockCmd+0x38>)
 8000698:	4b08      	ldr	r3, [pc, #32]	; (80006bc <RCC_APB2PeriphClockCmd+0x38>)
 800069a:	699a      	ldr	r2, [r3, #24]
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	4313      	orrs	r3, r2
 80006a0:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80006a2:	e006      	b.n	80006b2 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80006a4:	4905      	ldr	r1, [pc, #20]	; (80006bc <RCC_APB2PeriphClockCmd+0x38>)
 80006a6:	4b05      	ldr	r3, [pc, #20]	; (80006bc <RCC_APB2PeriphClockCmd+0x38>)
 80006a8:	699a      	ldr	r2, [r3, #24]
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	43db      	mvns	r3, r3
 80006ae:	4013      	ands	r3, r2
 80006b0:	618b      	str	r3, [r1, #24]
}
 80006b2:	bf00      	nop
 80006b4:	370c      	adds	r7, #12
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bc80      	pop	{r7}
 80006ba:	4770      	bx	lr
 80006bc:	40021000 	.word	0x40021000

080006c0 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b085      	sub	sp, #20
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
 80006c8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	881b      	ldrh	r3, [r3, #0]
 80006d2:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 80006d4:	89fb      	ldrh	r3, [r7, #14]
 80006d6:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 80006da:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80006dc:	683b      	ldr	r3, [r7, #0]
 80006de:	881a      	ldrh	r2, [r3, #0]
 80006e0:	683b      	ldr	r3, [r7, #0]
 80006e2:	885b      	ldrh	r3, [r3, #2]
 80006e4:	4313      	orrs	r3, r2
 80006e6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80006e8:	683b      	ldr	r3, [r7, #0]
 80006ea:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80006ec:	4313      	orrs	r3, r2
 80006ee:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80006f4:	4313      	orrs	r3, r2
 80006f6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80006f8:	683b      	ldr	r3, [r7, #0]
 80006fa:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80006fc:	4313      	orrs	r3, r2
 80006fe:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000704:	4313      	orrs	r3, r2
 8000706:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800070c:	4313      	orrs	r3, r2
 800070e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000714:	4313      	orrs	r3, r2
 8000716:	b29a      	uxth	r2, r3
 8000718:	89fb      	ldrh	r3, [r7, #14]
 800071a:	4313      	orrs	r3, r2
 800071c:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	89fa      	ldrh	r2, [r7, #14]
 8000722:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	8b9b      	ldrh	r3, [r3, #28]
 8000728:	b29b      	uxth	r3, r3
 800072a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800072e:	b29a      	uxth	r2, r3
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	8a1a      	ldrh	r2, [r3, #16]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	821a      	strh	r2, [r3, #16]
}
 800073c:	bf00      	nop
 800073e:	3714      	adds	r7, #20
 8000740:	46bd      	mov	sp, r7
 8000742:	bc80      	pop	{r7}
 8000744:	4770      	bx	lr

08000746 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000746:	b480      	push	{r7}
 8000748:	b083      	sub	sp, #12
 800074a:	af00      	add	r7, sp, #0
 800074c:	6078      	str	r0, [r7, #4]
 800074e:	460b      	mov	r3, r1
 8000750:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000752:	78fb      	ldrb	r3, [r7, #3]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d008      	beq.n	800076a <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	881b      	ldrh	r3, [r3, #0]
 800075c:	b29b      	uxth	r3, r3
 800075e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000762:	b29a      	uxth	r2, r3
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 8000768:	e007      	b.n	800077a <SPI_Cmd+0x34>
    SPIx->CR1 &= CR1_SPE_Reset;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	881b      	ldrh	r3, [r3, #0]
 800076e:	b29b      	uxth	r3, r3
 8000770:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000774:	b29a      	uxth	r2, r3
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	801a      	strh	r2, [r3, #0]
}
 800077a:	bf00      	nop
 800077c:	370c      	adds	r7, #12
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr

08000784 <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	460b      	mov	r3, r1
 800078e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	887a      	ldrh	r2, [r7, #2]
 8000794:	819a      	strh	r2, [r3, #12]
}
 8000796:	bf00      	nop
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	bc80      	pop	{r7}
 800079e:	4770      	bx	lr

080007a0 <SPI_I2S_ReceiveData>:
  *   - 1, 2 or 3 in SPI mode 
  *   - 2 or 3 in I2S mode
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	899b      	ldrh	r3, [r3, #12]
 80007ac:	b29b      	uxth	r3, r3
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	370c      	adds	r7, #12
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bc80      	pop	{r7}
 80007b6:	4770      	bx	lr

080007b8 <SPI_SSOutputCmd>:
  * @param  NewState: new state of the SPIx SS output. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	460b      	mov	r3, r1
 80007c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007c4:	78fb      	ldrb	r3, [r7, #3]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d008      	beq.n	80007dc <SPI_SSOutputCmd+0x24>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	889b      	ldrh	r3, [r3, #4]
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	f043 0304 	orr.w	r3, r3, #4
 80007d4:	b29a      	uxth	r2, r3
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	809a      	strh	r2, [r3, #4]
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
  }
}
 80007da:	e007      	b.n	80007ec <SPI_SSOutputCmd+0x34>
    SPIx->CR2 &= CR2_SSOE_Reset;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	889b      	ldrh	r3, [r3, #4]
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	f023 0304 	bic.w	r3, r3, #4
 80007e6:	b29a      	uxth	r2, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	809a      	strh	r2, [r3, #4]
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bc80      	pop	{r7}
 80007f4:	4770      	bx	lr

080007f6 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80007f6:	b480      	push	{r7}
 80007f8:	b085      	sub	sp, #20
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	6078      	str	r0, [r7, #4]
 80007fe:	460b      	mov	r3, r1
 8000800:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000802:	2300      	movs	r3, #0
 8000804:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	891b      	ldrh	r3, [r3, #8]
 800080a:	b29a      	uxth	r2, r3
 800080c:	887b      	ldrh	r3, [r7, #2]
 800080e:	4013      	ands	r3, r2
 8000810:	b29b      	uxth	r3, r3
 8000812:	2b00      	cmp	r3, #0
 8000814:	d002      	beq.n	800081c <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000816:	2301      	movs	r3, #1
 8000818:	73fb      	strb	r3, [r7, #15]
 800081a:	e001      	b.n	8000820 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800081c:	2300      	movs	r3, #0
 800081e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000820:	7bfb      	ldrb	r3, [r7, #15]
}
 8000822:	4618      	mov	r0, r3
 8000824:	3714      	adds	r7, #20
 8000826:	46bd      	mov	sp, r7
 8000828:	bc80      	pop	{r7}
 800082a:	4770      	bx	lr

0800082c <IsGpioHigh>:
		gpioPort->CRH |= (PIN_MODE_MSK<<((pinNb-8)*4));
	}
}


bool IsGpioHigh(GPIO_TypeDef * gpioPort, uint8_t pinNb){
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
 8000834:	460b      	mov	r3, r1
 8000836:	70fb      	strb	r3, [r7, #3]
	return (gpioPort->IDR & (1<<pinNb));
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	689b      	ldr	r3, [r3, #8]
 800083c:	78fa      	ldrb	r2, [r7, #3]
 800083e:	2101      	movs	r1, #1
 8000840:	fa01 f202 	lsl.w	r2, r1, r2
 8000844:	4013      	ands	r3, r2
 8000846:	2b00      	cmp	r3, #0
 8000848:	bf14      	ite	ne
 800084a:	2301      	movne	r3, #1
 800084c:	2300      	moveq	r3, #0
 800084e:	b2db      	uxtb	r3, r3
}
 8000850:	4618      	mov	r0, r3
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	bc80      	pop	{r7}
 8000858:	4770      	bx	lr

0800085a <nRF24_restore_defaults>:



// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_restore_defaults(void) {
 800085a:	b580      	push	{r7, lr}
 800085c:	b082      	sub	sp, #8
 800085e:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nrf24_configRegister(nRF24_REG_CONFIG, 0x08);
 8000860:	2108      	movs	r1, #8
 8000862:	2000      	movs	r0, #0
 8000864:	f000 fa19 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_EN_AA, 0x3F);
 8000868:	213f      	movs	r1, #63	; 0x3f
 800086a:	2001      	movs	r0, #1
 800086c:	f000 fa15 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_EN_RXADDR, 0x03);
 8000870:	2103      	movs	r1, #3
 8000872:	2002      	movs	r0, #2
 8000874:	f000 fa11 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_SETUP_AW, 0x03);
 8000878:	2103      	movs	r1, #3
 800087a:	2003      	movs	r0, #3
 800087c:	f000 fa0d 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_SETUP_RETR, 0x03);
 8000880:	2103      	movs	r1, #3
 8000882:	2004      	movs	r0, #4
 8000884:	f000 fa09 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RF_CH, 0x02);
 8000888:	2102      	movs	r1, #2
 800088a:	2005      	movs	r0, #5
 800088c:	f000 fa05 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RF_SETUP, 0x0E);
 8000890:	210e      	movs	r1, #14
 8000892:	2006      	movs	r0, #6
 8000894:	f000 fa01 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_STATUS, 0x00);
 8000898:	2100      	movs	r1, #0
 800089a:	2007      	movs	r0, #7
 800089c:	f000 f9fd 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RX_PW_P0, 0x00);
 80008a0:	2100      	movs	r1, #0
 80008a2:	2011      	movs	r0, #17
 80008a4:	f000 f9f9 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RX_PW_P1, 0x00);
 80008a8:	2100      	movs	r1, #0
 80008aa:	2012      	movs	r0, #18
 80008ac:	f000 f9f5 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RX_PW_P2, 0x00);
 80008b0:	2100      	movs	r1, #0
 80008b2:	2013      	movs	r0, #19
 80008b4:	f000 f9f1 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RX_PW_P3, 0x00);
 80008b8:	2100      	movs	r1, #0
 80008ba:	2014      	movs	r0, #20
 80008bc:	f000 f9ed 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RX_PW_P4, 0x00);
 80008c0:	2100      	movs	r1, #0
 80008c2:	2015      	movs	r0, #21
 80008c4:	f000 f9e9 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_RX_PW_P5, 0x00);
 80008c8:	2100      	movs	r1, #0
 80008ca:	2016      	movs	r0, #22
 80008cc:	f000 f9e5 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_DYNPD, 0x00);
 80008d0:	2100      	movs	r1, #0
 80008d2:	201c      	movs	r0, #28
 80008d4:	f000 f9e1 	bl	8000c9a <nrf24_configRegister>
	nrf24_configRegister(nRF24_REG_FEATURE, 0x00);
 80008d8:	2100      	movs	r1, #0
 80008da:	201d      	movs	r0, #29
 80008dc:	f000 f9dd 	bl	8000c9a <nrf24_configRegister>

	// Clear the FIFO's
	spi_transfer(FLUSH_RX);
 80008e0:	20e2      	movs	r0, #226	; 0xe2
 80008e2:	f000 f98c 	bl	8000bfe <spi_transfer>
    spi_transfer(FLUSH_TX);
 80008e6:	20e1      	movs	r0, #225	; 0xe1
 80008e8:	f000 f989 	bl	8000bfe <spi_transfer>

	// Clear any pending interrupt flags
	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
    uint8_t reg;

	nrf24_readRegister(nRF24_REG_STATUS, &reg, 1);
 80008ec:	1dfb      	adds	r3, r7, #7
 80008ee:	2201      	movs	r2, #1
 80008f0:	4619      	mov	r1, r3
 80008f2:	2007      	movs	r0, #7
 80008f4:	f000 f9f1 	bl	8000cda <nrf24_readRegister>
	reg |= nRF24_MASK_STATUS_IRQ;
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	71fb      	strb	r3, [r7, #7]
	//nRF24_WriteReg(nRF24_REG_STATUS, reg);
	nrf24_configRegister(nRF24_REG_STATUS, reg);
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	4619      	mov	r1, r3
 8000906:	2007      	movs	r0, #7
 8000908:	f000 f9c7 	bl	8000c9a <nrf24_configRegister>


}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}

08000914 <_delay_ms>:


void _delay_ms(int n) {
 8000914:	b480      	push	{r7}
 8000916:	b085      	sub	sp, #20
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]

	int i, j;
	j= n*1000;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000922:	fb02 f303 	mul.w	r3, r2, r3
 8000926:	60bb      	str	r3, [r7, #8]
	while(j--) {
 8000928:	e007      	b.n	800093a <_delay_ms+0x26>
		i=2;
 800092a:	2302      	movs	r3, #2
 800092c:	60fb      	str	r3, [r7, #12]
		while(i--);
 800092e:	bf00      	nop
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	1e5a      	subs	r2, r3, #1
 8000934:	60fa      	str	r2, [r7, #12]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d1fa      	bne.n	8000930 <_delay_ms+0x1c>
	while(j--) {
 800093a:	68bb      	ldr	r3, [r7, #8]
 800093c:	1e5a      	subs	r2, r3, #1
 800093e:	60ba      	str	r2, [r7, #8]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d1f2      	bne.n	800092a <_delay_ms+0x16>
	}
}
 8000944:	bf00      	nop
 8000946:	3714      	adds	r7, #20
 8000948:	46bd      	mov	sp, r7
 800094a:	bc80      	pop	{r7}
 800094c:	4770      	bx	lr

0800094e <nrf24_init>:

/* init the hardware pins */
void nrf24_init() 
{
 800094e:	b580      	push	{r7, lr}
 8000950:	af00      	add	r7, sp, #0
	nRF24_GPIO_Init();
 8000952:	f000 fa03 	bl	8000d5c <nRF24_GPIO_Init>
    nrf24_ce_digitalWrite(LOW);
 8000956:	2000      	movs	r0, #0
 8000958:	f000 f806 	bl	8000968 <nrf24_ce_digitalWrite>
    nrf24_csn_digitalWrite(HIGH);    
 800095c:	2001      	movs	r0, #1
 800095e:	f000 f81b 	bl	8000998 <nrf24_csn_digitalWrite>
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
	...

08000968 <nrf24_ce_digitalWrite>:

void nrf24_ce_digitalWrite(uint8_t state)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	71fb      	strb	r3, [r7, #7]
    if(state)
 8000972:	79fb      	ldrb	r3, [r7, #7]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d004      	beq.n	8000982 <nrf24_ce_digitalWrite+0x1a>
    {
    	nRF24_CE_H();
 8000978:	2101      	movs	r1, #1
 800097a:	4806      	ldr	r0, [pc, #24]	; (8000994 <nrf24_ce_digitalWrite+0x2c>)
 800097c:	f7ff fe66 	bl	800064c <GPIO_SetBits>
    }
    else
    {
    	 nRF24_CE_L();
    }
}
 8000980:	e003      	b.n	800098a <nrf24_ce_digitalWrite+0x22>
    	 nRF24_CE_L();
 8000982:	2101      	movs	r1, #1
 8000984:	4803      	ldr	r0, [pc, #12]	; (8000994 <nrf24_ce_digitalWrite+0x2c>)
 8000986:	f7ff fe6f 	bl	8000668 <GPIO_ResetBits>
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40010c00 	.word	0x40010c00

08000998 <nrf24_csn_digitalWrite>:


void nrf24_csn_digitalWrite(uint8_t state)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	71fb      	strb	r3, [r7, #7]
    if(state)
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d004      	beq.n	80009b2 <nrf24_csn_digitalWrite+0x1a>
    {
    	nRF24_CSN_H();
 80009a8:	2102      	movs	r1, #2
 80009aa:	4806      	ldr	r0, [pc, #24]	; (80009c4 <nrf24_csn_digitalWrite+0x2c>)
 80009ac:	f7ff fe4e 	bl	800064c <GPIO_SetBits>
    }
    else
    {
    	nRF24_CSN_L();
    }
}
 80009b0:	e003      	b.n	80009ba <nrf24_csn_digitalWrite+0x22>
    	nRF24_CSN_L();
 80009b2:	2102      	movs	r1, #2
 80009b4:	4803      	ldr	r0, [pc, #12]	; (80009c4 <nrf24_csn_digitalWrite+0x2c>)
 80009b6:	f7ff fe57 	bl	8000668 <GPIO_ResetBits>
}
 80009ba:	bf00      	nop
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40010c00 	.word	0x40010c00

080009c8 <nrf24_config>:



/* configure the module */
void nrf24_config(uint8_t channel, uint8_t pay_length)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	460a      	mov	r2, r1
 80009d2:	71fb      	strb	r3, [r7, #7]
 80009d4:	4613      	mov	r3, r2
 80009d6:	71bb      	strb	r3, [r7, #6]
    /* Use static payload length ... */
    payload_len = pay_length;
 80009d8:	4a1f      	ldr	r2, [pc, #124]	; (8000a58 <nrf24_config+0x90>)
 80009da:	79bb      	ldrb	r3, [r7, #6]
 80009dc:	7013      	strb	r3, [r2, #0]

    // Set RF channel
    nrf24_configRegister(RF_CH,channel);
 80009de:	79fb      	ldrb	r3, [r7, #7]
 80009e0:	4619      	mov	r1, r3
 80009e2:	2005      	movs	r0, #5
 80009e4:	f000 f959 	bl	8000c9a <nrf24_configRegister>

    // Set length of incoming payload 
    nrf24_configRegister(RX_PW_P0, 0x00); // Auto-ACK pipe ...
 80009e8:	2100      	movs	r1, #0
 80009ea:	2011      	movs	r0, #17
 80009ec:	f000 f955 	bl	8000c9a <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P1, payload_len); // Data payload pipe
 80009f0:	4b19      	ldr	r3, [pc, #100]	; (8000a58 <nrf24_config+0x90>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	4619      	mov	r1, r3
 80009f6:	2012      	movs	r0, #18
 80009f8:	f000 f94f 	bl	8000c9a <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P2, 0x00); // Pipe not used 
 80009fc:	2100      	movs	r1, #0
 80009fe:	2013      	movs	r0, #19
 8000a00:	f000 f94b 	bl	8000c9a <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P3, 0x00); // Pipe not used 
 8000a04:	2100      	movs	r1, #0
 8000a06:	2014      	movs	r0, #20
 8000a08:	f000 f947 	bl	8000c9a <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P4, 0x00); // Pipe not used 
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	2015      	movs	r0, #21
 8000a10:	f000 f943 	bl	8000c9a <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P5, 0x00); // Pipe not used 
 8000a14:	2100      	movs	r1, #0
 8000a16:	2016      	movs	r0, #22
 8000a18:	f000 f93f 	bl	8000c9a <nrf24_configRegister>

    // 1 Mbps, TX gain: 0dbm
    nrf24_configRegister(RF_SETUP, (1 << RF_DR_LOW)|((0x03)<<RF_PWR));
 8000a1c:	2126      	movs	r1, #38	; 0x26
 8000a1e:	2006      	movs	r0, #6
 8000a20:	f000 f93b 	bl	8000c9a <nrf24_configRegister>

    // CRC enable, 1 byte CRC length
    nrf24_configRegister(CONFIG,nrf24_CONFIG);
 8000a24:	2108      	movs	r1, #8
 8000a26:	2000      	movs	r0, #0
 8000a28:	f000 f937 	bl	8000c9a <nrf24_configRegister>

    // Auto Acknowledgment
    nrf24_configRegister(EN_AA,(1<<ENAA_P0)|(1<<ENAA_P1)|(0<<ENAA_P2)|(0<<ENAA_P3)|(0<<ENAA_P4)|(0<<ENAA_P5));
 8000a2c:	2103      	movs	r1, #3
 8000a2e:	2001      	movs	r0, #1
 8000a30:	f000 f933 	bl	8000c9a <nrf24_configRegister>

    // Enable RX addresses
    nrf24_configRegister(EN_RXADDR,(1<<ERX_P0)|(1<<ERX_P1)|(0<<ERX_P2)|(0<<ERX_P3)|(0<<ERX_P4)|(0<<ERX_P5));
 8000a34:	2103      	movs	r1, #3
 8000a36:	2002      	movs	r0, #2
 8000a38:	f000 f92f 	bl	8000c9a <nrf24_configRegister>

    // Auto retransmit delay: 1000 us and Up to 15 retransmit trials
    nrf24_configRegister(SETUP_RETR,(0x04<<ARD)|(0x0F<<ARC));
 8000a3c:	214f      	movs	r1, #79	; 0x4f
 8000a3e:	2004      	movs	r0, #4
 8000a40:	f000 f92b 	bl	8000c9a <nrf24_configRegister>

    // Dynamic length configurations: No dynamic length
    nrf24_configRegister(DYNPD,(0<<DPL_P0)|(0<<DPL_P1)|(0<<DPL_P2)|(0<<DPL_P3)|(0<<DPL_P4)|(0<<DPL_P5));
 8000a44:	2100      	movs	r1, #0
 8000a46:	201c      	movs	r0, #28
 8000a48:	f000 f927 	bl	8000c9a <nrf24_configRegister>

    // Start listening
    nrf24_powerUpRx();
 8000a4c:	f000 f8b0 	bl	8000bb0 <nrf24_powerUpRx>
}
 8000a50:	bf00      	nop
 8000a52:	3708      	adds	r7, #8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	200000a8 	.word	0x200000a8

08000a5c <nrf24_rx_address>:

/* Set the RX address */
void nrf24_rx_address(uint8_t * adr) 
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
    nrf24_ce_digitalWrite(LOW);
 8000a64:	2000      	movs	r0, #0
 8000a66:	f7ff ff7f 	bl	8000968 <nrf24_ce_digitalWrite>
    nrf24_writeRegister(RX_ADDR_P1,adr,nrf24_ADDR_LEN);
 8000a6a:	2205      	movs	r2, #5
 8000a6c:	6879      	ldr	r1, [r7, #4]
 8000a6e:	200b      	movs	r0, #11
 8000a70:	f000 f952 	bl	8000d18 <nrf24_writeRegister>
    nrf24_ce_digitalWrite(HIGH);
 8000a74:	2001      	movs	r0, #1
 8000a76:	f7ff ff77 	bl	8000968 <nrf24_ce_digitalWrite>
}
 8000a7a:	bf00      	nop
 8000a7c:	3708      	adds	r7, #8
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <nrf24_tx_address>:
    return payload_len;
}

/* Set the TX address */
void nrf24_tx_address(uint8_t* adr)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	b082      	sub	sp, #8
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	6078      	str	r0, [r7, #4]
    /* RX_ADDR_P0 must be set to the sending addr for auto ack to work. */
    nrf24_writeRegister(RX_ADDR_P0,adr,nrf24_ADDR_LEN);
 8000a8a:	2205      	movs	r2, #5
 8000a8c:	6879      	ldr	r1, [r7, #4]
 8000a8e:	200a      	movs	r0, #10
 8000a90:	f000 f942 	bl	8000d18 <nrf24_writeRegister>
    nrf24_writeRegister(TX_ADDR,adr,nrf24_ADDR_LEN);
 8000a94:	2205      	movs	r2, #5
 8000a96:	6879      	ldr	r1, [r7, #4]
 8000a98:	2010      	movs	r0, #16
 8000a9a:	f000 f93d 	bl	8000d18 <nrf24_writeRegister>
}
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <nrf24_dataReady>:

/* Checks if data is available for reading */
/* Returns 1 if data is ready ... */
uint8_t nrf24_dataReady() 
{
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b082      	sub	sp, #8
 8000aaa:	af00      	add	r7, sp, #0
    // See note in getData() function - just checking RX_DR isn't good enough
    uint8_t status = nrf24_getStatus();
 8000aac:	f000 f86d 	bl	8000b8a <nrf24_getStatus>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	71fb      	strb	r3, [r7, #7]

    // We can short circuit on RX_DR, but if it's not set, we still need
    // to check the FIFO for any pending packets
    if ( status & (1 << RX_DR) ) 
 8000ab4:	79fb      	ldrb	r3, [r7, #7]
 8000ab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <nrf24_dataReady+0x1c>
    {
        return 1;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	e007      	b.n	8000ad2 <nrf24_dataReady+0x2c>
    }

    return !nrf24_rxFifoEmpty();;
 8000ac2:	f000 f80a 	bl	8000ada <nrf24_rxFifoEmpty>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	bf0c      	ite	eq
 8000acc:	2301      	moveq	r3, #1
 8000ace:	2300      	movne	r3, #0
 8000ad0:	b2db      	uxtb	r3, r3
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <nrf24_rxFifoEmpty>:

/* Checks if receive FIFO is empty or not */
uint8_t nrf24_rxFifoEmpty()
{
 8000ada:	b580      	push	{r7, lr}
 8000adc:	b082      	sub	sp, #8
 8000ade:	af00      	add	r7, sp, #0
    uint8_t fifoStatus;

    nrf24_readRegister(FIFO_STATUS,&fifoStatus,1);
 8000ae0:	1dfb      	adds	r3, r7, #7
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	2017      	movs	r0, #23
 8000ae8:	f000 f8f7 	bl	8000cda <nrf24_readRegister>
    
    return (fifoStatus & (1 << RX_EMPTY));
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	b2db      	uxtb	r3, r3
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}

08000afc <nrf24_send>:
}

// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
void nrf24_send(uint8_t* value) 
{    
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
    /* Go to Standby-I first */
    nrf24_ce_digitalWrite(LOW);
 8000b04:	2000      	movs	r0, #0
 8000b06:	f7ff ff2f 	bl	8000968 <nrf24_ce_digitalWrite>
     
    /* Set to transmitter mode , Power up if needed */
    nrf24_powerUpTx();
 8000b0a:	f000 f86c 	bl	8000be6 <nrf24_powerUpTx>
    _delay_ms(50);
 8000b0e:	2032      	movs	r0, #50	; 0x32
 8000b10:	f7ff ff00 	bl	8000914 <_delay_ms>
    /* Do we really need to flush TX fifo each time ? */
    #if 1
        /* Pull down chip select */
        nrf24_csn_digitalWrite(LOW);           
 8000b14:	2000      	movs	r0, #0
 8000b16:	f7ff ff3f 	bl	8000998 <nrf24_csn_digitalWrite>

        /* Write cmd to flush transmit FIFO */
        spi_transfer(FLUSH_TX);     
 8000b1a:	20e1      	movs	r0, #225	; 0xe1
 8000b1c:	f000 f86f 	bl	8000bfe <spi_transfer>

        /* Pull up chip select */
        nrf24_csn_digitalWrite(HIGH);                    
 8000b20:	2001      	movs	r0, #1
 8000b22:	f7ff ff39 	bl	8000998 <nrf24_csn_digitalWrite>
    #endif 

    /* Pull down chip select */
    nrf24_csn_digitalWrite(LOW);
 8000b26:	2000      	movs	r0, #0
 8000b28:	f7ff ff36 	bl	8000998 <nrf24_csn_digitalWrite>

    /* Write cmd to write payload */
    spi_transfer(W_TX_PAYLOAD);
 8000b2c:	20a0      	movs	r0, #160	; 0xa0
 8000b2e:	f000 f866 	bl	8000bfe <spi_transfer>

    /* Write payload */
    nrf24_transmitSync(value,payload_len);   
 8000b32:	4b0b      	ldr	r3, [pc, #44]	; (8000b60 <nrf24_send+0x64>)
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	4619      	mov	r1, r3
 8000b38:	6878      	ldr	r0, [r7, #4]
 8000b3a:	f000 f893 	bl	8000c64 <nrf24_transmitSync>

    /* Pull up chip select */
    nrf24_csn_digitalWrite(HIGH);
 8000b3e:	2001      	movs	r0, #1
 8000b40:	f7ff ff2a 	bl	8000998 <nrf24_csn_digitalWrite>

    /* Start the transmission */
    nrf24_ce_digitalWrite(HIGH);
 8000b44:	2001      	movs	r0, #1
 8000b46:	f7ff ff0f 	bl	8000968 <nrf24_ce_digitalWrite>
    while (nrf24_isSending());
 8000b4a:	bf00      	nop
 8000b4c:	f000 f80a 	bl	8000b64 <nrf24_isSending>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d1fa      	bne.n	8000b4c <nrf24_send+0x50>

}
 8000b56:	bf00      	nop
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	200000a8 	.word	0x200000a8

08000b64 <nrf24_isSending>:

uint8_t nrf24_isSending()
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
    uint8_t status;

    /* read the current status */
    status = nrf24_getStatus();
 8000b6a:	f000 f80e 	bl	8000b8a <nrf24_getStatus>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]
                
    /* if sending successful (TX_DS) or max retries exceded (MAX_RT). */
    if((status & ((1 << TX_DS)  | (1 << MAX_RT))))
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <nrf24_isSending+0x1c>
    {        
        return 0; /* false */
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	e000      	b.n	8000b82 <nrf24_isSending+0x1e>
    }

    return 1; /* true */
 8000b80:	2301      	movs	r3, #1

}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3708      	adds	r7, #8
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <nrf24_getStatus>:

uint8_t nrf24_getStatus()
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b082      	sub	sp, #8
 8000b8e:	af00      	add	r7, sp, #0
    uint8_t rv;
    nrf24_csn_digitalWrite(LOW);
 8000b90:	2000      	movs	r0, #0
 8000b92:	f7ff ff01 	bl	8000998 <nrf24_csn_digitalWrite>
    rv = spi_transfer(NOP);
 8000b96:	20ff      	movs	r0, #255	; 0xff
 8000b98:	f000 f831 	bl	8000bfe <spi_transfer>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	71fb      	strb	r3, [r7, #7]
    nrf24_csn_digitalWrite(HIGH);
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	f7ff fef9 	bl	8000998 <nrf24_csn_digitalWrite>
    return rv;
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <nrf24_powerUpRx>:
        return 0xFF;
    }
}

void nrf24_powerUpRx()
{     
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
    nrf24_csn_digitalWrite(LOW);
 8000bb4:	2000      	movs	r0, #0
 8000bb6:	f7ff feef 	bl	8000998 <nrf24_csn_digitalWrite>
    spi_transfer(FLUSH_RX);
 8000bba:	20e2      	movs	r0, #226	; 0xe2
 8000bbc:	f000 f81f 	bl	8000bfe <spi_transfer>
    nrf24_csn_digitalWrite(HIGH);
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	f7ff fee9 	bl	8000998 <nrf24_csn_digitalWrite>

    nrf24_configRegister(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT)); 
 8000bc6:	2170      	movs	r1, #112	; 0x70
 8000bc8:	2007      	movs	r0, #7
 8000bca:	f000 f866 	bl	8000c9a <nrf24_configRegister>

    nrf24_ce_digitalWrite(LOW);    
 8000bce:	2000      	movs	r0, #0
 8000bd0:	f7ff feca 	bl	8000968 <nrf24_ce_digitalWrite>
    nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(1<<PRIM_RX)));    
 8000bd4:	210b      	movs	r1, #11
 8000bd6:	2000      	movs	r0, #0
 8000bd8:	f000 f85f 	bl	8000c9a <nrf24_configRegister>
    nrf24_ce_digitalWrite(HIGH);
 8000bdc:	2001      	movs	r0, #1
 8000bde:	f7ff fec3 	bl	8000968 <nrf24_ce_digitalWrite>
}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <nrf24_powerUpTx>:

void nrf24_powerUpTx()
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	af00      	add	r7, sp, #0
    nrf24_configRegister(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT)); 
 8000bea:	2170      	movs	r1, #112	; 0x70
 8000bec:	2007      	movs	r0, #7
 8000bee:	f000 f854 	bl	8000c9a <nrf24_configRegister>

    nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(0<<PRIM_RX)));
 8000bf2:	210a      	movs	r1, #10
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	f000 f850 	bl	8000c9a <nrf24_configRegister>
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <spi_transfer>:
    nrf24_configRegister(CONFIG,nrf24_CONFIG);
}

/* software spi routine */
uint8_t spi_transfer(uint8_t tx)
{
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	b084      	sub	sp, #16
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	4603      	mov	r3, r0
 8000c06:	71fb      	strb	r3, [r7, #7]
    uint8_t rx = 0;    
 8000c08:	2300      	movs	r3, #0
 8000c0a:	73fb      	strb	r3, [r7, #15]

	rx  = nRF24_LL_RW(tx);
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f000 f91a 	bl	8000e48 <nRF24_LL_RW>
 8000c14:	4603      	mov	r3, r0
 8000c16:	73fb      	strb	r3, [r7, #15]

    return rx;
 8000c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3710      	adds	r7, #16
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <nrf24_transferSync>:

/* send and receive multiple bytes over SPI */
void nrf24_transferSync(uint8_t* dataout,uint8_t* datain,uint8_t len)
{
 8000c22:	b590      	push	{r4, r7, lr}
 8000c24:	b087      	sub	sp, #28
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	60f8      	str	r0, [r7, #12]
 8000c2a:	60b9      	str	r1, [r7, #8]
 8000c2c:	4613      	mov	r3, r2
 8000c2e:	71fb      	strb	r3, [r7, #7]
    uint8_t i;

    for(i=0;i<len;i++)
 8000c30:	2300      	movs	r3, #0
 8000c32:	75fb      	strb	r3, [r7, #23]
 8000c34:	e00e      	b.n	8000c54 <nrf24_transferSync+0x32>
    {
        datain[i] = spi_transfer(dataout[i]);
 8000c36:	7dfb      	ldrb	r3, [r7, #23]
 8000c38:	68ba      	ldr	r2, [r7, #8]
 8000c3a:	18d4      	adds	r4, r2, r3
 8000c3c:	7dfb      	ldrb	r3, [r7, #23]
 8000c3e:	68fa      	ldr	r2, [r7, #12]
 8000c40:	4413      	add	r3, r2
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff ffda 	bl	8000bfe <spi_transfer>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	7023      	strb	r3, [r4, #0]
    for(i=0;i<len;i++)
 8000c4e:	7dfb      	ldrb	r3, [r7, #23]
 8000c50:	3301      	adds	r3, #1
 8000c52:	75fb      	strb	r3, [r7, #23]
 8000c54:	7dfa      	ldrb	r2, [r7, #23]
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	d3ec      	bcc.n	8000c36 <nrf24_transferSync+0x14>
    }

}
 8000c5c:	bf00      	nop
 8000c5e:	371c      	adds	r7, #28
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd90      	pop	{r4, r7, pc}

08000c64 <nrf24_transmitSync>:

/* send multiple bytes over SPI */
void nrf24_transmitSync(uint8_t* dataout,uint8_t len)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	70fb      	strb	r3, [r7, #3]
    uint8_t i;
    
    for(i=0;i<len;i++)
 8000c70:	2300      	movs	r3, #0
 8000c72:	73fb      	strb	r3, [r7, #15]
 8000c74:	e009      	b.n	8000c8a <nrf24_transmitSync+0x26>
    {
        spi_transfer(dataout[i]);
 8000c76:	7bfb      	ldrb	r3, [r7, #15]
 8000c78:	687a      	ldr	r2, [r7, #4]
 8000c7a:	4413      	add	r3, r2
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff ffbd 	bl	8000bfe <spi_transfer>
    for(i=0;i<len;i++)
 8000c84:	7bfb      	ldrb	r3, [r7, #15]
 8000c86:	3301      	adds	r3, #1
 8000c88:	73fb      	strb	r3, [r7, #15]
 8000c8a:	7bfa      	ldrb	r2, [r7, #15]
 8000c8c:	78fb      	ldrb	r3, [r7, #3]
 8000c8e:	429a      	cmp	r2, r3
 8000c90:	d3f1      	bcc.n	8000c76 <nrf24_transmitSync+0x12>
    }

}
 8000c92:	bf00      	nop
 8000c94:	3710      	adds	r7, #16
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}

08000c9a <nrf24_configRegister>:

/* Clocks only one byte into the given nrf24 register */
void nrf24_configRegister(uint8_t reg, uint8_t value)
{
 8000c9a:	b580      	push	{r7, lr}
 8000c9c:	b082      	sub	sp, #8
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	460a      	mov	r2, r1
 8000ca4:	71fb      	strb	r3, [r7, #7]
 8000ca6:	4613      	mov	r3, r2
 8000ca8:	71bb      	strb	r3, [r7, #6]
    nrf24_csn_digitalWrite(LOW);
 8000caa:	2000      	movs	r0, #0
 8000cac:	f7ff fe74 	bl	8000998 <nrf24_csn_digitalWrite>
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	f003 031f 	and.w	r3, r3, #31
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	f043 0320 	orr.w	r3, r3, #32
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f7ff ff9d 	bl	8000bfe <spi_transfer>
    spi_transfer(value);
 8000cc4:	79bb      	ldrb	r3, [r7, #6]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff ff99 	bl	8000bfe <spi_transfer>
    nrf24_csn_digitalWrite(HIGH);
 8000ccc:	2001      	movs	r0, #1
 8000cce:	f7ff fe63 	bl	8000998 <nrf24_csn_digitalWrite>
}
 8000cd2:	bf00      	nop
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <nrf24_readRegister>:

/* Read single register from nrf24 */
void nrf24_readRegister(uint8_t reg, uint8_t* value, uint8_t len)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	b082      	sub	sp, #8
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	6039      	str	r1, [r7, #0]
 8000ce4:	71fb      	strb	r3, [r7, #7]
 8000ce6:	4613      	mov	r3, r2
 8000ce8:	71bb      	strb	r3, [r7, #6]
    nrf24_csn_digitalWrite(LOW);
 8000cea:	2000      	movs	r0, #0
 8000cec:	f7ff fe54 	bl	8000998 <nrf24_csn_digitalWrite>
    spi_transfer(R_REGISTER | (REGISTER_MASK & reg));
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	f003 031f 	and.w	r3, r3, #31
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff ff80 	bl	8000bfe <spi_transfer>
    nrf24_transferSync(value,value,len);
 8000cfe:	79bb      	ldrb	r3, [r7, #6]
 8000d00:	461a      	mov	r2, r3
 8000d02:	6839      	ldr	r1, [r7, #0]
 8000d04:	6838      	ldr	r0, [r7, #0]
 8000d06:	f7ff ff8c 	bl	8000c22 <nrf24_transferSync>
    nrf24_csn_digitalWrite(HIGH);
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	f7ff fe44 	bl	8000998 <nrf24_csn_digitalWrite>
}
 8000d10:	bf00      	nop
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <nrf24_writeRegister>:

/* Write to a single register of nrf24 */
void nrf24_writeRegister(uint8_t reg, uint8_t* value, uint8_t len) 
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	4603      	mov	r3, r0
 8000d20:	6039      	str	r1, [r7, #0]
 8000d22:	71fb      	strb	r3, [r7, #7]
 8000d24:	4613      	mov	r3, r2
 8000d26:	71bb      	strb	r3, [r7, #6]
    nrf24_csn_digitalWrite(LOW);
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f7ff fe35 	bl	8000998 <nrf24_csn_digitalWrite>
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	f003 031f 	and.w	r3, r3, #31
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	f043 0320 	orr.w	r3, r3, #32
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff ff5e 	bl	8000bfe <spi_transfer>
    nrf24_transmitSync(value,len);
 8000d42:	79bb      	ldrb	r3, [r7, #6]
 8000d44:	4619      	mov	r1, r3
 8000d46:	6838      	ldr	r0, [r7, #0]
 8000d48:	f7ff ff8c 	bl	8000c64 <nrf24_transmitSync>
    nrf24_csn_digitalWrite(HIGH);
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	f7ff fe23 	bl	8000998 <nrf24_csn_digitalWrite>
}
 8000d52:	bf00      	nop
 8000d54:	3708      	adds	r7, #8
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
	...

08000d5c <nRF24_GPIO_Init>:
#include <nrf24_platform.h>
#include "nrf24.h"

// Configure the GPIO lines of the nRF24L01 transceiver
// note: IRQ pin must be configured separately
void nRF24_GPIO_Init(void) {
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b088      	sub	sp, #32
 8000d60:	af00      	add	r7, sp, #0

	SPI_InitTypeDef  SPI_InitStructure;
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable SPI1 and GPIOA clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8000d62:	2101      	movs	r1, #1
 8000d64:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000d68:	f7ff fc8c 	bl	8000684 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8000d6c:	2101      	movs	r1, #1
 8000d6e:	2004      	movs	r0, #4
 8000d70:	f7ff fc88 	bl	8000684 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8000d74:	2101      	movs	r1, #1
 8000d76:	2008      	movs	r0, #8
 8000d78:	f7ff fc84 	bl	8000684 <RCC_APB2PeriphClockCmd>


	//SPI - SCK, MISO, MOSI
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_6 | GPIO_Pin_7;
 8000d7c:	23e0      	movs	r3, #224	; 0xe0
 8000d7e:	813b      	strh	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000d80:	2318      	movs	r3, #24
 8000d82:	72fb      	strb	r3, [r7, #11]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000d84:	2301      	movs	r3, #1
 8000d86:	72bb      	strb	r3, [r7, #10]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000d88:	f107 0308 	add.w	r3, r7, #8
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	482a      	ldr	r0, [pc, #168]	; (8000e38 <nRF24_GPIO_Init+0xdc>)
 8000d90:	f7ff fba0 	bl	80004d4 <GPIO_Init>



	//CS hdwr
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
 8000d94:	2340      	movs	r3, #64	; 0x40
 8000d96:	813b      	strh	r3, [r7, #8]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000d98:	2310      	movs	r3, #16
 8000d9a:	72fb      	strb	r3, [r7, #11]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	72bb      	strb	r3, [r7, #10]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000da0:	f107 0308 	add.w	r3, r7, #8
 8000da4:	4619      	mov	r1, r3
 8000da6:	4825      	ldr	r0, [pc, #148]	; (8000e3c <nRF24_GPIO_Init+0xe0>)
 8000da8:	f7ff fb94 	bl	80004d4 <GPIO_Init>


	/* SPI1 configuration */
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000dac:	2300      	movs	r3, #0
 8000dae:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8000db0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000db4:	81fb      	strh	r3, [r7, #14]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8000db6:	2300      	movs	r3, #0
 8000db8:	823b      	strh	r3, [r7, #16]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	827b      	strh	r3, [r7, #18]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	82bb      	strh	r3, [r7, #20]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8000dc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dc6:	82fb      	strh	r3, [r7, #22]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8000dc8:	2318      	movs	r3, #24
 8000dca:	833b      	strh	r3, [r7, #24]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	837b      	strh	r3, [r7, #26]
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8000dd0:	2307      	movs	r3, #7
 8000dd2:	83bb      	strh	r3, [r7, #28]
	SPI_SSOutputCmd(SPI1, ENABLE);
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	481a      	ldr	r0, [pc, #104]	; (8000e40 <nRF24_GPIO_Init+0xe4>)
 8000dd8:	f7ff fcee 	bl	80007b8 <SPI_SSOutputCmd>
	SPI_Init(SPI1, &SPI_InitStructure);
 8000ddc:	f107 030c 	add.w	r3, r7, #12
 8000de0:	4619      	mov	r1, r3
 8000de2:	4817      	ldr	r0, [pc, #92]	; (8000e40 <nRF24_GPIO_Init+0xe4>)
 8000de4:	f7ff fc6c 	bl	80006c0 <SPI_Init>

	/* Enable SPI1  */
	SPI_Cmd(SPI1, ENABLE);
 8000de8:	2101      	movs	r1, #1
 8000dea:	4815      	ldr	r0, [pc, #84]	; (8000e40 <nRF24_GPIO_Init+0xe4>)
 8000dec:	f7ff fcab 	bl	8000746 <SPI_Cmd>


	GPIO_InitTypeDef PORT;

	// Enable the nRF24L01 GPIO peripherals
	RCC->APB2ENR |= nRF24_GPIO_PERIPHERALS;
 8000df0:	4a14      	ldr	r2, [pc, #80]	; (8000e44 <nRF24_GPIO_Init+0xe8>)
 8000df2:	4b14      	ldr	r3, [pc, #80]	; (8000e44 <nRF24_GPIO_Init+0xe8>)
 8000df4:	699b      	ldr	r3, [r3, #24]
 8000df6:	f043 0308 	orr.w	r3, r3, #8
 8000dfa:	6193      	str	r3, [r2, #24]

	// Configure CSN pin
	PORT.GPIO_Mode = GPIO_Mode_Out_PP;
 8000dfc:	2310      	movs	r3, #16
 8000dfe:	71fb      	strb	r3, [r7, #7]
	PORT.GPIO_Speed = GPIO_Speed_2MHz;
 8000e00:	2302      	movs	r3, #2
 8000e02:	71bb      	strb	r3, [r7, #6]
	PORT.GPIO_Pin = nRF24_CSN_PIN;
 8000e04:	2302      	movs	r3, #2
 8000e06:	80bb      	strh	r3, [r7, #4]
	GPIO_Init(nRF24_CSN_PORT, &PORT);
 8000e08:	1d3b      	adds	r3, r7, #4
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	480b      	ldr	r0, [pc, #44]	; (8000e3c <nRF24_GPIO_Init+0xe0>)
 8000e0e:	f7ff fb61 	bl	80004d4 <GPIO_Init>
	nRF24_CSN_H();
 8000e12:	2102      	movs	r1, #2
 8000e14:	4809      	ldr	r0, [pc, #36]	; (8000e3c <nRF24_GPIO_Init+0xe0>)
 8000e16:	f7ff fc19 	bl	800064c <GPIO_SetBits>

	// Configure CE pin
	PORT.GPIO_Pin = nRF24_CE_PIN;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	80bb      	strh	r3, [r7, #4]
	GPIO_Init(nRF24_CE_PORT, &PORT);
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	4619      	mov	r1, r3
 8000e22:	4806      	ldr	r0, [pc, #24]	; (8000e3c <nRF24_GPIO_Init+0xe0>)
 8000e24:	f7ff fb56 	bl	80004d4 <GPIO_Init>
	nRF24_CE_L();
 8000e28:	2101      	movs	r1, #1
 8000e2a:	4804      	ldr	r0, [pc, #16]	; (8000e3c <nRF24_GPIO_Init+0xe0>)
 8000e2c:	f7ff fc1c 	bl	8000668 <GPIO_ResetBits>
}
 8000e30:	bf00      	nop
 8000e32:	3720      	adds	r7, #32
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40010800 	.word	0x40010800
 8000e3c:	40010c00 	.word	0x40010c00
 8000e40:	40013000 	.word	0x40013000
 8000e44:	40021000 	.word	0x40021000

08000e48 <nRF24_LL_RW>:

// Low level SPI transmit/receive function (hardware depended)
// input:
//   data - value to transmit via SPI
// return: value received from SPI
uint8_t nRF24_LL_RW(uint8_t data) {
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	71fb      	strb	r3, [r7, #7]

	 // Wait until TX buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_TXE) == RESET);
 8000e52:	bf00      	nop
 8000e54:	2102      	movs	r1, #2
 8000e56:	480e      	ldr	r0, [pc, #56]	; (8000e90 <nRF24_LL_RW+0x48>)
 8000e58:	f7ff fccd 	bl	80007f6 <SPI_I2S_GetFlagStatus>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d0f8      	beq.n	8000e54 <nRF24_LL_RW+0xc>
	// Send byte to SPI (TXE cleared)
	SPI_I2S_SendData(nRF24_SPI_PORT, data);
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	b29b      	uxth	r3, r3
 8000e66:	4619      	mov	r1, r3
 8000e68:	4809      	ldr	r0, [pc, #36]	; (8000e90 <nRF24_LL_RW+0x48>)
 8000e6a:	f7ff fc8b 	bl	8000784 <SPI_I2S_SendData>
	// Wait while receive buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_RXNE) == RESET);
 8000e6e:	bf00      	nop
 8000e70:	2101      	movs	r1, #1
 8000e72:	4807      	ldr	r0, [pc, #28]	; (8000e90 <nRF24_LL_RW+0x48>)
 8000e74:	f7ff fcbf 	bl	80007f6 <SPI_I2S_GetFlagStatus>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d0f8      	beq.n	8000e70 <nRF24_LL_RW+0x28>

	// Return received byte
	return (uint8_t)SPI_I2S_ReceiveData(nRF24_SPI_PORT);
 8000e7e:	4804      	ldr	r0, [pc, #16]	; (8000e90 <nRF24_LL_RW+0x48>)
 8000e80:	f7ff fc8e 	bl	80007a0 <SPI_I2S_ReceiveData>
 8000e84:	4603      	mov	r3, r0
 8000e86:	b2db      	uxtb	r3, r3
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40013000 	.word	0x40013000

08000e94 <gpio_init>:

QueueHandle_t internalMsgQueue;
QueueHandle_t externalMsgQueue;


static gpio_init(void){
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	2010      	movs	r0, #16
 8000e9e:	f7ff fbf1 	bl	8000684 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef PORT;
	PORT.GPIO_Mode = GPIO_Mode_Out_PP;
 8000ea2:	2310      	movs	r3, #16
 8000ea4:	71fb      	strb	r3, [r7, #7]
	PORT.GPIO_Speed = GPIO_Speed_2MHz;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	71bb      	strb	r3, [r7, #6]
	PORT.GPIO_Pin = GPIO_Pin_13;
 8000eaa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000eae:	80bb      	strh	r3, [r7, #4]
	GPIO_Init(GPIOC, &PORT);
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	480c      	ldr	r0, [pc, #48]	; (8000ee8 <gpio_init+0x54>)
 8000eb6:	f7ff fb0d 	bl	80004d4 <GPIO_Init>
	GPIOC->ODR |= GPIO_Pin_13;
 8000eba:	4a0b      	ldr	r2, [pc, #44]	; (8000ee8 <gpio_init+0x54>)
 8000ebc:	4b0a      	ldr	r3, [pc, #40]	; (8000ee8 <gpio_init+0x54>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ec4:	60d3      	str	r3, [r2, #12]

	PORT.GPIO_Mode =  GPIO_Mode_IPU;
 8000ec6:	2348      	movs	r3, #72	; 0x48
 8000ec8:	71fb      	strb	r3, [r7, #7]
	PORT.GPIO_Speed = GPIO_Speed_2MHz;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	71bb      	strb	r3, [r7, #6]
	PORT.GPIO_Pin = GPIO_Pin_11;
 8000ece:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ed2:	80bb      	strh	r3, [r7, #4]
	GPIO_Init(GPIOB, &PORT);
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	4804      	ldr	r0, [pc, #16]	; (8000eec <gpio_init+0x58>)
 8000eda:	f7ff fafb 	bl	80004d4 <GPIO_Init>
}
 8000ede:	bf00      	nop
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40011000 	.word	0x40011000
 8000eec:	40010c00 	.word	0x40010c00

08000ef0 <main>:



 int main(){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08c      	sub	sp, #48	; 0x30
 8000ef4:	af00      	add	r7, sp, #0


		nrf24_init();
 8000ef6:	f7ff fd2a 	bl	800094e <nrf24_init>
		nRF24_restore_defaults();
 8000efa:	f7ff fcae 	bl	800085a <nRF24_restore_defaults>
		gpio_init();
 8000efe:	f7ff ffc9 	bl	8000e94 <gpio_init>

		/* Channel #2 , payload length: 4 */
		const uint8_t channel = 2;
 8000f02:	2302      	movs	r3, #2
 8000f04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		const uint8_t payload_len = 32;
 8000f08:	2320      	movs	r3, #32
 8000f0a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		nrf24_config(channel, payload_len);
 8000f0e:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8000f12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000f16:	4611      	mov	r1, r2
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff fd55 	bl	80009c8 <nrf24_config>
		uint8_t rx_address[5] = {0xD7,0xD7,0xD7,0xD7,0xD7};
 8000f1e:	4a25      	ldr	r2, [pc, #148]	; (8000fb4 <main+0xc4>)
 8000f20:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f28:	6018      	str	r0, [r3, #0]
 8000f2a:	3304      	adds	r3, #4
 8000f2c:	7019      	strb	r1, [r3, #0]
		uint8_t tx_address[5] = {0xE7,0xE7,0xE7,0xE7,0xE7};
 8000f2e:	4a22      	ldr	r2, [pc, #136]	; (8000fb8 <main+0xc8>)
 8000f30:	f107 0320 	add.w	r3, r7, #32
 8000f34:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f38:	6018      	str	r0, [r3, #0]
 8000f3a:	3304      	adds	r3, #4
 8000f3c:	7019      	strb	r1, [r3, #0]
		/* Set the device addresses */
		nrf24_tx_address(tx_address);
 8000f3e:	f107 0320 	add.w	r3, r7, #32
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff fd9d 	bl	8000a82 <nrf24_tx_address>
		nrf24_rx_address(rx_address);
 8000f48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fd85 	bl	8000a5c <nrf24_rx_address>




		while (1) {
			if (!(IsGpioHigh(GPIOB, 11))){
 8000f52:	210b      	movs	r1, #11
 8000f54:	4819      	ldr	r0, [pc, #100]	; (8000fbc <main+0xcc>)
 8000f56:	f7ff fc69 	bl	800082c <IsGpioHigh>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	f083 0301 	eor.w	r3, r3, #1
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d019      	beq.n	8000f9a <main+0xaa>
				GPIOC->ODR ^= GPIO_Pin_13;
 8000f66:	4a16      	ldr	r2, [pc, #88]	; (8000fc0 <main+0xd0>)
 8000f68:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <main+0xd0>)
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8000f70:	60d3      	str	r3, [r2, #12]
				uint8_t data_array[32] = {4, 5, 6};
 8000f72:	463b      	mov	r3, r7
 8000f74:	2220      	movs	r2, #32
 8000f76:	2100      	movs	r1, #0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f000 f943 	bl	8001204 <memset>
 8000f7e:	2304      	movs	r3, #4
 8000f80:	703b      	strb	r3, [r7, #0]
 8000f82:	2305      	movs	r3, #5
 8000f84:	707b      	strb	r3, [r7, #1]
 8000f86:	2306      	movs	r3, #6
 8000f88:	70bb      	strb	r3, [r7, #2]
			  	nrf24_send(data_array);
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff fdb5 	bl	8000afc <nrf24_send>
			    _delay_ms(400);
 8000f92:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000f96:	f7ff fcbd 	bl	8000914 <_delay_ms>
			}

			if (nrf24_dataReady() == 1){
 8000f9a:	f7ff fd84 	bl	8000aa6 <nrf24_dataReady>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d1d6      	bne.n	8000f52 <main+0x62>
				GPIOC->ODR &= ~GPIO_Pin_13;
 8000fa4:	4a06      	ldr	r2, [pc, #24]	; (8000fc0 <main+0xd0>)
 8000fa6:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <main+0xd0>)
 8000fa8:	68db      	ldr	r3, [r3, #12]
 8000faa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000fae:	60d3      	str	r3, [r2, #12]
			if (!(IsGpioHigh(GPIOB, 11))){
 8000fb0:	e7cf      	b.n	8000f52 <main+0x62>
 8000fb2:	bf00      	nop
 8000fb4:	0800122c 	.word	0x0800122c
 8000fb8:	08001234 	.word	0x08001234
 8000fbc:	40010c00 	.word	0x40010c00
 8000fc0:	40011000 	.word	0x40011000

08000fc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ffc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000fc8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000fca:	e003      	b.n	8000fd4 <LoopCopyDataInit>

08000fcc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000fcc:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8000fce:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000fd0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000fd2:	3104      	adds	r1, #4

08000fd4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000fd4:	480b      	ldr	r0, [pc, #44]	; (8001004 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8000fd6:	4b0c      	ldr	r3, [pc, #48]	; (8001008 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8000fd8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000fda:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000fdc:	d3f6      	bcc.n	8000fcc <CopyDataInit>
	ldr	r2, =_sbss
 8000fde:	4a0b      	ldr	r2, [pc, #44]	; (800100c <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8000fe0:	e002      	b.n	8000fe8 <LoopFillZerobss>

08000fe2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000fe2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000fe4:	f842 3b04 	str.w	r3, [r2], #4

08000fe8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000fe8:	4b09      	ldr	r3, [pc, #36]	; (8001010 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8000fea:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000fec:	d3f9      	bcc.n	8000fe2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000fee:	f000 f82b 	bl	8001048 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ff2:	f000 f8e3 	bl	80011bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ff6:	f7ff ff7b 	bl	8000ef0 <main>
	bx	lr
 8000ffa:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ffc:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8001000:	08001244 	.word	0x08001244
	ldr	r0, =_sdata
 8001004:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001008:	20000000 	.word	0x20000000
	ldr	r2, =_sbss
 800100c:	20000000 	.word	0x20000000
	ldr	r3, = _ebss
 8001010:	200000ac 	.word	0x200000ac

08001014 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001014:	e7fe      	b.n	8001014 <ADC1_2_IRQHandler>

08001016 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001016:	b480      	push	{r7}
 8001018:	af00      	add	r7, sp, #0
}
 800101a:	bf00      	nop
 800101c:	46bd      	mov	sp, r7
 800101e:	bc80      	pop	{r7}
 8001020:	4770      	bx	lr

08001022 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001022:	b480      	push	{r7}
 8001024:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001026:	e7fe      	b.n	8001026 <HardFault_Handler+0x4>

08001028 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800102c:	e7fe      	b.n	800102c <MemManage_Handler+0x4>

0800102e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800102e:	b480      	push	{r7}
 8001030:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001032:	e7fe      	b.n	8001032 <BusFault_Handler+0x4>

08001034 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001038:	e7fe      	b.n	8001038 <UsageFault_Handler+0x4>

0800103a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0
}
 800103e:	bf00      	nop
 8001040:	46bd      	mov	sp, r7
 8001042:	bc80      	pop	{r7}
 8001044:	4770      	bx	lr
	...

08001048 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800104c:	4a15      	ldr	r2, [pc, #84]	; (80010a4 <SystemInit+0x5c>)
 800104e:	4b15      	ldr	r3, [pc, #84]	; (80010a4 <SystemInit+0x5c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f043 0301 	orr.w	r3, r3, #1
 8001056:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001058:	4912      	ldr	r1, [pc, #72]	; (80010a4 <SystemInit+0x5c>)
 800105a:	4b12      	ldr	r3, [pc, #72]	; (80010a4 <SystemInit+0x5c>)
 800105c:	685a      	ldr	r2, [r3, #4]
 800105e:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <SystemInit+0x60>)
 8001060:	4013      	ands	r3, r2
 8001062:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001064:	4a0f      	ldr	r2, [pc, #60]	; (80010a4 <SystemInit+0x5c>)
 8001066:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <SystemInit+0x5c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800106e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001072:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001074:	4a0b      	ldr	r2, [pc, #44]	; (80010a4 <SystemInit+0x5c>)
 8001076:	4b0b      	ldr	r3, [pc, #44]	; (80010a4 <SystemInit+0x5c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800107e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001080:	4a08      	ldr	r2, [pc, #32]	; (80010a4 <SystemInit+0x5c>)
 8001082:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <SystemInit+0x5c>)
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800108a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800108c:	4b05      	ldr	r3, [pc, #20]	; (80010a4 <SystemInit+0x5c>)
 800108e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001092:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8001094:	f000 f80c 	bl	80010b0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001098:	4b04      	ldr	r3, [pc, #16]	; (80010ac <SystemInit+0x64>)
 800109a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800109e:	609a      	str	r2, [r3, #8]
#endif 
}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40021000 	.word	0x40021000
 80010a8:	f8ff0000 	.word	0xf8ff0000
 80010ac:	e000ed00 	.word	0xe000ed00

080010b0 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 80010b4:	f000 f802 	bl	80010bc <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 80010b8:	bf00      	nop
 80010ba:	bd80      	pop	{r7, pc}

080010bc <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80010c2:	2300      	movs	r3, #0
 80010c4:	607b      	str	r3, [r7, #4]
 80010c6:	2300      	movs	r3, #0
 80010c8:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80010ca:	4a3a      	ldr	r2, [pc, #232]	; (80011b4 <SetSysClockTo72+0xf8>)
 80010cc:	4b39      	ldr	r3, [pc, #228]	; (80011b4 <SetSysClockTo72+0xf8>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010d4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80010d6:	4b37      	ldr	r3, [pc, #220]	; (80011b4 <SetSysClockTo72+0xf8>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010de:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	3301      	adds	r3, #1
 80010e4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d103      	bne.n	80010f4 <SetSysClockTo72+0x38>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80010f2:	d1f0      	bne.n	80010d6 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80010f4:	4b2f      	ldr	r3, [pc, #188]	; (80011b4 <SetSysClockTo72+0xf8>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d002      	beq.n	8001106 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001100:	2301      	movs	r3, #1
 8001102:	603b      	str	r3, [r7, #0]
 8001104:	e001      	b.n	800110a <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001106:	2300      	movs	r3, #0
 8001108:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	2b01      	cmp	r3, #1
 800110e:	d14b      	bne.n	80011a8 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8001110:	4a29      	ldr	r2, [pc, #164]	; (80011b8 <SetSysClockTo72+0xfc>)
 8001112:	4b29      	ldr	r3, [pc, #164]	; (80011b8 <SetSysClockTo72+0xfc>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f043 0310 	orr.w	r3, r3, #16
 800111a:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 800111c:	4a26      	ldr	r2, [pc, #152]	; (80011b8 <SetSysClockTo72+0xfc>)
 800111e:	4b26      	ldr	r3, [pc, #152]	; (80011b8 <SetSysClockTo72+0xfc>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f023 0303 	bic.w	r3, r3, #3
 8001126:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8001128:	4a23      	ldr	r2, [pc, #140]	; (80011b8 <SetSysClockTo72+0xfc>)
 800112a:	4b23      	ldr	r3, [pc, #140]	; (80011b8 <SetSysClockTo72+0xfc>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f043 0302 	orr.w	r3, r3, #2
 8001132:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001134:	4a1f      	ldr	r2, [pc, #124]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001136:	4b1f      	ldr	r3, [pc, #124]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800113c:	4a1d      	ldr	r2, [pc, #116]	; (80011b4 <SetSysClockTo72+0xf8>)
 800113e:	4b1d      	ldr	r3, [pc, #116]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001144:	4a1b      	ldr	r2, [pc, #108]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001146:	4b1b      	ldr	r3, [pc, #108]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800114e:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8001150:	4a18      	ldr	r2, [pc, #96]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001152:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800115a:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 800115c:	4a15      	ldr	r2, [pc, #84]	; (80011b4 <SetSysClockTo72+0xf8>)
 800115e:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8001166:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001168:	4a12      	ldr	r2, [pc, #72]	; (80011b4 <SetSysClockTo72+0xf8>)
 800116a:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <SetSysClockTo72+0xf8>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001172:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001174:	bf00      	nop
 8001176:	4b0f      	ldr	r3, [pc, #60]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d0f9      	beq.n	8001176 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001182:	4a0c      	ldr	r2, [pc, #48]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001184:	4b0b      	ldr	r3, [pc, #44]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f023 0303 	bic.w	r3, r3, #3
 800118c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800118e:	4a09      	ldr	r2, [pc, #36]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001190:	4b08      	ldr	r3, [pc, #32]	; (80011b4 <SetSysClockTo72+0xf8>)
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f043 0302 	orr.w	r3, r3, #2
 8001198:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800119a:	bf00      	nop
 800119c:	4b05      	ldr	r3, [pc, #20]	; (80011b4 <SetSysClockTo72+0xf8>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f003 030c 	and.w	r3, r3, #12
 80011a4:	2b08      	cmp	r3, #8
 80011a6:	d1f9      	bne.n	800119c <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 80011a8:	bf00      	nop
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bc80      	pop	{r7}
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	40021000 	.word	0x40021000
 80011b8:	40022000 	.word	0x40022000

080011bc <__libc_init_array>:
 80011bc:	b570      	push	{r4, r5, r6, lr}
 80011be:	2500      	movs	r5, #0
 80011c0:	4e0c      	ldr	r6, [pc, #48]	; (80011f4 <__libc_init_array+0x38>)
 80011c2:	4c0d      	ldr	r4, [pc, #52]	; (80011f8 <__libc_init_array+0x3c>)
 80011c4:	1ba4      	subs	r4, r4, r6
 80011c6:	10a4      	asrs	r4, r4, #2
 80011c8:	42a5      	cmp	r5, r4
 80011ca:	d109      	bne.n	80011e0 <__libc_init_array+0x24>
 80011cc:	f000 f822 	bl	8001214 <_init>
 80011d0:	2500      	movs	r5, #0
 80011d2:	4e0a      	ldr	r6, [pc, #40]	; (80011fc <__libc_init_array+0x40>)
 80011d4:	4c0a      	ldr	r4, [pc, #40]	; (8001200 <__libc_init_array+0x44>)
 80011d6:	1ba4      	subs	r4, r4, r6
 80011d8:	10a4      	asrs	r4, r4, #2
 80011da:	42a5      	cmp	r5, r4
 80011dc:	d105      	bne.n	80011ea <__libc_init_array+0x2e>
 80011de:	bd70      	pop	{r4, r5, r6, pc}
 80011e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80011e4:	4798      	blx	r3
 80011e6:	3501      	adds	r5, #1
 80011e8:	e7ee      	b.n	80011c8 <__libc_init_array+0xc>
 80011ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80011ee:	4798      	blx	r3
 80011f0:	3501      	adds	r5, #1
 80011f2:	e7f2      	b.n	80011da <__libc_init_array+0x1e>
 80011f4:	0800123c 	.word	0x0800123c
 80011f8:	0800123c 	.word	0x0800123c
 80011fc:	0800123c 	.word	0x0800123c
 8001200:	08001240 	.word	0x08001240

08001204 <memset>:
 8001204:	4603      	mov	r3, r0
 8001206:	4402      	add	r2, r0
 8001208:	4293      	cmp	r3, r2
 800120a:	d100      	bne.n	800120e <memset+0xa>
 800120c:	4770      	bx	lr
 800120e:	f803 1b01 	strb.w	r1, [r3], #1
 8001212:	e7f9      	b.n	8001208 <memset+0x4>

08001214 <_init>:
 8001214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001216:	bf00      	nop
 8001218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800121a:	bc08      	pop	{r3}
 800121c:	469e      	mov	lr, r3
 800121e:	4770      	bx	lr

08001220 <_fini>:
 8001220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001222:	bf00      	nop
 8001224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001226:	bc08      	pop	{r3}
 8001228:	469e      	mov	lr, r3
 800122a:	4770      	bx	lr
