// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function (
        ap_ready,
        p_read1,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
output  [31:0] ap_return;

wire   [0:0] agg_result_fu_32_p3;
wire   [31:0] agg_result_fu_32_p4;

myproject_axi_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U54(
    .din0(32'd41289),
    .din1(32'd4294965281),
    .din2(agg_result_fu_32_p3),
    .dout(agg_result_fu_32_p4)
);

assign agg_result_fu_32_p3 = (($signed(p_read1) > $signed(32'd4294878801)) ? 1'b1 : 1'b0);

assign ap_ready = 1'b1;

assign ap_return = agg_result_fu_32_p4;

endmodule //myproject_axi_decision_function
