# Please fill up this form.
# This is an example, you can only modify the result after the colon.

Pass RTL simulation (yes/no): yes
RTL-SIM clock period (ns): 10
RTL-SIM total simulation time (ns): 127200

Pass gate simulation (yes/no): yes
GATE-SIM clock period (ns): 10
GATE-SIM total simulation time (ns): 127200

Pass post-layout simulation (yes/no): yes
POST-SIM clock period (ns): 10
POST-SIM total simulation time (ns): 127200

APR area (um^2): 2266287

Number of DRC violations: 0
Status of LVS check (pass/fail): pass