ARM GAS  /tmp/ccUVmR3N.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"cmsis_os2.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.__NVIC_SetPriority,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	__NVIC_SetPriority:
  25              	.LFB117:
  26              		.file 1 "./Libraries/CMSIS/Core/Include/core_cm7.h"
   1:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * @file     core_cm7.h
   3:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * @version  V5.1.1
   5:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * @date     28. March 2019
   6:./Libraries/CMSIS/Core/Include/core_cm7.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*
   8:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *
  10:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *
  12:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *
  16:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *
  18:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/core_cm7.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
  24:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  25:./Libraries/CMSIS/Core/Include/core_cm7.h **** #if   defined ( __ICCARM__ )
  26:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined (__clang__)
  28:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
  30:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  31:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __CORE_CM7_H_GENERIC
ARM GAS  /tmp/ccUVmR3N.s 			page 2


  33:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  34:./Libraries/CMSIS/Core/Include/core_cm7.h **** #include <stdint.h>
  35:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  36:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifdef __cplusplus
  37:./Libraries/CMSIS/Core/Include/core_cm7.h ****  extern "C" {
  38:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
  39:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  40:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
  41:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:./Libraries/CMSIS/Core/Include/core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  44:./Libraries/CMSIS/Core/Include/core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:./Libraries/CMSIS/Core/Include/core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  47:./Libraries/CMSIS/Core/Include/core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:./Libraries/CMSIS/Core/Include/core_cm7.h ****      Unions are used for effective representation of core registers.
  49:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  50:./Libraries/CMSIS/Core/Include/core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:./Libraries/CMSIS/Core/Include/core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
  53:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  54:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  55:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*******************************************************************************
  56:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *                 CMSIS definitions
  57:./Libraries/CMSIS/Core/Include/core_cm7.h ****  ******************************************************************************/
  58:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
  59:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup Cortex_M7
  60:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
  61:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
  62:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  63:./Libraries/CMSIS/Core/Include/core_cm7.h **** #include "cmsis_version.h"
  64:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  65:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* CMSIS CM7 definitions */
  66:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:./Libraries/CMSIS/Core/Include/core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  71:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  73:./Libraries/CMSIS/Core/Include/core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:./Libraries/CMSIS/Core/Include/core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
  76:./Libraries/CMSIS/Core/Include/core_cm7.h **** #if defined ( __CC_ARM )
  77:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined __TARGET_FPU_VFP
  78:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
  80:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
  81:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
  83:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
  84:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
  85:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
  86:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
  87:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
  88:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined __ARM_FP
ARM GAS  /tmp/ccUVmR3N.s 			page 3


  90:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
  92:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
  93:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
  95:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
  96:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
  97:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
  98:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
  99:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 100:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined ( __GNUC__ )
 101:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
 104:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
 105:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
 107:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
 108:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
 109:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
 110:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 111:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 112:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
 113:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined __ARMVFP__
 114:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
 116:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
 117:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
 119:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
 120:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
 121:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
 122:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 123:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 124:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined ( __TI_ARM__ )
 125:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 126:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
 128:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
 129:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
 131:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
 132:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
 133:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
 134:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 135:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 136:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 137:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if defined __FPU_VFP__
 138:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
 140:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
 141:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
 143:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
 144:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
 145:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
 146:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
ARM GAS  /tmp/ccUVmR3N.s 			page 4


 147:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 148:./Libraries/CMSIS/Core/Include/core_cm7.h **** #elif defined ( __CSMC__ )
 149:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 150:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       1U
 152:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #else
 153:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:./Libraries/CMSIS/Core/Include/core_cm7.h ****       #define __FPU_USED       0U
 155:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #endif
 156:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #else
 157:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_USED         0U
 158:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 159:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 160:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
 161:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 162:./Libraries/CMSIS/Core/Include/core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 164:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 165:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifdef __cplusplus
 166:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
 167:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
 168:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 169:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 170:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 171:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifndef __CMSIS_GENERIC
 172:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 173:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 174:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 175:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 176:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifdef __cplusplus
 177:./Libraries/CMSIS/Core/Include/core_cm7.h ****  extern "C" {
 178:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
 179:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 180:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* check device defines and use defaults */
 181:./Libraries/CMSIS/Core/Include/core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 182:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __CM7_REV
 183:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __CM7_REV               0x0000U
 184:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 185:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 186:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 187:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __FPU_PRESENT
 188:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __FPU_PRESENT             0U
 189:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 191:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 192:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __MPU_PRESENT
 193:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __MPU_PRESENT             0U
 194:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 196:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 197:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __ICACHE_PRESENT
 198:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __ICACHE_PRESENT          0U
 199:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 200:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 201:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 202:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __DCACHE_PRESENT
 203:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __DCACHE_PRESENT          0U
ARM GAS  /tmp/ccUVmR3N.s 			page 5


 204:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 205:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 206:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 207:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __DTCM_PRESENT
 208:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __DTCM_PRESENT            0U
 209:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 210:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 211:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 212:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 213:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 214:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 215:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 216:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 217:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 218:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 219:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 220:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
 221:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
 222:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 223:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 224:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 225:./Libraries/CMSIS/Core/Include/core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 226:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 227:./Libraries/CMSIS/Core/Include/core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 228:./Libraries/CMSIS/Core/Include/core_cm7.h ****     \li to specify the access to peripheral variables.
 229:./Libraries/CMSIS/Core/Include/core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 230:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
 231:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifdef __cplusplus
 232:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 233:./Libraries/CMSIS/Core/Include/core_cm7.h **** #else
 234:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 235:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
 236:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 237:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 238:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 239:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* following defines should be used for structure members */
 240:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 241:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 242:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 243:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 244:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group Cortex_M7 */
 245:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 246:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 247:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 248:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*******************************************************************************
 249:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *                 Register Abstraction
 250:./Libraries/CMSIS/Core/Include/core_cm7.h ****   Core Register contain:
 251:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core Register
 252:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core NVIC Register
 253:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core SCB Register
 254:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core SysTick Register
 255:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core Debug Register
 256:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core MPU Register
 257:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core FPU Register
 258:./Libraries/CMSIS/Core/Include/core_cm7.h ****  ******************************************************************************/
 259:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 260:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
ARM GAS  /tmp/ccUVmR3N.s 			page 6


 261:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 262:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
 263:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 264:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 265:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 266:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 267:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief      Core Register type definitions.
 268:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
 269:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 270:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 271:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 272:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 273:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 274:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef union
 275:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 276:./Libraries/CMSIS/Core/Include/core_cm7.h ****   struct
 277:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
 278:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 279:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 280:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 281:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 282:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 283:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 284:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 285:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 286:./Libraries/CMSIS/Core/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 287:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 288:./Libraries/CMSIS/Core/Include/core_cm7.h **** } APSR_Type;
 289:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 290:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* APSR Register Definitions */
 291:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 292:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 293:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 294:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 295:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 296:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 297:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 298:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 299:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 300:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 301:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 302:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 303:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 304:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 305:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 306:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 307:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 308:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 309:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 310:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 311:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 312:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 313:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef union
 314:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 315:./Libraries/CMSIS/Core/Include/core_cm7.h ****   struct
 316:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
 317:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
ARM GAS  /tmp/ccUVmR3N.s 			page 7


 318:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 319:./Libraries/CMSIS/Core/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 320:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:./Libraries/CMSIS/Core/Include/core_cm7.h **** } IPSR_Type;
 322:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 323:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* IPSR Register Definitions */
 324:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 325:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 326:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 327:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 328:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 329:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 330:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 331:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef union
 332:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 333:./Libraries/CMSIS/Core/Include/core_cm7.h ****   struct
 334:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
 335:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 336:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 337:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 338:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 339:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 340:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 341:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 342:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 343:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 344:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 345:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 346:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 347:./Libraries/CMSIS/Core/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 348:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:./Libraries/CMSIS/Core/Include/core_cm7.h **** } xPSR_Type;
 350:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 351:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* xPSR Register Definitions */
 352:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 353:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 354:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 355:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 356:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 357:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 358:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 359:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 360:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 361:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 362:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 363:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 364:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 365:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 366:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 367:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 368:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 369:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 370:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 371:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 372:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 373:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 374:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
ARM GAS  /tmp/ccUVmR3N.s 			page 8


 375:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 376:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 377:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 378:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 379:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 380:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 381:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 382:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 383:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 384:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 385:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 386:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef union
 387:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 388:./Libraries/CMSIS/Core/Include/core_cm7.h ****   struct
 389:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
 390:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 391:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 392:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 393:./Libraries/CMSIS/Core/Include/core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 394:./Libraries/CMSIS/Core/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 395:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 396:./Libraries/CMSIS/Core/Include/core_cm7.h **** } CONTROL_Type;
 397:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 398:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* CONTROL Register Definitions */
 399:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 400:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 401:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 402:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 403:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 404:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 405:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 406:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 407:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 408:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_CORE */
 409:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 410:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 411:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 412:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 413:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 414:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 415:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
 416:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 417:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 418:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 419:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 420:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 421:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
 422:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 423:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 424:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[24U];
 425:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 426:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED1[24U];
 427:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 428:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED2[24U];
 429:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 430:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED3[24U];
 431:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
ARM GAS  /tmp/ccUVmR3N.s 			page 9


 432:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED4[56U];
 433:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 434:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED5[644U];
 435:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 436:./Libraries/CMSIS/Core/Include/core_cm7.h **** }  NVIC_Type;
 437:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 438:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 439:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 440:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 441:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 442:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_NVIC */
 443:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 444:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 445:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 446:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 447:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 448:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 449:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
 450:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 451:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 452:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 453:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 454:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 455:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
 456:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 457:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 458:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 459:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 460:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 461:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 462:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 463:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 464:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 465:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 466:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 467:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 468:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 469:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 470:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 471:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 472:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 473:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 474:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 475:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 476:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 477:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 478:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 479:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 480:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 481:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 482:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED3[93U];
 483:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 484:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED4[15U];
 485:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 486:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 487:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 488:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED5[1U];
ARM GAS  /tmp/ccUVmR3N.s 			page 10


 489:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 490:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED6[1U];
 491:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 492:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 493:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 494:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 495:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 496:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 497:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 498:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 499:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED7[6U];
 500:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 501:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 502:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 503:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 504:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 505:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED8[1U];
 506:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 507:./Libraries/CMSIS/Core/Include/core_cm7.h **** } SCB_Type;
 508:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 509:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB CPUID Register Definitions */
 510:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 511:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 512:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 513:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 514:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 515:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 516:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 517:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 518:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 519:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 520:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 521:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 522:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 523:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 524:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 525:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 526:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 527:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 528:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 529:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 530:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 531:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 532:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 533:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 534:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 535:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 536:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 537:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 538:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 539:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 540:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 541:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 542:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 543:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 544:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 545:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
ARM GAS  /tmp/ccUVmR3N.s 			page 11


 546:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 547:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 548:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 549:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 550:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 551:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 552:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 553:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 554:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 555:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 556:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 557:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 558:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 559:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 560:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 561:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 562:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 563:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 564:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 565:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 566:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 567:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 568:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 569:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 570:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 571:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 572:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 573:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 574:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 575:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 576:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 577:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 578:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 579:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 580:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 581:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 582:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB System Control Register Definitions */
 583:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 584:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 585:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 586:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 587:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 588:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 589:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 590:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 591:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 592:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Configuration Control Register Definitions */
 593:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 594:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 595:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 596:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 597:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 598:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 599:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 600:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 601:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 602:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
ARM GAS  /tmp/ccUVmR3N.s 			page 12


 603:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 604:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 605:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 606:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 607:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 608:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 609:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 610:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 611:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 612:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 613:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 614:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 615:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 616:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 617:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 618:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 619:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 620:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 621:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 622:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 623:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 624:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 625:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 626:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 627:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 628:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 629:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 630:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 631:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 632:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 633:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 634:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 635:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 636:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 637:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 638:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 639:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 640:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 641:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 642:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 643:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 644:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 645:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 646:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 647:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 648:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 649:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 650:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 651:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 652:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 653:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 654:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 655:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 656:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 657:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 658:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 659:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 13


 660:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 661:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 662:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 663:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 664:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 665:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 666:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 667:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 668:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 669:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 670:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 671:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 672:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 673:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 674:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 675:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 676:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 677:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 678:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 679:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 680:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 681:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 682:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 683:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 684:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 685:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 686:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 687:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 688:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 689:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 690:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 691:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 692:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 693:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 694:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 695:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 696:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 697:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 698:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 699:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 700:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 701:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 702:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 703:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 704:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 705:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 706:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 707:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 708:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 709:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 710:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 711:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 712:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 713:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 714:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 715:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 716:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
ARM GAS  /tmp/ccUVmR3N.s 			page 14


 717:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 718:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 719:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 720:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 721:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 722:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 723:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 724:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 725:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 726:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 727:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 728:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 729:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 730:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 731:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 732:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 733:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 734:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 735:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 736:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 737:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 738:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 739:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 740:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 741:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 742:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 743:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 744:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 745:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 746:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 747:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 748:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 749:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 750:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 751:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 752:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 753:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 754:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 755:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 756:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 757:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 758:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 759:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 760:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 761:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 762:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 763:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 764:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 765:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 766:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Cache Type Register Definitions */
 767:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 768:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 769:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 770:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 771:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 772:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 773:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
ARM GAS  /tmp/ccUVmR3N.s 			page 15


 774:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 775:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 776:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 777:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 778:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 779:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 780:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 781:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 782:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 783:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 784:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 785:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 786:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 787:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 788:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 789:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 790:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 791:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 792:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 793:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 794:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 795:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 796:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 797:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 798:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 799:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 800:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 801:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 802:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 803:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 804:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 805:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 806:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 807:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 808:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 809:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 810:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 811:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 812:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 813:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 814:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 815:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 816:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 817:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 818:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 819:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 820:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 821:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 822:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 823:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 824:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 825:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 826:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 827:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 828:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 829:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 830:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
ARM GAS  /tmp/ccUVmR3N.s 			page 16


 831:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 832:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 833:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 834:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 835:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 836:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 837:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 838:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 839:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 840:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 841:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 842:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 843:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 844:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 845:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 846:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 847:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 848:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 849:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 850:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 851:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 852:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 853:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 854:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 855:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 856:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 857:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 858:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 859:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 860:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 861:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 862:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* AHBP Control Register Definitions */
 863:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 864:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 865:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 866:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 867:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 868:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 869:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* L1 Cache Control Register Definitions */
 870:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 871:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 872:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 873:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB 
 874:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB 
 875:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 876:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 877:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 878:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 879:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* AHBS Control Register Definitions */
 880:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 881:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB 
 882:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 883:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 884:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB 
 885:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 886:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
 887:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB 
ARM GAS  /tmp/ccUVmR3N.s 			page 17


 888:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 889:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
 890:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 891:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 892:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 893:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 894:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 895:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 896:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 897:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 898:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 899:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 900:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 901:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 902:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
 903:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 904:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 905:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
 906:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 907:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 908:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_SCB */
 909:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 910:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 911:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 912:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 913:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 914:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 915:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
 916:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 917:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 918:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 919:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 920:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 921:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
 922:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 923:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 924:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 925:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 926:./Libraries/CMSIS/Core/Include/core_cm7.h **** } SCnSCB_Type;
 927:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 928:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 929:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 930:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 931:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 932:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Auxiliary Control Register Definitions */
 933:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Pos         26U                                         /*!< ACTLR: 
 934:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Msk         (1UL << SCnSCB_ACTLR_DISDYNADD_Pos)         /*!< ACTLR: 
 935:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 936:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Pos         21U                                         /*!< ACTLR: 
 937:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Msk         (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos)      /*!< ACTLR: 
 938:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 939:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Pos             16U                                         /*!< ACTLR: 
 940:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Msk             (0x1FUL << SCnSCB_ACTLR_DISDI_Pos)          /*!< ACTLR: 
 941:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 942:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos     15U                                         /*!< ACTLR: 
 943:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk     (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos)     /*!< ACTLR: 
 944:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 18


 945:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Pos      14U                                         /*!< ACTLR: 
 946:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Msk      (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos)      /*!< ACTLR: 
 947:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 948:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Pos       13U                                         /*!< ACTLR: 
 949:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Msk       (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos)       /*!< ACTLR: 
 950:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 951:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 952:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 953:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 954:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
 955:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 956:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 957:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 958:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 959:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 960:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 961:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 962:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 963:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 964:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 965:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 966:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 967:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 968:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 969:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 970:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 971:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 972:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 973:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
 974:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 975:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 976:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
 977:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 978:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
 979:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
 980:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
 981:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 982:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 983:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 984:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 985:./Libraries/CMSIS/Core/Include/core_cm7.h **** } SysTick_Type;
 986:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 987:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SysTick Control / Status Register Definitions */
 988:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 989:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 990:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 991:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 992:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 993:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 994:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 995:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 996:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
 997:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 998:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 999:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1000:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SysTick Reload Register Definitions */
1001:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
ARM GAS  /tmp/ccUVmR3N.s 			page 19


1002:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1003:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1004:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SysTick Current Register Definitions */
1005:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1006:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1007:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1008:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* SysTick Calibration Register Definitions */
1009:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1010:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1011:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1012:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1013:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1014:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1015:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1016:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1017:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1018:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_SysTick */
1019:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1020:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1021:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1022:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1023:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1024:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1025:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1026:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1027:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1028:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1029:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1030:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1031:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
1032:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1033:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  union
1034:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1035:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1036:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1037:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1038:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1039:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[864U];
1040:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1041:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED1[15U];
1042:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1043:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED2[15U];
1044:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1045:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED3[32U];
1046:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED4[43U];
1047:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1048:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1049:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED5[6U];
1050:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1051:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1052:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1053:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1054:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1055:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1056:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1057:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1058:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
ARM GAS  /tmp/ccUVmR3N.s 			page 20


1059:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1060:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1061:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1062:./Libraries/CMSIS/Core/Include/core_cm7.h **** } ITM_Type;
1063:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1064:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1065:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1066:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1067:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1068:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* ITM Trace Control Register Definitions */
1069:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1070:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1071:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1072:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1073:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1074:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1075:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1076:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1077:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1078:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1079:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1080:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1081:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1082:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1083:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1084:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1085:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1086:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1087:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1088:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1089:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1090:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1091:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1092:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1093:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1094:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1095:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1096:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* ITM Lock Status Register Definitions */
1097:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1098:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1099:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1100:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1101:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1102:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1103:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1104:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1105:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1106:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1107:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1108:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1109:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1110:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1111:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1112:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1113:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1114:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1115:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 21


1116:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1117:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1118:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1119:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
1120:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1121:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1122:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1123:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1124:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1125:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1126:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1127:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1128:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1129:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1130:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1131:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1132:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1133:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1134:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1135:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1136:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED1[1U];
1137:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1138:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1139:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1140:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED2[1U];
1141:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1142:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1143:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1144:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED3[981U];
1145:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1146:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1147:./Libraries/CMSIS/Core/Include/core_cm7.h **** } DWT_Type;
1148:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1149:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT Control Register Definitions */
1150:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1151:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1152:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1153:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1154:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1155:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1156:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1157:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1158:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1159:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1160:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1161:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1162:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1163:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1164:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1165:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1166:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1167:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1168:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1169:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1170:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1171:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1172:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
ARM GAS  /tmp/ccUVmR3N.s 			page 22


1173:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1174:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1175:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1176:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1177:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1178:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1179:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1180:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1181:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1182:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1183:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1184:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1185:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1186:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1187:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1188:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1189:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1190:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1191:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1192:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1193:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1194:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1195:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1196:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1197:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1198:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1199:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1200:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1201:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1202:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1203:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1204:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT CPI Count Register Definitions */
1205:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1206:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1207:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1208:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1209:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1210:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1211:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1212:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT Sleep Count Register Definitions */
1213:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1214:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1215:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1216:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT LSU Count Register Definitions */
1217:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1218:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1219:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1220:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1221:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1222:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1223:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1224:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1225:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1226:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1227:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1228:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* DWT Comparator Function Register Definitions */
1229:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
ARM GAS  /tmp/ccUVmR3N.s 			page 23


1230:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1231:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1232:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1233:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1234:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1235:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1236:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1237:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1238:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1239:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1240:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1241:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1242:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1243:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1244:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1245:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1246:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1247:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1248:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1249:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1250:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1251:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1252:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1253:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1254:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1255:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1256:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1257:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1258:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1259:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1260:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1261:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1262:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1263:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1264:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1265:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1266:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1267:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1268:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1269:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
1270:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1271:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1272:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1273:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[2U];
1274:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1275:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED1[55U];
1276:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1277:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED2[131U];
1278:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1279:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1280:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1281:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED3[759U];
1282:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1283:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1284:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1285:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED4[1U];
1286:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
ARM GAS  /tmp/ccUVmR3N.s 			page 24


1287:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1288:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1289:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED5[39U];
1290:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1291:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1292:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED7[8U];
1293:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1294:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1295:./Libraries/CMSIS/Core/Include/core_cm7.h **** } TPI_Type;
1296:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1297:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1298:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1299:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1300:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1301:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1302:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1303:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1304:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1305:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1306:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1307:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1308:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1309:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1310:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1311:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1312:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1313:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1314:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1315:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1316:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1317:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1318:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1319:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1320:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1321:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1322:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1323:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1324:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1325:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI TRIGGER Register Definitions */
1326:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1327:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1328:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1329:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1330:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1331:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1332:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1333:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1334:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1335:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1336:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1337:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1338:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1339:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1340:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1341:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1342:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1343:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
ARM GAS  /tmp/ccUVmR3N.s 			page 25


1344:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1345:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1346:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1347:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1348:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1349:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1350:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1351:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1352:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1353:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1354:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1355:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1356:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1357:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1358:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1359:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1360:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1361:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1362:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1363:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1364:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1365:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1366:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1367:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1368:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1369:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1370:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1371:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1372:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1373:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1374:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1375:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1376:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1377:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1378:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1379:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1380:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1381:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1382:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1383:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1384:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1385:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1386:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1387:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1388:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1389:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1390:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1391:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI DEVID Register Definitions */
1392:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1393:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1394:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1395:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1396:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1397:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1398:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1399:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1400:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 26


1401:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1402:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1403:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1404:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1405:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1406:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1407:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1408:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1409:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1410:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1411:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1412:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1413:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1414:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1415:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1416:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1417:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1418:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1419:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1420:./Libraries/CMSIS/Core/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1421:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1422:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1423:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1424:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1425:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1426:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1427:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1428:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1429:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1430:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1431:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
1432:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1433:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1434:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1435:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1436:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1437:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1438:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1439:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1440:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1441:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1442:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1443:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1444:./Libraries/CMSIS/Core/Include/core_cm7.h **** } MPU_Type;
1445:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1446:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1447:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1448:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* MPU Type Register Definitions */
1449:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1450:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1451:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1452:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1453:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1454:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1455:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1456:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1457:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 27


1458:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* MPU Control Register Definitions */
1459:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1460:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1461:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1462:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1463:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1464:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1465:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1466:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1467:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1468:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* MPU Region Number Register Definitions */
1469:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1470:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1471:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1472:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* MPU Region Base Address Register Definitions */
1473:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1474:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1475:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1476:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1477:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1478:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1479:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1480:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1481:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1482:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1483:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1484:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1485:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1486:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1487:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1488:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1489:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1490:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1491:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1492:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1493:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1494:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1495:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1496:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1497:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1498:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1499:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1500:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1501:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1502:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1503:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1504:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1505:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1506:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1507:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1508:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1509:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1510:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1511:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1512:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1513:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_MPU */
1514:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
ARM GAS  /tmp/ccUVmR3N.s 			page 28


1515:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1516:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1517:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1518:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1519:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1520:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1521:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1522:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1523:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1524:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1525:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1526:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1527:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
1528:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1529:./Libraries/CMSIS/Core/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1530:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1531:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1532:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1533:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1534:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1535:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1536:./Libraries/CMSIS/Core/Include/core_cm7.h **** } FPU_Type;
1537:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1538:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1539:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1540:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1541:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1542:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1543:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1544:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1545:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1546:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1547:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1548:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1549:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1550:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1551:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1552:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1553:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1554:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1555:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1556:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1557:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1558:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1559:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1560:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1561:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1562:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1563:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1564:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1565:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1566:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1567:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1568:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1569:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1570:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1571:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
ARM GAS  /tmp/ccUVmR3N.s 			page 29


1572:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1573:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1574:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1575:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1576:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1577:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1578:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1579:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1580:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1581:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1582:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1583:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1584:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1585:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1586:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1587:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1588:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1589:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1590:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1591:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1592:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1593:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1594:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1595:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1596:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1597:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1598:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1599:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1600:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1601:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1602:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1603:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1604:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1605:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1606:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1607:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1608:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1609:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1610:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1611:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1612:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1613:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1614:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1615:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1616:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1617:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1618:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1619:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1620:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1621:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1622:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1623:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1624:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1625:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1626:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_FPU */
1627:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1628:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 30


1629:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1630:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1631:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1632:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1633:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1634:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1635:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1636:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1637:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1638:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1639:./Libraries/CMSIS/Core/Include/core_cm7.h **** typedef struct
1640:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1641:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1642:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1643:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1644:./Libraries/CMSIS/Core/Include/core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1645:./Libraries/CMSIS/Core/Include/core_cm7.h **** } CoreDebug_Type;
1646:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1647:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1648:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1649:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1650:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1651:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1652:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1653:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1654:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1655:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1656:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1657:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1658:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1659:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1660:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1661:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1662:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1663:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1664:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1665:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1666:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1667:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1668:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1669:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1670:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1671:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1672:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1673:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1674:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1675:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1676:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1677:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1678:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1679:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1680:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1681:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1682:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1683:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1684:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1685:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
ARM GAS  /tmp/ccUVmR3N.s 			page 31


1686:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1687:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1688:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1689:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1690:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1691:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1692:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1693:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1694:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1695:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1696:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1697:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1698:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1699:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1700:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1701:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1702:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1703:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1704:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1705:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1706:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1707:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1708:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1709:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1710:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1711:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1712:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1713:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1714:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1715:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1716:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1717:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1718:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1719:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1720:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1721:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1722:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1723:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1724:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1725:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1726:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1727:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1728:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1729:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1730:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1731:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1732:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1733:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1734:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1735:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1736:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1737:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1738:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1739:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1740:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1741:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1742:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
ARM GAS  /tmp/ccUVmR3N.s 			page 32


1743:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1744:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1745:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return           Masked and shifted value.
1746:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
1747:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1748:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1749:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1750:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1751:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1752:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1753:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return           Masked and shifted bit field value.
1754:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
1755:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1756:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1757:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1758:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1759:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1760:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1761:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1762:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1763:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1764:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1765:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1766:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1767:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* Memory mapping of Core Hardware */
1768:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1769:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1770:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1771:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1772:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1773:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1774:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1775:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1776:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1777:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1778:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1779:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1780:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1781:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1782:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1783:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1784:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1785:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1786:./Libraries/CMSIS/Core/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1787:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1788:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1789:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif
1790:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1791:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1792:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1793:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1794:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*@} */
1795:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1796:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1797:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1798:./Libraries/CMSIS/Core/Include/core_cm7.h **** /*******************************************************************************
1799:./Libraries/CMSIS/Core/Include/core_cm7.h ****  *                Hardware Abstraction Layer
ARM GAS  /tmp/ccUVmR3N.s 			page 33


1800:./Libraries/CMSIS/Core/Include/core_cm7.h ****   Core Function Interface contains:
1801:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core NVIC Functions
1802:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core SysTick Functions
1803:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core Debug Functions
1804:./Libraries/CMSIS/Core/Include/core_cm7.h ****   - Core Register Access Functions
1805:./Libraries/CMSIS/Core/Include/core_cm7.h ****  ******************************************************************************/
1806:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1807:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1808:./Libraries/CMSIS/Core/Include/core_cm7.h **** */
1809:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1810:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1811:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1812:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1813:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1814:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1815:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1816:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1817:./Libraries/CMSIS/Core/Include/core_cm7.h ****   @{
1818:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1819:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1820:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1821:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1822:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1823:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
1824:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1825:./Libraries/CMSIS/Core/Include/core_cm7.h **** #else
1826:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1827:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1828:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1829:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1830:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1831:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1832:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1833:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1834:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1835:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1836:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1837:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1838:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1839:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1840:./Libraries/CMSIS/Core/Include/core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1841:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1842:./Libraries/CMSIS/Core/Include/core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1843:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #endif
1844:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1845:./Libraries/CMSIS/Core/Include/core_cm7.h **** #else
1846:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1847:./Libraries/CMSIS/Core/Include/core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1848:./Libraries/CMSIS/Core/Include/core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1849:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1850:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1851:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1852:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1853:./Libraries/CMSIS/Core/Include/core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1854:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1855:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1856:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
ARM GAS  /tmp/ccUVmR3N.s 			page 34


1857:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1858:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1859:./Libraries/CMSIS/Core/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1860:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1861:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1862:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1863:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Set Priority Grouping
1864:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
1865:./Libraries/CMSIS/Core/Include/core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1866:./Libraries/CMSIS/Core/Include/core_cm7.h ****            Only values from 0..7 are used.
1867:./Libraries/CMSIS/Core/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1868:./Libraries/CMSIS/Core/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1869:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1870:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1871:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1872:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1873:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t reg_value;
1874:./Libraries/CMSIS/Core/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1875:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1876:./Libraries/CMSIS/Core/Include/core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1877:./Libraries/CMSIS/Core/Include/core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1878:./Libraries/CMSIS/Core/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
1879:./Libraries/CMSIS/Core/Include/core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1880:./Libraries/CMSIS/Core/Include/core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1881:./Libraries/CMSIS/Core/Include/core_cm7.h ****   SCB->AIRCR =  reg_value;
1882:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1883:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1884:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1885:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1886:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Get Priority Grouping
1887:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1888:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1889:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1890:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1891:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1892:./Libraries/CMSIS/Core/Include/core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1893:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1894:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1895:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1896:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1897:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Enable Interrupt
1898:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1899:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1900:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
1901:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1902:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1903:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1904:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1905:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1906:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __COMPILER_BARRIER();
1907:./Libraries/CMSIS/Core/Include/core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1908:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __COMPILER_BARRIER();
1909:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1910:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1911:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1912:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1913:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
ARM GAS  /tmp/ccUVmR3N.s 			page 35


1914:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Get Interrupt Enable status
1915:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1916:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1917:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             0  Interrupt is not enabled.
1918:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             1  Interrupt is enabled.
1919:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
1920:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1921:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1922:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1923:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1924:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1925:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1926:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1927:./Libraries/CMSIS/Core/Include/core_cm7.h ****   else
1928:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1929:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return(0U);
1930:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1931:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1932:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1933:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1934:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1935:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Disable Interrupt
1936:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1937:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1938:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
1939:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1940:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1941:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1942:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1943:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1944:./Libraries/CMSIS/Core/Include/core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1945:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __DSB();
1946:./Libraries/CMSIS/Core/Include/core_cm7.h ****     __ISB();
1947:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1948:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1949:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1950:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1951:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1952:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Get Pending Interrupt
1953:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1954:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1955:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             0  Interrupt status is not pending.
1956:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             1  Interrupt status is pending.
1957:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
1958:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1959:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1960:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1961:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1962:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1963:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1964:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1965:./Libraries/CMSIS/Core/Include/core_cm7.h ****   else
1966:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1967:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return(0U);
1968:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1969:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1970:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 36


1971:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1972:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1973:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Set Pending Interrupt
1974:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1975:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1976:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
1977:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1978:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1979:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1980:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1981:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1982:./Libraries/CMSIS/Core/Include/core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1983:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1984:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
1985:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1986:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
1987:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
1988:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Clear Pending Interrupt
1989:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1990:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1991:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
1992:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
1993:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1994:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
1995:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1996:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
1997:./Libraries/CMSIS/Core/Include/core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1998:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
1999:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2000:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2001:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2002:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2003:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Get Active Interrupt
2004:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
2005:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2006:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             0  Interrupt status is not active.
2007:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \return             1  Interrupt status is active.
2008:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    IRQn must not be negative.
2009:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2010:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2011:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
2012:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2013:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2014:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2015:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2016:./Libraries/CMSIS/Core/Include/core_cm7.h ****   else
2017:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2018:./Libraries/CMSIS/Core/Include/core_cm7.h ****     return(0U);
2019:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2020:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
2021:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2022:./Libraries/CMSIS/Core/Include/core_cm7.h **** 
2023:./Libraries/CMSIS/Core/Include/core_cm7.h **** /**
2024:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \brief   Set Interrupt Priority
2025:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2026:./Libraries/CMSIS/Core/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2027:./Libraries/CMSIS/Core/Include/core_cm7.h ****            or negative to specify a processor exception.
ARM GAS  /tmp/ccUVmR3N.s 			page 37


2028:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2029:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \param [in]  priority  Priority to set.
2030:./Libraries/CMSIS/Core/Include/core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2031:./Libraries/CMSIS/Core/Include/core_cm7.h ****  */
2032:./Libraries/CMSIS/Core/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2033:./Libraries/CMSIS/Core/Include/core_cm7.h **** {
  27              		.loc 1 2033 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 0346     		mov	r3, r0
  43 0008 3960     		str	r1, [r7]
  44 000a FB80     		strh	r3, [r7, #6]	@ movhi
2034:./Libraries/CMSIS/Core/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
  45              		.loc 1 2034 6
  46 000c B7F90630 		ldrsh	r3, [r7, #6]
  47 0010 002B     		cmp	r3, #0
  48 0012 0ADB     		blt	.L2
2035:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2036:./Libraries/CMSIS/Core/Include/core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
  49              		.loc 1 2036 49
  50 0014 3B68     		ldr	r3, [r7]
  51 0016 DAB2     		uxtb	r2, r3
  52              		.loc 1 2036 9
  53 0018 0C49     		ldr	r1, .L5
  54              		.loc 1 2036 15
  55 001a B7F90630 		ldrsh	r3, [r7, #6]
  56              		.loc 1 2036 49
  57 001e 1201     		lsls	r2, r2, #4
  58 0020 D2B2     		uxtb	r2, r2
  59              		.loc 1 2036 47
  60 0022 0B44     		add	r3, r3, r1
  61 0024 83F80023 		strb	r2, [r3, #768]
2037:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2038:./Libraries/CMSIS/Core/Include/core_cm7.h ****   else
2039:./Libraries/CMSIS/Core/Include/core_cm7.h ****   {
2040:./Libraries/CMSIS/Core/Include/core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2041:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
2042:./Libraries/CMSIS/Core/Include/core_cm7.h **** }
  62              		.loc 1 2042 1
  63 0028 0AE0     		b	.L4
  64              	.L2:
2040:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
  65              		.loc 1 2040 49
  66 002a 3B68     		ldr	r3, [r7]
  67 002c DAB2     		uxtb	r2, r3
ARM GAS  /tmp/ccUVmR3N.s 			page 38


2040:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
  68              		.loc 1 2040 8
  69 002e 0849     		ldr	r1, .L5+4
2040:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
  70              		.loc 1 2040 33
  71 0030 FB88     		ldrh	r3, [r7, #6]
  72 0032 03F00F03 		and	r3, r3, #15
2040:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
  73              		.loc 1 2040 41
  74 0036 043B     		subs	r3, r3, #4
2040:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
  75              		.loc 1 2040 49
  76 0038 1201     		lsls	r2, r2, #4
  77 003a D2B2     		uxtb	r2, r2
2040:./Libraries/CMSIS/Core/Include/core_cm7.h ****   }
  78              		.loc 1 2040 47
  79 003c 0B44     		add	r3, r3, r1
  80 003e 1A76     		strb	r2, [r3, #24]
  81              	.L4:
  82              		.loc 1 2042 1
  83 0040 00BF     		nop
  84 0042 0C37     		adds	r7, r7, #12
  85              	.LCFI3:
  86              		.cfi_def_cfa_offset 4
  87 0044 BD46     		mov	sp, r7
  88              	.LCFI4:
  89              		.cfi_def_cfa_register 13
  90              		@ sp needed
  91 0046 5DF8047B 		ldr	r7, [sp], #4
  92              	.LCFI5:
  93              		.cfi_restore 7
  94              		.cfi_def_cfa_offset 0
  95 004a 7047     		bx	lr
  96              	.L6:
  97              		.align	2
  98              	.L5:
  99 004c 00E100E0 		.word	-536813312
 100 0050 00ED00E0 		.word	-536810240
 101              		.cfi_endproc
 102              	.LFE117:
 104              		.section	.bss.KernelState,"aw",%nobits
 105              		.align	2
 108              	KernelState:
 109 0000 00000000 		.space	4
 110              		.section	.text.SysTick_Handler,"ax",%progbits
 111              		.align	1
 112              		.global	SysTick_Handler
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 116              		.fpu fpv5-d16
 118              	SysTick_Handler:
 119              	.LFB335:
 120              		.file 2 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c"
   1:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* --------------------------------------------------------------------------
   2:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  * Copyright (c) 2013-2020 Arm Limited. All rights reserved.
   3:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  *
ARM GAS  /tmp/ccUVmR3N.s 			page 39


   4:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  * SPDX-License-Identifier: Apache-2.0
   5:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  *
   6:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  * not use this file except in compliance with the License.
   8:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  * You may obtain a copy of the License at
   9:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  *
  10:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  *
  12:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  * Unless required by applicable law or agreed to in writing, software
  13:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  * See the License for the specific language governing permissions and
  16:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  * limitations under the License.
  17:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  *
  18:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  *      Name:    cmsis_os2.c
  19:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  *      Purpose: CMSIS RTOS2 wrapper for FreeRTOS
  20:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  *
  21:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  *---------------------------------------------------------------------------*/
  22:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  23:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #include <string.h>
  24:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  25:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #include "cmsis_os2.h"                  // ::CMSIS:RTOS2
  26:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #include "cmsis_compiler.h"             // Compiler agnostic definitions
  27:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  28:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #include "FreeRTOS.h"                   // ARM.FreeRTOS::RTOS:Core
  29:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #include "task.h"                       // ARM.FreeRTOS::RTOS:Core
  30:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #include "event_groups.h"               // ARM.FreeRTOS::RTOS:Event Groups
  31:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #include "semphr.h"                     // ARM.FreeRTOS::RTOS:Core
  32:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  33:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #include "freertos_mpool.h"             // osMemoryPool definitions
  34:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #include "freertos_os2.h"               // Configuration check and setup
  35:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  36:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*---------------------------------------------------------------------------*/
  37:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef __ARM_ARCH_6M__
  38:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #define __ARM_ARCH_6M__         0
  39:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
  40:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef __ARM_ARCH_7M__
  41:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #define __ARM_ARCH_7M__         0
  42:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
  43:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef __ARM_ARCH_7EM__
  44:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #define __ARM_ARCH_7EM__        0
  45:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
  46:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef __ARM_ARCH_8M_MAIN__
  47:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #define __ARM_ARCH_8M_MAIN__    0
  48:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
  49:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef __ARM_ARCH_7A__
  50:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #define __ARM_ARCH_7A__         0
  51:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
  52:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  53:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if   ((__ARM_ARCH_7M__      == 1U) || \
  54:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****        (__ARM_ARCH_7EM__     == 1U) || \
  55:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****        (__ARM_ARCH_8M_MAIN__ == 1U))
  56:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define IS_IRQ_MASKED()           ((__get_PRIMASK() != 0U) || (__get_BASEPRI() != 0U))
  57:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #elif  (__ARM_ARCH_6M__      == 1U)
  58:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define IS_IRQ_MASKED()           (__get_PRIMASK() != 0U)
  59:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #elif (__ARM_ARCH_7A__       == 1U)
  60:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* CPSR mask bits */
ARM GAS  /tmp/ccUVmR3N.s 			page 40


  61:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define CPSR_MASKBIT_I            0x80U
  62:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  63:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define IS_IRQ_MASKED()           ((__get_CPSR() & CPSR_MASKBIT_I) != 0U)
  64:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #else
  65:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define IS_IRQ_MASKED()           (__get_PRIMASK() != 0U)
  66:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
  67:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  68:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if    (__ARM_ARCH_7A__      == 1U)
  69:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* CPSR mode bitmasks */
  70:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define CPSR_MODE_USER            0x10U
  71:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define CPSR_MODE_SYSTEM          0x1FU
  72:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  73:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define IS_IRQ_MODE()             ((__get_mode() != CPSR_MODE_USER) && (__get_mode() != CPSR_MODE_S
  74:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #else
  75:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define IS_IRQ_MODE()             (__get_IPSR() != 0U)
  76:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
  77:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  78:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define IS_IRQ()                  IS_IRQ_MODE()
  79:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  80:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define SVCall_IRQ_NBR            (IRQn_Type) -5	/* SVCall_IRQ_NBR added as SV_Call handler name is
  81:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  82:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* Limits */
  83:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define MAX_BITS_TASK_NOTIFY      31U
  84:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define MAX_BITS_EVENT_GROUPS     24U
  85:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  86:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define THREAD_FLAGS_INVALID_BITS (~((1UL << MAX_BITS_TASK_NOTIFY)  - 1U))
  87:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define EVENT_FLAGS_INVALID_BITS  (~((1UL << MAX_BITS_EVENT_GROUPS) - 1U))
  88:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  89:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* Kernel version and identification string definition (major.minor.rev: mmnnnrrrr dec) */
  90:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define KERNEL_VERSION            (((uint32_t)tskKERNEL_VERSION_MAJOR * 10000000UL) | \
  91:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****                                    ((uint32_t)tskKERNEL_VERSION_MINOR *    10000UL) | \
  92:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****                                    ((uint32_t)tskKERNEL_VERSION_BUILD *        1UL))
  93:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  94:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define KERNEL_ID                 ("FreeRTOS " tskKERNEL_VERSION_NUMBER)
  95:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
  96:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* Timer callback information structure definition */
  97:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** typedef struct {
  98:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osTimerFunc_t func;
  99:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   void         *arg;
 100:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** } TimerCallback_t;
 101:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 102:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* Kernel initialization state */
 103:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static osKernelState_t KernelState = osKernelInactive;
 104:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 105:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*
 106:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Heap region definition used by heap_5 variant
 107:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 108:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Define configAPPLICATION_ALLOCATED_HEAP as nonzero value in FreeRTOSConfig.h if
 109:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   heap regions are already defined and vPortDefineHeapRegions is called in application.
 110:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 111:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Otherwise vPortDefineHeapRegions will be called by osKernelInitialize using
 112:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   definition configHEAP_5_REGIONS as parameter. Overriding configHEAP_5_REGIONS
 113:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   is possible by defining it globally or in FreeRTOSConfig.h.
 114:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
 115:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if defined(USE_FreeRTOS_HEAP_5)
 116:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (configAPPLICATION_ALLOCATED_HEAP == 0)
 117:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /*
ARM GAS  /tmp/ccUVmR3N.s 			page 41


 118:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     FreeRTOS heap is not defined by the application.
 119:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     Single region of size configTOTAL_HEAP_SIZE (defined in FreeRTOSConfig.h)
 120:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     is provided by default. Define configHEAP_5_REGIONS to provide custom
 121:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     HeapRegion_t array.
 122:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   */
 123:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #define HEAP_5_REGION_SETUP   1
 124:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   
 125:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #ifndef configHEAP_5_REGIONS
 126:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     #define configHEAP_5_REGIONS xHeapRegions
 127:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 128:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     static uint8_t ucHeap[configTOTAL_HEAP_SIZE];
 129:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 130:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     static HeapRegion_t xHeapRegions[] = {
 131:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       { ucHeap, configTOTAL_HEAP_SIZE },
 132:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       { NULL,   0                     }
 133:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     };
 134:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #else
 135:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Global definition is provided to override default heap array */
 136:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     extern HeapRegion_t configHEAP_5_REGIONS[];
 137:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #endif
 138:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #else
 139:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /*
 140:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     The application already defined the array used for the FreeRTOS heap and
 141:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     called vPortDefineHeapRegions to initialize heap.
 142:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   */
 143:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #define HEAP_5_REGION_SETUP   0
 144:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif /* configAPPLICATION_ALLOCATED_HEAP */
 145:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif /* USE_FreeRTOS_HEAP_5 */
 146:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 147:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if defined(SysTick)
 148:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #undef SysTick_Handler
 149:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 150:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* CMSIS SysTick interrupt handler prototype */
 151:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** extern void SysTick_Handler     (void);
 152:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* FreeRTOS tick timer interrupt handler prototype */
 153:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** extern void xPortSysTickHandler (void);
 154:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 155:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*
 156:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   SysTick handler implementation that also clears overflow flag.
 157:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
 158:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
 159:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** void SysTick_Handler (void) {
 121              		.loc 2 159 29
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 0
 124              		@ frame_needed = 1, uses_anonymous_args = 0
 125 0000 80B5     		push	{r7, lr}
 126              	.LCFI6:
 127              		.cfi_def_cfa_offset 8
 128              		.cfi_offset 7, -8
 129              		.cfi_offset 14, -4
 130 0002 00AF     		add	r7, sp, #0
 131              	.LCFI7:
 132              		.cfi_def_cfa_register 7
 160:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Clear overflow flag */
 161:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   SysTick->CTRL;
 133              		.loc 2 161 10
ARM GAS  /tmp/ccUVmR3N.s 			page 42


 134 0004 054B     		ldr	r3, .L10
 135 0006 1B68     		ldr	r3, [r3]
 162:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 163:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 136              		.loc 2 163 7
 137 0008 FFF7FEFF 		bl	xTaskGetSchedulerState
 138 000c 0346     		mov	r3, r0
 139              		.loc 2 163 6
 140 000e 012B     		cmp	r3, #1
 141 0010 01D0     		beq	.L9
 164:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Call tick handler */
 165:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     xPortSysTickHandler();
 142              		.loc 2 165 5
 143 0012 FFF7FEFF 		bl	xPortSysTickHandler
 144              	.L9:
 166:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 167:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 145              		.loc 2 167 1
 146 0016 00BF     		nop
 147 0018 80BD     		pop	{r7, pc}
 148              	.L11:
 149 001a 00BF     		.align	2
 150              	.L10:
 151 001c 10E000E0 		.word	-536813552
 152              		.cfi_endproc
 153              	.LFE335:
 155              		.section	.text.SVC_Setup,"ax",%progbits
 156              		.align	1
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu fpv5-d16
 162              	SVC_Setup:
 163              	.LFB336:
 168:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
 169:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif /* SysTick */
 170:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 171:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*
 172:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Setup SVC to reset value.
 173:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
 174:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** __STATIC_INLINE void SVC_Setup (void) {
 164              		.loc 2 174 39
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168 0000 80B5     		push	{r7, lr}
 169              	.LCFI8:
 170              		.cfi_def_cfa_offset 8
 171              		.cfi_offset 7, -8
 172              		.cfi_offset 14, -4
 173 0002 00AF     		add	r7, sp, #0
 174              	.LCFI9:
 175              		.cfi_def_cfa_register 7
 175:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (__ARM_ARCH_7A__ == 0U)
 176:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Service Call interrupt might be configured before kernel start     */
 177:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* and when its priority is lower or equal to BASEPRI, svc intruction */
 178:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* causes a Hard Fault.                                               */
ARM GAS  /tmp/ccUVmR3N.s 			page 43


 179:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 176              		.loc 2 179 3
 177 0004 0021     		movs	r1, #0
 178 0006 6FF00400 		mvn	r0, #4
 179 000a FFF7FEFF 		bl	__NVIC_SetPriority
 180:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
 181:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 180              		.loc 2 181 1
 181 000e 00BF     		nop
 182 0010 80BD     		pop	{r7, pc}
 183              		.cfi_endproc
 184              	.LFE336:
 186              		.section	.text.osKernelInitialize,"ax",%progbits
 187              		.align	1
 188              		.global	osKernelInitialize
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 192              		.fpu fpv5-d16
 194              	osKernelInitialize:
 195              	.LFB337:
 182:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 183:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*
 184:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Function macro used to retrieve semaphore count from ISR
 185:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
 186:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef uxSemaphoreGetCountFromISR
 187:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #define uxSemaphoreGetCountFromISR( xSemaphore ) uxQueueMessagesWaitingFromISR( ( QueueHandle_t ) (
 188:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
 189:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 190:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* Get OS Tick count value */
 191:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static uint32_t OS_Tick_GetCount (void);
 192:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* Get OS Tick overflow status */
 193:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static uint32_t OS_Tick_GetOverflow (void);
 194:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* Get OS Tick interval */
 195:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static uint32_t OS_Tick_GetInterval (void);
 196:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*---------------------------------------------------------------------------*/
 197:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 198:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osKernelInitialize (void) {
 196              		.loc 2 198 38
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 8
 199              		@ frame_needed = 1, uses_anonymous_args = 0
 200              		@ link register save eliminated.
 201 0000 80B4     		push	{r7}
 202              	.LCFI10:
 203              		.cfi_def_cfa_offset 4
 204              		.cfi_offset 7, -4
 205 0002 83B0     		sub	sp, sp, #12
 206              	.LCFI11:
 207              		.cfi_def_cfa_offset 16
 208 0004 00AF     		add	r7, sp, #0
 209              	.LCFI12:
 210              		.cfi_def_cfa_register 7
 211              	.LBB142:
 212              	.LBB143:
 213              		.file 3 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
ARM GAS  /tmp/ccUVmR3N.s 			page 44


   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
ARM GAS  /tmp/ccUVmR3N.s 			page 45


  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccUVmR3N.s 			page 46


 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 47


 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
ARM GAS  /tmp/ccUVmR3N.s 			page 48


 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 214              		.loc 3 276 3
 215              		.syntax unified
 216              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 217 0006 EFF30583 		MRS r3, ipsr
 218              	@ 0 "" 2
 219              		.thumb
 220              		.syntax unified
 221 000a 3B60     		str	r3, [r7]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 222              		.loc 3 277 9
ARM GAS  /tmp/ccUVmR3N.s 			page 49


 223 000c 3B68     		ldr	r3, [r7]
 224              	.LBE143:
 225              	.LBE142:
 199:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
 200:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 201:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 226              		.loc 2 201 6
 227 000e 002B     		cmp	r3, #0
 228 0010 03D0     		beq	.L15
 202:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 229              		.loc 2 202 10
 230 0012 6FF00503 		mvn	r3, #5
 231 0016 7B60     		str	r3, [r7, #4]
 232 0018 0CE0     		b	.L16
 233              	.L15:
 203:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 204:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 205:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (KernelState == osKernelInactive) {
 234              		.loc 2 205 21
 235 001a 0A4B     		ldr	r3, .L19
 236 001c 1B68     		ldr	r3, [r3]
 237              		.loc 2 205 8
 238 001e 002B     		cmp	r3, #0
 239 0020 05D1     		bne	.L17
 206:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #if defined(USE_TRACE_EVENT_RECORDER)
 207:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         EvrFreeRTOSSetup(0U);
 208:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #endif
 209:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
 210:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         vPortDefineHeapRegions (configHEAP_5_REGIONS);
 211:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #endif
 212:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       KernelState = osKernelReady;
 240              		.loc 2 212 19
 241 0022 084B     		ldr	r3, .L19
 242 0024 0122     		movs	r2, #1
 243 0026 1A60     		str	r2, [r3]
 213:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osOK;
 244              		.loc 2 213 12
 245 0028 0023     		movs	r3, #0
 246 002a 7B60     		str	r3, [r7, #4]
 247 002c 02E0     		b	.L16
 248              	.L17:
 214:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
 215:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osError;
 249              		.loc 2 215 12
 250 002e 4FF0FF33 		mov	r3, #-1
 251 0032 7B60     		str	r3, [r7, #4]
 252              	.L16:
 216:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 217:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 218:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 219:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 253              		.loc 2 219 10
 254 0034 7B68     		ldr	r3, [r7, #4]
 220:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 255              		.loc 2 220 1
 256 0036 1846     		mov	r0, r3
 257 0038 0C37     		adds	r7, r7, #12
ARM GAS  /tmp/ccUVmR3N.s 			page 50


 258              	.LCFI13:
 259              		.cfi_def_cfa_offset 4
 260 003a BD46     		mov	sp, r7
 261              	.LCFI14:
 262              		.cfi_def_cfa_register 13
 263              		@ sp needed
 264 003c 5DF8047B 		ldr	r7, [sp], #4
 265              	.LCFI15:
 266              		.cfi_restore 7
 267              		.cfi_def_cfa_offset 0
 268 0040 7047     		bx	lr
 269              	.L20:
 270 0042 00BF     		.align	2
 271              	.L19:
 272 0044 00000000 		.word	KernelState
 273              		.cfi_endproc
 274              	.LFE337:
 276              		.section	.rodata
 277              		.align	2
 278              	.LC0:
 279 0000 46726565 		.ascii	"FreeRTOS V10.3.1\000"
 279      52544F53 
 279      20563130 
 279      2E332E31 
 279      00
 280              		.section	.text.osKernelGetInfo,"ax",%progbits
 281              		.align	1
 282              		.global	osKernelGetInfo
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 286              		.fpu fpv5-d16
 288              	osKernelGetInfo:
 289              	.LFB338:
 221:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 222:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osKernelGetInfo (osVersion_t *version, char *id_buf, uint32_t id_size) {
 290              		.loc 2 222 83
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 16
 293              		@ frame_needed = 1, uses_anonymous_args = 0
 294 0000 80B5     		push	{r7, lr}
 295              	.LCFI16:
 296              		.cfi_def_cfa_offset 8
 297              		.cfi_offset 7, -8
 298              		.cfi_offset 14, -4
 299 0002 84B0     		sub	sp, sp, #16
 300              	.LCFI17:
 301              		.cfi_def_cfa_offset 24
 302 0004 00AF     		add	r7, sp, #0
 303              	.LCFI18:
 304              		.cfi_def_cfa_register 7
 305 0006 F860     		str	r0, [r7, #12]
 306 0008 B960     		str	r1, [r7, #8]
 307 000a 7A60     		str	r2, [r7, #4]
 223:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 224:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (version != NULL) {
 308              		.loc 2 224 6
ARM GAS  /tmp/ccUVmR3N.s 			page 51


 309 000c FB68     		ldr	r3, [r7, #12]
 310 000e 002B     		cmp	r3, #0
 311 0010 05D0     		beq	.L22
 225:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Version encoding is major.minor.rev: mmnnnrrrr dec */
 226:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     version->api    = KERNEL_VERSION;
 312              		.loc 2 226 21
 313 0012 FB68     		ldr	r3, [r7, #12]
 314 0014 0C4A     		ldr	r2, .L26
 315 0016 1A60     		str	r2, [r3]
 227:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     version->kernel = KERNEL_VERSION;
 316              		.loc 2 227 21
 317 0018 FB68     		ldr	r3, [r7, #12]
 318 001a 0B4A     		ldr	r2, .L26
 319 001c 5A60     		str	r2, [r3, #4]
 320              	.L22:
 228:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 229:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 230:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if ((id_buf != NULL) && (id_size != 0U)) {
 321              		.loc 2 230 6
 322 001e BB68     		ldr	r3, [r7, #8]
 323 0020 002B     		cmp	r3, #0
 324 0022 0CD0     		beq	.L23
 325              		.loc 2 230 24 discriminator 1
 326 0024 7B68     		ldr	r3, [r7, #4]
 327 0026 002B     		cmp	r3, #0
 328 0028 09D0     		beq	.L23
 231:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (id_size > sizeof(KERNEL_ID)) {
 329              		.loc 2 231 8
 330 002a 7B68     		ldr	r3, [r7, #4]
 331 002c 112B     		cmp	r3, #17
 332 002e 01D9     		bls	.L24
 232:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       id_size = sizeof(KERNEL_ID);
 333              		.loc 2 232 15
 334 0030 1123     		movs	r3, #17
 335 0032 7B60     		str	r3, [r7, #4]
 336              	.L24:
 233:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 234:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     memcpy(id_buf, KERNEL_ID, id_size);
 337              		.loc 2 234 5
 338 0034 7A68     		ldr	r2, [r7, #4]
 339 0036 0549     		ldr	r1, .L26+4
 340 0038 B868     		ldr	r0, [r7, #8]
 341 003a FFF7FEFF 		bl	memcpy
 342              	.L23:
 235:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 236:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 237:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (osOK);
 343              		.loc 2 237 10
 344 003e 0023     		movs	r3, #0
 238:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 345              		.loc 2 238 1
 346 0040 1846     		mov	r0, r3
 347 0042 1037     		adds	r7, r7, #16
 348              	.LCFI19:
 349              		.cfi_def_cfa_offset 8
 350 0044 BD46     		mov	sp, r7
 351              	.LCFI20:
ARM GAS  /tmp/ccUVmR3N.s 			page 52


 352              		.cfi_def_cfa_register 13
 353              		@ sp needed
 354 0046 80BD     		pop	{r7, pc}
 355              	.L27:
 356              		.align	2
 357              	.L26:
 358 0048 31F5F505 		.word	100005169
 359 004c 00000000 		.word	.LC0
 360              		.cfi_endproc
 361              	.LFE338:
 363              		.section	.text.osKernelGetState,"ax",%progbits
 364              		.align	1
 365              		.global	osKernelGetState
 366              		.syntax unified
 367              		.thumb
 368              		.thumb_func
 369              		.fpu fpv5-d16
 371              	osKernelGetState:
 372              	.LFB339:
 239:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 240:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osKernelState_t osKernelGetState (void) {
 373              		.loc 2 240 41
 374              		.cfi_startproc
 375              		@ args = 0, pretend = 0, frame = 8
 376              		@ frame_needed = 1, uses_anonymous_args = 0
 377 0000 80B5     		push	{r7, lr}
 378              	.LCFI21:
 379              		.cfi_def_cfa_offset 8
 380              		.cfi_offset 7, -8
 381              		.cfi_offset 14, -4
 382 0002 82B0     		sub	sp, sp, #8
 383              	.LCFI22:
 384              		.cfi_def_cfa_offset 16
 385 0004 00AF     		add	r7, sp, #0
 386              	.LCFI23:
 387              		.cfi_def_cfa_register 7
 241:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osKernelState_t state;
 242:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 243:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   switch (xTaskGetSchedulerState()) {
 388              		.loc 2 243 11
 389 0006 FFF7FEFF 		bl	xTaskGetSchedulerState
 390 000a 0346     		mov	r3, r0
 391              		.loc 2 243 3
 392 000c 002B     		cmp	r3, #0
 393 000e 04D0     		beq	.L29
 394 0010 022B     		cmp	r3, #2
 395 0012 05D1     		bne	.L30
 244:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     case taskSCHEDULER_RUNNING:
 245:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       state = osKernelRunning;
 396              		.loc 2 245 13
 397 0014 0223     		movs	r3, #2
 398 0016 7B60     		str	r3, [r7, #4]
 246:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       break;
 399              		.loc 2 246 7
 400 0018 0CE0     		b	.L31
 401              	.L29:
 247:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 53


 248:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     case taskSCHEDULER_SUSPENDED:
 249:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       state = osKernelLocked;
 402              		.loc 2 249 13
 403 001a 0323     		movs	r3, #3
 404 001c 7B60     		str	r3, [r7, #4]
 250:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       break;
 405              		.loc 2 250 7
 406 001e 09E0     		b	.L31
 407              	.L30:
 251:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 252:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     case taskSCHEDULER_NOT_STARTED:
 253:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     default:
 254:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (KernelState == osKernelReady) {
 408              		.loc 2 254 23
 409 0020 074B     		ldr	r3, .L36
 410 0022 1B68     		ldr	r3, [r3]
 411              		.loc 2 254 10
 412 0024 012B     		cmp	r3, #1
 413 0026 02D1     		bne	.L32
 255:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         state = osKernelReady;
 414              		.loc 2 255 15
 415 0028 0123     		movs	r3, #1
 416 002a 7B60     		str	r3, [r7, #4]
 256:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       } else {
 257:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         state = osKernelInactive;
 258:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 259:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       break;
 417              		.loc 2 259 7
 418 002c 01E0     		b	.L35
 419              	.L32:
 257:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 420              		.loc 2 257 15
 421 002e 0023     		movs	r3, #0
 422 0030 7B60     		str	r3, [r7, #4]
 423              	.L35:
 424              		.loc 2 259 7
 425 0032 00BF     		nop
 426              	.L31:
 260:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 261:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 262:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (state);
 427              		.loc 2 262 10
 428 0034 7B68     		ldr	r3, [r7, #4]
 263:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 429              		.loc 2 263 1
 430 0036 1846     		mov	r0, r3
 431 0038 0837     		adds	r7, r7, #8
 432              	.LCFI24:
 433              		.cfi_def_cfa_offset 8
 434 003a BD46     		mov	sp, r7
 435              	.LCFI25:
 436              		.cfi_def_cfa_register 13
 437              		@ sp needed
 438 003c 80BD     		pop	{r7, pc}
 439              	.L37:
 440 003e 00BF     		.align	2
 441              	.L36:
ARM GAS  /tmp/ccUVmR3N.s 			page 54


 442 0040 00000000 		.word	KernelState
 443              		.cfi_endproc
 444              	.LFE339:
 446              		.section	.text.osKernelStart,"ax",%progbits
 447              		.align	1
 448              		.global	osKernelStart
 449              		.syntax unified
 450              		.thumb
 451              		.thumb_func
 452              		.fpu fpv5-d16
 454              	osKernelStart:
 455              	.LFB340:
 264:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 265:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osKernelStart (void) {
 456              		.loc 2 265 33
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 8
 459              		@ frame_needed = 1, uses_anonymous_args = 0
 460 0000 80B5     		push	{r7, lr}
 461              	.LCFI26:
 462              		.cfi_def_cfa_offset 8
 463              		.cfi_offset 7, -8
 464              		.cfi_offset 14, -4
 465 0002 82B0     		sub	sp, sp, #8
 466              	.LCFI27:
 467              		.cfi_def_cfa_offset 16
 468 0004 00AF     		add	r7, sp, #0
 469              	.LCFI28:
 470              		.cfi_def_cfa_register 7
 471              	.LBB144:
 472              	.LBB145:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 473              		.loc 3 276 3
 474              		.syntax unified
 475              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 476 0006 EFF30583 		MRS r3, ipsr
 477              	@ 0 "" 2
 478              		.thumb
 479              		.syntax unified
 480 000a 3B60     		str	r3, [r7]
 481              		.loc 3 277 9
 482 000c 3B68     		ldr	r3, [r7]
 483              	.LBE145:
 484              	.LBE144:
 266:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
 267:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 268:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 485              		.loc 2 268 6
 486 000e 002B     		cmp	r3, #0
 487 0010 03D0     		beq	.L40
 269:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 488              		.loc 2 269 10
 489 0012 6FF00503 		mvn	r3, #5
 490 0016 7B60     		str	r3, [r7, #4]
 491 0018 10E0     		b	.L41
 492              	.L40:
 270:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
ARM GAS  /tmp/ccUVmR3N.s 			page 55


 271:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 272:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (KernelState == osKernelReady) {
 493              		.loc 2 272 21
 494 001a 0B4B     		ldr	r3, .L44
 495 001c 1B68     		ldr	r3, [r3]
 496              		.loc 2 272 8
 497 001e 012B     		cmp	r3, #1
 498 0020 09D1     		bne	.L42
 273:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Ensure SVC priority is at the reset value */
 274:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       SVC_Setup();
 499              		.loc 2 274 7
 500 0022 FFF7FEFF 		bl	SVC_Setup
 275:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Change state to enable IRQ masking check */
 276:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       KernelState = osKernelRunning;
 501              		.loc 2 276 19
 502 0026 084B     		ldr	r3, .L44
 503 0028 0222     		movs	r2, #2
 504 002a 1A60     		str	r2, [r3]
 277:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Start the kernel scheduler */
 278:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       vTaskStartScheduler();
 505              		.loc 2 278 7
 506 002c FFF7FEFF 		bl	vTaskStartScheduler
 279:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osOK;
 507              		.loc 2 279 12
 508 0030 0023     		movs	r3, #0
 509 0032 7B60     		str	r3, [r7, #4]
 510 0034 02E0     		b	.L41
 511              	.L42:
 280:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
 281:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osError;
 512              		.loc 2 281 12
 513 0036 4FF0FF33 		mov	r3, #-1
 514 003a 7B60     		str	r3, [r7, #4]
 515              	.L41:
 282:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 283:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 284:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 285:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 516              		.loc 2 285 10
 517 003c 7B68     		ldr	r3, [r7, #4]
 286:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 518              		.loc 2 286 1
 519 003e 1846     		mov	r0, r3
 520 0040 0837     		adds	r7, r7, #8
 521              	.LCFI29:
 522              		.cfi_def_cfa_offset 8
 523 0042 BD46     		mov	sp, r7
 524              	.LCFI30:
 525              		.cfi_def_cfa_register 13
 526              		@ sp needed
 527 0044 80BD     		pop	{r7, pc}
 528              	.L45:
 529 0046 00BF     		.align	2
 530              	.L44:
 531 0048 00000000 		.word	KernelState
 532              		.cfi_endproc
 533              	.LFE340:
ARM GAS  /tmp/ccUVmR3N.s 			page 56


 535              		.section	.text.osKernelLock,"ax",%progbits
 536              		.align	1
 537              		.global	osKernelLock
 538              		.syntax unified
 539              		.thumb
 540              		.thumb_func
 541              		.fpu fpv5-d16
 543              	osKernelLock:
 544              	.LFB341:
 287:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 288:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** int32_t osKernelLock (void) {
 545              		.loc 2 288 29
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 8
 548              		@ frame_needed = 1, uses_anonymous_args = 0
 549 0000 80B5     		push	{r7, lr}
 550              	.LCFI31:
 551              		.cfi_def_cfa_offset 8
 552              		.cfi_offset 7, -8
 553              		.cfi_offset 14, -4
 554 0002 82B0     		sub	sp, sp, #8
 555              	.LCFI32:
 556              		.cfi_def_cfa_offset 16
 557 0004 00AF     		add	r7, sp, #0
 558              	.LCFI33:
 559              		.cfi_def_cfa_register 7
 560              	.LBB146:
 561              	.LBB147:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 562              		.loc 3 276 3
 563              		.syntax unified
 564              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 565 0006 EFF30583 		MRS r3, ipsr
 566              	@ 0 "" 2
 567              		.thumb
 568              		.syntax unified
 569 000a 3B60     		str	r3, [r7]
 570              		.loc 3 277 9
 571 000c 3B68     		ldr	r3, [r7]
 572              	.LBE147:
 573              	.LBE146:
 289:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   int32_t lock;
 290:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 291:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 574              		.loc 2 291 6
 575 000e 002B     		cmp	r3, #0
 576 0010 03D0     		beq	.L48
 292:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     lock = (int32_t)osErrorISR;
 577              		.loc 2 292 10
 578 0012 6FF00503 		mvn	r3, #5
 579 0016 7B60     		str	r3, [r7, #4]
 580 0018 13E0     		b	.L49
 581              	.L48:
 293:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 294:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 295:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     switch (xTaskGetSchedulerState()) {
 582              		.loc 2 295 13
ARM GAS  /tmp/ccUVmR3N.s 			page 57


 583 001a FFF7FEFF 		bl	xTaskGetSchedulerState
 584 001e 0346     		mov	r3, r0
 585              		.loc 2 295 5
 586 0020 002B     		cmp	r3, #0
 587 0022 02D0     		beq	.L50
 588 0024 022B     		cmp	r3, #2
 589 0026 03D0     		beq	.L51
 590 0028 07E0     		b	.L54
 591              	.L50:
 296:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case taskSCHEDULER_SUSPENDED:
 297:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         lock = 1;
 592              		.loc 2 297 14
 593 002a 0123     		movs	r3, #1
 594 002c 7B60     		str	r3, [r7, #4]
 298:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         break;
 595              		.loc 2 298 9
 596 002e 08E0     		b	.L49
 597              	.L51:
 299:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 300:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case taskSCHEDULER_RUNNING:
 301:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         vTaskSuspendAll();
 598              		.loc 2 301 9
 599 0030 FFF7FEFF 		bl	vTaskSuspendAll
 302:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         lock = 0;
 600              		.loc 2 302 14
 601 0034 0023     		movs	r3, #0
 602 0036 7B60     		str	r3, [r7, #4]
 303:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         break;
 603              		.loc 2 303 9
 604 0038 03E0     		b	.L49
 605              	.L54:
 304:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 305:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case taskSCHEDULER_NOT_STARTED:
 306:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       default:
 307:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         lock = (int32_t)osError;
 606              		.loc 2 307 14
 607 003a 4FF0FF33 		mov	r3, #-1
 608 003e 7B60     		str	r3, [r7, #4]
 308:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         break;
 609              		.loc 2 308 9
 610 0040 00BF     		nop
 611              	.L49:
 309:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 310:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 311:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 312:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (lock);
 612              		.loc 2 312 10
 613 0042 7B68     		ldr	r3, [r7, #4]
 313:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 614              		.loc 2 313 1
 615 0044 1846     		mov	r0, r3
 616 0046 0837     		adds	r7, r7, #8
 617              	.LCFI34:
 618              		.cfi_def_cfa_offset 8
 619 0048 BD46     		mov	sp, r7
 620              	.LCFI35:
 621              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccUVmR3N.s 			page 58


 622              		@ sp needed
 623 004a 80BD     		pop	{r7, pc}
 624              		.cfi_endproc
 625              	.LFE341:
 627              		.section	.text.osKernelUnlock,"ax",%progbits
 628              		.align	1
 629              		.global	osKernelUnlock
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 633              		.fpu fpv5-d16
 635              	osKernelUnlock:
 636              	.LFB342:
 314:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 315:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** int32_t osKernelUnlock (void) {
 637              		.loc 2 315 31
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 8
 640              		@ frame_needed = 1, uses_anonymous_args = 0
 641 0000 80B5     		push	{r7, lr}
 642              	.LCFI36:
 643              		.cfi_def_cfa_offset 8
 644              		.cfi_offset 7, -8
 645              		.cfi_offset 14, -4
 646 0002 82B0     		sub	sp, sp, #8
 647              	.LCFI37:
 648              		.cfi_def_cfa_offset 16
 649 0004 00AF     		add	r7, sp, #0
 650              	.LCFI38:
 651              		.cfi_def_cfa_register 7
 652              	.LBB148:
 653              	.LBB149:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 654              		.loc 3 276 3
 655              		.syntax unified
 656              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 657 0006 EFF30583 		MRS r3, ipsr
 658              	@ 0 "" 2
 659              		.thumb
 660              		.syntax unified
 661 000a 3B60     		str	r3, [r7]
 662              		.loc 3 277 9
 663 000c 3B68     		ldr	r3, [r7]
 664              	.LBE149:
 665              	.LBE148:
 316:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   int32_t lock;
 317:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 318:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 666              		.loc 2 318 6
 667 000e 002B     		cmp	r3, #0
 668 0010 03D0     		beq	.L57
 319:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     lock = (int32_t)osErrorISR;
 669              		.loc 2 319 10
 670 0012 6FF00503 		mvn	r3, #5
 671 0016 7B60     		str	r3, [r7, #4]
 672 0018 1FE0     		b	.L58
 673              	.L57:
ARM GAS  /tmp/ccUVmR3N.s 			page 59


 320:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 321:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 322:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     switch (xTaskGetSchedulerState()) {
 674              		.loc 2 322 13
 675 001a FFF7FEFF 		bl	xTaskGetSchedulerState
 676 001e 0346     		mov	r3, r0
 677              		.loc 2 322 5
 678 0020 002B     		cmp	r3, #0
 679 0022 02D0     		beq	.L59
 680 0024 022B     		cmp	r3, #2
 681 0026 10D0     		beq	.L60
 682 0028 12E0     		b	.L64
 683              	.L59:
 323:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case taskSCHEDULER_SUSPENDED:
 324:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         lock = 1;
 684              		.loc 2 324 14
 685 002a 0123     		movs	r3, #1
 686 002c 7B60     		str	r3, [r7, #4]
 325:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 326:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (xTaskResumeAll() != pdTRUE) {
 687              		.loc 2 326 13
 688 002e FFF7FEFF 		bl	xTaskResumeAll
 689 0032 0346     		mov	r3, r0
 690              		.loc 2 326 12
 691 0034 012B     		cmp	r3, #1
 692 0036 0FD0     		beq	.L65
 327:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           if (xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED) {
 693              		.loc 2 327 15
 694 0038 FFF7FEFF 		bl	xTaskGetSchedulerState
 695 003c 0346     		mov	r3, r0
 696              		.loc 2 327 14
 697 003e 002B     		cmp	r3, #0
 698 0040 0AD1     		bne	.L65
 328:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             lock = (int32_t)osError;
 699              		.loc 2 328 18
 700 0042 4FF0FF33 		mov	r3, #-1
 701 0046 7B60     		str	r3, [r7, #4]
 329:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
 330:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
 331:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         break;
 702              		.loc 2 331 9
 703 0048 06E0     		b	.L65
 704              	.L60:
 332:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 333:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case taskSCHEDULER_RUNNING:
 334:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         lock = 0;
 705              		.loc 2 334 14
 706 004a 0023     		movs	r3, #0
 707 004c 7B60     		str	r3, [r7, #4]
 335:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         break;
 708              		.loc 2 335 9
 709 004e 04E0     		b	.L58
 710              	.L64:
 336:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 337:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case taskSCHEDULER_NOT_STARTED:
 338:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       default:
 339:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         lock = (int32_t)osError;
ARM GAS  /tmp/ccUVmR3N.s 			page 60


 711              		.loc 2 339 14
 712 0050 4FF0FF33 		mov	r3, #-1
 713 0054 7B60     		str	r3, [r7, #4]
 340:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         break;
 714              		.loc 2 340 9
 715 0056 00E0     		b	.L58
 716              	.L65:
 331:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 717              		.loc 2 331 9
 718 0058 00BF     		nop
 719              	.L58:
 341:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 342:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 343:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 344:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (lock);
 720              		.loc 2 344 10
 721 005a 7B68     		ldr	r3, [r7, #4]
 345:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 722              		.loc 2 345 1
 723 005c 1846     		mov	r0, r3
 724 005e 0837     		adds	r7, r7, #8
 725              	.LCFI39:
 726              		.cfi_def_cfa_offset 8
 727 0060 BD46     		mov	sp, r7
 728              	.LCFI40:
 729              		.cfi_def_cfa_register 13
 730              		@ sp needed
 731 0062 80BD     		pop	{r7, pc}
 732              		.cfi_endproc
 733              	.LFE342:
 735              		.section	.text.osKernelRestoreLock,"ax",%progbits
 736              		.align	1
 737              		.global	osKernelRestoreLock
 738              		.syntax unified
 739              		.thumb
 740              		.thumb_func
 741              		.fpu fpv5-d16
 743              	osKernelRestoreLock:
 744              	.LFB343:
 346:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 347:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** int32_t osKernelRestoreLock (int32_t lock) {
 745              		.loc 2 347 44
 746              		.cfi_startproc
 747              		@ args = 0, pretend = 0, frame = 16
 748              		@ frame_needed = 1, uses_anonymous_args = 0
 749 0000 80B5     		push	{r7, lr}
 750              	.LCFI41:
 751              		.cfi_def_cfa_offset 8
 752              		.cfi_offset 7, -8
 753              		.cfi_offset 14, -4
 754 0002 84B0     		sub	sp, sp, #16
 755              	.LCFI42:
 756              		.cfi_def_cfa_offset 24
 757 0004 00AF     		add	r7, sp, #0
 758              	.LCFI43:
 759              		.cfi_def_cfa_register 7
 760 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccUVmR3N.s 			page 61


 761              	.LBB150:
 762              	.LBB151:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 763              		.loc 3 276 3
 764              		.syntax unified
 765              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 766 0008 EFF30583 		MRS r3, ipsr
 767              	@ 0 "" 2
 768              		.thumb
 769              		.syntax unified
 770 000c FB60     		str	r3, [r7, #12]
 771              		.loc 3 277 9
 772 000e FB68     		ldr	r3, [r7, #12]
 773              	.LBE151:
 774              	.LBE150:
 348:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 349:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 775              		.loc 2 349 6
 776 0010 002B     		cmp	r3, #0
 777 0012 03D0     		beq	.L68
 350:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     lock = (int32_t)osErrorISR;
 778              		.loc 2 350 10
 779 0014 6FF00503 		mvn	r3, #5
 780 0018 7B60     		str	r3, [r7, #4]
 781 001a 26E0     		b	.L69
 782              	.L68:
 351:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 352:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 353:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     switch (xTaskGetSchedulerState()) {
 783              		.loc 2 353 13
 784 001c FFF7FEFF 		bl	xTaskGetSchedulerState
 785 0020 0346     		mov	r3, r0
 786              		.loc 2 353 5
 787 0022 002B     		cmp	r3, #0
 788 0024 01D0     		beq	.L70
 789 0026 022B     		cmp	r3, #2
 790 0028 1AD1     		bne	.L71
 791              	.L70:
 354:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case taskSCHEDULER_SUSPENDED:
 355:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case taskSCHEDULER_RUNNING:
 356:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (lock == 1) {
 792              		.loc 2 356 12
 793 002a 7B68     		ldr	r3, [r7, #4]
 794 002c 012B     		cmp	r3, #1
 795 002e 02D1     		bne	.L72
 357:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           vTaskSuspendAll();
 796              		.loc 2 357 11
 797 0030 FFF7FEFF 		bl	vTaskSuspendAll
 358:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
 359:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         else {
 360:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           if (lock != 0) {
 361:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             lock = (int32_t)osError;
 362:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
 363:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           else {
 364:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             if (xTaskResumeAll() != pdTRUE) {
 365:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               if (xTaskGetSchedulerState() != taskSCHEDULER_RUNNING) {
 366:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****                 lock = (int32_t)osError;
ARM GAS  /tmp/ccUVmR3N.s 			page 62


 367:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               }
 368:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             }
 369:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
 370:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
 371:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         break;
 798              		.loc 2 371 9
 799 0034 18E0     		b	.L76
 800              	.L72:
 360:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             lock = (int32_t)osError;
 801              		.loc 2 360 14
 802 0036 7B68     		ldr	r3, [r7, #4]
 803 0038 002B     		cmp	r3, #0
 804 003a 03D0     		beq	.L74
 361:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
 805              		.loc 2 361 18
 806 003c 4FF0FF33 		mov	r3, #-1
 807 0040 7B60     		str	r3, [r7, #4]
 808              		.loc 2 371 9
 809 0042 11E0     		b	.L76
 810              	.L74:
 364:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               if (xTaskGetSchedulerState() != taskSCHEDULER_RUNNING) {
 811              		.loc 2 364 17
 812 0044 FFF7FEFF 		bl	xTaskResumeAll
 813 0048 0346     		mov	r3, r0
 364:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               if (xTaskGetSchedulerState() != taskSCHEDULER_RUNNING) {
 814              		.loc 2 364 16
 815 004a 012B     		cmp	r3, #1
 816 004c 0CD0     		beq	.L76
 365:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****                 lock = (int32_t)osError;
 817              		.loc 2 365 19
 818 004e FFF7FEFF 		bl	xTaskGetSchedulerState
 819 0052 0346     		mov	r3, r0
 365:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****                 lock = (int32_t)osError;
 820              		.loc 2 365 18
 821 0054 022B     		cmp	r3, #2
 822 0056 07D0     		beq	.L76
 366:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               }
 823              		.loc 2 366 22
 824 0058 4FF0FF33 		mov	r3, #-1
 825 005c 7B60     		str	r3, [r7, #4]
 826              		.loc 2 371 9
 827 005e 03E0     		b	.L76
 828              	.L71:
 372:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 373:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case taskSCHEDULER_NOT_STARTED:
 374:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       default:
 375:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         lock = (int32_t)osError;
 829              		.loc 2 375 14
 830 0060 4FF0FF33 		mov	r3, #-1
 831 0064 7B60     		str	r3, [r7, #4]
 376:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         break;
 832              		.loc 2 376 9
 833 0066 00E0     		b	.L69
 834              	.L76:
 371:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 835              		.loc 2 371 9
 836 0068 00BF     		nop
ARM GAS  /tmp/ccUVmR3N.s 			page 63


 837              	.L69:
 377:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 378:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 379:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 380:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (lock);
 838              		.loc 2 380 10
 839 006a 7B68     		ldr	r3, [r7, #4]
 381:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 840              		.loc 2 381 1
 841 006c 1846     		mov	r0, r3
 842 006e 1037     		adds	r7, r7, #16
 843              	.LCFI44:
 844              		.cfi_def_cfa_offset 8
 845 0070 BD46     		mov	sp, r7
 846              	.LCFI45:
 847              		.cfi_def_cfa_register 13
 848              		@ sp needed
 849 0072 80BD     		pop	{r7, pc}
 850              		.cfi_endproc
 851              	.LFE343:
 853              		.section	.text.osKernelGetTickCount,"ax",%progbits
 854              		.align	1
 855              		.global	osKernelGetTickCount
 856              		.syntax unified
 857              		.thumb
 858              		.thumb_func
 859              		.fpu fpv5-d16
 861              	osKernelGetTickCount:
 862              	.LFB344:
 382:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 383:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osKernelGetTickCount (void) {
 863              		.loc 2 383 38
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 8
 866              		@ frame_needed = 1, uses_anonymous_args = 0
 867 0000 80B5     		push	{r7, lr}
 868              	.LCFI46:
 869              		.cfi_def_cfa_offset 8
 870              		.cfi_offset 7, -8
 871              		.cfi_offset 14, -4
 872 0002 82B0     		sub	sp, sp, #8
 873              	.LCFI47:
 874              		.cfi_def_cfa_offset 16
 875 0004 00AF     		add	r7, sp, #0
 876              	.LCFI48:
 877              		.cfi_def_cfa_register 7
 878              	.LBB152:
 879              	.LBB153:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 880              		.loc 3 276 3
 881              		.syntax unified
 882              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 883 0006 EFF30583 		MRS r3, ipsr
 884              	@ 0 "" 2
 885              		.thumb
 886              		.syntax unified
 887 000a 3B60     		str	r3, [r7]
ARM GAS  /tmp/ccUVmR3N.s 			page 64


 888              		.loc 3 277 9
 889 000c 3B68     		ldr	r3, [r7]
 890              	.LBE153:
 891              	.LBE152:
 384:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TickType_t ticks;
 385:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 386:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 892              		.loc 2 386 6
 893 000e 002B     		cmp	r3, #0
 894 0010 03D0     		beq	.L79
 387:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     ticks = xTaskGetTickCountFromISR();
 895              		.loc 2 387 13
 896 0012 FFF7FEFF 		bl	xTaskGetTickCountFromISR
 897 0016 7860     		str	r0, [r7, #4]
 898 0018 02E0     		b	.L80
 899              	.L79:
 388:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
 389:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     ticks = xTaskGetTickCount();
 900              		.loc 2 389 13
 901 001a FFF7FEFF 		bl	xTaskGetTickCount
 902 001e 7860     		str	r0, [r7, #4]
 903              	.L80:
 390:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 391:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 392:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (ticks);
 904              		.loc 2 392 10
 905 0020 7B68     		ldr	r3, [r7, #4]
 393:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 906              		.loc 2 393 1
 907 0022 1846     		mov	r0, r3
 908 0024 0837     		adds	r7, r7, #8
 909              	.LCFI49:
 910              		.cfi_def_cfa_offset 8
 911 0026 BD46     		mov	sp, r7
 912              	.LCFI50:
 913              		.cfi_def_cfa_register 13
 914              		@ sp needed
 915 0028 80BD     		pop	{r7, pc}
 916              		.cfi_endproc
 917              	.LFE344:
 919              		.section	.text.osKernelGetTickFreq,"ax",%progbits
 920              		.align	1
 921              		.global	osKernelGetTickFreq
 922              		.syntax unified
 923              		.thumb
 924              		.thumb_func
 925              		.fpu fpv5-d16
 927              	osKernelGetTickFreq:
 928              	.LFB345:
 394:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 395:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osKernelGetTickFreq (void) {
 929              		.loc 2 395 37
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
 932              		@ frame_needed = 1, uses_anonymous_args = 0
 933              		@ link register save eliminated.
 934 0000 80B4     		push	{r7}
ARM GAS  /tmp/ccUVmR3N.s 			page 65


 935              	.LCFI51:
 936              		.cfi_def_cfa_offset 4
 937              		.cfi_offset 7, -4
 938 0002 00AF     		add	r7, sp, #0
 939              	.LCFI52:
 940              		.cfi_def_cfa_register 7
 396:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (configTICK_RATE_HZ);
 941              		.loc 2 396 10
 942 0004 4FF47A73 		mov	r3, #1000
 397:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 943              		.loc 2 397 1
 944 0008 1846     		mov	r0, r3
 945 000a BD46     		mov	sp, r7
 946              	.LCFI53:
 947              		.cfi_def_cfa_register 13
 948              		@ sp needed
 949 000c 5DF8047B 		ldr	r7, [sp], #4
 950              	.LCFI54:
 951              		.cfi_restore 7
 952              		.cfi_def_cfa_offset 0
 953 0010 7047     		bx	lr
 954              		.cfi_endproc
 955              	.LFE345:
 957              		.section	.text.OS_Tick_GetCount,"ax",%progbits
 958              		.align	1
 959              		.syntax unified
 960              		.thumb
 961              		.thumb_func
 962              		.fpu fpv5-d16
 964              	OS_Tick_GetCount:
 965              	.LFB346:
 398:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 399:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* Get OS Tick count value */
 400:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static uint32_t OS_Tick_GetCount (void) {
 966              		.loc 2 400 41
 967              		.cfi_startproc
 968              		@ args = 0, pretend = 0, frame = 8
 969              		@ frame_needed = 1, uses_anonymous_args = 0
 970              		@ link register save eliminated.
 971 0000 80B4     		push	{r7}
 972              	.LCFI55:
 973              		.cfi_def_cfa_offset 4
 974              		.cfi_offset 7, -4
 975 0002 83B0     		sub	sp, sp, #12
 976              	.LCFI56:
 977              		.cfi_def_cfa_offset 16
 978 0004 00AF     		add	r7, sp, #0
 979              	.LCFI57:
 980              		.cfi_def_cfa_register 7
 401:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t load = SysTick->LOAD;
 981              		.loc 2 401 26
 982 0006 064B     		ldr	r3, .L86
 983              		.loc 2 401 12
 984 0008 5B68     		ldr	r3, [r3, #4]
 985 000a 7B60     		str	r3, [r7, #4]
 402:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return  (load - SysTick->VAL);
 986              		.loc 2 402 26
ARM GAS  /tmp/ccUVmR3N.s 			page 66


 987 000c 044B     		ldr	r3, .L86
 988 000e 9B68     		ldr	r3, [r3, #8]
 989              		.loc 2 402 17
 990 0010 7A68     		ldr	r2, [r7, #4]
 991 0012 D31A     		subs	r3, r2, r3
 403:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 992              		.loc 2 403 1
 993 0014 1846     		mov	r0, r3
 994 0016 0C37     		adds	r7, r7, #12
 995              	.LCFI58:
 996              		.cfi_def_cfa_offset 4
 997 0018 BD46     		mov	sp, r7
 998              	.LCFI59:
 999              		.cfi_def_cfa_register 13
 1000              		@ sp needed
 1001 001a 5DF8047B 		ldr	r7, [sp], #4
 1002              	.LCFI60:
 1003              		.cfi_restore 7
 1004              		.cfi_def_cfa_offset 0
 1005 001e 7047     		bx	lr
 1006              	.L87:
 1007              		.align	2
 1008              	.L86:
 1009 0020 10E000E0 		.word	-536813552
 1010              		.cfi_endproc
 1011              	.LFE346:
 1013              		.section	.text.OS_Tick_GetOverflow,"ax",%progbits
 1014              		.align	1
 1015              		.syntax unified
 1016              		.thumb
 1017              		.thumb_func
 1018              		.fpu fpv5-d16
 1020              	OS_Tick_GetOverflow:
 1021              	.LFB347:
 404:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 405:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* Get OS Tick overflow status */
 406:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static uint32_t OS_Tick_GetOverflow (void) {
 1022              		.loc 2 406 44
 1023              		.cfi_startproc
 1024              		@ args = 0, pretend = 0, frame = 0
 1025              		@ frame_needed = 1, uses_anonymous_args = 0
 1026              		@ link register save eliminated.
 1027 0000 80B4     		push	{r7}
 1028              	.LCFI61:
 1029              		.cfi_def_cfa_offset 4
 1030              		.cfi_offset 7, -4
 1031 0002 00AF     		add	r7, sp, #0
 1032              	.LCFI62:
 1033              		.cfi_def_cfa_register 7
 407:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return ((SysTick->CTRL >> 16) & 1U);
 1034              		.loc 2 407 19
 1035 0004 044B     		ldr	r3, .L90
 1036 0006 1B68     		ldr	r3, [r3]
 1037              		.loc 2 407 26
 1038 0008 1B0C     		lsrs	r3, r3, #16
 1039              		.loc 2 407 33
 1040 000a 03F00103 		and	r3, r3, #1
ARM GAS  /tmp/ccUVmR3N.s 			page 67


 408:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 1041              		.loc 2 408 1
 1042 000e 1846     		mov	r0, r3
 1043 0010 BD46     		mov	sp, r7
 1044              	.LCFI63:
 1045              		.cfi_def_cfa_register 13
 1046              		@ sp needed
 1047 0012 5DF8047B 		ldr	r7, [sp], #4
 1048              	.LCFI64:
 1049              		.cfi_restore 7
 1050              		.cfi_def_cfa_offset 0
 1051 0016 7047     		bx	lr
 1052              	.L91:
 1053              		.align	2
 1054              	.L90:
 1055 0018 10E000E0 		.word	-536813552
 1056              		.cfi_endproc
 1057              	.LFE347:
 1059              		.section	.text.OS_Tick_GetInterval,"ax",%progbits
 1060              		.align	1
 1061              		.syntax unified
 1062              		.thumb
 1063              		.thumb_func
 1064              		.fpu fpv5-d16
 1066              	OS_Tick_GetInterval:
 1067              	.LFB348:
 409:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 410:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* Get OS Tick interval */
 411:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static uint32_t OS_Tick_GetInterval (void) {
 1068              		.loc 2 411 44
 1069              		.cfi_startproc
 1070              		@ args = 0, pretend = 0, frame = 0
 1071              		@ frame_needed = 1, uses_anonymous_args = 0
 1072              		@ link register save eliminated.
 1073 0000 80B4     		push	{r7}
 1074              	.LCFI65:
 1075              		.cfi_def_cfa_offset 4
 1076              		.cfi_offset 7, -4
 1077 0002 00AF     		add	r7, sp, #0
 1078              	.LCFI66:
 1079              		.cfi_def_cfa_register 7
 412:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (SysTick->LOAD + 1U);
 1080              		.loc 2 412 18
 1081 0004 034B     		ldr	r3, .L94
 1082 0006 5B68     		ldr	r3, [r3, #4]
 1083              		.loc 2 412 25
 1084 0008 0133     		adds	r3, r3, #1
 413:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 1085              		.loc 2 413 1
 1086 000a 1846     		mov	r0, r3
 1087 000c BD46     		mov	sp, r7
 1088              	.LCFI67:
 1089              		.cfi_def_cfa_register 13
 1090              		@ sp needed
 1091 000e 5DF8047B 		ldr	r7, [sp], #4
 1092              	.LCFI68:
 1093              		.cfi_restore 7
ARM GAS  /tmp/ccUVmR3N.s 			page 68


 1094              		.cfi_def_cfa_offset 0
 1095 0012 7047     		bx	lr
 1096              	.L95:
 1097              		.align	2
 1098              	.L94:
 1099 0014 10E000E0 		.word	-536813552
 1100              		.cfi_endproc
 1101              	.LFE348:
 1103              		.section	.text.osKernelGetSysTimerCount,"ax",%progbits
 1104              		.align	1
 1105              		.global	osKernelGetSysTimerCount
 1106              		.syntax unified
 1107              		.thumb
 1108              		.thumb_func
 1109              		.fpu fpv5-d16
 1111              	osKernelGetSysTimerCount:
 1112              	.LFB349:
 414:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 415:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osKernelGetSysTimerCount (void) {
 1113              		.loc 2 415 42
 1114              		.cfi_startproc
 1115              		@ args = 0, pretend = 0, frame = 24
 1116              		@ frame_needed = 1, uses_anonymous_args = 0
 1117 0000 80B5     		push	{r7, lr}
 1118              	.LCFI69:
 1119              		.cfi_def_cfa_offset 8
 1120              		.cfi_offset 7, -8
 1121              		.cfi_offset 14, -4
 1122 0002 86B0     		sub	sp, sp, #24
 1123              	.LCFI70:
 1124              		.cfi_def_cfa_offset 32
 1125 0004 00AF     		add	r7, sp, #0
 1126              	.LCFI71:
 1127              		.cfi_def_cfa_register 7
 1128              	.LBB154:
 1129              	.LBB155:
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
ARM GAS  /tmp/ccUVmR3N.s 			page 69


 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccUVmR3N.s 			page 70


 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
ARM GAS  /tmp/ccUVmR3N.s 			page 71


 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 1130              		.loc 3 453 3
 1131              		.syntax unified
 1132              	@ 453 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1133 0006 EFF31083 		MRS r3, primask
 1134              	@ 0 "" 2
 1135              		.thumb
 1136              		.syntax unified
 1137 000a BB60     		str	r3, [r7, #8]
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1138              		.loc 3 454 9
 1139 000c BB68     		ldr	r3, [r7, #8]
 1140              	.LBE155:
 1141              	.LBE154:
 416:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t irqmask = IS_IRQ_MASKED();
 1142              		.loc 2 416 22
 1143 000e 002B     		cmp	r3, #0
ARM GAS  /tmp/ccUVmR3N.s 			page 72


 1144 0010 05D1     		bne	.L98
 1145              	.LBB156:
 1146              	.LBB157:
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
ARM GAS  /tmp/ccUVmR3N.s 			page 73


 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 1147              		.loc 3 532 3
 1148              		.syntax unified
 1149              	@ 532 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1150 0012 EFF31183 		MRS r3, basepri
 1151              	@ 0 "" 2
 1152              		.thumb
 1153              		.syntax unified
 1154 0016 7B60     		str	r3, [r7, #4]
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1155              		.loc 3 533 9
 1156 0018 7B68     		ldr	r3, [r7, #4]
 1157              	.LBE157:
 1158              	.LBE156:
 1159              		.loc 2 416 22
 1160 001a 002B     		cmp	r3, #0
 1161 001c 01D0     		beq	.L100
 1162              	.L98:
 1163              		.loc 2 416 22 is_stmt 0 discriminator 3
 1164 001e 0123     		movs	r3, #1
 1165 0020 00E0     		b	.L101
 1166              	.L100:
 1167              		.loc 2 416 22 discriminator 4
 1168 0022 0023     		movs	r3, #0
 1169              	.L101:
 1170              		.loc 2 416 12 is_stmt 1 discriminator 6
 1171 0024 FB60     		str	r3, [r7, #12]
 1172              	.LBB158:
 1173              	.LBB159:
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1174              		.loc 3 209 3 discriminator 6
 1175              		.syntax unified
 1176              	@ 209 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1177 0026 72B6     		cpsid i
ARM GAS  /tmp/ccUVmR3N.s 			page 74


 1178              	@ 0 "" 2
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1179              		.loc 3 210 1 discriminator 6
 1180              		.thumb
 1181              		.syntax unified
 1182 0028 00BF     		nop
 1183              	.LBE159:
 1184              	.LBE158:
 417:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TickType_t ticks;
 418:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t val;
 419:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 420:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   __disable_irq();
 421:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 422:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   ticks = xTaskGetTickCount();
 1185              		.loc 2 422 11 discriminator 6
 1186 002a FFF7FEFF 		bl	xTaskGetTickCount
 1187 002e 7861     		str	r0, [r7, #20]
 423:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   val   = OS_Tick_GetCount();
 1188              		.loc 2 423 11 discriminator 6
 1189 0030 FFF7FEFF 		bl	OS_Tick_GetCount
 1190 0034 3861     		str	r0, [r7, #16]
 424:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 425:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (OS_Tick_GetOverflow() != 0U) {
 1191              		.loc 2 425 7 discriminator 6
 1192 0036 FFF7FEFF 		bl	OS_Tick_GetOverflow
 1193 003a 0346     		mov	r3, r0
 1194              		.loc 2 425 6 discriminator 6
 1195 003c 002B     		cmp	r3, #0
 1196 003e 05D0     		beq	.L102
 426:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     val = OS_Tick_GetCount();
 1197              		.loc 2 426 11
 1198 0040 FFF7FEFF 		bl	OS_Tick_GetCount
 1199 0044 3861     		str	r0, [r7, #16]
 427:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     ticks++;
 1200              		.loc 2 427 10
 1201 0046 7B69     		ldr	r3, [r7, #20]
 1202 0048 0133     		adds	r3, r3, #1
 1203 004a 7B61     		str	r3, [r7, #20]
 1204              	.L102:
 428:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 429:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   val += ticks * OS_Tick_GetInterval();
 1205              		.loc 2 429 18
 1206 004c FFF7FEFF 		bl	OS_Tick_GetInterval
 1207 0050 0246     		mov	r2, r0
 1208              		.loc 2 429 16
 1209 0052 7B69     		ldr	r3, [r7, #20]
 1210 0054 03FB02F3 		mul	r3, r3, r2
 1211              		.loc 2 429 7
 1212 0058 3A69     		ldr	r2, [r7, #16]
 1213 005a 1344     		add	r3, r3, r2
 1214 005c 3B61     		str	r3, [r7, #16]
 430:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 431:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (irqmask == 0U) {
 1215              		.loc 2 431 6
 1216 005e FB68     		ldr	r3, [r7, #12]
 1217 0060 002B     		cmp	r3, #0
 1218 0062 01D1     		bne	.L103
ARM GAS  /tmp/ccUVmR3N.s 			page 75


 1219              	.LBB160:
 1220              	.LBB161:
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1221              		.loc 3 198 3
 1222              		.syntax unified
 1223              	@ 198 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1224 0064 62B6     		cpsie i
 1225              	@ 0 "" 2
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1226              		.loc 3 199 1
 1227              		.thumb
 1228              		.syntax unified
 1229 0066 00BF     		nop
 1230              	.L103:
 1231              	.LBE161:
 1232              	.LBE160:
 432:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     __enable_irq();
 433:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 434:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 435:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (val);
 1233              		.loc 2 435 10
 1234 0068 3B69     		ldr	r3, [r7, #16]
 436:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 1235              		.loc 2 436 1
 1236 006a 1846     		mov	r0, r3
 1237 006c 1837     		adds	r7, r7, #24
 1238              	.LCFI72:
 1239              		.cfi_def_cfa_offset 8
 1240 006e BD46     		mov	sp, r7
 1241              	.LCFI73:
 1242              		.cfi_def_cfa_register 13
 1243              		@ sp needed
 1244 0070 80BD     		pop	{r7, pc}
 1245              		.cfi_endproc
 1246              	.LFE349:
 1248              		.section	.text.osKernelGetSysTimerFreq,"ax",%progbits
 1249              		.align	1
 1250              		.global	osKernelGetSysTimerFreq
 1251              		.syntax unified
 1252              		.thumb
 1253              		.thumb_func
 1254              		.fpu fpv5-d16
 1256              	osKernelGetSysTimerFreq:
 1257              	.LFB350:
 437:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 438:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osKernelGetSysTimerFreq (void) {
 1258              		.loc 2 438 41
 1259              		.cfi_startproc
 1260              		@ args = 0, pretend = 0, frame = 0
 1261              		@ frame_needed = 1, uses_anonymous_args = 0
 1262              		@ link register save eliminated.
 1263 0000 80B4     		push	{r7}
 1264              	.LCFI74:
 1265              		.cfi_def_cfa_offset 4
 1266              		.cfi_offset 7, -4
 1267 0002 00AF     		add	r7, sp, #0
 1268              	.LCFI75:
ARM GAS  /tmp/ccUVmR3N.s 			page 76


 1269              		.cfi_def_cfa_register 7
 439:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (configCPU_CLOCK_HZ);
 1270              		.loc 2 439 10
 1271 0004 034B     		ldr	r3, .L107
 1272 0006 1B68     		ldr	r3, [r3]
 440:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 1273              		.loc 2 440 1
 1274 0008 1846     		mov	r0, r3
 1275 000a BD46     		mov	sp, r7
 1276              	.LCFI76:
 1277              		.cfi_def_cfa_register 13
 1278              		@ sp needed
 1279 000c 5DF8047B 		ldr	r7, [sp], #4
 1280              	.LCFI77:
 1281              		.cfi_restore 7
 1282              		.cfi_def_cfa_offset 0
 1283 0010 7047     		bx	lr
 1284              	.L108:
 1285 0012 00BF     		.align	2
 1286              	.L107:
 1287 0014 00000000 		.word	SystemCoreClock
 1288              		.cfi_endproc
 1289              	.LFE350:
 1291              		.section	.text.osThreadNew,"ax",%progbits
 1292              		.align	1
 1293              		.global	osThreadNew
 1294              		.syntax unified
 1295              		.thumb
 1296              		.thumb_func
 1297              		.fpu fpv5-d16
 1299              	osThreadNew:
 1300              	.LFB351:
 441:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 442:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*---------------------------------------------------------------------------*/
 443:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 444:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 1301              		.loc 2 444 92
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 40
 1304              		@ frame_needed = 1, uses_anonymous_args = 0
 1305 0000 80B5     		push	{r7, lr}
 1306              	.LCFI78:
 1307              		.cfi_def_cfa_offset 8
 1308              		.cfi_offset 7, -8
 1309              		.cfi_offset 14, -4
 1310 0002 8EB0     		sub	sp, sp, #56
 1311              	.LCFI79:
 1312              		.cfi_def_cfa_offset 64
 1313 0004 04AF     		add	r7, sp, #16
 1314              	.LCFI80:
 1315              		.cfi_def_cfa 7, 48
 1316 0006 F860     		str	r0, [r7, #12]
 1317 0008 B960     		str	r1, [r7, #8]
 1318 000a 7A60     		str	r2, [r7, #4]
 445:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   const char *name;
 446:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t stack;
 447:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskHandle_t hTask;
ARM GAS  /tmp/ccUVmR3N.s 			page 77


 448:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   UBaseType_t prio;
 449:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   int32_t mem;
 450:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 451:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   hTask = NULL;
 1319              		.loc 2 451 9
 1320 000c 0023     		movs	r3, #0
 1321 000e 3B61     		str	r3, [r7, #16]
 1322              	.LBB162:
 1323              	.LBB163:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1324              		.loc 3 276 3
 1325              		.syntax unified
 1326              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1327 0010 EFF30583 		MRS r3, ipsr
 1328              	@ 0 "" 2
 1329              		.thumb
 1330              		.syntax unified
 1331 0014 7B61     		str	r3, [r7, #20]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1332              		.loc 3 277 9
 1333 0016 7B69     		ldr	r3, [r7, #20]
 1334              	.LBE163:
 1335              	.LBE162:
 452:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 453:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (!IS_IRQ() && (func != NULL)) {
 1336              		.loc 2 453 6
 1337 0018 002B     		cmp	r3, #0
 1338 001a 7ED1     		bne	.L111
 1339              		.loc 2 453 17 discriminator 1
 1340 001c FB68     		ldr	r3, [r7, #12]
 1341 001e 002B     		cmp	r3, #0
 1342 0020 7BD0     		beq	.L111
 454:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stack = configMINIMAL_STACK_SIZE;
 1343              		.loc 2 454 11
 1344 0022 8023     		movs	r3, #128
 1345 0024 3B62     		str	r3, [r7, #32]
 455:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     prio  = (UBaseType_t)osPriorityNormal;
 1346              		.loc 2 455 11
 1347 0026 1823     		movs	r3, #24
 1348 0028 FB61     		str	r3, [r7, #28]
 456:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 457:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     name = NULL;
 1349              		.loc 2 457 10
 1350 002a 0023     		movs	r3, #0
 1351 002c 7B62     		str	r3, [r7, #36]
 458:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mem  = -1;
 1352              		.loc 2 458 10
 1353 002e 4FF0FF33 		mov	r3, #-1
 1354 0032 BB61     		str	r3, [r7, #24]
 459:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 460:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (attr != NULL) {
 1355              		.loc 2 460 8
 1356 0034 7B68     		ldr	r3, [r7, #4]
 1357 0036 002B     		cmp	r3, #0
 1358 0038 45D0     		beq	.L112
 461:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (attr->name != NULL) {
 1359              		.loc 2 461 15
ARM GAS  /tmp/ccUVmR3N.s 			page 78


 1360 003a 7B68     		ldr	r3, [r7, #4]
 1361 003c 1B68     		ldr	r3, [r3]
 1362              		.loc 2 461 10
 1363 003e 002B     		cmp	r3, #0
 1364 0040 02D0     		beq	.L113
 462:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         name = attr->name;
 1365              		.loc 2 462 14
 1366 0042 7B68     		ldr	r3, [r7, #4]
 1367 0044 1B68     		ldr	r3, [r3]
 1368 0046 7B62     		str	r3, [r7, #36]
 1369              	.L113:
 463:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 464:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (attr->priority != osPriorityNone) {
 1370              		.loc 2 464 15
 1371 0048 7B68     		ldr	r3, [r7, #4]
 1372 004a 9B69     		ldr	r3, [r3, #24]
 1373              		.loc 2 464 10
 1374 004c 002B     		cmp	r3, #0
 1375 004e 02D0     		beq	.L114
 465:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         prio = (UBaseType_t)attr->priority;
 1376              		.loc 2 465 33
 1377 0050 7B68     		ldr	r3, [r7, #4]
 1378 0052 9B69     		ldr	r3, [r3, #24]
 1379              		.loc 2 465 14
 1380 0054 FB61     		str	r3, [r7, #28]
 1381              	.L114:
 466:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 467:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 468:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable
 1382              		.loc 2 468 10
 1383 0056 FB69     		ldr	r3, [r7, #28]
 1384 0058 002B     		cmp	r3, #0
 1385 005a 08D0     		beq	.L115
 1386              		.loc 2 468 35 discriminator 1
 1387 005c FB69     		ldr	r3, [r7, #28]
 1388 005e 382B     		cmp	r3, #56
 1389 0060 05D8     		bhi	.L115
 1390              		.loc 2 468 70 discriminator 2
 1391 0062 7B68     		ldr	r3, [r7, #4]
 1392 0064 5B68     		ldr	r3, [r3, #4]
 1393              		.loc 2 468 82 discriminator 2
 1394 0066 03F00103 		and	r3, r3, #1
 1395              		.loc 2 468 61 discriminator 2
 1396 006a 002B     		cmp	r3, #0
 1397 006c 01D0     		beq	.L116
 1398              	.L115:
 469:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         return (NULL);
 1399              		.loc 2 469 16
 1400 006e 0023     		movs	r3, #0
 1401 0070 54E0     		b	.L123
 1402              	.L116:
 470:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 471:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 472:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (attr->stack_size > 0U) {
 1403              		.loc 2 472 15
 1404 0072 7B68     		ldr	r3, [r7, #4]
 1405 0074 5B69     		ldr	r3, [r3, #20]
ARM GAS  /tmp/ccUVmR3N.s 			page 79


 1406              		.loc 2 472 10
 1407 0076 002B     		cmp	r3, #0
 1408 0078 03D0     		beq	.L118
 473:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.  
 474:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         /* Stack size should be therefore 4 byte aligned in order to avoid division caused side eff
 475:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         stack = attr->stack_size / sizeof(StackType_t);
 1409              		.loc 2 475 21
 1410 007a 7B68     		ldr	r3, [r7, #4]
 1411 007c 5B69     		ldr	r3, [r3, #20]
 1412              		.loc 2 475 15
 1413 007e 9B08     		lsrs	r3, r3, #2
 1414 0080 3B62     		str	r3, [r7, #32]
 1415              	.L118:
 476:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 477:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 478:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 1416              		.loc 2 478 16
 1417 0082 7B68     		ldr	r3, [r7, #4]
 1418 0084 9B68     		ldr	r3, [r3, #8]
 1419              		.loc 2 478 10
 1420 0086 002B     		cmp	r3, #0
 1421 0088 0ED0     		beq	.L119
 1422              		.loc 2 478 45 discriminator 1
 1423 008a 7B68     		ldr	r3, [r7, #4]
 1424 008c DB68     		ldr	r3, [r3, #12]
 1425              		.loc 2 478 37 discriminator 1
 1426 008e 5B2B     		cmp	r3, #91
 1427 0090 0AD9     		bls	.L119
 479:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 1428              		.loc 2 479 16 discriminator 2
 1429 0092 7B68     		ldr	r3, [r7, #4]
 1430 0094 1B69     		ldr	r3, [r3, #16]
 478:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 1431              		.loc 2 478 83 discriminator 2
 1432 0096 002B     		cmp	r3, #0
 1433 0098 06D0     		beq	.L119
 1434              		.loc 2 479 45
 1435 009a 7B68     		ldr	r3, [r7, #4]
 1436 009c 5B69     		ldr	r3, [r3, #20]
 1437              		.loc 2 479 37
 1438 009e 002B     		cmp	r3, #0
 1439 00a0 02D0     		beq	.L119
 480:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mem = 1;
 1440              		.loc 2 480 13
 1441 00a2 0123     		movs	r3, #1
 1442 00a4 BB61     		str	r3, [r7, #24]
 1443 00a6 10E0     		b	.L121
 1444              	.L119:
 481:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 482:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
 483:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 1445              		.loc 2 483 18
 1446 00a8 7B68     		ldr	r3, [r7, #4]
 1447 00aa 9B68     		ldr	r3, [r3, #8]
 1448              		.loc 2 483 12
 1449 00ac 002B     		cmp	r3, #0
 1450 00ae 0CD1     		bne	.L121
ARM GAS  /tmp/ccUVmR3N.s 			page 80


 1451              		.loc 2 483 44 discriminator 1
 1452 00b0 7B68     		ldr	r3, [r7, #4]
 1453 00b2 DB68     		ldr	r3, [r3, #12]
 1454              		.loc 2 483 36 discriminator 1
 1455 00b4 002B     		cmp	r3, #0
 1456 00b6 08D1     		bne	.L121
 1457              		.loc 2 483 69 discriminator 2
 1458 00b8 7B68     		ldr	r3, [r7, #4]
 1459 00ba 1B69     		ldr	r3, [r3, #16]
 1460              		.loc 2 483 61 discriminator 2
 1461 00bc 002B     		cmp	r3, #0
 1462 00be 04D1     		bne	.L121
 484:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           mem = 0;
 1463              		.loc 2 484 15
 1464 00c0 0023     		movs	r3, #0
 1465 00c2 BB61     		str	r3, [r7, #24]
 1466 00c4 01E0     		b	.L121
 1467              	.L112:
 485:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
 486:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 487:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 488:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
 489:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mem = 0;
 1468              		.loc 2 489 11
 1469 00c6 0023     		movs	r3, #0
 1470 00c8 BB61     		str	r3, [r7, #24]
 1471              	.L121:
 490:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 491:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 492:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (mem == 1) {
 1472              		.loc 2 492 8
 1473 00ca BB69     		ldr	r3, [r7, #24]
 1474 00cc 012B     		cmp	r3, #1
 1475 00ce 10D1     		bne	.L122
 493:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #if (configSUPPORT_STATIC_ALLOCATION == 1)
 494:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t 
 1476              		.loc 2 494 107
 1477 00d0 7B68     		ldr	r3, [r7, #4]
 1478 00d2 1B69     		ldr	r3, [r3, #16]
 495:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****                                                                                       (StaticTask_t
 1479              		.loc 2 495 107
 1480 00d4 7A68     		ldr	r2, [r7, #4]
 1481 00d6 9268     		ldr	r2, [r2, #8]
 494:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****                                                                                       (StaticTask_t
 1482              		.loc 2 494 17
 1483 00d8 0292     		str	r2, [sp, #8]
 1484 00da 0193     		str	r3, [sp, #4]
 1485 00dc FB69     		ldr	r3, [r7, #28]
 1486 00de 0093     		str	r3, [sp]
 1487 00e0 BB68     		ldr	r3, [r7, #8]
 1488 00e2 3A6A     		ldr	r2, [r7, #32]
 1489 00e4 796A     		ldr	r1, [r7, #36]
 1490 00e6 F868     		ldr	r0, [r7, #12]
 1491 00e8 FFF7FEFF 		bl	xTaskCreateStatic
 1492 00ec 0346     		mov	r3, r0
 494:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****                                                                                       (StaticTask_t
 1493              		.loc 2 494 15
ARM GAS  /tmp/ccUVmR3N.s 			page 81


 1494 00ee 3B61     		str	r3, [r7, #16]
 1495 00f0 13E0     		b	.L111
 1496              	.L122:
 496:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #endif
 497:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 498:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
 499:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (mem == 0) {
 1497              		.loc 2 499 10
 1498 00f2 BB69     		ldr	r3, [r7, #24]
 1499 00f4 002B     		cmp	r3, #0
 1500 00f6 10D1     		bne	.L111
 500:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
 501:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != 
 1501              		.loc 2 501 15
 1502 00f8 3B6A     		ldr	r3, [r7, #32]
 1503 00fa 9AB2     		uxth	r2, r3
 1504 00fc 07F11003 		add	r3, r7, #16
 1505 0100 0193     		str	r3, [sp, #4]
 1506 0102 FB69     		ldr	r3, [r7, #28]
 1507 0104 0093     		str	r3, [sp]
 1508 0106 BB68     		ldr	r3, [r7, #8]
 1509 0108 796A     		ldr	r1, [r7, #36]
 1510 010a F868     		ldr	r0, [r7, #12]
 1511 010c FFF7FEFF 		bl	xTaskCreate
 1512 0110 0346     		mov	r3, r0
 1513              		.loc 2 501 14
 1514 0112 012B     		cmp	r3, #1
 1515 0114 01D0     		beq	.L111
 502:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             hTask = NULL;
 1516              		.loc 2 502 19
 1517 0116 0023     		movs	r3, #0
 1518 0118 3B61     		str	r3, [r7, #16]
 1519              	.L111:
 503:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
 504:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         #endif
 505:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 506:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 507:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 508:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 509:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return ((osThreadId_t)hTask);
 1520              		.loc 2 509 11
 1521 011a 3B69     		ldr	r3, [r7, #16]
 1522              	.L123:
 510:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 1523              		.loc 2 510 1 discriminator 1
 1524 011c 1846     		mov	r0, r3
 1525 011e 2837     		adds	r7, r7, #40
 1526              	.LCFI81:
 1527              		.cfi_def_cfa_offset 8
 1528 0120 BD46     		mov	sp, r7
 1529              	.LCFI82:
 1530              		.cfi_def_cfa_register 13
 1531              		@ sp needed
 1532 0122 80BD     		pop	{r7, pc}
 1533              		.cfi_endproc
 1534              	.LFE351:
 1536              		.section	.text.osThreadGetName,"ax",%progbits
ARM GAS  /tmp/ccUVmR3N.s 			page 82


 1537              		.align	1
 1538              		.global	osThreadGetName
 1539              		.syntax unified
 1540              		.thumb
 1541              		.thumb_func
 1542              		.fpu fpv5-d16
 1544              	osThreadGetName:
 1545              	.LFB352:
 511:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 512:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** const char *osThreadGetName (osThreadId_t thread_id) {
 1546              		.loc 2 512 54
 1547              		.cfi_startproc
 1548              		@ args = 0, pretend = 0, frame = 24
 1549              		@ frame_needed = 1, uses_anonymous_args = 0
 1550 0000 80B5     		push	{r7, lr}
 1551              	.LCFI83:
 1552              		.cfi_def_cfa_offset 8
 1553              		.cfi_offset 7, -8
 1554              		.cfi_offset 14, -4
 1555 0002 86B0     		sub	sp, sp, #24
 1556              	.LCFI84:
 1557              		.cfi_def_cfa_offset 32
 1558 0004 00AF     		add	r7, sp, #0
 1559              	.LCFI85:
 1560              		.cfi_def_cfa_register 7
 1561 0006 7860     		str	r0, [r7, #4]
 513:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskHandle_t hTask = (TaskHandle_t)thread_id;
 1562              		.loc 2 513 16
 1563 0008 7B68     		ldr	r3, [r7, #4]
 1564 000a 3B61     		str	r3, [r7, #16]
 1565              	.LBB164:
 1566              	.LBB165:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1567              		.loc 3 276 3
 1568              		.syntax unified
 1569              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1570 000c EFF30583 		MRS r3, ipsr
 1571              	@ 0 "" 2
 1572              		.thumb
 1573              		.syntax unified
 1574 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1575              		.loc 3 277 9
 1576 0012 FB68     		ldr	r3, [r7, #12]
 1577              	.LBE165:
 1578              	.LBE164:
 514:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   const char *name;
 515:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 516:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ() || (hTask == NULL)) {
 1579              		.loc 2 516 6
 1580 0014 002B     		cmp	r3, #0
 1581 0016 02D1     		bne	.L126
 1582              		.loc 2 516 16 discriminator 1
 1583 0018 3B69     		ldr	r3, [r7, #16]
 1584 001a 002B     		cmp	r3, #0
 1585 001c 02D1     		bne	.L127
 1586              	.L126:
ARM GAS  /tmp/ccUVmR3N.s 			page 83


 517:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     name = NULL;
 1587              		.loc 2 517 10
 1588 001e 0023     		movs	r3, #0
 1589 0020 7B61     		str	r3, [r7, #20]
 1590 0022 03E0     		b	.L128
 1591              	.L127:
 518:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
 519:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     name = pcTaskGetName (hTask);
 1592              		.loc 2 519 12
 1593 0024 3869     		ldr	r0, [r7, #16]
 1594 0026 FFF7FEFF 		bl	pcTaskGetName
 1595 002a 7861     		str	r0, [r7, #20]
 1596              	.L128:
 520:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 521:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 522:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (name);
 1597              		.loc 2 522 10
 1598 002c 7B69     		ldr	r3, [r7, #20]
 523:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 1599              		.loc 2 523 1
 1600 002e 1846     		mov	r0, r3
 1601 0030 1837     		adds	r7, r7, #24
 1602              	.LCFI86:
 1603              		.cfi_def_cfa_offset 8
 1604 0032 BD46     		mov	sp, r7
 1605              	.LCFI87:
 1606              		.cfi_def_cfa_register 13
 1607              		@ sp needed
 1608 0034 80BD     		pop	{r7, pc}
 1609              		.cfi_endproc
 1610              	.LFE352:
 1612              		.section	.text.osThreadGetId,"ax",%progbits
 1613              		.align	1
 1614              		.global	osThreadGetId
 1615              		.syntax unified
 1616              		.thumb
 1617              		.thumb_func
 1618              		.fpu fpv5-d16
 1620              	osThreadGetId:
 1621              	.LFB353:
 524:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 525:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osThreadId_t osThreadGetId (void) {
 1622              		.loc 2 525 35
 1623              		.cfi_startproc
 1624              		@ args = 0, pretend = 0, frame = 8
 1625              		@ frame_needed = 1, uses_anonymous_args = 0
 1626 0000 80B5     		push	{r7, lr}
 1627              	.LCFI88:
 1628              		.cfi_def_cfa_offset 8
 1629              		.cfi_offset 7, -8
 1630              		.cfi_offset 14, -4
 1631 0002 82B0     		sub	sp, sp, #8
 1632              	.LCFI89:
 1633              		.cfi_def_cfa_offset 16
 1634 0004 00AF     		add	r7, sp, #0
 1635              	.LCFI90:
 1636              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccUVmR3N.s 			page 84


 526:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osThreadId_t id;
 527:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 528:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 1637              		.loc 2 528 22
 1638 0006 FFF7FEFF 		bl	xTaskGetCurrentTaskHandle
 1639 000a 7860     		str	r0, [r7, #4]
 529:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 530:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (id);
 1640              		.loc 2 530 10
 1641 000c 7B68     		ldr	r3, [r7, #4]
 531:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 1642              		.loc 2 531 1
 1643 000e 1846     		mov	r0, r3
 1644 0010 0837     		adds	r7, r7, #8
 1645              	.LCFI91:
 1646              		.cfi_def_cfa_offset 8
 1647 0012 BD46     		mov	sp, r7
 1648              	.LCFI92:
 1649              		.cfi_def_cfa_register 13
 1650              		@ sp needed
 1651 0014 80BD     		pop	{r7, pc}
 1652              		.cfi_endproc
 1653              	.LFE353:
 1655              		.section	.text.osThreadGetState,"ax",%progbits
 1656              		.align	1
 1657              		.global	osThreadGetState
 1658              		.syntax unified
 1659              		.thumb
 1660              		.thumb_func
 1661              		.fpu fpv5-d16
 1663              	osThreadGetState:
 1664              	.LFB354:
 532:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 533:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osThreadState_t osThreadGetState (osThreadId_t thread_id) {
 1665              		.loc 2 533 59
 1666              		.cfi_startproc
 1667              		@ args = 0, pretend = 0, frame = 24
 1668              		@ frame_needed = 1, uses_anonymous_args = 0
 1669 0000 80B5     		push	{r7, lr}
 1670              	.LCFI93:
 1671              		.cfi_def_cfa_offset 8
 1672              		.cfi_offset 7, -8
 1673              		.cfi_offset 14, -4
 1674 0002 86B0     		sub	sp, sp, #24
 1675              	.LCFI94:
 1676              		.cfi_def_cfa_offset 32
 1677 0004 00AF     		add	r7, sp, #0
 1678              	.LCFI95:
 1679              		.cfi_def_cfa_register 7
 1680 0006 7860     		str	r0, [r7, #4]
 534:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskHandle_t hTask = (TaskHandle_t)thread_id;
 1681              		.loc 2 534 16
 1682 0008 7B68     		ldr	r3, [r7, #4]
 1683 000a 3B61     		str	r3, [r7, #16]
 1684              	.LBB166:
 1685              	.LBB167:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccUVmR3N.s 			page 85


 1686              		.loc 3 276 3
 1687              		.syntax unified
 1688              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1689 000c EFF30583 		MRS r3, ipsr
 1690              	@ 0 "" 2
 1691              		.thumb
 1692              		.syntax unified
 1693 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1694              		.loc 3 277 9
 1695 0012 FB68     		ldr	r3, [r7, #12]
 1696              	.LBE167:
 1697              	.LBE166:
 535:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osThreadState_t state;
 536:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 537:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ() || (hTask == NULL)) {
 1698              		.loc 2 537 6
 1699 0014 002B     		cmp	r3, #0
 1700 0016 02D1     		bne	.L134
 1701              		.loc 2 537 16 discriminator 1
 1702 0018 3B69     		ldr	r3, [r7, #16]
 1703 001a 002B     		cmp	r3, #0
 1704 001c 03D1     		bne	.L135
 1705              	.L134:
 538:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     state = osThreadError;
 1706              		.loc 2 538 11
 1707 001e 4FF0FF33 		mov	r3, #-1
 1708 0022 7B61     		str	r3, [r7, #20]
 1709 0024 22E0     		b	.L136
 1710              	.L135:
 539:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 540:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 541:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     switch (eTaskGetState (hTask)) {
 1711              		.loc 2 541 13
 1712 0026 3869     		ldr	r0, [r7, #16]
 1713 0028 FFF7FEFF 		bl	eTaskGetState
 1714 002c 0346     		mov	r3, r0
 1715 002e 042B     		cmp	r3, #4
 1716 0030 18D8     		bhi	.L137
 1717 0032 01A2     		adr	r2, .L139
 1718 0034 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1719              		.p2align 2
 1720              	.L139:
 1721 0038 4D000000 		.word	.L142+1
 1722 003c 53000000 		.word	.L141+1
 1723 0040 59000000 		.word	.L140+1
 1724 0044 59000000 		.word	.L140+1
 1725 0048 5F000000 		.word	.L138+1
 1726              		.p2align 1
 1727              	.L142:
 542:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case eRunning:   state = osThreadRunning;    break;
 1728              		.loc 2 542 30
 1729 004c 0223     		movs	r3, #2
 1730 004e 7B61     		str	r3, [r7, #20]
 1731              		.loc 2 542 7
 1732 0050 0CE0     		b	.L136
 1733              	.L141:
ARM GAS  /tmp/ccUVmR3N.s 			page 86


 543:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case eReady:     state = osThreadReady;      break;
 1734              		.loc 2 543 30
 1735 0052 0123     		movs	r3, #1
 1736 0054 7B61     		str	r3, [r7, #20]
 1737              		.loc 2 543 7
 1738 0056 09E0     		b	.L136
 1739              	.L140:
 544:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case eBlocked:
 545:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case eSuspended: state = osThreadBlocked;    break;
 1740              		.loc 2 545 30
 1741 0058 0323     		movs	r3, #3
 1742 005a 7B61     		str	r3, [r7, #20]
 1743              		.loc 2 545 7
 1744 005c 06E0     		b	.L136
 1745              	.L138:
 546:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case eDeleted:   state = osThreadTerminated; break;
 1746              		.loc 2 546 30
 1747 005e 0423     		movs	r3, #4
 1748 0060 7B61     		str	r3, [r7, #20]
 1749              		.loc 2 546 7
 1750 0062 03E0     		b	.L136
 1751              	.L137:
 547:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       case eInvalid:
 548:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       default:         state = osThreadError;      break;
 1752              		.loc 2 548 30
 1753 0064 4FF0FF33 		mov	r3, #-1
 1754 0068 7B61     		str	r3, [r7, #20]
 1755              		.loc 2 548 7
 1756 006a 00BF     		nop
 1757              	.L136:
 549:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 550:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 551:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 552:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (state);
 1758              		.loc 2 552 10
 1759 006c 7B69     		ldr	r3, [r7, #20]
 553:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 1760              		.loc 2 553 1
 1761 006e 1846     		mov	r0, r3
 1762 0070 1837     		adds	r7, r7, #24
 1763              	.LCFI96:
 1764              		.cfi_def_cfa_offset 8
 1765 0072 BD46     		mov	sp, r7
 1766              	.LCFI97:
 1767              		.cfi_def_cfa_register 13
 1768              		@ sp needed
 1769 0074 80BD     		pop	{r7, pc}
 1770              		.cfi_endproc
 1771              	.LFE354:
 1773 0076 00BF     		.section	.text.osThreadGetStackSpace,"ax",%progbits
 1774              		.align	1
 1775              		.global	osThreadGetStackSpace
 1776              		.syntax unified
 1777              		.thumb
 1778              		.thumb_func
 1779              		.fpu fpv5-d16
 1781              	osThreadGetStackSpace:
ARM GAS  /tmp/ccUVmR3N.s 			page 87


 1782              	.LFB355:
 554:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 555:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osThreadGetStackSpace (osThreadId_t thread_id) {
 1783              		.loc 2 555 57
 1784              		.cfi_startproc
 1785              		@ args = 0, pretend = 0, frame = 24
 1786              		@ frame_needed = 1, uses_anonymous_args = 0
 1787 0000 80B5     		push	{r7, lr}
 1788              	.LCFI98:
 1789              		.cfi_def_cfa_offset 8
 1790              		.cfi_offset 7, -8
 1791              		.cfi_offset 14, -4
 1792 0002 86B0     		sub	sp, sp, #24
 1793              	.LCFI99:
 1794              		.cfi_def_cfa_offset 32
 1795 0004 00AF     		add	r7, sp, #0
 1796              	.LCFI100:
 1797              		.cfi_def_cfa_register 7
 1798 0006 7860     		str	r0, [r7, #4]
 556:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskHandle_t hTask = (TaskHandle_t)thread_id;
 1799              		.loc 2 556 16
 1800 0008 7B68     		ldr	r3, [r7, #4]
 1801 000a 3B61     		str	r3, [r7, #16]
 1802              	.LBB168:
 1803              	.LBB169:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1804              		.loc 3 276 3
 1805              		.syntax unified
 1806              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1807 000c EFF30583 		MRS r3, ipsr
 1808              	@ 0 "" 2
 1809              		.thumb
 1810              		.syntax unified
 1811 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1812              		.loc 3 277 9
 1813 0012 FB68     		ldr	r3, [r7, #12]
 1814              	.LBE169:
 1815              	.LBE168:
 557:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t sz;
 558:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 559:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ() || (hTask == NULL)) {
 1816              		.loc 2 559 6
 1817 0014 002B     		cmp	r3, #0
 1818 0016 02D1     		bne	.L146
 1819              		.loc 2 559 16 discriminator 1
 1820 0018 3B69     		ldr	r3, [r7, #16]
 1821 001a 002B     		cmp	r3, #0
 1822 001c 02D1     		bne	.L147
 1823              	.L146:
 560:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     sz = 0U;
 1824              		.loc 2 560 8
 1825 001e 0023     		movs	r3, #0
 1826 0020 7B61     		str	r3, [r7, #20]
 1827 0022 05E0     		b	.L148
 1828              	.L147:
 561:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
ARM GAS  /tmp/ccUVmR3N.s 			page 88


 562:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     sz = (uint32_t)(uxTaskGetStackHighWaterMark(hTask) * sizeof(StackType_t));
 1829              		.loc 2 562 21
 1830 0024 3869     		ldr	r0, [r7, #16]
 1831 0026 FFF7FEFF 		bl	uxTaskGetStackHighWaterMark
 1832 002a 0346     		mov	r3, r0
 1833              		.loc 2 562 8
 1834 002c 9B00     		lsls	r3, r3, #2
 1835 002e 7B61     		str	r3, [r7, #20]
 1836              	.L148:
 563:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 564:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 565:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (sz);
 1837              		.loc 2 565 10
 1838 0030 7B69     		ldr	r3, [r7, #20]
 566:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 1839              		.loc 2 566 1
 1840 0032 1846     		mov	r0, r3
 1841 0034 1837     		adds	r7, r7, #24
 1842              	.LCFI101:
 1843              		.cfi_def_cfa_offset 8
 1844 0036 BD46     		mov	sp, r7
 1845              	.LCFI102:
 1846              		.cfi_def_cfa_register 13
 1847              		@ sp needed
 1848 0038 80BD     		pop	{r7, pc}
 1849              		.cfi_endproc
 1850              	.LFE355:
 1852              		.section	.text.osThreadSetPriority,"ax",%progbits
 1853              		.align	1
 1854              		.global	osThreadSetPriority
 1855              		.syntax unified
 1856              		.thumb
 1857              		.thumb_func
 1858              		.fpu fpv5-d16
 1860              	osThreadSetPriority:
 1861              	.LFB356:
 567:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 568:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority) {
 1862              		.loc 2 568 80
 1863              		.cfi_startproc
 1864              		@ args = 0, pretend = 0, frame = 24
 1865              		@ frame_needed = 1, uses_anonymous_args = 0
 1866 0000 80B5     		push	{r7, lr}
 1867              	.LCFI103:
 1868              		.cfi_def_cfa_offset 8
 1869              		.cfi_offset 7, -8
 1870              		.cfi_offset 14, -4
 1871 0002 86B0     		sub	sp, sp, #24
 1872              	.LCFI104:
 1873              		.cfi_def_cfa_offset 32
 1874 0004 00AF     		add	r7, sp, #0
 1875              	.LCFI105:
 1876              		.cfi_def_cfa_register 7
 1877 0006 7860     		str	r0, [r7, #4]
 1878 0008 3960     		str	r1, [r7]
 569:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskHandle_t hTask = (TaskHandle_t)thread_id;
 1879              		.loc 2 569 16
ARM GAS  /tmp/ccUVmR3N.s 			page 89


 1880 000a 7B68     		ldr	r3, [r7, #4]
 1881 000c 3B61     		str	r3, [r7, #16]
 1882              	.LBB170:
 1883              	.LBB171:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1884              		.loc 3 276 3
 1885              		.syntax unified
 1886              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1887 000e EFF30583 		MRS r3, ipsr
 1888              	@ 0 "" 2
 1889              		.thumb
 1890              		.syntax unified
 1891 0012 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1892              		.loc 3 277 9
 1893 0014 FB68     		ldr	r3, [r7, #12]
 1894              	.LBE171:
 1895              	.LBE170:
 570:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
 571:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 572:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 1896              		.loc 2 572 6
 1897 0016 002B     		cmp	r3, #0
 1898 0018 03D0     		beq	.L152
 573:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 1899              		.loc 2 573 10
 1900 001a 6FF00503 		mvn	r3, #5
 1901 001e 7B61     		str	r3, [r7, #20]
 1902 0020 13E0     		b	.L153
 1903              	.L152:
 574:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 575:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if ((hTask == NULL) || (priority < osPriorityIdle) || (priority > osPriorityISR)) {
 1904              		.loc 2 575 11
 1905 0022 3B69     		ldr	r3, [r7, #16]
 1906 0024 002B     		cmp	r3, #0
 1907 0026 05D0     		beq	.L154
 1908              		.loc 2 575 28 discriminator 1
 1909 0028 3B68     		ldr	r3, [r7]
 1910 002a 002B     		cmp	r3, #0
 1911 002c 02DD     		ble	.L154
 1912              		.loc 2 575 59 discriminator 2
 1913 002e 3B68     		ldr	r3, [r7]
 1914 0030 382B     		cmp	r3, #56
 1915 0032 03DD     		ble	.L155
 1916              	.L154:
 576:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 1917              		.loc 2 576 10
 1918 0034 6FF00303 		mvn	r3, #3
 1919 0038 7B61     		str	r3, [r7, #20]
 1920 003a 06E0     		b	.L153
 1921              	.L155:
 577:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 578:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 579:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osOK;
 1922              		.loc 2 579 10
 1923 003c 0023     		movs	r3, #0
 1924 003e 7B61     		str	r3, [r7, #20]
ARM GAS  /tmp/ccUVmR3N.s 			page 90


 580:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     vTaskPrioritySet (hTask, (UBaseType_t)priority);
 1925              		.loc 2 580 5
 1926 0040 3B68     		ldr	r3, [r7]
 1927 0042 1946     		mov	r1, r3
 1928 0044 3869     		ldr	r0, [r7, #16]
 1929 0046 FFF7FEFF 		bl	vTaskPrioritySet
 1930              	.L153:
 581:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 582:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 583:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 1931              		.loc 2 583 10
 1932 004a 7B69     		ldr	r3, [r7, #20]
 584:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 1933              		.loc 2 584 1
 1934 004c 1846     		mov	r0, r3
 1935 004e 1837     		adds	r7, r7, #24
 1936              	.LCFI106:
 1937              		.cfi_def_cfa_offset 8
 1938 0050 BD46     		mov	sp, r7
 1939              	.LCFI107:
 1940              		.cfi_def_cfa_register 13
 1941              		@ sp needed
 1942 0052 80BD     		pop	{r7, pc}
 1943              		.cfi_endproc
 1944              	.LFE356:
 1946              		.section	.text.osThreadGetPriority,"ax",%progbits
 1947              		.align	1
 1948              		.global	osThreadGetPriority
 1949              		.syntax unified
 1950              		.thumb
 1951              		.thumb_func
 1952              		.fpu fpv5-d16
 1954              	osThreadGetPriority:
 1955              	.LFB357:
 585:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 586:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osPriority_t osThreadGetPriority (osThreadId_t thread_id) {
 1956              		.loc 2 586 59
 1957              		.cfi_startproc
 1958              		@ args = 0, pretend = 0, frame = 24
 1959              		@ frame_needed = 1, uses_anonymous_args = 0
 1960 0000 80B5     		push	{r7, lr}
 1961              	.LCFI108:
 1962              		.cfi_def_cfa_offset 8
 1963              		.cfi_offset 7, -8
 1964              		.cfi_offset 14, -4
 1965 0002 86B0     		sub	sp, sp, #24
 1966              	.LCFI109:
 1967              		.cfi_def_cfa_offset 32
 1968 0004 00AF     		add	r7, sp, #0
 1969              	.LCFI110:
 1970              		.cfi_def_cfa_register 7
 1971 0006 7860     		str	r0, [r7, #4]
 587:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskHandle_t hTask = (TaskHandle_t)thread_id;
 1972              		.loc 2 587 16
 1973 0008 7B68     		ldr	r3, [r7, #4]
 1974 000a 3B61     		str	r3, [r7, #16]
 1975              	.LBB172:
ARM GAS  /tmp/ccUVmR3N.s 			page 91


 1976              	.LBB173:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1977              		.loc 3 276 3
 1978              		.syntax unified
 1979              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1980 000c EFF30583 		MRS r3, ipsr
 1981              	@ 0 "" 2
 1982              		.thumb
 1983              		.syntax unified
 1984 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1985              		.loc 3 277 9
 1986 0012 FB68     		ldr	r3, [r7, #12]
 1987              	.LBE173:
 1988              	.LBE172:
 588:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osPriority_t prio;
 589:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 590:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ() || (hTask == NULL)) {
 1989              		.loc 2 590 6
 1990 0014 002B     		cmp	r3, #0
 1991 0016 02D1     		bne	.L159
 1992              		.loc 2 590 16 discriminator 1
 1993 0018 3B69     		ldr	r3, [r7, #16]
 1994 001a 002B     		cmp	r3, #0
 1995 001c 03D1     		bne	.L160
 1996              	.L159:
 591:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     prio = osPriorityError;
 1997              		.loc 2 591 10
 1998 001e 4FF0FF33 		mov	r3, #-1
 1999 0022 7B61     		str	r3, [r7, #20]
 2000 0024 04E0     		b	.L161
 2001              	.L160:
 592:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
 593:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     prio = (osPriority_t)((int32_t)uxTaskPriorityGet (hTask));
 2002              		.loc 2 593 36
 2003 0026 3869     		ldr	r0, [r7, #16]
 2004 0028 FFF7FEFF 		bl	uxTaskPriorityGet
 2005 002c 0346     		mov	r3, r0
 2006              		.loc 2 593 10
 2007 002e 7B61     		str	r3, [r7, #20]
 2008              	.L161:
 594:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 595:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 596:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (prio);
 2009              		.loc 2 596 10
 2010 0030 7B69     		ldr	r3, [r7, #20]
 597:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 2011              		.loc 2 597 1
 2012 0032 1846     		mov	r0, r3
 2013 0034 1837     		adds	r7, r7, #24
 2014              	.LCFI111:
 2015              		.cfi_def_cfa_offset 8
 2016 0036 BD46     		mov	sp, r7
 2017              	.LCFI112:
 2018              		.cfi_def_cfa_register 13
 2019              		@ sp needed
 2020 0038 80BD     		pop	{r7, pc}
ARM GAS  /tmp/ccUVmR3N.s 			page 92


 2021              		.cfi_endproc
 2022              	.LFE357:
 2024              		.section	.text.osThreadYield,"ax",%progbits
 2025              		.align	1
 2026              		.global	osThreadYield
 2027              		.syntax unified
 2028              		.thumb
 2029              		.thumb_func
 2030              		.fpu fpv5-d16
 2032              	osThreadYield:
 2033              	.LFB358:
 598:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 599:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osThreadYield (void) {
 2034              		.loc 2 599 33
 2035              		.cfi_startproc
 2036              		@ args = 0, pretend = 0, frame = 8
 2037              		@ frame_needed = 1, uses_anonymous_args = 0
 2038              		@ link register save eliminated.
 2039 0000 80B4     		push	{r7}
 2040              	.LCFI113:
 2041              		.cfi_def_cfa_offset 4
 2042              		.cfi_offset 7, -4
 2043 0002 83B0     		sub	sp, sp, #12
 2044              	.LCFI114:
 2045              		.cfi_def_cfa_offset 16
 2046 0004 00AF     		add	r7, sp, #0
 2047              	.LCFI115:
 2048              		.cfi_def_cfa_register 7
 2049              	.LBB174:
 2050              	.LBB175:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2051              		.loc 3 276 3
 2052              		.syntax unified
 2053              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2054 0006 EFF30583 		MRS r3, ipsr
 2055              	@ 0 "" 2
 2056              		.thumb
 2057              		.syntax unified
 2058 000a 3B60     		str	r3, [r7]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2059              		.loc 3 277 9
 2060 000c 3B68     		ldr	r3, [r7]
 2061              	.LBE175:
 2062              	.LBE174:
 600:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
 601:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 602:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 2063              		.loc 2 602 6
 2064 000e 002B     		cmp	r3, #0
 2065 0010 03D0     		beq	.L165
 603:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 2066              		.loc 2 603 10
 2067 0012 6FF00503 		mvn	r3, #5
 2068 0016 7B60     		str	r3, [r7, #4]
 2069 0018 09E0     		b	.L166
 2070              	.L165:
 604:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
ARM GAS  /tmp/ccUVmR3N.s 			page 93


 605:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osOK;
 2071              		.loc 2 605 10
 2072 001a 0023     		movs	r3, #0
 2073 001c 7B60     		str	r3, [r7, #4]
 606:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     taskYIELD();
 2074              		.loc 2 606 5
 2075 001e 074B     		ldr	r3, .L168
 2076 0020 4FF08052 		mov	r2, #268435456
 2077 0024 1A60     		str	r2, [r3]
 2078              		.syntax unified
 2079              	@ 606 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 2080 0026 BFF34F8F 		dsb
 2081              	@ 0 "" 2
 2082              	@ 606 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 2083 002a BFF36F8F 		isb
 2084              	@ 0 "" 2
 2085              		.thumb
 2086              		.syntax unified
 2087              	.L166:
 607:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 608:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 609:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 2088              		.loc 2 609 10
 2089 002e 7B68     		ldr	r3, [r7, #4]
 610:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 2090              		.loc 2 610 1
 2091 0030 1846     		mov	r0, r3
 2092 0032 0C37     		adds	r7, r7, #12
 2093              	.LCFI116:
 2094              		.cfi_def_cfa_offset 4
 2095 0034 BD46     		mov	sp, r7
 2096              	.LCFI117:
 2097              		.cfi_def_cfa_register 13
 2098              		@ sp needed
 2099 0036 5DF8047B 		ldr	r7, [sp], #4
 2100              	.LCFI118:
 2101              		.cfi_restore 7
 2102              		.cfi_def_cfa_offset 0
 2103 003a 7047     		bx	lr
 2104              	.L169:
 2105              		.align	2
 2106              	.L168:
 2107 003c 04ED00E0 		.word	-536810236
 2108              		.cfi_endproc
 2109              	.LFE358:
 2111              		.section	.text.osThreadSuspend,"ax",%progbits
 2112              		.align	1
 2113              		.global	osThreadSuspend
 2114              		.syntax unified
 2115              		.thumb
 2116              		.thumb_func
 2117              		.fpu fpv5-d16
 2119              	osThreadSuspend:
 2120              	.LFB359:
 611:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 612:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
 613:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osThreadSuspend (osThreadId_t thread_id) {
ARM GAS  /tmp/ccUVmR3N.s 			page 94


 2121              		.loc 2 613 53
 2122              		.cfi_startproc
 2123              		@ args = 0, pretend = 0, frame = 24
 2124              		@ frame_needed = 1, uses_anonymous_args = 0
 2125 0000 80B5     		push	{r7, lr}
 2126              	.LCFI119:
 2127              		.cfi_def_cfa_offset 8
 2128              		.cfi_offset 7, -8
 2129              		.cfi_offset 14, -4
 2130 0002 86B0     		sub	sp, sp, #24
 2131              	.LCFI120:
 2132              		.cfi_def_cfa_offset 32
 2133 0004 00AF     		add	r7, sp, #0
 2134              	.LCFI121:
 2135              		.cfi_def_cfa_register 7
 2136 0006 7860     		str	r0, [r7, #4]
 614:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskHandle_t hTask = (TaskHandle_t)thread_id;
 2137              		.loc 2 614 16
 2138 0008 7B68     		ldr	r3, [r7, #4]
 2139 000a 3B61     		str	r3, [r7, #16]
 2140              	.LBB176:
 2141              	.LBB177:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2142              		.loc 3 276 3
 2143              		.syntax unified
 2144              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2145 000c EFF30583 		MRS r3, ipsr
 2146              	@ 0 "" 2
 2147              		.thumb
 2148              		.syntax unified
 2149 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2150              		.loc 3 277 9
 2151 0012 FB68     		ldr	r3, [r7, #12]
 2152              	.LBE177:
 2153              	.LBE176:
 615:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
 616:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 617:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 2154              		.loc 2 617 6
 2155 0014 002B     		cmp	r3, #0
 2156 0016 03D0     		beq	.L172
 618:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 2157              		.loc 2 618 10
 2158 0018 6FF00503 		mvn	r3, #5
 2159 001c 7B61     		str	r3, [r7, #20]
 2160 001e 0BE0     		b	.L173
 2161              	.L172:
 619:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 620:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hTask == NULL) {
 2162              		.loc 2 620 11
 2163 0020 3B69     		ldr	r3, [r7, #16]
 2164 0022 002B     		cmp	r3, #0
 2165 0024 03D1     		bne	.L174
 621:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 2166              		.loc 2 621 10
 2167 0026 6FF00303 		mvn	r3, #3
ARM GAS  /tmp/ccUVmR3N.s 			page 95


 2168 002a 7B61     		str	r3, [r7, #20]
 2169 002c 04E0     		b	.L173
 2170              	.L174:
 622:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 623:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 624:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osOK;
 2171              		.loc 2 624 10
 2172 002e 0023     		movs	r3, #0
 2173 0030 7B61     		str	r3, [r7, #20]
 625:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     vTaskSuspend (hTask);
 2174              		.loc 2 625 5
 2175 0032 3869     		ldr	r0, [r7, #16]
 2176 0034 FFF7FEFF 		bl	vTaskSuspend
 2177              	.L173:
 626:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 627:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 628:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 2178              		.loc 2 628 10
 2179 0038 7B69     		ldr	r3, [r7, #20]
 629:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 2180              		.loc 2 629 1
 2181 003a 1846     		mov	r0, r3
 2182 003c 1837     		adds	r7, r7, #24
 2183              	.LCFI122:
 2184              		.cfi_def_cfa_offset 8
 2185 003e BD46     		mov	sp, r7
 2186              	.LCFI123:
 2187              		.cfi_def_cfa_register 13
 2188              		@ sp needed
 2189 0040 80BD     		pop	{r7, pc}
 2190              		.cfi_endproc
 2191              	.LFE359:
 2193              		.section	.text.osThreadResume,"ax",%progbits
 2194              		.align	1
 2195              		.global	osThreadResume
 2196              		.syntax unified
 2197              		.thumb
 2198              		.thumb_func
 2199              		.fpu fpv5-d16
 2201              	osThreadResume:
 2202              	.LFB360:
 630:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 631:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osThreadResume (osThreadId_t thread_id) {
 2203              		.loc 2 631 52
 2204              		.cfi_startproc
 2205              		@ args = 0, pretend = 0, frame = 24
 2206              		@ frame_needed = 1, uses_anonymous_args = 0
 2207 0000 80B5     		push	{r7, lr}
 2208              	.LCFI124:
 2209              		.cfi_def_cfa_offset 8
 2210              		.cfi_offset 7, -8
 2211              		.cfi_offset 14, -4
 2212 0002 86B0     		sub	sp, sp, #24
 2213              	.LCFI125:
 2214              		.cfi_def_cfa_offset 32
 2215 0004 00AF     		add	r7, sp, #0
 2216              	.LCFI126:
ARM GAS  /tmp/ccUVmR3N.s 			page 96


 2217              		.cfi_def_cfa_register 7
 2218 0006 7860     		str	r0, [r7, #4]
 632:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskHandle_t hTask = (TaskHandle_t)thread_id;
 2219              		.loc 2 632 16
 2220 0008 7B68     		ldr	r3, [r7, #4]
 2221 000a 3B61     		str	r3, [r7, #16]
 2222              	.LBB178:
 2223              	.LBB179:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2224              		.loc 3 276 3
 2225              		.syntax unified
 2226              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2227 000c EFF30583 		MRS r3, ipsr
 2228              	@ 0 "" 2
 2229              		.thumb
 2230              		.syntax unified
 2231 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2232              		.loc 3 277 9
 2233 0012 FB68     		ldr	r3, [r7, #12]
 2234              	.LBE179:
 2235              	.LBE178:
 633:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
 634:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 635:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 2236              		.loc 2 635 6
 2237 0014 002B     		cmp	r3, #0
 2238 0016 03D0     		beq	.L178
 636:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 2239              		.loc 2 636 10
 2240 0018 6FF00503 		mvn	r3, #5
 2241 001c 7B61     		str	r3, [r7, #20]
 2242 001e 0BE0     		b	.L179
 2243              	.L178:
 637:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 638:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hTask == NULL) {
 2244              		.loc 2 638 11
 2245 0020 3B69     		ldr	r3, [r7, #16]
 2246 0022 002B     		cmp	r3, #0
 2247 0024 03D1     		bne	.L180
 639:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 2248              		.loc 2 639 10
 2249 0026 6FF00303 		mvn	r3, #3
 2250 002a 7B61     		str	r3, [r7, #20]
 2251 002c 04E0     		b	.L179
 2252              	.L180:
 640:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 641:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 642:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osOK;
 2253              		.loc 2 642 10
 2254 002e 0023     		movs	r3, #0
 2255 0030 7B61     		str	r3, [r7, #20]
 643:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     vTaskResume (hTask);
 2256              		.loc 2 643 5
 2257 0032 3869     		ldr	r0, [r7, #16]
 2258 0034 FFF7FEFF 		bl	vTaskResume
 2259              	.L179:
ARM GAS  /tmp/ccUVmR3N.s 			page 97


 644:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 645:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 646:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 2260              		.loc 2 646 10
 2261 0038 7B69     		ldr	r3, [r7, #20]
 647:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 2262              		.loc 2 647 1
 2263 003a 1846     		mov	r0, r3
 2264 003c 1837     		adds	r7, r7, #24
 2265              	.LCFI127:
 2266              		.cfi_def_cfa_offset 8
 2267 003e BD46     		mov	sp, r7
 2268              	.LCFI128:
 2269              		.cfi_def_cfa_register 13
 2270              		@ sp needed
 2271 0040 80BD     		pop	{r7, pc}
 2272              		.cfi_endproc
 2273              	.LFE360:
 2275              		.section	.text.osThreadExit,"ax",%progbits
 2276              		.align	1
 2277              		.global	osThreadExit
 2278              		.syntax unified
 2279              		.thumb
 2280              		.thumb_func
 2281              		.fpu fpv5-d16
 2283              	osThreadExit:
 2284              	.LFB361:
 648:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */
 649:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 650:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** __NO_RETURN void osThreadExit (void) {
 2285              		.loc 2 650 38
 2286              		.cfi_startproc
 2287              		@ args = 0, pretend = 0, frame = 0
 2288              		@ frame_needed = 1, uses_anonymous_args = 0
 2289 0000 80B5     		push	{r7, lr}
 2290              	.LCFI129:
 2291              		.cfi_def_cfa_offset 8
 2292              		.cfi_offset 7, -8
 2293              		.cfi_offset 14, -4
 2294 0002 00AF     		add	r7, sp, #0
 2295              	.LCFI130:
 2296              		.cfi_def_cfa_register 7
 651:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef USE_FreeRTOS_HEAP_1
 652:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   vTaskDelete (NULL);
 2297              		.loc 2 652 3
 2298 0004 0020     		movs	r0, #0
 2299 0006 FFF7FEFF 		bl	vTaskDelete
 2300              	.L183:
 653:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
 654:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   for (;;);
 2301              		.loc 2 654 3 discriminator 1
 2302 000a FEE7     		b	.L183
 2303              		.cfi_endproc
 2304              	.LFE361:
 2306              		.section	.text.osThreadTerminate,"ax",%progbits
 2307              		.align	1
 2308              		.global	osThreadTerminate
ARM GAS  /tmp/ccUVmR3N.s 			page 98


 2309              		.syntax unified
 2310              		.thumb
 2311              		.thumb_func
 2312              		.fpu fpv5-d16
 2314              	osThreadTerminate:
 2315              	.LFB362:
 655:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 656:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 657:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 2316              		.loc 2 657 55
 2317              		.cfi_startproc
 2318              		@ args = 0, pretend = 0, frame = 24
 2319              		@ frame_needed = 1, uses_anonymous_args = 0
 2320 0000 80B5     		push	{r7, lr}
 2321              	.LCFI131:
 2322              		.cfi_def_cfa_offset 8
 2323              		.cfi_offset 7, -8
 2324              		.cfi_offset 14, -4
 2325 0002 86B0     		sub	sp, sp, #24
 2326              	.LCFI132:
 2327              		.cfi_def_cfa_offset 32
 2328 0004 00AF     		add	r7, sp, #0
 2329              	.LCFI133:
 2330              		.cfi_def_cfa_register 7
 2331 0006 7860     		str	r0, [r7, #4]
 658:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskHandle_t hTask = (TaskHandle_t)thread_id;
 2332              		.loc 2 658 16
 2333 0008 7B68     		ldr	r3, [r7, #4]
 2334 000a 3B61     		str	r3, [r7, #16]
 2335              	.LBB180:
 2336              	.LBB181:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2337              		.loc 3 276 3
 2338              		.syntax unified
 2339              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2340 000c EFF30583 		MRS r3, ipsr
 2341              	@ 0 "" 2
 2342              		.thumb
 2343              		.syntax unified
 2344 0010 BB60     		str	r3, [r7, #8]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2345              		.loc 3 277 9
 2346 0012 BB68     		ldr	r3, [r7, #8]
 2347              	.LBE181:
 2348              	.LBE180:
 659:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
 660:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef USE_FreeRTOS_HEAP_1
 661:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   eTaskState tstate;
 662:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 663:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 2349              		.loc 2 663 6
 2350 0014 002B     		cmp	r3, #0
 2351 0016 03D0     		beq	.L186
 664:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 2352              		.loc 2 664 10
 2353 0018 6FF00503 		mvn	r3, #5
 2354 001c 7B61     		str	r3, [r7, #20]
ARM GAS  /tmp/ccUVmR3N.s 			page 99


 2355 001e 17E0     		b	.L187
 2356              	.L186:
 665:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 666:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hTask == NULL) {
 2357              		.loc 2 666 11
 2358 0020 3B69     		ldr	r3, [r7, #16]
 2359 0022 002B     		cmp	r3, #0
 2360 0024 03D1     		bne	.L188
 667:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 2361              		.loc 2 667 10
 2362 0026 6FF00303 		mvn	r3, #3
 2363 002a 7B61     		str	r3, [r7, #20]
 2364 002c 10E0     		b	.L187
 2365              	.L188:
 668:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 669:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 670:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     tstate = eTaskGetState (hTask);
 2366              		.loc 2 670 14
 2367 002e 3869     		ldr	r0, [r7, #16]
 2368 0030 FFF7FEFF 		bl	eTaskGetState
 2369 0034 0346     		mov	r3, r0
 2370 0036 FB73     		strb	r3, [r7, #15]
 671:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 672:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (tstate != eDeleted) {
 2371              		.loc 2 672 8
 2372 0038 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2373 003a 042B     		cmp	r3, #4
 2374 003c 05D0     		beq	.L189
 673:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osOK;
 2375              		.loc 2 673 12
 2376 003e 0023     		movs	r3, #0
 2377 0040 7B61     		str	r3, [r7, #20]
 674:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       vTaskDelete (hTask);
 2378              		.loc 2 674 7
 2379 0042 3869     		ldr	r0, [r7, #16]
 2380 0044 FFF7FEFF 		bl	vTaskDelete
 2381 0048 02E0     		b	.L187
 2382              	.L189:
 675:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
 676:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorResource;
 2383              		.loc 2 676 12
 2384 004a 6FF00203 		mvn	r3, #2
 2385 004e 7B61     		str	r3, [r7, #20]
 2386              	.L187:
 677:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 678:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 679:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #else
 680:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   stat = osError;
 681:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
 682:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 683:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 2387              		.loc 2 683 10
 2388 0050 7B69     		ldr	r3, [r7, #20]
 684:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 2389              		.loc 2 684 1
 2390 0052 1846     		mov	r0, r3
 2391 0054 1837     		adds	r7, r7, #24
ARM GAS  /tmp/ccUVmR3N.s 			page 100


 2392              	.LCFI134:
 2393              		.cfi_def_cfa_offset 8
 2394 0056 BD46     		mov	sp, r7
 2395              	.LCFI135:
 2396              		.cfi_def_cfa_register 13
 2397              		@ sp needed
 2398 0058 80BD     		pop	{r7, pc}
 2399              		.cfi_endproc
 2400              	.LFE362:
 2402              		.section	.text.osThreadGetCount,"ax",%progbits
 2403              		.align	1
 2404              		.global	osThreadGetCount
 2405              		.syntax unified
 2406              		.thumb
 2407              		.thumb_func
 2408              		.fpu fpv5-d16
 2410              	osThreadGetCount:
 2411              	.LFB363:
 685:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 686:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osThreadGetCount (void) {
 2412              		.loc 2 686 34
 2413              		.cfi_startproc
 2414              		@ args = 0, pretend = 0, frame = 8
 2415              		@ frame_needed = 1, uses_anonymous_args = 0
 2416 0000 80B5     		push	{r7, lr}
 2417              	.LCFI136:
 2418              		.cfi_def_cfa_offset 8
 2419              		.cfi_offset 7, -8
 2420              		.cfi_offset 14, -4
 2421 0002 82B0     		sub	sp, sp, #8
 2422              	.LCFI137:
 2423              		.cfi_def_cfa_offset 16
 2424 0004 00AF     		add	r7, sp, #0
 2425              	.LCFI138:
 2426              		.cfi_def_cfa_register 7
 2427              	.LBB182:
 2428              	.LBB183:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2429              		.loc 3 276 3
 2430              		.syntax unified
 2431              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2432 0006 EFF30583 		MRS r3, ipsr
 2433              	@ 0 "" 2
 2434              		.thumb
 2435              		.syntax unified
 2436 000a 3B60     		str	r3, [r7]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2437              		.loc 3 277 9
 2438 000c 3B68     		ldr	r3, [r7]
 2439              	.LBE183:
 2440              	.LBE182:
 687:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t count;
 688:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 689:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 2441              		.loc 2 689 6
 2442 000e 002B     		cmp	r3, #0
 2443 0010 02D0     		beq	.L193
ARM GAS  /tmp/ccUVmR3N.s 			page 101


 690:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     count = 0U;
 2444              		.loc 2 690 11
 2445 0012 0023     		movs	r3, #0
 2446 0014 7B60     		str	r3, [r7, #4]
 2447 0016 02E0     		b	.L194
 2448              	.L193:
 691:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
 692:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     count = uxTaskGetNumberOfTasks();
 2449              		.loc 2 692 13
 2450 0018 FFF7FEFF 		bl	uxTaskGetNumberOfTasks
 2451 001c 7860     		str	r0, [r7, #4]
 2452              	.L194:
 693:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 694:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 695:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (count);
 2453              		.loc 2 695 10
 2454 001e 7B68     		ldr	r3, [r7, #4]
 696:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 2455              		.loc 2 696 1
 2456 0020 1846     		mov	r0, r3
 2457 0022 0837     		adds	r7, r7, #8
 2458              	.LCFI139:
 2459              		.cfi_def_cfa_offset 8
 2460 0024 BD46     		mov	sp, r7
 2461              	.LCFI140:
 2462              		.cfi_def_cfa_register 13
 2463              		@ sp needed
 2464 0026 80BD     		pop	{r7, pc}
 2465              		.cfi_endproc
 2466              	.LFE363:
 2468              		.section	.text.osThreadEnumerate,"ax",%progbits
 2469              		.align	1
 2470              		.global	osThreadEnumerate
 2471              		.syntax unified
 2472              		.thumb
 2473              		.thumb_func
 2474              		.fpu fpv5-d16
 2476              	osThreadEnumerate:
 2477              	.LFB364:
 697:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 698:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (configUSE_OS2_THREAD_ENUMERATE == 1)
 699:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osThreadEnumerate (osThreadId_t *thread_array, uint32_t array_items) {
 2478              		.loc 2 699 79
 2479              		.cfi_startproc
 2480              		@ args = 0, pretend = 0, frame = 24
 2481              		@ frame_needed = 1, uses_anonymous_args = 0
 2482 0000 80B5     		push	{r7, lr}
 2483              	.LCFI141:
 2484              		.cfi_def_cfa_offset 8
 2485              		.cfi_offset 7, -8
 2486              		.cfi_offset 14, -4
 2487 0002 86B0     		sub	sp, sp, #24
 2488              	.LCFI142:
 2489              		.cfi_def_cfa_offset 32
 2490 0004 00AF     		add	r7, sp, #0
 2491              	.LCFI143:
 2492              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccUVmR3N.s 			page 102


 2493 0006 7860     		str	r0, [r7, #4]
 2494 0008 3960     		str	r1, [r7]
 2495              	.LBB184:
 2496              	.LBB185:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2497              		.loc 3 276 3
 2498              		.syntax unified
 2499              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2500 000a EFF30583 		MRS r3, ipsr
 2501              	@ 0 "" 2
 2502              		.thumb
 2503              		.syntax unified
 2504 000e BB60     		str	r3, [r7, #8]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2505              		.loc 3 277 9
 2506 0010 BB68     		ldr	r3, [r7, #8]
 2507              	.LBE185:
 2508              	.LBE184:
 700:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t i, count;
 701:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskStatus_t *task;
 702:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 703:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ() || (thread_array == NULL) || (array_items == 0U)) {
 2509              		.loc 2 703 6
 2510 0012 002B     		cmp	r3, #0
 2511 0014 05D1     		bne	.L198
 2512              		.loc 2 703 16 discriminator 1
 2513 0016 7B68     		ldr	r3, [r7, #4]
 2514 0018 002B     		cmp	r3, #0
 2515 001a 02D0     		beq	.L198
 2516              		.loc 2 703 42 discriminator 2
 2517 001c 3B68     		ldr	r3, [r7]
 2518 001e 002B     		cmp	r3, #0
 2519 0020 02D1     		bne	.L199
 2520              	.L198:
 704:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     count = 0U;
 2521              		.loc 2 704 11
 2522 0022 0023     		movs	r3, #0
 2523 0024 3B61     		str	r3, [r7, #16]
 2524 0026 39E0     		b	.L200
 2525              	.L199:
 705:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
 706:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     vTaskSuspendAll();
 2526              		.loc 2 706 5
 2527 0028 FFF7FEFF 		bl	vTaskSuspendAll
 707:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 708:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     count = uxTaskGetNumberOfTasks();
 2528              		.loc 2 708 13
 2529 002c FFF7FEFF 		bl	uxTaskGetNumberOfTasks
 2530 0030 3861     		str	r0, [r7, #16]
 709:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     task  = pvPortMalloc (count * sizeof(TaskStatus_t));
 2531              		.loc 2 709 33
 2532 0032 3A69     		ldr	r2, [r7, #16]
 2533 0034 1346     		mov	r3, r2
 2534 0036 DB00     		lsls	r3, r3, #3
 2535 0038 1344     		add	r3, r3, r2
 2536 003a 9B00     		lsls	r3, r3, #2
 2537              		.loc 2 709 13
ARM GAS  /tmp/ccUVmR3N.s 			page 103


 2538 003c 1846     		mov	r0, r3
 2539 003e FFF7FEFF 		bl	pvPortMalloc
 2540 0042 F860     		str	r0, [r7, #12]
 710:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 711:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (task != NULL) {
 2541              		.loc 2 711 8
 2542 0044 FB68     		ldr	r3, [r7, #12]
 2543 0046 002B     		cmp	r3, #0
 2544 0048 23D0     		beq	.L201
 712:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       count = uxTaskGetSystemState (task, count, NULL);
 2545              		.loc 2 712 15
 2546 004a 0022     		movs	r2, #0
 2547 004c 3969     		ldr	r1, [r7, #16]
 2548 004e F868     		ldr	r0, [r7, #12]
 2549 0050 FFF7FEFF 		bl	uxTaskGetSystemState
 2550 0054 3861     		str	r0, [r7, #16]
 713:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 714:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       for (i = 0U; (i < count) && (i < array_items); i++) {
 2551              		.loc 2 714 14
 2552 0056 0023     		movs	r3, #0
 2553 0058 7B61     		str	r3, [r7, #20]
 2554              		.loc 2 714 7
 2555 005a 10E0     		b	.L202
 2556              	.L204:
 715:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         thread_array[i] = (osThreadId_t)task[i].xHandle;
 2557              		.loc 2 715 45 discriminator 4
 2558 005c 7A69     		ldr	r2, [r7, #20]
 2559 005e 1346     		mov	r3, r2
 2560 0060 DB00     		lsls	r3, r3, #3
 2561 0062 1344     		add	r3, r3, r2
 2562 0064 9B00     		lsls	r3, r3, #2
 2563 0066 1A46     		mov	r2, r3
 2564 0068 FB68     		ldr	r3, [r7, #12]
 2565 006a 1A44     		add	r2, r2, r3
 2566              		.loc 2 715 21 discriminator 4
 2567 006c 7B69     		ldr	r3, [r7, #20]
 2568 006e 9B00     		lsls	r3, r3, #2
 2569 0070 7968     		ldr	r1, [r7, #4]
 2570 0072 0B44     		add	r3, r3, r1
 2571              		.loc 2 715 48 discriminator 4
 2572 0074 1268     		ldr	r2, [r2]
 2573              		.loc 2 715 25 discriminator 4
 2574 0076 1A60     		str	r2, [r3]
 714:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         thread_array[i] = (osThreadId_t)task[i].xHandle;
 2575              		.loc 2 714 55 discriminator 4
 2576 0078 7B69     		ldr	r3, [r7, #20]
 2577 007a 0133     		adds	r3, r3, #1
 2578 007c 7B61     		str	r3, [r7, #20]
 2579              	.L202:
 714:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         thread_array[i] = (osThreadId_t)task[i].xHandle;
 2580              		.loc 2 714 7 discriminator 1
 2581 007e 7A69     		ldr	r2, [r7, #20]
 2582 0080 3B69     		ldr	r3, [r7, #16]
 2583 0082 9A42     		cmp	r2, r3
 2584 0084 03D2     		bcs	.L203
 714:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         thread_array[i] = (osThreadId_t)task[i].xHandle;
 2585              		.loc 2 714 32 discriminator 3
ARM GAS  /tmp/ccUVmR3N.s 			page 104


 2586 0086 7A69     		ldr	r2, [r7, #20]
 2587 0088 3B68     		ldr	r3, [r7]
 2588 008a 9A42     		cmp	r2, r3
 2589 008c E6D3     		bcc	.L204
 2590              	.L203:
 716:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 717:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       count = i;
 2591              		.loc 2 717 13
 2592 008e 7B69     		ldr	r3, [r7, #20]
 2593 0090 3B61     		str	r3, [r7, #16]
 2594              	.L201:
 718:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 719:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     (void)xTaskResumeAll();
 2595              		.loc 2 719 11
 2596 0092 FFF7FEFF 		bl	xTaskResumeAll
 720:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 721:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     vPortFree (task);
 2597              		.loc 2 721 5
 2598 0096 F868     		ldr	r0, [r7, #12]
 2599 0098 FFF7FEFF 		bl	vPortFree
 2600              	.L200:
 722:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 723:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 724:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (count);
 2601              		.loc 2 724 10
 2602 009c 3B69     		ldr	r3, [r7, #16]
 725:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 2603              		.loc 2 725 1
 2604 009e 1846     		mov	r0, r3
 2605 00a0 1837     		adds	r7, r7, #24
 2606              	.LCFI144:
 2607              		.cfi_def_cfa_offset 8
 2608 00a2 BD46     		mov	sp, r7
 2609              	.LCFI145:
 2610              		.cfi_def_cfa_register 13
 2611              		@ sp needed
 2612 00a4 80BD     		pop	{r7, pc}
 2613              		.cfi_endproc
 2614              	.LFE364:
 2616              		.section	.text.osThreadFlagsSet,"ax",%progbits
 2617              		.align	1
 2618              		.global	osThreadFlagsSet
 2619              		.syntax unified
 2620              		.thumb
 2621              		.thumb_func
 2622              		.fpu fpv5-d16
 2624              	osThreadFlagsSet:
 2625              	.LFB365:
 726:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */
 727:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 728:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (configUSE_OS2_THREAD_FLAGS == 1)
 729:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 2626              		.loc 2 729 68
 2627              		.cfi_startproc
 2628              		@ args = 0, pretend = 0, frame = 24
 2629              		@ frame_needed = 1, uses_anonymous_args = 0
 2630 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccUVmR3N.s 			page 105


 2631              	.LCFI146:
 2632              		.cfi_def_cfa_offset 8
 2633              		.cfi_offset 7, -8
 2634              		.cfi_offset 14, -4
 2635 0002 88B0     		sub	sp, sp, #32
 2636              	.LCFI147:
 2637              		.cfi_def_cfa_offset 40
 2638 0004 02AF     		add	r7, sp, #8
 2639              	.LCFI148:
 2640              		.cfi_def_cfa 7, 32
 2641 0006 7860     		str	r0, [r7, #4]
 2642 0008 3960     		str	r1, [r7]
 730:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskHandle_t hTask = (TaskHandle_t)thread_id;
 2643              		.loc 2 730 16
 2644 000a 7B68     		ldr	r3, [r7, #4]
 2645 000c 7B61     		str	r3, [r7, #20]
 731:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t rflags;
 732:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   BaseType_t yield;
 733:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 734:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 2646              		.loc 2 734 6
 2647 000e 7B69     		ldr	r3, [r7, #20]
 2648 0010 002B     		cmp	r3, #0
 2649 0012 02D0     		beq	.L207
 2650              		.loc 2 734 63 discriminator 1
 2651 0014 3B68     		ldr	r3, [r7]
 2652              		.loc 2 734 23 discriminator 1
 2653 0016 002B     		cmp	r3, #0
 2654 0018 03DA     		bge	.L208
 2655              	.L207:
 735:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osErrorParameter;
 2656              		.loc 2 735 12
 2657 001a 6FF00303 		mvn	r3, #3
 2658 001e FB60     		str	r3, [r7, #12]
 2659 0020 35E0     		b	.L209
 2660              	.L208:
 736:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 737:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 738:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osError;
 2661              		.loc 2 738 12
 2662 0022 4FF0FF33 		mov	r3, #-1
 2663 0026 FB60     		str	r3, [r7, #12]
 2664              	.LBB186:
 2665              	.LBB187:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2666              		.loc 3 276 3
 2667              		.syntax unified
 2668              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2669 0028 EFF30583 		MRS r3, ipsr
 2670              	@ 0 "" 2
 2671              		.thumb
 2672              		.syntax unified
 2673 002c 3B61     		str	r3, [r7, #16]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2674              		.loc 3 277 9
 2675 002e 3B69     		ldr	r3, [r7, #16]
 2676              	.LBE187:
ARM GAS  /tmp/ccUVmR3N.s 			page 106


 2677              	.LBE186:
 739:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 740:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (IS_IRQ()) {
 2678              		.loc 2 740 8
 2679 0030 002B     		cmp	r3, #0
 2680 0032 1FD0     		beq	.L211
 741:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       yield = pdFALSE;
 2681              		.loc 2 741 13
 2682 0034 0023     		movs	r3, #0
 2683 0036 BB60     		str	r3, [r7, #8]
 742:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 743:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 2684              		.loc 2 743 13
 2685 0038 07F10803 		add	r3, r7, #8
 2686 003c 0093     		str	r3, [sp]
 2687 003e 0023     		movs	r3, #0
 2688 0040 0122     		movs	r2, #1
 2689 0042 3968     		ldr	r1, [r7]
 2690 0044 7869     		ldr	r0, [r7, #20]
 2691 0046 FFF7FEFF 		bl	xTaskGenericNotifyFromISR
 744:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 2692              		.loc 2 744 13
 2693 004a 07F10C03 		add	r3, r7, #12
 2694 004e 0022     		movs	r2, #0
 2695 0050 0092     		str	r2, [sp]
 2696 0052 0022     		movs	r2, #0
 2697 0054 0021     		movs	r1, #0
 2698 0056 7869     		ldr	r0, [r7, #20]
 2699 0058 FFF7FEFF 		bl	xTaskGenericNotifyFromISR
 745:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 746:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       portYIELD_FROM_ISR (yield);
 2700              		.loc 2 746 7
 2701 005c BB68     		ldr	r3, [r7, #8]
 2702 005e 002B     		cmp	r3, #0
 2703 0060 15D0     		beq	.L209
 2704              		.loc 2 746 7 is_stmt 0 discriminator 1
 2705 0062 0D4B     		ldr	r3, .L213
 2706 0064 4FF08052 		mov	r2, #268435456
 2707 0068 1A60     		str	r2, [r3]
 2708              		.syntax unified
 2709              	@ 746 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 2710 006a BFF34F8F 		dsb
 2711              	@ 0 "" 2
 2712              	@ 746 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 2713 006e BFF36F8F 		isb
 2714              	@ 0 "" 2
 2715              		.thumb
 2716              		.syntax unified
 2717 0072 0CE0     		b	.L209
 2718              	.L211:
 747:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 748:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
 749:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       (void)xTaskNotify (hTask, flags, eSetBits);
 2719              		.loc 2 749 13 is_stmt 1
 2720 0074 0023     		movs	r3, #0
 2721 0076 0122     		movs	r2, #1
 2722 0078 3968     		ldr	r1, [r7]
ARM GAS  /tmp/ccUVmR3N.s 			page 107


 2723 007a 7869     		ldr	r0, [r7, #20]
 2724 007c FFF7FEFF 		bl	xTaskGenericNotify
 750:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 2725              		.loc 2 750 13
 2726 0080 07F10C03 		add	r3, r7, #12
 2727 0084 0022     		movs	r2, #0
 2728 0086 0021     		movs	r1, #0
 2729 0088 7869     		ldr	r0, [r7, #20]
 2730 008a FFF7FEFF 		bl	xTaskGenericNotify
 2731              	.L209:
 751:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 752:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 753:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Return flags after setting */
 754:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (rflags);
 2732              		.loc 2 754 10
 2733 008e FB68     		ldr	r3, [r7, #12]
 755:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 2734              		.loc 2 755 1
 2735 0090 1846     		mov	r0, r3
 2736 0092 1837     		adds	r7, r7, #24
 2737              	.LCFI149:
 2738              		.cfi_def_cfa_offset 8
 2739 0094 BD46     		mov	sp, r7
 2740              	.LCFI150:
 2741              		.cfi_def_cfa_register 13
 2742              		@ sp needed
 2743 0096 80BD     		pop	{r7, pc}
 2744              	.L214:
 2745              		.align	2
 2746              	.L213:
 2747 0098 04ED00E0 		.word	-536810236
 2748              		.cfi_endproc
 2749              	.LFE365:
 2751              		.section	.text.osThreadFlagsClear,"ax",%progbits
 2752              		.align	1
 2753              		.global	osThreadFlagsClear
 2754              		.syntax unified
 2755              		.thumb
 2756              		.thumb_func
 2757              		.fpu fpv5-d16
 2759              	osThreadFlagsClear:
 2760              	.LFB366:
 756:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 757:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osThreadFlagsClear (uint32_t flags) {
 2761              		.loc 2 757 46
 2762              		.cfi_startproc
 2763              		@ args = 0, pretend = 0, frame = 24
 2764              		@ frame_needed = 1, uses_anonymous_args = 0
 2765 0000 80B5     		push	{r7, lr}
 2766              	.LCFI151:
 2767              		.cfi_def_cfa_offset 8
 2768              		.cfi_offset 7, -8
 2769              		.cfi_offset 14, -4
 2770 0002 86B0     		sub	sp, sp, #24
 2771              	.LCFI152:
 2772              		.cfi_def_cfa_offset 32
 2773 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccUVmR3N.s 			page 108


 2774              	.LCFI153:
 2775              		.cfi_def_cfa_register 7
 2776 0006 7860     		str	r0, [r7, #4]
 2777              	.LBB188:
 2778              	.LBB189:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2779              		.loc 3 276 3
 2780              		.syntax unified
 2781              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2782 0008 EFF30583 		MRS r3, ipsr
 2783              	@ 0 "" 2
 2784              		.thumb
 2785              		.syntax unified
 2786 000c FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2787              		.loc 3 277 9
 2788 000e FB68     		ldr	r3, [r7, #12]
 2789              	.LBE189:
 2790              	.LBE188:
 758:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskHandle_t hTask;
 759:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t rflags, cflags;
 760:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 761:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 2791              		.loc 2 761 6
 2792 0010 002B     		cmp	r3, #0
 2793 0012 03D0     		beq	.L217
 762:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osErrorISR;
 2794              		.loc 2 762 12
 2795 0014 6FF00503 		mvn	r3, #5
 2796 0018 7B61     		str	r3, [r7, #20]
 2797 001a 2AE0     		b	.L218
 2798              	.L217:
 763:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 764:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 2799              		.loc 2 764 48
 2800 001c 7B68     		ldr	r3, [r7, #4]
 2801              		.loc 2 764 11
 2802 001e 002B     		cmp	r3, #0
 2803 0020 03DA     		bge	.L219
 765:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osErrorParameter;
 2804              		.loc 2 765 12
 2805 0022 6FF00303 		mvn	r3, #3
 2806 0026 7B61     		str	r3, [r7, #20]
 2807 0028 23E0     		b	.L218
 2808              	.L219:
 766:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 767:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 768:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     hTask = xTaskGetCurrentTaskHandle();
 2809              		.loc 2 768 13
 2810 002a FFF7FEFF 		bl	xTaskGetCurrentTaskHandle
 2811 002e 3861     		str	r0, [r7, #16]
 769:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 770:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 2812              		.loc 2 770 9
 2813 0030 07F10803 		add	r3, r7, #8
 2814 0034 0022     		movs	r2, #0
 2815 0036 0021     		movs	r1, #0
ARM GAS  /tmp/ccUVmR3N.s 			page 109


 2816 0038 3869     		ldr	r0, [r7, #16]
 2817 003a FFF7FEFF 		bl	xTaskGenericNotify
 2818 003e 0346     		mov	r3, r0
 2819              		.loc 2 770 8
 2820 0040 012B     		cmp	r3, #1
 2821 0042 13D1     		bne	.L220
 771:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       rflags = cflags;
 2822              		.loc 2 771 14
 2823 0044 BB68     		ldr	r3, [r7, #8]
 2824 0046 7B61     		str	r3, [r7, #20]
 772:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       cflags &= ~flags;
 2825              		.loc 2 772 17
 2826 0048 7B68     		ldr	r3, [r7, #4]
 2827 004a DA43     		mvns	r2, r3
 2828              		.loc 2 772 14
 2829 004c BB68     		ldr	r3, [r7, #8]
 2830 004e 1340     		ands	r3, r3, r2
 2831 0050 BB60     		str	r3, [r7, #8]
 773:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 774:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 2832              		.loc 2 774 11
 2833 0052 B968     		ldr	r1, [r7, #8]
 2834 0054 0023     		movs	r3, #0
 2835 0056 0322     		movs	r2, #3
 2836 0058 3869     		ldr	r0, [r7, #16]
 2837 005a FFF7FEFF 		bl	xTaskGenericNotify
 2838 005e 0346     		mov	r3, r0
 2839              		.loc 2 774 10
 2840 0060 012B     		cmp	r3, #1
 2841 0062 06D0     		beq	.L218
 775:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         rflags = (uint32_t)osError;
 2842              		.loc 2 775 16
 2843 0064 4FF0FF33 		mov	r3, #-1
 2844 0068 7B61     		str	r3, [r7, #20]
 2845 006a 02E0     		b	.L218
 2846              	.L220:
 776:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 777:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 778:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
 779:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       rflags = (uint32_t)osError;
 2847              		.loc 2 779 14
 2848 006c 4FF0FF33 		mov	r3, #-1
 2849 0070 7B61     		str	r3, [r7, #20]
 2850              	.L218:
 780:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 781:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 782:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 783:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Return flags before clearing */
 784:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (rflags);
 2851              		.loc 2 784 10
 2852 0072 7B69     		ldr	r3, [r7, #20]
 785:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 2853              		.loc 2 785 1
 2854 0074 1846     		mov	r0, r3
 2855 0076 1837     		adds	r7, r7, #24
 2856              	.LCFI154:
 2857              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccUVmR3N.s 			page 110


 2858 0078 BD46     		mov	sp, r7
 2859              	.LCFI155:
 2860              		.cfi_def_cfa_register 13
 2861              		@ sp needed
 2862 007a 80BD     		pop	{r7, pc}
 2863              		.cfi_endproc
 2864              	.LFE366:
 2866              		.section	.text.osThreadFlagsGet,"ax",%progbits
 2867              		.align	1
 2868              		.global	osThreadFlagsGet
 2869              		.syntax unified
 2870              		.thumb
 2871              		.thumb_func
 2872              		.fpu fpv5-d16
 2874              	osThreadFlagsGet:
 2875              	.LFB367:
 786:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 787:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osThreadFlagsGet (void) {
 2876              		.loc 2 787 34
 2877              		.cfi_startproc
 2878              		@ args = 0, pretend = 0, frame = 16
 2879              		@ frame_needed = 1, uses_anonymous_args = 0
 2880 0000 80B5     		push	{r7, lr}
 2881              	.LCFI156:
 2882              		.cfi_def_cfa_offset 8
 2883              		.cfi_offset 7, -8
 2884              		.cfi_offset 14, -4
 2885 0002 84B0     		sub	sp, sp, #16
 2886              	.LCFI157:
 2887              		.cfi_def_cfa_offset 24
 2888 0004 00AF     		add	r7, sp, #0
 2889              	.LCFI158:
 2890              		.cfi_def_cfa_register 7
 2891              	.LBB190:
 2892              	.LBB191:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2893              		.loc 3 276 3
 2894              		.syntax unified
 2895              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2896 0006 EFF30583 		MRS r3, ipsr
 2897              	@ 0 "" 2
 2898              		.thumb
 2899              		.syntax unified
 2900 000a BB60     		str	r3, [r7, #8]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2901              		.loc 3 277 9
 2902 000c BB68     		ldr	r3, [r7, #8]
 2903              	.LBE191:
 2904              	.LBE190:
 788:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TaskHandle_t hTask;
 789:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t rflags;
 790:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 791:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 2905              		.loc 2 791 6
 2906 000e 002B     		cmp	r3, #0
 2907 0010 03D0     		beq	.L224
 792:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osErrorISR;
ARM GAS  /tmp/ccUVmR3N.s 			page 111


 2908              		.loc 2 792 12
 2909 0012 6FF00503 		mvn	r3, #5
 2910 0016 7B60     		str	r3, [r7, #4]
 2911 0018 0EE0     		b	.L225
 2912              	.L224:
 793:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 794:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 795:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     hTask = xTaskGetCurrentTaskHandle();
 2913              		.loc 2 795 13
 2914 001a FFF7FEFF 		bl	xTaskGetCurrentTaskHandle
 2915 001e F860     		str	r0, [r7, #12]
 796:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 797:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags) != pdPASS) {
 2916              		.loc 2 797 9
 2917 0020 3B1D     		adds	r3, r7, #4
 2918 0022 0022     		movs	r2, #0
 2919 0024 0021     		movs	r1, #0
 2920 0026 F868     		ldr	r0, [r7, #12]
 2921 0028 FFF7FEFF 		bl	xTaskGenericNotify
 2922 002c 0346     		mov	r3, r0
 2923              		.loc 2 797 8
 2924 002e 012B     		cmp	r3, #1
 2925 0030 02D0     		beq	.L225
 798:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       rflags = (uint32_t)osError;
 2926              		.loc 2 798 14
 2927 0032 4FF0FF33 		mov	r3, #-1
 2928 0036 7B60     		str	r3, [r7, #4]
 2929              	.L225:
 799:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 800:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 801:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 802:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (rflags);
 2930              		.loc 2 802 10
 2931 0038 7B68     		ldr	r3, [r7, #4]
 803:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 2932              		.loc 2 803 1
 2933 003a 1846     		mov	r0, r3
 2934 003c 1037     		adds	r7, r7, #16
 2935              	.LCFI159:
 2936              		.cfi_def_cfa_offset 8
 2937 003e BD46     		mov	sp, r7
 2938              	.LCFI160:
 2939              		.cfi_def_cfa_register 13
 2940              		@ sp needed
 2941 0040 80BD     		pop	{r7, pc}
 2942              		.cfi_endproc
 2943              	.LFE367:
 2945              		.section	.text.osThreadFlagsWait,"ax",%progbits
 2946              		.align	1
 2947              		.global	osThreadFlagsWait
 2948              		.syntax unified
 2949              		.thumb
 2950              		.thumb_func
 2951              		.fpu fpv5-d16
 2953              	osThreadFlagsWait:
 2954              	.LFB368:
 804:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 112


 805:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 2955              		.loc 2 805 81
 2956              		.cfi_startproc
 2957              		@ args = 0, pretend = 0, frame = 48
 2958              		@ frame_needed = 1, uses_anonymous_args = 0
 2959 0000 80B5     		push	{r7, lr}
 2960              	.LCFI161:
 2961              		.cfi_def_cfa_offset 8
 2962              		.cfi_offset 7, -8
 2963              		.cfi_offset 14, -4
 2964 0002 8CB0     		sub	sp, sp, #48
 2965              	.LCFI162:
 2966              		.cfi_def_cfa_offset 56
 2967 0004 00AF     		add	r7, sp, #0
 2968              	.LCFI163:
 2969              		.cfi_def_cfa_register 7
 2970 0006 F860     		str	r0, [r7, #12]
 2971 0008 B960     		str	r1, [r7, #8]
 2972 000a 7A60     		str	r2, [r7, #4]
 2973              	.LBB192:
 2974              	.LBB193:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2975              		.loc 3 276 3
 2976              		.syntax unified
 2977              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2978 000c EFF30583 		MRS r3, ipsr
 2979              	@ 0 "" 2
 2980              		.thumb
 2981              		.syntax unified
 2982 0010 7B61     		str	r3, [r7, #20]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2983              		.loc 3 277 9
 2984 0012 7B69     		ldr	r3, [r7, #20]
 2985              	.LBE193:
 2986              	.LBE192:
 806:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t rflags, nval;
 807:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t clear;
 808:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TickType_t t0, td, tout;
 809:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   BaseType_t rval;
 810:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 811:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 2987              		.loc 2 811 6
 2988 0014 002B     		cmp	r3, #0
 2989 0016 03D0     		beq	.L229
 812:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osErrorISR;
 2990              		.loc 2 812 12
 2991 0018 6FF00503 		mvn	r3, #5
 2992 001c FB62     		str	r3, [r7, #44]
 2993 001e 6BE0     		b	.L230
 2994              	.L229:
 813:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 814:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 2995              		.loc 2 814 48
 2996 0020 FB68     		ldr	r3, [r7, #12]
 2997              		.loc 2 814 11
 2998 0022 002B     		cmp	r3, #0
 2999 0024 03DA     		bge	.L231
ARM GAS  /tmp/ccUVmR3N.s 			page 113


 815:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osErrorParameter;
 3000              		.loc 2 815 12
 3001 0026 6FF00303 		mvn	r3, #3
 3002 002a FB62     		str	r3, [r7, #44]
 3003 002c 64E0     		b	.L230
 3004              	.L231:
 816:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 817:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 818:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((options & osFlagsNoClear) == osFlagsNoClear) {
 3005              		.loc 2 818 18
 3006 002e BB68     		ldr	r3, [r7, #8]
 3007 0030 03F00203 		and	r3, r3, #2
 3008              		.loc 2 818 8
 3009 0034 002B     		cmp	r3, #0
 3010 0036 02D0     		beq	.L232
 819:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       clear = 0U;
 3011              		.loc 2 819 13
 3012 0038 0023     		movs	r3, #0
 3013 003a BB62     		str	r3, [r7, #40]
 3014 003c 01E0     		b	.L233
 3015              	.L232:
 820:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
 821:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       clear = flags;
 3016              		.loc 2 821 13
 3017 003e FB68     		ldr	r3, [r7, #12]
 3018 0040 BB62     		str	r3, [r7, #40]
 3019              	.L233:
 822:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 823:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 824:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = 0U;
 3020              		.loc 2 824 12
 3021 0042 0023     		movs	r3, #0
 3022 0044 FB62     		str	r3, [r7, #44]
 825:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     tout   = timeout;
 3023              		.loc 2 825 12
 3024 0046 7B68     		ldr	r3, [r7, #4]
 3025 0048 7B62     		str	r3, [r7, #36]
 826:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 827:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     t0 = xTaskGetTickCount();
 3026              		.loc 2 827 10
 3027 004a FFF7FEFF 		bl	xTaskGetTickCount
 3028 004e 3862     		str	r0, [r7, #32]
 3029              	.L242:
 828:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     do {
 829:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       rval = xTaskNotifyWait (0, clear, &nval, tout);
 3030              		.loc 2 829 14
 3031 0050 07F11002 		add	r2, r7, #16
 3032 0054 7B6A     		ldr	r3, [r7, #36]
 3033 0056 B96A     		ldr	r1, [r7, #40]
 3034 0058 0020     		movs	r0, #0
 3035 005a FFF7FEFF 		bl	xTaskNotifyWait
 3036 005e F861     		str	r0, [r7, #28]
 830:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 831:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (rval == pdPASS) {
 3037              		.loc 2 831 10
 3038 0060 FB69     		ldr	r3, [r7, #28]
 3039 0062 012B     		cmp	r3, #1
ARM GAS  /tmp/ccUVmR3N.s 			page 114


 3040 0064 37D1     		bne	.L234
 832:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         rflags &= flags;
 3041              		.loc 2 832 16
 3042 0066 FA6A     		ldr	r2, [r7, #44]
 3043 0068 FB68     		ldr	r3, [r7, #12]
 3044 006a 1340     		ands	r3, r3, r2
 3045 006c FB62     		str	r3, [r7, #44]
 833:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         rflags |= nval;
 3046              		.loc 2 833 16
 3047 006e 3B69     		ldr	r3, [r7, #16]
 3048 0070 FA6A     		ldr	r2, [r7, #44]
 3049 0072 1343     		orrs	r3, r3, r2
 3050 0074 FB62     		str	r3, [r7, #44]
 834:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 835:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 3051              		.loc 2 835 22
 3052 0076 BB68     		ldr	r3, [r7, #8]
 3053 0078 03F00103 		and	r3, r3, #1
 3054              		.loc 2 835 12
 3055 007c 002B     		cmp	r3, #0
 3056 007e 0CD0     		beq	.L235
 836:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           if ((flags & rflags) == flags) {
 3057              		.loc 2 836 22
 3058 0080 FA68     		ldr	r2, [r7, #12]
 3059 0082 FB6A     		ldr	r3, [r7, #44]
 3060 0084 1340     		ands	r3, r3, r2
 3061              		.loc 2 836 14
 3062 0086 FA68     		ldr	r2, [r7, #12]
 3063 0088 9A42     		cmp	r2, r3
 3064 008a 32D0     		beq	.L244
 837:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             break;
 838:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           } else {
 839:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             if (timeout == 0U) {
 3065              		.loc 2 839 16
 3066 008c 7B68     		ldr	r3, [r7, #4]
 3067 008e 002B     		cmp	r3, #0
 3068 0090 0FD1     		bne	.L237
 840:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               rflags = (uint32_t)osErrorResource;
 3069              		.loc 2 840 22
 3070 0092 6FF00203 		mvn	r3, #2
 3071 0096 FB62     		str	r3, [r7, #44]
 841:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               break;
 3072              		.loc 2 841 15
 3073 0098 2EE0     		b	.L230
 3074              	.L235:
 842:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             }
 843:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
 844:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
 845:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         else {
 846:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           if ((flags & rflags) != 0) {
 3075              		.loc 2 846 22
 3076 009a FA68     		ldr	r2, [r7, #12]
 3077 009c FB6A     		ldr	r3, [r7, #44]
 3078 009e 1340     		ands	r3, r3, r2
 3079              		.loc 2 846 14
 3080 00a0 002B     		cmp	r3, #0
 3081 00a2 28D1     		bne	.L245
ARM GAS  /tmp/ccUVmR3N.s 			page 115


 847:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             break;
 848:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           } else {
 849:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             if (timeout == 0U) {
 3082              		.loc 2 849 16
 3083 00a4 7B68     		ldr	r3, [r7, #4]
 3084 00a6 002B     		cmp	r3, #0
 3085 00a8 03D1     		bne	.L237
 850:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               rflags = (uint32_t)osErrorResource;
 3086              		.loc 2 850 22
 3087 00aa 6FF00203 		mvn	r3, #2
 3088 00ae FB62     		str	r3, [r7, #44]
 851:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               break;
 3089              		.loc 2 851 15
 3090 00b0 22E0     		b	.L230
 3091              	.L237:
 852:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             }
 853:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
 854:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
 855:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 856:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         /* Update timeout */
 857:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         td = xTaskGetTickCount() - t0;
 3092              		.loc 2 857 14
 3093 00b2 FFF7FEFF 		bl	xTaskGetTickCount
 3094 00b6 0246     		mov	r2, r0
 3095              		.loc 2 857 12
 3096 00b8 3B6A     		ldr	r3, [r7, #32]
 3097 00ba D31A     		subs	r3, r2, r3
 3098 00bc BB61     		str	r3, [r7, #24]
 858:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 859:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (td > tout) {
 3099              		.loc 2 859 12
 3100 00be BA69     		ldr	r2, [r7, #24]
 3101 00c0 7B6A     		ldr	r3, [r7, #36]
 3102 00c2 9A42     		cmp	r2, r3
 3103 00c4 02D9     		bls	.L239
 860:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           tout  = 0;
 3104              		.loc 2 860 17
 3105 00c6 0023     		movs	r3, #0
 3106 00c8 7B62     		str	r3, [r7, #36]
 3107 00ca 0EE0     		b	.L240
 3108              	.L239:
 861:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         } else {
 862:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           tout -= td;
 3109              		.loc 2 862 16
 3110 00cc 7A6A     		ldr	r2, [r7, #36]
 3111 00ce BB69     		ldr	r3, [r7, #24]
 3112 00d0 D31A     		subs	r3, r2, r3
 3113 00d2 7B62     		str	r3, [r7, #36]
 3114 00d4 09E0     		b	.L240
 3115              	.L234:
 863:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
 864:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 865:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
 866:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (timeout == 0) {
 3116              		.loc 2 866 12
 3117 00d6 7B68     		ldr	r3, [r7, #4]
 3118 00d8 002B     		cmp	r3, #0
ARM GAS  /tmp/ccUVmR3N.s 			page 116


 3119 00da 03D1     		bne	.L241
 867:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           rflags = (uint32_t)osErrorResource;
 3120              		.loc 2 867 18
 3121 00dc 6FF00203 		mvn	r3, #2
 3122 00e0 FB62     		str	r3, [r7, #44]
 3123 00e2 02E0     		b	.L240
 3124              	.L241:
 868:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         } else {
 869:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           rflags = (uint32_t)osErrorTimeout;
 3125              		.loc 2 869 18
 3126 00e4 6FF00103 		mvn	r3, #1
 3127 00e8 FB62     		str	r3, [r7, #44]
 3128              	.L240:
 870:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
 871:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 872:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 873:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     while (rval != pdFAIL);
 3129              		.loc 2 873 5
 3130 00ea FB69     		ldr	r3, [r7, #28]
 3131 00ec 002B     		cmp	r3, #0
 3132 00ee AFD1     		bne	.L242
 3133 00f0 02E0     		b	.L230
 3134              	.L244:
 837:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           } else {
 3135              		.loc 2 837 13
 3136 00f2 00BF     		nop
 3137 00f4 00E0     		b	.L230
 3138              	.L245:
 847:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           } else {
 3139              		.loc 2 847 13
 3140 00f6 00BF     		nop
 3141              	.L230:
 874:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 875:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 876:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Return flags before clearing */
 877:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (rflags);
 3142              		.loc 2 877 10
 3143 00f8 FB6A     		ldr	r3, [r7, #44]
 878:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 3144              		.loc 2 878 1
 3145 00fa 1846     		mov	r0, r3
 3146 00fc 3037     		adds	r7, r7, #48
 3147              	.LCFI164:
 3148              		.cfi_def_cfa_offset 8
 3149 00fe BD46     		mov	sp, r7
 3150              	.LCFI165:
 3151              		.cfi_def_cfa_register 13
 3152              		@ sp needed
 3153 0100 80BD     		pop	{r7, pc}
 3154              		.cfi_endproc
 3155              	.LFE368:
 3157              		.section	.text.osDelay,"ax",%progbits
 3158              		.align	1
 3159              		.global	osDelay
 3160              		.syntax unified
 3161              		.thumb
 3162              		.thumb_func
ARM GAS  /tmp/ccUVmR3N.s 			page 117


 3163              		.fpu fpv5-d16
 3165              	osDelay:
 3166              	.LFB369:
 879:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif /* (configUSE_OS2_THREAD_FLAGS == 1) */
 880:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 881:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osDelay (uint32_t ticks) {
 3167              		.loc 2 881 37
 3168              		.cfi_startproc
 3169              		@ args = 0, pretend = 0, frame = 16
 3170              		@ frame_needed = 1, uses_anonymous_args = 0
 3171 0000 80B5     		push	{r7, lr}
 3172              	.LCFI166:
 3173              		.cfi_def_cfa_offset 8
 3174              		.cfi_offset 7, -8
 3175              		.cfi_offset 14, -4
 3176 0002 84B0     		sub	sp, sp, #16
 3177              	.LCFI167:
 3178              		.cfi_def_cfa_offset 24
 3179 0004 00AF     		add	r7, sp, #0
 3180              	.LCFI168:
 3181              		.cfi_def_cfa_register 7
 3182 0006 7860     		str	r0, [r7, #4]
 3183              	.LBB194:
 3184              	.LBB195:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3185              		.loc 3 276 3
 3186              		.syntax unified
 3187              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3188 0008 EFF30583 		MRS r3, ipsr
 3189              	@ 0 "" 2
 3190              		.thumb
 3191              		.syntax unified
 3192 000c BB60     		str	r3, [r7, #8]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3193              		.loc 3 277 9
 3194 000e BB68     		ldr	r3, [r7, #8]
 3195              	.LBE195:
 3196              	.LBE194:
 882:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
 883:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 884:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 3197              		.loc 2 884 6
 3198 0010 002B     		cmp	r3, #0
 3199 0012 03D0     		beq	.L248
 885:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 3200              		.loc 2 885 10
 3201 0014 6FF00503 		mvn	r3, #5
 3202 0018 FB60     		str	r3, [r7, #12]
 3203 001a 07E0     		b	.L249
 3204              	.L248:
 886:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 887:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 888:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osOK;
 3205              		.loc 2 888 10
 3206 001c 0023     		movs	r3, #0
 3207 001e FB60     		str	r3, [r7, #12]
 889:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 118


 890:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (ticks != 0U) {
 3208              		.loc 2 890 8
 3209 0020 7B68     		ldr	r3, [r7, #4]
 3210 0022 002B     		cmp	r3, #0
 3211 0024 02D0     		beq	.L249
 891:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       vTaskDelay(ticks);
 3212              		.loc 2 891 7
 3213 0026 7868     		ldr	r0, [r7, #4]
 3214 0028 FFF7FEFF 		bl	vTaskDelay
 3215              	.L249:
 892:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 893:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 894:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 895:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 3216              		.loc 2 895 10
 3217 002c FB68     		ldr	r3, [r7, #12]
 896:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 3218              		.loc 2 896 1
 3219 002e 1846     		mov	r0, r3
 3220 0030 1037     		adds	r7, r7, #16
 3221              	.LCFI169:
 3222              		.cfi_def_cfa_offset 8
 3223 0032 BD46     		mov	sp, r7
 3224              	.LCFI170:
 3225              		.cfi_def_cfa_register 13
 3226              		@ sp needed
 3227 0034 80BD     		pop	{r7, pc}
 3228              		.cfi_endproc
 3229              	.LFE369:
 3231              		.section	.text.osDelayUntil,"ax",%progbits
 3232              		.align	1
 3233              		.global	osDelayUntil
 3234              		.syntax unified
 3235              		.thumb
 3236              		.thumb_func
 3237              		.fpu fpv5-d16
 3239              	osDelayUntil:
 3240              	.LFB370:
 897:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 898:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osDelayUntil (uint32_t ticks) {
 3241              		.loc 2 898 42
 3242              		.cfi_startproc
 3243              		@ args = 0, pretend = 0, frame = 24
 3244              		@ frame_needed = 1, uses_anonymous_args = 0
 3245 0000 80B5     		push	{r7, lr}
 3246              	.LCFI171:
 3247              		.cfi_def_cfa_offset 8
 3248              		.cfi_offset 7, -8
 3249              		.cfi_offset 14, -4
 3250 0002 86B0     		sub	sp, sp, #24
 3251              	.LCFI172:
 3252              		.cfi_def_cfa_offset 32
 3253 0004 00AF     		add	r7, sp, #0
 3254              	.LCFI173:
 3255              		.cfi_def_cfa_register 7
 3256 0006 7860     		str	r0, [r7, #4]
 3257              	.LBB196:
ARM GAS  /tmp/ccUVmR3N.s 			page 119


 3258              	.LBB197:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3259              		.loc 3 276 3
 3260              		.syntax unified
 3261              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3262 0008 EFF30583 		MRS r3, ipsr
 3263              	@ 0 "" 2
 3264              		.thumb
 3265              		.syntax unified
 3266 000c FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3267              		.loc 3 277 9
 3268 000e FB68     		ldr	r3, [r7, #12]
 3269              	.LBE197:
 3270              	.LBE196:
 899:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TickType_t tcnt, delay;
 900:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
 901:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 902:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 3271              		.loc 2 902 6
 3272 0010 002B     		cmp	r3, #0
 3273 0012 03D0     		beq	.L253
 903:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 3274              		.loc 2 903 10
 3275 0014 6FF00503 		mvn	r3, #5
 3276 0018 7B61     		str	r3, [r7, #20]
 3277 001a 19E0     		b	.L254
 3278              	.L253:
 904:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 905:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
 906:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osOK;
 3279              		.loc 2 906 10
 3280 001c 0023     		movs	r3, #0
 3281 001e 7B61     		str	r3, [r7, #20]
 907:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     tcnt = xTaskGetTickCount();
 3282              		.loc 2 907 12
 3283 0020 FFF7FEFF 		bl	xTaskGetTickCount
 3284 0024 0346     		mov	r3, r0
 3285              		.loc 2 907 10
 3286 0026 BB60     		str	r3, [r7, #8]
 908:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 909:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Determine remaining number of ticks to delay */
 910:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     delay = (TickType_t)ticks - tcnt;
 3287              		.loc 2 910 31
 3288 0028 BB68     		ldr	r3, [r7, #8]
 3289              		.loc 2 910 11
 3290 002a 7A68     		ldr	r2, [r7, #4]
 3291 002c D31A     		subs	r3, r2, r3
 3292 002e 3B61     		str	r3, [r7, #16]
 911:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 912:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Check if target tick has not expired */
 913:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 3293              		.loc 2 913 7
 3294 0030 3B69     		ldr	r3, [r7, #16]
 3295 0032 002B     		cmp	r3, #0
 3296 0034 09D0     		beq	.L255
 3297              		.loc 2 913 28 discriminator 1
ARM GAS  /tmp/ccUVmR3N.s 			page 120


 3298 0036 3B69     		ldr	r3, [r7, #16]
 3299              		.loc 2 913 22 discriminator 1
 3300 0038 002B     		cmp	r3, #0
 3301 003a 06DB     		blt	.L255
 914:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       vTaskDelayUntil (&tcnt, delay);
 3302              		.loc 2 914 7
 3303 003c 07F10803 		add	r3, r7, #8
 3304 0040 3969     		ldr	r1, [r7, #16]
 3305 0042 1846     		mov	r0, r3
 3306 0044 FFF7FEFF 		bl	vTaskDelayUntil
 3307 0048 02E0     		b	.L254
 3308              	.L255:
 915:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 916:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else
 917:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     {
 918:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* No delay or already expired */
 919:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorParameter;
 3309              		.loc 2 919 12
 3310 004a 6FF00303 		mvn	r3, #3
 3311 004e 7B61     		str	r3, [r7, #20]
 3312              	.L254:
 920:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
 921:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 922:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 923:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 3313              		.loc 2 923 10
 3314 0050 7B69     		ldr	r3, [r7, #20]
 924:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 3315              		.loc 2 924 1
 3316 0052 1846     		mov	r0, r3
 3317 0054 1837     		adds	r7, r7, #24
 3318              	.LCFI174:
 3319              		.cfi_def_cfa_offset 8
 3320 0056 BD46     		mov	sp, r7
 3321              	.LCFI175:
 3322              		.cfi_def_cfa_register 13
 3323              		@ sp needed
 3324 0058 80BD     		pop	{r7, pc}
 3325              		.cfi_endproc
 3326              	.LFE370:
 3328              		.section	.text.TimerCallback,"ax",%progbits
 3329              		.align	1
 3330              		.syntax unified
 3331              		.thumb
 3332              		.thumb_func
 3333              		.fpu fpv5-d16
 3335              	TimerCallback:
 3336              	.LFB371:
 925:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 926:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*---------------------------------------------------------------------------*/
 927:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (configUSE_OS2_TIMER == 1)
 928:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 929:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static void TimerCallback (TimerHandle_t hTimer) {
 3337              		.loc 2 929 50
 3338              		.cfi_startproc
 3339              		@ args = 0, pretend = 0, frame = 16
 3340              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccUVmR3N.s 			page 121


 3341 0000 80B5     		push	{r7, lr}
 3342              	.LCFI176:
 3343              		.cfi_def_cfa_offset 8
 3344              		.cfi_offset 7, -8
 3345              		.cfi_offset 14, -4
 3346 0002 84B0     		sub	sp, sp, #16
 3347              	.LCFI177:
 3348              		.cfi_def_cfa_offset 24
 3349 0004 00AF     		add	r7, sp, #0
 3350              	.LCFI178:
 3351              		.cfi_def_cfa_register 7
 3352 0006 7860     		str	r0, [r7, #4]
 930:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TimerCallback_t *callb;
 931:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 932:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 3353              		.loc 2 932 30
 3354 0008 7868     		ldr	r0, [r7, #4]
 3355 000a FFF7FEFF 		bl	pvTimerGetTimerID
 3356 000e F860     		str	r0, [r7, #12]
 933:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 934:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (callb != NULL) {
 3357              		.loc 2 934 6
 3358 0010 FB68     		ldr	r3, [r7, #12]
 3359 0012 002B     		cmp	r3, #0
 3360 0014 05D0     		beq	.L259
 935:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     callb->func (callb->arg);
 3361              		.loc 2 935 10
 3362 0016 FB68     		ldr	r3, [r7, #12]
 3363 0018 1B68     		ldr	r3, [r3]
 3364              		.loc 2 935 5
 3365 001a FA68     		ldr	r2, [r7, #12]
 3366 001c 5268     		ldr	r2, [r2, #4]
 3367 001e 1046     		mov	r0, r2
 3368 0020 9847     		blx	r3
 3369              	.LVL0:
 3370              	.L259:
 936:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
 937:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 3371              		.loc 2 937 1
 3372 0022 00BF     		nop
 3373 0024 1037     		adds	r7, r7, #16
 3374              	.LCFI179:
 3375              		.cfi_def_cfa_offset 8
 3376 0026 BD46     		mov	sp, r7
 3377              	.LCFI180:
 3378              		.cfi_def_cfa_register 13
 3379              		@ sp needed
 3380 0028 80BD     		pop	{r7, pc}
 3381              		.cfi_endproc
 3382              	.LFE371:
 3384              		.section	.text.osTimerNew,"ax",%progbits
 3385              		.align	1
 3386              		.global	osTimerNew
 3387              		.syntax unified
 3388              		.thumb
 3389              		.thumb_func
 3390              		.fpu fpv5-d16
ARM GAS  /tmp/ccUVmR3N.s 			page 122


 3392              	osTimerNew:
 3393              	.LFB372:
 938:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 939:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t
 3394              		.loc 2 939 108
 3395              		.cfi_startproc
 3396              		@ args = 0, pretend = 0, frame = 40
 3397              		@ frame_needed = 1, uses_anonymous_args = 0
 3398 0000 80B5     		push	{r7, lr}
 3399              	.LCFI181:
 3400              		.cfi_def_cfa_offset 8
 3401              		.cfi_offset 7, -8
 3402              		.cfi_offset 14, -4
 3403 0002 8CB0     		sub	sp, sp, #48
 3404              	.LCFI182:
 3405              		.cfi_def_cfa_offset 56
 3406 0004 02AF     		add	r7, sp, #8
 3407              	.LCFI183:
 3408              		.cfi_def_cfa 7, 48
 3409 0006 F860     		str	r0, [r7, #12]
 3410 0008 7A60     		str	r2, [r7, #4]
 3411 000a 3B60     		str	r3, [r7]
 3412 000c 0B46     		mov	r3, r1
 3413 000e FB72     		strb	r3, [r7, #11]
 940:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   const char *name;
 941:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TimerHandle_t hTimer;
 942:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TimerCallback_t *callb;
 943:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   UBaseType_t reload;
 944:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   int32_t mem;
 945:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 946:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   hTimer = NULL;
 3414              		.loc 2 946 10
 3415 0010 0023     		movs	r3, #0
 3416 0012 3B62     		str	r3, [r7, #32]
 3417              	.LBB198:
 3418              	.LBB199:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3419              		.loc 3 276 3
 3420              		.syntax unified
 3421              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3422 0014 EFF30583 		MRS r3, ipsr
 3423              	@ 0 "" 2
 3424              		.thumb
 3425              		.syntax unified
 3426 0018 3B61     		str	r3, [r7, #16]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3427              		.loc 3 277 9
 3428 001a 3B69     		ldr	r3, [r7, #16]
 3429              	.LBE199:
 3430              	.LBE198:
 947:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 948:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (!IS_IRQ() && (func != NULL)) {
 3431              		.loc 2 948 6
 3432 001c 002B     		cmp	r3, #0
 3433 001e 63D1     		bne	.L262
 3434              		.loc 2 948 17 discriminator 1
 3435 0020 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccUVmR3N.s 			page 123


 3436 0022 002B     		cmp	r3, #0
 3437 0024 60D0     		beq	.L262
 949:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Allocate memory to store callback function and argument */
 950:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     callb = pvPortMalloc (sizeof(TimerCallback_t));
 3438              		.loc 2 950 13
 3439 0026 0820     		movs	r0, #8
 3440 0028 FFF7FEFF 		bl	pvPortMalloc
 3441 002c 7861     		str	r0, [r7, #20]
 951:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 952:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (callb != NULL) {
 3442              		.loc 2 952 8
 3443 002e 7B69     		ldr	r3, [r7, #20]
 3444 0030 002B     		cmp	r3, #0
 3445 0032 59D0     		beq	.L262
 953:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       callb->func = func;
 3446              		.loc 2 953 19
 3447 0034 7B69     		ldr	r3, [r7, #20]
 3448 0036 FA68     		ldr	r2, [r7, #12]
 3449 0038 1A60     		str	r2, [r3]
 954:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       callb->arg  = argument;
 3450              		.loc 2 954 19
 3451 003a 7B69     		ldr	r3, [r7, #20]
 3452 003c 7A68     		ldr	r2, [r7, #4]
 3453 003e 5A60     		str	r2, [r3, #4]
 955:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 956:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (type == osTimerOnce) {
 3454              		.loc 2 956 10
 3455 0040 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 3456 0042 002B     		cmp	r3, #0
 3457 0044 02D1     		bne	.L263
 957:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         reload = pdFALSE;
 3458              		.loc 2 957 16
 3459 0046 0023     		movs	r3, #0
 3460 0048 FB61     		str	r3, [r7, #28]
 3461 004a 01E0     		b	.L264
 3462              	.L263:
 958:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       } else {
 959:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         reload = pdTRUE;
 3463              		.loc 2 959 16
 3464 004c 0123     		movs	r3, #1
 3465 004e FB61     		str	r3, [r7, #28]
 3466              	.L264:
 960:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 961:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 962:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mem  = -1;
 3467              		.loc 2 962 12
 3468 0050 4FF0FF33 		mov	r3, #-1
 3469 0054 BB61     		str	r3, [r7, #24]
 963:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       name = NULL;
 3470              		.loc 2 963 12
 3471 0056 0023     		movs	r3, #0
 3472 0058 7B62     		str	r3, [r7, #36]
 964:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 965:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (attr != NULL) {
 3473              		.loc 2 965 10
 3474 005a 3B68     		ldr	r3, [r7]
 3475 005c 002B     		cmp	r3, #0
ARM GAS  /tmp/ccUVmR3N.s 			page 124


 3476 005e 1CD0     		beq	.L265
 966:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (attr->name != NULL) {
 3477              		.loc 2 966 17
 3478 0060 3B68     		ldr	r3, [r7]
 3479 0062 1B68     		ldr	r3, [r3]
 3480              		.loc 2 966 12
 3481 0064 002B     		cmp	r3, #0
 3482 0066 02D0     		beq	.L266
 967:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           name = attr->name;
 3483              		.loc 2 967 16
 3484 0068 3B68     		ldr	r3, [r7]
 3485 006a 1B68     		ldr	r3, [r3]
 3486 006c 7B62     		str	r3, [r7, #36]
 3487              	.L266:
 968:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
 969:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 970:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 3488              		.loc 2 970 18
 3489 006e 3B68     		ldr	r3, [r7]
 3490 0070 9B68     		ldr	r3, [r3, #8]
 3491              		.loc 2 970 12
 3492 0072 002B     		cmp	r3, #0
 3493 0074 06D0     		beq	.L267
 3494              		.loc 2 970 44 discriminator 1
 3495 0076 3B68     		ldr	r3, [r7]
 3496 0078 DB68     		ldr	r3, [r3, #12]
 3497              		.loc 2 970 36 discriminator 1
 3498 007a 2B2B     		cmp	r3, #43
 3499 007c 02D9     		bls	.L267
 971:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           mem = 1;
 3500              		.loc 2 971 15
 3501 007e 0123     		movs	r3, #1
 3502 0080 BB61     		str	r3, [r7, #24]
 3503 0082 0CE0     		b	.L269
 3504              	.L267:
 972:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
 973:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         else {
 974:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 3505              		.loc 2 974 20
 3506 0084 3B68     		ldr	r3, [r7]
 3507 0086 9B68     		ldr	r3, [r3, #8]
 3508              		.loc 2 974 14
 3509 0088 002B     		cmp	r3, #0
 3510 008a 08D1     		bne	.L269
 3511              		.loc 2 974 46 discriminator 1
 3512 008c 3B68     		ldr	r3, [r7]
 3513 008e DB68     		ldr	r3, [r3, #12]
 3514              		.loc 2 974 38 discriminator 1
 3515 0090 002B     		cmp	r3, #0
 3516 0092 04D1     		bne	.L269
 975:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             mem = 0;
 3517              		.loc 2 975 17
 3518 0094 0023     		movs	r3, #0
 3519 0096 BB61     		str	r3, [r7, #24]
 3520 0098 01E0     		b	.L269
 3521              	.L265:
 976:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
ARM GAS  /tmp/ccUVmR3N.s 			page 125


 977:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
 978:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 979:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
 980:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mem = 0;
 3522              		.loc 2 980 13
 3523 009a 0023     		movs	r3, #0
 3524 009c BB61     		str	r3, [r7, #24]
 3525              	.L269:
 981:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 982:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 983:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (mem == 1) {
 3526              		.loc 2 983 10
 3527 009e BB69     		ldr	r3, [r7, #24]
 3528 00a0 012B     		cmp	r3, #1
 3529 00a2 0CD1     		bne	.L270
 984:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         #if (configSUPPORT_STATIC_ALLOCATION == 1)
 985:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr
 3530              		.loc 2 985 100
 3531 00a4 3B68     		ldr	r3, [r7]
 3532 00a6 9B68     		ldr	r3, [r3, #8]
 3533              		.loc 2 985 20
 3534 00a8 0193     		str	r3, [sp, #4]
 3535 00aa 124B     		ldr	r3, .L273
 3536 00ac 0093     		str	r3, [sp]
 3537 00ae 7B69     		ldr	r3, [r7, #20]
 3538 00b0 FA69     		ldr	r2, [r7, #28]
 3539 00b2 0121     		movs	r1, #1
 3540 00b4 786A     		ldr	r0, [r7, #36]
 3541 00b6 FFF7FEFF 		bl	xTimerCreateStatic
 3542 00ba 3862     		str	r0, [r7, #32]
 3543 00bc 0BE0     		b	.L271
 3544              	.L270:
 986:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         #endif
 987:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 988:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
 989:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (mem == 0) {
 3545              		.loc 2 989 12
 3546 00be BB69     		ldr	r3, [r7, #24]
 3547 00c0 002B     		cmp	r3, #0
 3548 00c2 08D1     		bne	.L271
 990:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
 991:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 3549              		.loc 2 991 22
 3550 00c4 0B4B     		ldr	r3, .L273
 3551 00c6 0093     		str	r3, [sp]
 3552 00c8 7B69     		ldr	r3, [r7, #20]
 3553 00ca FA69     		ldr	r2, [r7, #28]
 3554 00cc 0121     		movs	r1, #1
 3555 00ce 786A     		ldr	r0, [r7, #36]
 3556 00d0 FFF7FEFF 		bl	xTimerCreate
 3557 00d4 3862     		str	r0, [r7, #32]
 3558              	.L271:
 992:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           #endif
 993:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
 994:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 995:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
 996:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((hTimer == NULL) && (callb != NULL)) {
ARM GAS  /tmp/ccUVmR3N.s 			page 126


 3559              		.loc 2 996 10
 3560 00d6 3B6A     		ldr	r3, [r7, #32]
 3561 00d8 002B     		cmp	r3, #0
 3562 00da 05D1     		bne	.L262
 3563              		.loc 2 996 28 discriminator 1
 3564 00dc 7B69     		ldr	r3, [r7, #20]
 3565 00de 002B     		cmp	r3, #0
 3566 00e0 02D0     		beq	.L262
 997:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         vPortFree (callb);
 3567              		.loc 2 997 9
 3568 00e2 7869     		ldr	r0, [r7, #20]
 3569 00e4 FFF7FEFF 		bl	vPortFree
 3570              	.L262:
 998:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
 999:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1000:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1001:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1002:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return ((osTimerId_t)hTimer);
 3571              		.loc 2 1002 11
 3572 00e8 3B6A     		ldr	r3, [r7, #32]
1003:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 3573              		.loc 2 1003 1
 3574 00ea 1846     		mov	r0, r3
 3575 00ec 2837     		adds	r7, r7, #40
 3576              	.LCFI184:
 3577              		.cfi_def_cfa_offset 8
 3578 00ee BD46     		mov	sp, r7
 3579              	.LCFI185:
 3580              		.cfi_def_cfa_register 13
 3581              		@ sp needed
 3582 00f0 80BD     		pop	{r7, pc}
 3583              	.L274:
 3584 00f2 00BF     		.align	2
 3585              	.L273:
 3586 00f4 00000000 		.word	TimerCallback
 3587              		.cfi_endproc
 3588              	.LFE372:
 3590              		.section	.text.osTimerGetName,"ax",%progbits
 3591              		.align	1
 3592              		.global	osTimerGetName
 3593              		.syntax unified
 3594              		.thumb
 3595              		.thumb_func
 3596              		.fpu fpv5-d16
 3598              	osTimerGetName:
 3599              	.LFB373:
1004:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1005:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** const char *osTimerGetName (osTimerId_t timer_id) {
 3600              		.loc 2 1005 51
 3601              		.cfi_startproc
 3602              		@ args = 0, pretend = 0, frame = 24
 3603              		@ frame_needed = 1, uses_anonymous_args = 0
 3604 0000 80B5     		push	{r7, lr}
 3605              	.LCFI186:
 3606              		.cfi_def_cfa_offset 8
 3607              		.cfi_offset 7, -8
 3608              		.cfi_offset 14, -4
ARM GAS  /tmp/ccUVmR3N.s 			page 127


 3609 0002 86B0     		sub	sp, sp, #24
 3610              	.LCFI187:
 3611              		.cfi_def_cfa_offset 32
 3612 0004 00AF     		add	r7, sp, #0
 3613              	.LCFI188:
 3614              		.cfi_def_cfa_register 7
 3615 0006 7860     		str	r0, [r7, #4]
1006:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 3616              		.loc 2 1006 17
 3617 0008 7B68     		ldr	r3, [r7, #4]
 3618 000a 3B61     		str	r3, [r7, #16]
 3619              	.LBB200:
 3620              	.LBB201:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3621              		.loc 3 276 3
 3622              		.syntax unified
 3623              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3624 000c EFF30583 		MRS r3, ipsr
 3625              	@ 0 "" 2
 3626              		.thumb
 3627              		.syntax unified
 3628 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3629              		.loc 3 277 9
 3630 0012 FB68     		ldr	r3, [r7, #12]
 3631              	.LBE201:
 3632              	.LBE200:
1007:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   const char *p;
1008:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1009:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ() || (hTimer == NULL)) {
 3633              		.loc 2 1009 6
 3634 0014 002B     		cmp	r3, #0
 3635 0016 02D1     		bne	.L277
 3636              		.loc 2 1009 16 discriminator 1
 3637 0018 3B69     		ldr	r3, [r7, #16]
 3638 001a 002B     		cmp	r3, #0
 3639 001c 02D1     		bne	.L278
 3640              	.L277:
1010:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     p = NULL;
 3641              		.loc 2 1010 7
 3642 001e 0023     		movs	r3, #0
 3643 0020 7B61     		str	r3, [r7, #20]
 3644 0022 03E0     		b	.L279
 3645              	.L278:
1011:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
1012:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     p = pcTimerGetName (hTimer);
 3646              		.loc 2 1012 9
 3647 0024 3869     		ldr	r0, [r7, #16]
 3648 0026 FFF7FEFF 		bl	pcTimerGetName
 3649 002a 7861     		str	r0, [r7, #20]
 3650              	.L279:
1013:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1014:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1015:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (p);
 3651              		.loc 2 1015 10
 3652 002c 7B69     		ldr	r3, [r7, #20]
1016:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
ARM GAS  /tmp/ccUVmR3N.s 			page 128


 3653              		.loc 2 1016 1
 3654 002e 1846     		mov	r0, r3
 3655 0030 1837     		adds	r7, r7, #24
 3656              	.LCFI189:
 3657              		.cfi_def_cfa_offset 8
 3658 0032 BD46     		mov	sp, r7
 3659              	.LCFI190:
 3660              		.cfi_def_cfa_register 13
 3661              		@ sp needed
 3662 0034 80BD     		pop	{r7, pc}
 3663              		.cfi_endproc
 3664              	.LFE373:
 3666              		.section	.text.osTimerStart,"ax",%progbits
 3667              		.align	1
 3668              		.global	osTimerStart
 3669              		.syntax unified
 3670              		.thumb
 3671              		.thumb_func
 3672              		.fpu fpv5-d16
 3674              	osTimerStart:
 3675              	.LFB374:
1017:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1018:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 3676              		.loc 2 1018 64
 3677              		.cfi_startproc
 3678              		@ args = 0, pretend = 0, frame = 24
 3679              		@ frame_needed = 1, uses_anonymous_args = 0
 3680 0000 80B5     		push	{r7, lr}
 3681              	.LCFI191:
 3682              		.cfi_def_cfa_offset 8
 3683              		.cfi_offset 7, -8
 3684              		.cfi_offset 14, -4
 3685 0002 88B0     		sub	sp, sp, #32
 3686              	.LCFI192:
 3687              		.cfi_def_cfa_offset 40
 3688 0004 02AF     		add	r7, sp, #8
 3689              	.LCFI193:
 3690              		.cfi_def_cfa 7, 32
 3691 0006 7860     		str	r0, [r7, #4]
 3692 0008 3960     		str	r1, [r7]
1019:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 3693              		.loc 2 1019 17
 3694 000a 7B68     		ldr	r3, [r7, #4]
 3695 000c 3B61     		str	r3, [r7, #16]
 3696              	.LBB202:
 3697              	.LBB203:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3698              		.loc 3 276 3
 3699              		.syntax unified
 3700              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3701 000e EFF30583 		MRS r3, ipsr
 3702              	@ 0 "" 2
 3703              		.thumb
 3704              		.syntax unified
 3705 0012 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3706              		.loc 3 277 9
ARM GAS  /tmp/ccUVmR3N.s 			page 129


 3707 0014 FB68     		ldr	r3, [r7, #12]
 3708              	.LBE203:
 3709              	.LBE202:
1020:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1021:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1022:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 3710              		.loc 2 1022 6
 3711 0016 002B     		cmp	r3, #0
 3712 0018 03D0     		beq	.L283
1023:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 3713              		.loc 2 1023 10
 3714 001a 6FF00503 		mvn	r3, #5
 3715 001e 7B61     		str	r3, [r7, #20]
 3716 0020 17E0     		b	.L284
 3717              	.L283:
1024:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1025:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hTimer == NULL) {
 3718              		.loc 2 1025 11
 3719 0022 3B69     		ldr	r3, [r7, #16]
 3720 0024 002B     		cmp	r3, #0
 3721 0026 03D1     		bne	.L285
1026:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 3722              		.loc 2 1026 10
 3723 0028 6FF00303 		mvn	r3, #3
 3724 002c 7B61     		str	r3, [r7, #20]
 3725 002e 10E0     		b	.L284
 3726              	.L285:
1027:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1028:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1029:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 3727              		.loc 2 1029 9
 3728 0030 0023     		movs	r3, #0
 3729 0032 0093     		str	r3, [sp]
 3730 0034 0023     		movs	r3, #0
 3731 0036 3A68     		ldr	r2, [r7]
 3732 0038 0421     		movs	r1, #4
 3733 003a 3869     		ldr	r0, [r7, #16]
 3734 003c FFF7FEFF 		bl	xTimerGenericCommand
 3735 0040 0346     		mov	r3, r0
 3736              		.loc 2 1029 8
 3737 0042 012B     		cmp	r3, #1
 3738 0044 02D1     		bne	.L286
1030:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osOK;
 3739              		.loc 2 1030 12
 3740 0046 0023     		movs	r3, #0
 3741 0048 7B61     		str	r3, [r7, #20]
 3742 004a 02E0     		b	.L284
 3743              	.L286:
1031:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
1032:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorResource;
 3744              		.loc 2 1032 12
 3745 004c 6FF00203 		mvn	r3, #2
 3746 0050 7B61     		str	r3, [r7, #20]
 3747              	.L284:
1033:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1034:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1035:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 130


1036:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 3748              		.loc 2 1036 10
 3749 0052 7B69     		ldr	r3, [r7, #20]
1037:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 3750              		.loc 2 1037 1
 3751 0054 1846     		mov	r0, r3
 3752 0056 1837     		adds	r7, r7, #24
 3753              	.LCFI194:
 3754              		.cfi_def_cfa_offset 8
 3755 0058 BD46     		mov	sp, r7
 3756              	.LCFI195:
 3757              		.cfi_def_cfa_register 13
 3758              		@ sp needed
 3759 005a 80BD     		pop	{r7, pc}
 3760              		.cfi_endproc
 3761              	.LFE374:
 3763              		.section	.text.osTimerStop,"ax",%progbits
 3764              		.align	1
 3765              		.global	osTimerStop
 3766              		.syntax unified
 3767              		.thumb
 3768              		.thumb_func
 3769              		.fpu fpv5-d16
 3771              	osTimerStop:
 3772              	.LFB375:
1038:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1039:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osTimerStop (osTimerId_t timer_id) {
 3773              		.loc 2 1039 47
 3774              		.cfi_startproc
 3775              		@ args = 0, pretend = 0, frame = 24
 3776              		@ frame_needed = 1, uses_anonymous_args = 0
 3777 0000 80B5     		push	{r7, lr}
 3778              	.LCFI196:
 3779              		.cfi_def_cfa_offset 8
 3780              		.cfi_offset 7, -8
 3781              		.cfi_offset 14, -4
 3782 0002 88B0     		sub	sp, sp, #32
 3783              	.LCFI197:
 3784              		.cfi_def_cfa_offset 40
 3785 0004 02AF     		add	r7, sp, #8
 3786              	.LCFI198:
 3787              		.cfi_def_cfa 7, 32
 3788 0006 7860     		str	r0, [r7, #4]
1040:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 3789              		.loc 2 1040 17
 3790 0008 7B68     		ldr	r3, [r7, #4]
 3791 000a 3B61     		str	r3, [r7, #16]
 3792              	.LBB204:
 3793              	.LBB205:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3794              		.loc 3 276 3
 3795              		.syntax unified
 3796              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3797 000c EFF30583 		MRS r3, ipsr
 3798              	@ 0 "" 2
 3799              		.thumb
 3800              		.syntax unified
ARM GAS  /tmp/ccUVmR3N.s 			page 131


 3801 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3802              		.loc 3 277 9
 3803 0012 FB68     		ldr	r3, [r7, #12]
 3804              	.LBE205:
 3805              	.LBE204:
1041:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1042:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1043:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 3806              		.loc 2 1043 6
 3807 0014 002B     		cmp	r3, #0
 3808 0016 03D0     		beq	.L290
1044:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 3809              		.loc 2 1044 10
 3810 0018 6FF00503 		mvn	r3, #5
 3811 001c 7B61     		str	r3, [r7, #20]
 3812 001e 21E0     		b	.L291
 3813              	.L290:
1045:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1046:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hTimer == NULL) {
 3814              		.loc 2 1046 11
 3815 0020 3B69     		ldr	r3, [r7, #16]
 3816 0022 002B     		cmp	r3, #0
 3817 0024 03D1     		bne	.L292
1047:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 3818              		.loc 2 1047 10
 3819 0026 6FF00303 		mvn	r3, #3
 3820 002a 7B61     		str	r3, [r7, #20]
 3821 002c 1AE0     		b	.L291
 3822              	.L292:
1048:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1049:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1050:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 3823              		.loc 2 1050 9
 3824 002e 3869     		ldr	r0, [r7, #16]
 3825 0030 FFF7FEFF 		bl	xTimerIsTimerActive
 3826 0034 0346     		mov	r3, r0
 3827              		.loc 2 1050 8
 3828 0036 002B     		cmp	r3, #0
 3829 0038 03D1     		bne	.L293
1051:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorResource;
 3830              		.loc 2 1051 12
 3831 003a 6FF00203 		mvn	r3, #2
 3832 003e 7B61     		str	r3, [r7, #20]
 3833 0040 10E0     		b	.L291
 3834              	.L293:
1052:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1053:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1054:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (xTimerStop (hTimer, 0) == pdPASS) {
 3835              		.loc 2 1054 11
 3836 0042 0023     		movs	r3, #0
 3837 0044 0093     		str	r3, [sp]
 3838 0046 0023     		movs	r3, #0
 3839 0048 0022     		movs	r2, #0
 3840 004a 0321     		movs	r1, #3
 3841 004c 3869     		ldr	r0, [r7, #16]
 3842 004e FFF7FEFF 		bl	xTimerGenericCommand
ARM GAS  /tmp/ccUVmR3N.s 			page 132


 3843 0052 0346     		mov	r3, r0
 3844              		.loc 2 1054 10
 3845 0054 012B     		cmp	r3, #1
 3846 0056 02D1     		bne	.L294
1055:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         stat = osOK;
 3847              		.loc 2 1055 14
 3848 0058 0023     		movs	r3, #0
 3849 005a 7B61     		str	r3, [r7, #20]
 3850 005c 02E0     		b	.L291
 3851              	.L294:
1056:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       } else {
1057:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         stat = osError;
 3852              		.loc 2 1057 14
 3853 005e 4FF0FF33 		mov	r3, #-1
 3854 0062 7B61     		str	r3, [r7, #20]
 3855              	.L291:
1058:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1059:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1060:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1061:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1062:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 3856              		.loc 2 1062 10
 3857 0064 7B69     		ldr	r3, [r7, #20]
1063:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 3858              		.loc 2 1063 1
 3859 0066 1846     		mov	r0, r3
 3860 0068 1837     		adds	r7, r7, #24
 3861              	.LCFI199:
 3862              		.cfi_def_cfa_offset 8
 3863 006a BD46     		mov	sp, r7
 3864              	.LCFI200:
 3865              		.cfi_def_cfa_register 13
 3866              		@ sp needed
 3867 006c 80BD     		pop	{r7, pc}
 3868              		.cfi_endproc
 3869              	.LFE375:
 3871              		.section	.text.osTimerIsRunning,"ax",%progbits
 3872              		.align	1
 3873              		.global	osTimerIsRunning
 3874              		.syntax unified
 3875              		.thumb
 3876              		.thumb_func
 3877              		.fpu fpv5-d16
 3879              	osTimerIsRunning:
 3880              	.LFB376:
1064:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1065:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osTimerIsRunning (osTimerId_t timer_id) {
 3881              		.loc 2 1065 50
 3882              		.cfi_startproc
 3883              		@ args = 0, pretend = 0, frame = 24
 3884              		@ frame_needed = 1, uses_anonymous_args = 0
 3885 0000 80B5     		push	{r7, lr}
 3886              	.LCFI201:
 3887              		.cfi_def_cfa_offset 8
 3888              		.cfi_offset 7, -8
 3889              		.cfi_offset 14, -4
 3890 0002 86B0     		sub	sp, sp, #24
ARM GAS  /tmp/ccUVmR3N.s 			page 133


 3891              	.LCFI202:
 3892              		.cfi_def_cfa_offset 32
 3893 0004 00AF     		add	r7, sp, #0
 3894              	.LCFI203:
 3895              		.cfi_def_cfa_register 7
 3896 0006 7860     		str	r0, [r7, #4]
1066:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 3897              		.loc 2 1066 17
 3898 0008 7B68     		ldr	r3, [r7, #4]
 3899 000a 3B61     		str	r3, [r7, #16]
 3900              	.LBB206:
 3901              	.LBB207:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3902              		.loc 3 276 3
 3903              		.syntax unified
 3904              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3905 000c EFF30583 		MRS r3, ipsr
 3906              	@ 0 "" 2
 3907              		.thumb
 3908              		.syntax unified
 3909 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3910              		.loc 3 277 9
 3911 0012 FB68     		ldr	r3, [r7, #12]
 3912              	.LBE207:
 3913              	.LBE206:
1067:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t running;
1068:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1069:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ() || (hTimer == NULL)) {
 3914              		.loc 2 1069 6
 3915 0014 002B     		cmp	r3, #0
 3916 0016 02D1     		bne	.L298
 3917              		.loc 2 1069 16 discriminator 1
 3918 0018 3B69     		ldr	r3, [r7, #16]
 3919 001a 002B     		cmp	r3, #0
 3920 001c 02D1     		bne	.L299
 3921              	.L298:
1070:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     running = 0U;
 3922              		.loc 2 1070 13
 3923 001e 0023     		movs	r3, #0
 3924 0020 7B61     		str	r3, [r7, #20]
 3925 0022 04E0     		b	.L300
 3926              	.L299:
1071:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
1072:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     running = (uint32_t)xTimerIsTimerActive (hTimer);
 3927              		.loc 2 1072 25
 3928 0024 3869     		ldr	r0, [r7, #16]
 3929 0026 FFF7FEFF 		bl	xTimerIsTimerActive
 3930 002a 0346     		mov	r3, r0
 3931              		.loc 2 1072 13
 3932 002c 7B61     		str	r3, [r7, #20]
 3933              	.L300:
1073:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1074:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1075:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (running);
 3934              		.loc 2 1075 10
 3935 002e 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/ccUVmR3N.s 			page 134


1076:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 3936              		.loc 2 1076 1
 3937 0030 1846     		mov	r0, r3
 3938 0032 1837     		adds	r7, r7, #24
 3939              	.LCFI204:
 3940              		.cfi_def_cfa_offset 8
 3941 0034 BD46     		mov	sp, r7
 3942              	.LCFI205:
 3943              		.cfi_def_cfa_register 13
 3944              		@ sp needed
 3945 0036 80BD     		pop	{r7, pc}
 3946              		.cfi_endproc
 3947              	.LFE376:
 3949              		.section	.text.osTimerDelete,"ax",%progbits
 3950              		.align	1
 3951              		.global	osTimerDelete
 3952              		.syntax unified
 3953              		.thumb
 3954              		.thumb_func
 3955              		.fpu fpv5-d16
 3957              	osTimerDelete:
 3958              	.LFB377:
1077:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1078:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osTimerDelete (osTimerId_t timer_id) {
 3959              		.loc 2 1078 49
 3960              		.cfi_startproc
 3961              		@ args = 0, pretend = 0, frame = 24
 3962              		@ frame_needed = 1, uses_anonymous_args = 0
 3963 0000 80B5     		push	{r7, lr}
 3964              	.LCFI206:
 3965              		.cfi_def_cfa_offset 8
 3966              		.cfi_offset 7, -8
 3967              		.cfi_offset 14, -4
 3968 0002 88B0     		sub	sp, sp, #32
 3969              	.LCFI207:
 3970              		.cfi_def_cfa_offset 40
 3971 0004 02AF     		add	r7, sp, #8
 3972              	.LCFI208:
 3973              		.cfi_def_cfa 7, 32
 3974 0006 7860     		str	r0, [r7, #4]
1079:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 3975              		.loc 2 1079 17
 3976 0008 7B68     		ldr	r3, [r7, #4]
 3977 000a 3B61     		str	r3, [r7, #16]
 3978              	.LBB208:
 3979              	.LBB209:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 3980              		.loc 3 276 3
 3981              		.syntax unified
 3982              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3983 000c EFF30583 		MRS r3, ipsr
 3984              	@ 0 "" 2
 3985              		.thumb
 3986              		.syntax unified
 3987 0010 BB60     		str	r3, [r7, #8]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 3988              		.loc 3 277 9
ARM GAS  /tmp/ccUVmR3N.s 			page 135


 3989 0012 BB68     		ldr	r3, [r7, #8]
 3990              	.LBE209:
 3991              	.LBE208:
1080:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1081:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef USE_FreeRTOS_HEAP_1
1082:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   TimerCallback_t *callb;
1083:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1084:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 3992              		.loc 2 1084 6
 3993 0014 002B     		cmp	r3, #0
 3994 0016 03D0     		beq	.L304
1085:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 3995              		.loc 2 1085 10
 3996 0018 6FF00503 		mvn	r3, #5
 3997 001c 7B61     		str	r3, [r7, #20]
 3998 001e 1EE0     		b	.L305
 3999              	.L304:
1086:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1087:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hTimer == NULL) {
 4000              		.loc 2 1087 11
 4001 0020 3B69     		ldr	r3, [r7, #16]
 4002 0022 002B     		cmp	r3, #0
 4003 0024 03D1     		bne	.L306
1088:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 4004              		.loc 2 1088 10
 4005 0026 6FF00303 		mvn	r3, #3
 4006 002a 7B61     		str	r3, [r7, #20]
 4007 002c 17E0     		b	.L305
 4008              	.L306:
1089:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1090:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1091:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 4009              		.loc 2 1091 32
 4010 002e 3869     		ldr	r0, [r7, #16]
 4011 0030 FFF7FEFF 		bl	pvTimerGetTimerID
 4012 0034 F860     		str	r0, [r7, #12]
1092:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1093:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (xTimerDelete (hTimer, 0) == pdPASS) {
 4013              		.loc 2 1093 9
 4014 0036 0023     		movs	r3, #0
 4015 0038 0093     		str	r3, [sp]
 4016 003a 0023     		movs	r3, #0
 4017 003c 0022     		movs	r2, #0
 4018 003e 0521     		movs	r1, #5
 4019 0040 3869     		ldr	r0, [r7, #16]
 4020 0042 FFF7FEFF 		bl	xTimerGenericCommand
 4021 0046 0346     		mov	r3, r0
 4022              		.loc 2 1093 8
 4023 0048 012B     		cmp	r3, #1
 4024 004a 05D1     		bne	.L307
1094:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       vPortFree (callb);
 4025              		.loc 2 1094 7
 4026 004c F868     		ldr	r0, [r7, #12]
 4027 004e FFF7FEFF 		bl	vPortFree
1095:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osOK;
 4028              		.loc 2 1095 12
 4029 0052 0023     		movs	r3, #0
ARM GAS  /tmp/ccUVmR3N.s 			page 136


 4030 0054 7B61     		str	r3, [r7, #20]
 4031 0056 02E0     		b	.L305
 4032              	.L307:
1096:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
1097:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorResource;
 4033              		.loc 2 1097 12
 4034 0058 6FF00203 		mvn	r3, #2
 4035 005c 7B61     		str	r3, [r7, #20]
 4036              	.L305:
1098:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1099:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1100:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #else
1101:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   stat = osError;
1102:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
1103:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1104:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 4037              		.loc 2 1104 10
 4038 005e 7B69     		ldr	r3, [r7, #20]
1105:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 4039              		.loc 2 1105 1
 4040 0060 1846     		mov	r0, r3
 4041 0062 1837     		adds	r7, r7, #24
 4042              	.LCFI209:
 4043              		.cfi_def_cfa_offset 8
 4044 0064 BD46     		mov	sp, r7
 4045              	.LCFI210:
 4046              		.cfi_def_cfa_register 13
 4047              		@ sp needed
 4048 0066 80BD     		pop	{r7, pc}
 4049              		.cfi_endproc
 4050              	.LFE377:
 4052              		.section	.text.osEventFlagsNew,"ax",%progbits
 4053              		.align	1
 4054              		.global	osEventFlagsNew
 4055              		.syntax unified
 4056              		.thumb
 4057              		.thumb_func
 4058              		.fpu fpv5-d16
 4060              	osEventFlagsNew:
 4061              	.LFB378:
1106:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif /* (configUSE_OS2_TIMER == 1) */
1107:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1108:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*---------------------------------------------------------------------------*/
1109:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1110:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 4062              		.loc 2 1110 67
 4063              		.cfi_startproc
 4064              		@ args = 0, pretend = 0, frame = 24
 4065              		@ frame_needed = 1, uses_anonymous_args = 0
 4066 0000 80B5     		push	{r7, lr}
 4067              	.LCFI211:
 4068              		.cfi_def_cfa_offset 8
 4069              		.cfi_offset 7, -8
 4070              		.cfi_offset 14, -4
 4071 0002 86B0     		sub	sp, sp, #24
 4072              	.LCFI212:
 4073              		.cfi_def_cfa_offset 32
ARM GAS  /tmp/ccUVmR3N.s 			page 137


 4074 0004 00AF     		add	r7, sp, #0
 4075              	.LCFI213:
 4076              		.cfi_def_cfa_register 7
 4077 0006 7860     		str	r0, [r7, #4]
1111:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   EventGroupHandle_t hEventGroup;
1112:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   int32_t mem;
1113:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1114:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   hEventGroup = NULL;
 4078              		.loc 2 1114 15
 4079 0008 0023     		movs	r3, #0
 4080 000a 7B61     		str	r3, [r7, #20]
 4081              	.LBB210:
 4082              	.LBB211:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4083              		.loc 3 276 3
 4084              		.syntax unified
 4085              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4086 000c EFF30583 		MRS r3, ipsr
 4087              	@ 0 "" 2
 4088              		.thumb
 4089              		.syntax unified
 4090 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4091              		.loc 3 277 9
 4092 0012 FB68     		ldr	r3, [r7, #12]
 4093              	.LBE211:
 4094              	.LBE210:
1115:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1116:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (!IS_IRQ()) {
 4095              		.loc 2 1116 6
 4096 0014 002B     		cmp	r3, #0
 4097 0016 2DD1     		bne	.L311
1117:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mem = -1;
 4098              		.loc 2 1117 9
 4099 0018 4FF0FF33 		mov	r3, #-1
 4100 001c 3B61     		str	r3, [r7, #16]
1118:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1119:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (attr != NULL) {
 4101              		.loc 2 1119 8
 4102 001e 7B68     		ldr	r3, [r7, #4]
 4103 0020 002B     		cmp	r3, #0
 4104 0022 15D0     		beq	.L312
1120:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 4105              		.loc 2 1120 16
 4106 0024 7B68     		ldr	r3, [r7, #4]
 4107 0026 9B68     		ldr	r3, [r3, #8]
 4108              		.loc 2 1120 10
 4109 0028 002B     		cmp	r3, #0
 4110 002a 06D0     		beq	.L313
 4111              		.loc 2 1120 42 discriminator 1
 4112 002c 7B68     		ldr	r3, [r7, #4]
 4113 002e DB68     		ldr	r3, [r3, #12]
 4114              		.loc 2 1120 34 discriminator 1
 4115 0030 1F2B     		cmp	r3, #31
 4116 0032 02D9     		bls	.L313
1121:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mem = 1;
 4117              		.loc 2 1121 13
ARM GAS  /tmp/ccUVmR3N.s 			page 138


 4118 0034 0123     		movs	r3, #1
 4119 0036 3B61     		str	r3, [r7, #16]
 4120 0038 0CE0     		b	.L315
 4121              	.L313:
1122:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1123:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
1124:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 4122              		.loc 2 1124 18
 4123 003a 7B68     		ldr	r3, [r7, #4]
 4124 003c 9B68     		ldr	r3, [r3, #8]
 4125              		.loc 2 1124 12
 4126 003e 002B     		cmp	r3, #0
 4127 0040 08D1     		bne	.L315
 4128              		.loc 2 1124 44 discriminator 1
 4129 0042 7B68     		ldr	r3, [r7, #4]
 4130 0044 DB68     		ldr	r3, [r3, #12]
 4131              		.loc 2 1124 36 discriminator 1
 4132 0046 002B     		cmp	r3, #0
 4133 0048 04D1     		bne	.L315
1125:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           mem = 0;
 4134              		.loc 2 1125 15
 4135 004a 0023     		movs	r3, #0
 4136 004c 3B61     		str	r3, [r7, #16]
 4137 004e 01E0     		b	.L315
 4138              	.L312:
1126:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1127:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1128:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1129:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1130:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mem = 0;
 4139              		.loc 2 1130 11
 4140 0050 0023     		movs	r3, #0
 4141 0052 3B61     		str	r3, [r7, #16]
 4142              	.L315:
1131:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1132:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1133:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (mem == 1) {
 4143              		.loc 2 1133 8
 4144 0054 3B69     		ldr	r3, [r7, #16]
 4145 0056 012B     		cmp	r3, #1
 4146 0058 06D1     		bne	.L316
1134:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #if (configSUPPORT_STATIC_ALLOCATION == 1)
1135:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 4147              		.loc 2 1135 50
 4148 005a 7B68     		ldr	r3, [r7, #4]
 4149 005c 9B68     		ldr	r3, [r3, #8]
 4150              		.loc 2 1135 21
 4151 005e 1846     		mov	r0, r3
 4152 0060 FFF7FEFF 		bl	xEventGroupCreateStatic
 4153 0064 7861     		str	r0, [r7, #20]
 4154 0066 05E0     		b	.L311
 4155              	.L316:
1136:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #endif
1137:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1138:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1139:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (mem == 0) {
 4156              		.loc 2 1139 10
ARM GAS  /tmp/ccUVmR3N.s 			page 139


 4157 0068 3B69     		ldr	r3, [r7, #16]
 4158 006a 002B     		cmp	r3, #0
 4159 006c 02D1     		bne	.L311
1140:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
1141:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           hEventGroup = xEventGroupCreate();
 4160              		.loc 2 1141 25
 4161 006e FFF7FEFF 		bl	xEventGroupCreate
 4162 0072 7861     		str	r0, [r7, #20]
 4163              	.L311:
1142:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         #endif
1143:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1144:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1145:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1146:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1147:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return ((osEventFlagsId_t)hEventGroup);
 4164              		.loc 2 1147 11
 4165 0074 7B69     		ldr	r3, [r7, #20]
1148:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 4166              		.loc 2 1148 1
 4167 0076 1846     		mov	r0, r3
 4168 0078 1837     		adds	r7, r7, #24
 4169              	.LCFI214:
 4170              		.cfi_def_cfa_offset 8
 4171 007a BD46     		mov	sp, r7
 4172              	.LCFI215:
 4173              		.cfi_def_cfa_register 13
 4174              		@ sp needed
 4175 007c 80BD     		pop	{r7, pc}
 4176              		.cfi_endproc
 4177              	.LFE378:
 4179              		.section	.text.osEventFlagsSet,"ax",%progbits
 4180              		.align	1
 4181              		.global	osEventFlagsSet
 4182              		.syntax unified
 4183              		.thumb
 4184              		.thumb_func
 4185              		.fpu fpv5-d16
 4187              	osEventFlagsSet:
 4188              	.LFB379:
1149:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1150:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 4189              		.loc 2 1150 67
 4190              		.cfi_startproc
 4191              		@ args = 0, pretend = 0, frame = 24
 4192              		@ frame_needed = 1, uses_anonymous_args = 0
 4193 0000 80B5     		push	{r7, lr}
 4194              	.LCFI216:
 4195              		.cfi_def_cfa_offset 8
 4196              		.cfi_offset 7, -8
 4197              		.cfi_offset 14, -4
 4198 0002 86B0     		sub	sp, sp, #24
 4199              	.LCFI217:
 4200              		.cfi_def_cfa_offset 32
 4201 0004 00AF     		add	r7, sp, #0
 4202              	.LCFI218:
 4203              		.cfi_def_cfa_register 7
 4204 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccUVmR3N.s 			page 140


 4205 0008 3960     		str	r1, [r7]
1151:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 4206              		.loc 2 1151 22
 4207 000a 7B68     		ldr	r3, [r7, #4]
 4208 000c 3B61     		str	r3, [r7, #16]
1152:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t rflags;
1153:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   BaseType_t yield;
1154:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1155:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 4209              		.loc 2 1155 6
 4210 000e 3B69     		ldr	r3, [r7, #16]
 4211 0010 002B     		cmp	r3, #0
 4212 0012 04D0     		beq	.L319
 4213              		.loc 2 1155 40 discriminator 1
 4214 0014 3B68     		ldr	r3, [r7]
 4215 0016 03F07F43 		and	r3, r3, #-16777216
 4216              		.loc 2 1155 29 discriminator 1
 4217 001a 002B     		cmp	r3, #0
 4218 001c 03D0     		beq	.L320
 4219              	.L319:
1156:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osErrorParameter;
 4220              		.loc 2 1156 12
 4221 001e 6FF00303 		mvn	r3, #3
 4222 0022 7B61     		str	r3, [r7, #20]
 4223 0024 28E0     		b	.L321
 4224              	.L320:
 4225              	.LBB212:
 4226              	.LBB213:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4227              		.loc 3 276 3
 4228              		.syntax unified
 4229              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4230 0026 EFF30583 		MRS r3, ipsr
 4231              	@ 0 "" 2
 4232              		.thumb
 4233              		.syntax unified
 4234 002a FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4235              		.loc 3 277 9
 4236 002c FB68     		ldr	r3, [r7, #12]
 4237              	.LBE213:
 4238              	.LBE212:
1157:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1158:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (IS_IRQ()) {
 4239              		.loc 2 1158 11
 4240 002e 002B     		cmp	r3, #0
 4241 0030 1DD0     		beq	.L323
1159:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
1160:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     (void)yield;
1161:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
1162:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osErrorResource;
1163:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #else
1164:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     yield = pdFALSE;
 4242              		.loc 2 1164 11
 4243 0032 0023     		movs	r3, #0
 4244 0034 BB60     		str	r3, [r7, #8]
1165:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 141


1166:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 4245              		.loc 2 1166 9
 4246 0036 07F10803 		add	r3, r7, #8
 4247 003a 1A46     		mov	r2, r3
 4248 003c 3968     		ldr	r1, [r7]
 4249 003e 3869     		ldr	r0, [r7, #16]
 4250 0040 FFF7FEFF 		bl	xEventGroupSetBitsFromISR
 4251 0044 0346     		mov	r3, r0
 4252              		.loc 2 1166 8
 4253 0046 002B     		cmp	r3, #0
 4254 0048 03D1     		bne	.L324
1167:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       rflags = (uint32_t)osErrorResource;
 4255              		.loc 2 1167 14
 4256 004a 6FF00203 		mvn	r3, #2
 4257 004e 7B61     		str	r3, [r7, #20]
 4258 0050 12E0     		b	.L321
 4259              	.L324:
1168:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
1169:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       rflags = flags;
 4260              		.loc 2 1169 14
 4261 0052 3B68     		ldr	r3, [r7]
 4262 0054 7B61     		str	r3, [r7, #20]
1170:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       portYIELD_FROM_ISR (yield);
 4263              		.loc 2 1170 7
 4264 0056 BB68     		ldr	r3, [r7, #8]
 4265 0058 002B     		cmp	r3, #0
 4266 005a 0DD0     		beq	.L321
 4267              		.loc 2 1170 7 is_stmt 0 discriminator 1
 4268 005c 094B     		ldr	r3, .L326
 4269 005e 4FF08052 		mov	r2, #268435456
 4270 0062 1A60     		str	r2, [r3]
 4271              		.syntax unified
 4272              	@ 1170 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 4273 0064 BFF34F8F 		dsb
 4274              	@ 0 "" 2
 4275              	@ 1170 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 4276 0068 BFF36F8F 		isb
 4277              	@ 0 "" 2
 4278              		.thumb
 4279              		.syntax unified
 4280 006c 04E0     		b	.L321
 4281              	.L323:
1171:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1172:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #endif
1173:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1174:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1175:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 4282              		.loc 2 1175 14 is_stmt 1
 4283 006e 3968     		ldr	r1, [r7]
 4284 0070 3869     		ldr	r0, [r7, #16]
 4285 0072 FFF7FEFF 		bl	xEventGroupSetBits
 4286 0076 7861     		str	r0, [r7, #20]
 4287              	.L321:
1176:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1177:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1178:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (rflags);
 4288              		.loc 2 1178 10
ARM GAS  /tmp/ccUVmR3N.s 			page 142


 4289 0078 7B69     		ldr	r3, [r7, #20]
1179:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 4290              		.loc 2 1179 1
 4291 007a 1846     		mov	r0, r3
 4292 007c 1837     		adds	r7, r7, #24
 4293              	.LCFI219:
 4294              		.cfi_def_cfa_offset 8
 4295 007e BD46     		mov	sp, r7
 4296              	.LCFI220:
 4297              		.cfi_def_cfa_register 13
 4298              		@ sp needed
 4299 0080 80BD     		pop	{r7, pc}
 4300              	.L327:
 4301 0082 00BF     		.align	2
 4302              	.L326:
 4303 0084 04ED00E0 		.word	-536810236
 4304              		.cfi_endproc
 4305              	.LFE379:
 4307              		.section	.text.osEventFlagsClear,"ax",%progbits
 4308              		.align	1
 4309              		.global	osEventFlagsClear
 4310              		.syntax unified
 4311              		.thumb
 4312              		.thumb_func
 4313              		.fpu fpv5-d16
 4315              	osEventFlagsClear:
 4316              	.LFB380:
1180:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1181:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 4317              		.loc 2 1181 69
 4318              		.cfi_startproc
 4319              		@ args = 0, pretend = 0, frame = 24
 4320              		@ frame_needed = 1, uses_anonymous_args = 0
 4321 0000 80B5     		push	{r7, lr}
 4322              	.LCFI221:
 4323              		.cfi_def_cfa_offset 8
 4324              		.cfi_offset 7, -8
 4325              		.cfi_offset 14, -4
 4326 0002 86B0     		sub	sp, sp, #24
 4327              	.LCFI222:
 4328              		.cfi_def_cfa_offset 32
 4329 0004 00AF     		add	r7, sp, #0
 4330              	.LCFI223:
 4331              		.cfi_def_cfa_register 7
 4332 0006 7860     		str	r0, [r7, #4]
 4333 0008 3960     		str	r1, [r7]
1182:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 4334              		.loc 2 1182 22
 4335 000a 7B68     		ldr	r3, [r7, #4]
 4336 000c 3B61     		str	r3, [r7, #16]
1183:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t rflags;
1184:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1185:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 4337              		.loc 2 1185 6
 4338 000e 3B69     		ldr	r3, [r7, #16]
 4339 0010 002B     		cmp	r3, #0
 4340 0012 04D0     		beq	.L329
ARM GAS  /tmp/ccUVmR3N.s 			page 143


 4341              		.loc 2 1185 40 discriminator 1
 4342 0014 3B68     		ldr	r3, [r7]
 4343 0016 03F07F43 		and	r3, r3, #-16777216
 4344              		.loc 2 1185 29 discriminator 1
 4345 001a 002B     		cmp	r3, #0
 4346 001c 03D0     		beq	.L330
 4347              	.L329:
1186:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osErrorParameter;
 4348              		.loc 2 1186 12
 4349 001e 6FF00303 		mvn	r3, #3
 4350 0022 7B61     		str	r3, [r7, #20]
 4351 0024 19E0     		b	.L331
 4352              	.L330:
 4353              	.LBB214:
 4354              	.LBB215:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4355              		.loc 3 276 3
 4356              		.syntax unified
 4357              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4358 0026 EFF30583 		MRS r3, ipsr
 4359              	@ 0 "" 2
 4360              		.thumb
 4361              		.syntax unified
 4362 002a FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4363              		.loc 3 277 9
 4364 002c FB68     		ldr	r3, [r7, #12]
 4365              	.LBE215:
 4366              	.LBE214:
1187:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1188:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (IS_IRQ()) {
 4367              		.loc 2 1188 11
 4368 002e 002B     		cmp	r3, #0
 4369 0030 0ED0     		beq	.L333
1189:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
1190:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
1191:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osErrorResource;
1192:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #else
1193:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = xEventGroupGetBitsFromISR (hEventGroup);
 4370              		.loc 2 1193 14
 4371 0032 3869     		ldr	r0, [r7, #16]
 4372 0034 FFF7FEFF 		bl	xEventGroupGetBitsFromISR
 4373 0038 7861     		str	r0, [r7, #20]
1194:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1195:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 4374              		.loc 2 1195 9
 4375 003a 3968     		ldr	r1, [r7]
 4376 003c 3869     		ldr	r0, [r7, #16]
 4377 003e FFF7FEFF 		bl	xEventGroupClearBitsFromISR
 4378 0042 0346     		mov	r3, r0
 4379              		.loc 2 1195 8
 4380 0044 002B     		cmp	r3, #0
 4381 0046 08D1     		bne	.L331
1196:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       rflags = (uint32_t)osErrorResource;
 4382              		.loc 2 1196 14
 4383 0048 6FF00203 		mvn	r3, #2
 4384 004c 7B61     		str	r3, [r7, #20]
ARM GAS  /tmp/ccUVmR3N.s 			page 144


 4385 004e 04E0     		b	.L331
 4386              	.L333:
1197:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1198:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #endif
1199:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1200:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1201:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 4387              		.loc 2 1201 14
 4388 0050 3968     		ldr	r1, [r7]
 4389 0052 3869     		ldr	r0, [r7, #16]
 4390 0054 FFF7FEFF 		bl	xEventGroupClearBits
 4391 0058 7861     		str	r0, [r7, #20]
 4392              	.L331:
1202:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1203:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1204:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (rflags);
 4393              		.loc 2 1204 10
 4394 005a 7B69     		ldr	r3, [r7, #20]
1205:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 4395              		.loc 2 1205 1
 4396 005c 1846     		mov	r0, r3
 4397 005e 1837     		adds	r7, r7, #24
 4398              	.LCFI224:
 4399              		.cfi_def_cfa_offset 8
 4400 0060 BD46     		mov	sp, r7
 4401              	.LCFI225:
 4402              		.cfi_def_cfa_register 13
 4403              		@ sp needed
 4404 0062 80BD     		pop	{r7, pc}
 4405              		.cfi_endproc
 4406              	.LFE380:
 4408              		.section	.text.osEventFlagsGet,"ax",%progbits
 4409              		.align	1
 4410              		.global	osEventFlagsGet
 4411              		.syntax unified
 4412              		.thumb
 4413              		.thumb_func
 4414              		.fpu fpv5-d16
 4416              	osEventFlagsGet:
 4417              	.LFB381:
1206:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1207:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 4418              		.loc 2 1207 51
 4419              		.cfi_startproc
 4420              		@ args = 0, pretend = 0, frame = 24
 4421              		@ frame_needed = 1, uses_anonymous_args = 0
 4422 0000 80B5     		push	{r7, lr}
 4423              	.LCFI226:
 4424              		.cfi_def_cfa_offset 8
 4425              		.cfi_offset 7, -8
 4426              		.cfi_offset 14, -4
 4427 0002 86B0     		sub	sp, sp, #24
 4428              	.LCFI227:
 4429              		.cfi_def_cfa_offset 32
 4430 0004 00AF     		add	r7, sp, #0
 4431              	.LCFI228:
 4432              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccUVmR3N.s 			page 145


 4433 0006 7860     		str	r0, [r7, #4]
1208:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 4434              		.loc 2 1208 22
 4435 0008 7B68     		ldr	r3, [r7, #4]
 4436 000a 3B61     		str	r3, [r7, #16]
1209:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t rflags;
1210:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1211:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (ef_id == NULL) {
 4437              		.loc 2 1211 6
 4438 000c 7B68     		ldr	r3, [r7, #4]
 4439 000e 002B     		cmp	r3, #0
 4440 0010 02D1     		bne	.L336
1212:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = 0U;
 4441              		.loc 2 1212 12
 4442 0012 0023     		movs	r3, #0
 4443 0014 7B61     		str	r3, [r7, #20]
 4444 0016 0FE0     		b	.L337
 4445              	.L336:
 4446              	.LBB216:
 4447              	.LBB217:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4448              		.loc 3 276 3
 4449              		.syntax unified
 4450              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4451 0018 EFF30583 		MRS r3, ipsr
 4452              	@ 0 "" 2
 4453              		.thumb
 4454              		.syntax unified
 4455 001c FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4456              		.loc 3 277 9
 4457 001e FB68     		ldr	r3, [r7, #12]
 4458              	.LBE217:
 4459              	.LBE216:
1213:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1214:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (IS_IRQ()) {
 4460              		.loc 2 1214 11
 4461 0020 002B     		cmp	r3, #0
 4462 0022 04D0     		beq	.L339
1215:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = xEventGroupGetBitsFromISR (hEventGroup);
 4463              		.loc 2 1215 14
 4464 0024 3869     		ldr	r0, [r7, #16]
 4465 0026 FFF7FEFF 		bl	xEventGroupGetBitsFromISR
 4466 002a 7861     		str	r0, [r7, #20]
 4467 002c 04E0     		b	.L337
 4468              	.L339:
1216:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1217:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1218:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = xEventGroupGetBits (hEventGroup);
 4469              		.loc 2 1218 14
 4470 002e 0021     		movs	r1, #0
 4471 0030 3869     		ldr	r0, [r7, #16]
 4472 0032 FFF7FEFF 		bl	xEventGroupClearBits
 4473 0036 7861     		str	r0, [r7, #20]
 4474              	.L337:
1219:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1220:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
ARM GAS  /tmp/ccUVmR3N.s 			page 146


1221:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (rflags);
 4475              		.loc 2 1221 10
 4476 0038 7B69     		ldr	r3, [r7, #20]
1222:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 4477              		.loc 2 1222 1
 4478 003a 1846     		mov	r0, r3
 4479 003c 1837     		adds	r7, r7, #24
 4480              	.LCFI229:
 4481              		.cfi_def_cfa_offset 8
 4482 003e BD46     		mov	sp, r7
 4483              	.LCFI230:
 4484              		.cfi_def_cfa_register 13
 4485              		@ sp needed
 4486 0040 80BD     		pop	{r7, pc}
 4487              		.cfi_endproc
 4488              	.LFE381:
 4490              		.section	.text.osEventFlagsWait,"ax",%progbits
 4491              		.align	1
 4492              		.global	osEventFlagsWait
 4493              		.syntax unified
 4494              		.thumb
 4495              		.thumb_func
 4496              		.fpu fpv5-d16
 4498              	osEventFlagsWait:
 4499              	.LFB382:
1223:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1224:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeo
 4500              		.loc 2 1224 104
 4501              		.cfi_startproc
 4502              		@ args = 0, pretend = 0, frame = 40
 4503              		@ frame_needed = 1, uses_anonymous_args = 0
 4504 0000 80B5     		push	{r7, lr}
 4505              	.LCFI231:
 4506              		.cfi_def_cfa_offset 8
 4507              		.cfi_offset 7, -8
 4508              		.cfi_offset 14, -4
 4509 0002 8CB0     		sub	sp, sp, #48
 4510              	.LCFI232:
 4511              		.cfi_def_cfa_offset 56
 4512 0004 02AF     		add	r7, sp, #8
 4513              	.LCFI233:
 4514              		.cfi_def_cfa 7, 48
 4515 0006 F860     		str	r0, [r7, #12]
 4516 0008 B960     		str	r1, [r7, #8]
 4517 000a 7A60     		str	r2, [r7, #4]
 4518 000c 3B60     		str	r3, [r7]
1225:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 4519              		.loc 2 1225 22
 4520 000e FB68     		ldr	r3, [r7, #12]
 4521 0010 BB61     		str	r3, [r7, #24]
1226:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   BaseType_t wait_all;
1227:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   BaseType_t exit_clr;
1228:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t rflags;
1229:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1230:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 4522              		.loc 2 1230 6
 4523 0012 BB69     		ldr	r3, [r7, #24]
ARM GAS  /tmp/ccUVmR3N.s 			page 147


 4524 0014 002B     		cmp	r3, #0
 4525 0016 04D0     		beq	.L342
 4526              		.loc 2 1230 40 discriminator 1
 4527 0018 BB68     		ldr	r3, [r7, #8]
 4528 001a 03F07F43 		and	r3, r3, #-16777216
 4529              		.loc 2 1230 29 discriminator 1
 4530 001e 002B     		cmp	r3, #0
 4531 0020 03D0     		beq	.L343
 4532              	.L342:
1231:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osErrorParameter;
 4533              		.loc 2 1231 12
 4534 0022 6FF00303 		mvn	r3, #3
 4535 0026 FB61     		str	r3, [r7, #28]
 4536 0028 4BE0     		b	.L344
 4537              	.L343:
 4538              	.LBB218:
 4539              	.LBB219:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4540              		.loc 3 276 3
 4541              		.syntax unified
 4542              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4543 002a EFF30583 		MRS r3, ipsr
 4544              	@ 0 "" 2
 4545              		.thumb
 4546              		.syntax unified
 4547 002e 7B61     		str	r3, [r7, #20]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4548              		.loc 3 277 9
 4549 0030 7B69     		ldr	r3, [r7, #20]
 4550              	.LBE219:
 4551              	.LBE218:
1232:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1233:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (IS_IRQ()) {
 4552              		.loc 2 1233 11
 4553 0032 002B     		cmp	r3, #0
 4554 0034 03D0     		beq	.L346
1234:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = (uint32_t)osErrorISR;
 4555              		.loc 2 1234 12
 4556 0036 6FF00503 		mvn	r3, #5
 4557 003a FB61     		str	r3, [r7, #28]
 4558 003c 41E0     		b	.L344
 4559              	.L346:
1235:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1236:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1237:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (options & osFlagsWaitAll) {
 4560              		.loc 2 1237 17
 4561 003e 7B68     		ldr	r3, [r7, #4]
 4562 0040 03F00103 		and	r3, r3, #1
 4563              		.loc 2 1237 8
 4564 0044 002B     		cmp	r3, #0
 4565 0046 02D0     		beq	.L347
1238:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       wait_all = pdTRUE;
 4566              		.loc 2 1238 16
 4567 0048 0123     		movs	r3, #1
 4568 004a 7B62     		str	r3, [r7, #36]
 4569 004c 01E0     		b	.L348
 4570              	.L347:
ARM GAS  /tmp/ccUVmR3N.s 			page 148


1239:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
1240:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       wait_all = pdFAIL;
 4571              		.loc 2 1240 16
 4572 004e 0023     		movs	r3, #0
 4573 0050 7B62     		str	r3, [r7, #36]
 4574              	.L348:
1241:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1242:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1243:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (options & osFlagsNoClear) {
 4575              		.loc 2 1243 17
 4576 0052 7B68     		ldr	r3, [r7, #4]
 4577 0054 03F00203 		and	r3, r3, #2
 4578              		.loc 2 1243 8
 4579 0058 002B     		cmp	r3, #0
 4580 005a 02D0     		beq	.L349
1244:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       exit_clr = pdFAIL;
 4581              		.loc 2 1244 16
 4582 005c 0023     		movs	r3, #0
 4583 005e 3B62     		str	r3, [r7, #32]
 4584 0060 01E0     		b	.L350
 4585              	.L349:
1245:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
1246:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       exit_clr = pdTRUE;
 4586              		.loc 2 1246 16
 4587 0062 0123     		movs	r3, #1
 4588 0064 3B62     		str	r3, [r7, #32]
 4589              	.L350:
1247:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1248:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1249:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)
 4590              		.loc 2 1249 14
 4591 0066 3B68     		ldr	r3, [r7]
 4592 0068 0093     		str	r3, [sp]
 4593 006a 7B6A     		ldr	r3, [r7, #36]
 4594 006c 3A6A     		ldr	r2, [r7, #32]
 4595 006e B968     		ldr	r1, [r7, #8]
 4596 0070 B869     		ldr	r0, [r7, #24]
 4597 0072 FFF7FEFF 		bl	xEventGroupWaitBits
 4598 0076 F861     		str	r0, [r7, #28]
1250:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1251:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (options & osFlagsWaitAll) {
 4599              		.loc 2 1251 17
 4600 0078 7B68     		ldr	r3, [r7, #4]
 4601 007a 03F00103 		and	r3, r3, #1
 4602              		.loc 2 1251 8
 4603 007e 002B     		cmp	r3, #0
 4604 0080 10D0     		beq	.L351
1252:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((flags & rflags) != flags) {
 4605              		.loc 2 1252 18
 4606 0082 BA68     		ldr	r2, [r7, #8]
 4607 0084 FB69     		ldr	r3, [r7, #28]
 4608 0086 1340     		ands	r3, r3, r2
 4609              		.loc 2 1252 10
 4610 0088 BA68     		ldr	r2, [r7, #8]
 4611 008a 9A42     		cmp	r2, r3
 4612 008c 19D0     		beq	.L344
1253:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (timeout > 0U) {
ARM GAS  /tmp/ccUVmR3N.s 			page 149


 4613              		.loc 2 1253 12
 4614 008e 3B68     		ldr	r3, [r7]
 4615 0090 002B     		cmp	r3, #0
 4616 0092 03D0     		beq	.L352
1254:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           rflags = (uint32_t)osErrorTimeout;
 4617              		.loc 2 1254 18
 4618 0094 6FF00103 		mvn	r3, #1
 4619 0098 FB61     		str	r3, [r7, #28]
 4620 009a 12E0     		b	.L344
 4621              	.L352:
1255:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         } else {
1256:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           rflags = (uint32_t)osErrorResource;
 4622              		.loc 2 1256 18
 4623 009c 6FF00203 		mvn	r3, #2
 4624 00a0 FB61     		str	r3, [r7, #28]
 4625 00a2 0EE0     		b	.L344
 4626              	.L351:
1257:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1258:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1259:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1260:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1261:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((flags & rflags) == 0U) {
 4627              		.loc 2 1261 18
 4628 00a4 BA68     		ldr	r2, [r7, #8]
 4629 00a6 FB69     		ldr	r3, [r7, #28]
 4630 00a8 1340     		ands	r3, r3, r2
 4631              		.loc 2 1261 10
 4632 00aa 002B     		cmp	r3, #0
 4633 00ac 09D1     		bne	.L344
1262:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (timeout > 0U) {
 4634              		.loc 2 1262 12
 4635 00ae 3B68     		ldr	r3, [r7]
 4636 00b0 002B     		cmp	r3, #0
 4637 00b2 03D0     		beq	.L353
1263:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           rflags = (uint32_t)osErrorTimeout;
 4638              		.loc 2 1263 18
 4639 00b4 6FF00103 		mvn	r3, #1
 4640 00b8 FB61     		str	r3, [r7, #28]
 4641 00ba 02E0     		b	.L344
 4642              	.L353:
1264:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         } else {
1265:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           rflags = (uint32_t)osErrorResource;
 4643              		.loc 2 1265 18
 4644 00bc 6FF00203 		mvn	r3, #2
 4645 00c0 FB61     		str	r3, [r7, #28]
 4646              	.L344:
1266:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1267:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1268:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1269:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1270:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1271:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (rflags);
 4647              		.loc 2 1271 10
 4648 00c2 FB69     		ldr	r3, [r7, #28]
1272:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 4649              		.loc 2 1272 1
 4650 00c4 1846     		mov	r0, r3
ARM GAS  /tmp/ccUVmR3N.s 			page 150


 4651 00c6 2837     		adds	r7, r7, #40
 4652              	.LCFI234:
 4653              		.cfi_def_cfa_offset 8
 4654 00c8 BD46     		mov	sp, r7
 4655              	.LCFI235:
 4656              		.cfi_def_cfa_register 13
 4657              		@ sp needed
 4658 00ca 80BD     		pop	{r7, pc}
 4659              		.cfi_endproc
 4660              	.LFE382:
 4662              		.section	.text.osEventFlagsDelete,"ax",%progbits
 4663              		.align	1
 4664              		.global	osEventFlagsDelete
 4665              		.syntax unified
 4666              		.thumb
 4667              		.thumb_func
 4668              		.fpu fpv5-d16
 4670              	osEventFlagsDelete:
 4671              	.LFB383:
1273:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1274:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osEventFlagsDelete (osEventFlagsId_t ef_id) {
 4672              		.loc 2 1274 56
 4673              		.cfi_startproc
 4674              		@ args = 0, pretend = 0, frame = 24
 4675              		@ frame_needed = 1, uses_anonymous_args = 0
 4676 0000 80B5     		push	{r7, lr}
 4677              	.LCFI236:
 4678              		.cfi_def_cfa_offset 8
 4679              		.cfi_offset 7, -8
 4680              		.cfi_offset 14, -4
 4681 0002 86B0     		sub	sp, sp, #24
 4682              	.LCFI237:
 4683              		.cfi_def_cfa_offset 32
 4684 0004 00AF     		add	r7, sp, #0
 4685              	.LCFI238:
 4686              		.cfi_def_cfa_register 7
 4687 0006 7860     		str	r0, [r7, #4]
1275:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 4688              		.loc 2 1275 22
 4689 0008 7B68     		ldr	r3, [r7, #4]
 4690 000a 3B61     		str	r3, [r7, #16]
 4691              	.LBB220:
 4692              	.LBB221:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4693              		.loc 3 276 3
 4694              		.syntax unified
 4695              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4696 000c EFF30583 		MRS r3, ipsr
 4697              	@ 0 "" 2
 4698              		.thumb
 4699              		.syntax unified
 4700 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4701              		.loc 3 277 9
 4702 0012 FB68     		ldr	r3, [r7, #12]
 4703              	.LBE221:
 4704              	.LBE220:
ARM GAS  /tmp/ccUVmR3N.s 			page 151


1276:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1277:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1278:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef USE_FreeRTOS_HEAP_1
1279:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 4705              		.loc 2 1279 6
 4706 0014 002B     		cmp	r3, #0
 4707 0016 03D0     		beq	.L357
1280:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 4708              		.loc 2 1280 10
 4709 0018 6FF00503 		mvn	r3, #5
 4710 001c 7B61     		str	r3, [r7, #20]
 4711 001e 0BE0     		b	.L358
 4712              	.L357:
1281:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1282:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hEventGroup == NULL) {
 4713              		.loc 2 1282 11
 4714 0020 3B69     		ldr	r3, [r7, #16]
 4715 0022 002B     		cmp	r3, #0
 4716 0024 03D1     		bne	.L359
1283:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 4717              		.loc 2 1283 10
 4718 0026 6FF00303 		mvn	r3, #3
 4719 002a 7B61     		str	r3, [r7, #20]
 4720 002c 04E0     		b	.L358
 4721              	.L359:
1284:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1285:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1286:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osOK;
 4722              		.loc 2 1286 10
 4723 002e 0023     		movs	r3, #0
 4724 0030 7B61     		str	r3, [r7, #20]
1287:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     vEventGroupDelete (hEventGroup);
 4725              		.loc 2 1287 5
 4726 0032 3869     		ldr	r0, [r7, #16]
 4727 0034 FFF7FEFF 		bl	vEventGroupDelete
 4728              	.L358:
1288:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1289:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #else
1290:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   stat = osError;
1291:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
1292:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1293:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 4729              		.loc 2 1293 10
 4730 0038 7B69     		ldr	r3, [r7, #20]
1294:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 4731              		.loc 2 1294 1
 4732 003a 1846     		mov	r0, r3
 4733 003c 1837     		adds	r7, r7, #24
 4734              	.LCFI239:
 4735              		.cfi_def_cfa_offset 8
 4736 003e BD46     		mov	sp, r7
 4737              	.LCFI240:
 4738              		.cfi_def_cfa_register 13
 4739              		@ sp needed
 4740 0040 80BD     		pop	{r7, pc}
 4741              		.cfi_endproc
 4742              	.LFE383:
ARM GAS  /tmp/ccUVmR3N.s 			page 152


 4744              		.section	.text.osMutexNew,"ax",%progbits
 4745              		.align	1
 4746              		.global	osMutexNew
 4747              		.syntax unified
 4748              		.thumb
 4749              		.thumb_func
 4750              		.fpu fpv5-d16
 4752              	osMutexNew:
 4753              	.LFB384:
1295:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1296:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*---------------------------------------------------------------------------*/
1297:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (configUSE_OS2_MUTEX == 1)
1298:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1299:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 4754              		.loc 2 1299 52
 4755              		.cfi_startproc
 4756              		@ args = 0, pretend = 0, frame = 32
 4757              		@ frame_needed = 1, uses_anonymous_args = 0
 4758 0000 80B5     		push	{r7, lr}
 4759              	.LCFI241:
 4760              		.cfi_def_cfa_offset 8
 4761              		.cfi_offset 7, -8
 4762              		.cfi_offset 14, -4
 4763 0002 88B0     		sub	sp, sp, #32
 4764              	.LCFI242:
 4765              		.cfi_def_cfa_offset 40
 4766 0004 00AF     		add	r7, sp, #0
 4767              	.LCFI243:
 4768              		.cfi_def_cfa_register 7
 4769 0006 7860     		str	r0, [r7, #4]
1300:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   SemaphoreHandle_t hMutex;
1301:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t type;
1302:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t rmtx;
1303:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   int32_t  mem;
1304:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #if (configQUEUE_REGISTRY_SIZE > 0)
1305:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   const char *name;
1306:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #endif
1307:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1308:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   hMutex = NULL;
 4770              		.loc 2 1308 10
 4771 0008 0023     		movs	r3, #0
 4772 000a FB61     		str	r3, [r7, #28]
 4773              	.LBB222:
 4774              	.LBB223:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 4775              		.loc 3 276 3
 4776              		.syntax unified
 4777              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 4778 000c EFF30583 		MRS r3, ipsr
 4779              	@ 0 "" 2
 4780              		.thumb
 4781              		.syntax unified
 4782 0010 BB60     		str	r3, [r7, #8]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 4783              		.loc 3 277 9
 4784 0012 BB68     		ldr	r3, [r7, #8]
 4785              	.LBE223:
ARM GAS  /tmp/ccUVmR3N.s 			page 153


 4786              	.LBE222:
1309:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1310:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (!IS_IRQ()) {
 4787              		.loc 2 1310 6
 4788 0014 002B     		cmp	r3, #0
 4789 0016 74D1     		bne	.L363
1311:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (attr != NULL) {
 4790              		.loc 2 1311 8
 4791 0018 7B68     		ldr	r3, [r7, #4]
 4792 001a 002B     		cmp	r3, #0
 4793 001c 03D0     		beq	.L364
1312:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       type = attr->attr_bits;
 4794              		.loc 2 1312 12
 4795 001e 7B68     		ldr	r3, [r7, #4]
 4796 0020 5B68     		ldr	r3, [r3, #4]
 4797 0022 BB61     		str	r3, [r7, #24]
 4798 0024 01E0     		b	.L365
 4799              	.L364:
1313:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
1314:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       type = 0U;
 4800              		.loc 2 1314 12
 4801 0026 0023     		movs	r3, #0
 4802 0028 BB61     		str	r3, [r7, #24]
 4803              	.L365:
1315:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1316:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1317:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((type & osMutexRecursive) == osMutexRecursive) {
 4804              		.loc 2 1317 15
 4805 002a BB69     		ldr	r3, [r7, #24]
 4806 002c 03F00103 		and	r3, r3, #1
 4807              		.loc 2 1317 8
 4808 0030 002B     		cmp	r3, #0
 4809 0032 02D0     		beq	.L366
1318:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       rmtx = 1U;
 4810              		.loc 2 1318 12
 4811 0034 0123     		movs	r3, #1
 4812 0036 7B61     		str	r3, [r7, #20]
 4813 0038 01E0     		b	.L367
 4814              	.L366:
1319:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
1320:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       rmtx = 0U;
 4815              		.loc 2 1320 12
 4816 003a 0023     		movs	r3, #0
 4817 003c 7B61     		str	r3, [r7, #20]
 4818              	.L367:
1321:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1322:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1323:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((type & osMutexRobust) != osMutexRobust) {
 4819              		.loc 2 1323 15
 4820 003e BB69     		ldr	r3, [r7, #24]
 4821 0040 03F00803 		and	r3, r3, #8
 4822              		.loc 2 1323 8
 4823 0044 002B     		cmp	r3, #0
 4824 0046 5CD1     		bne	.L363
1324:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mem = -1;
 4825              		.loc 2 1324 11
 4826 0048 4FF0FF33 		mov	r3, #-1
ARM GAS  /tmp/ccUVmR3N.s 			page 154


 4827 004c 3B61     		str	r3, [r7, #16]
1325:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1326:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (attr != NULL) {
 4828              		.loc 2 1326 10
 4829 004e 7B68     		ldr	r3, [r7, #4]
 4830 0050 002B     		cmp	r3, #0
 4831 0052 15D0     		beq	.L368
1327:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 4832              		.loc 2 1327 18
 4833 0054 7B68     		ldr	r3, [r7, #4]
 4834 0056 9B68     		ldr	r3, [r3, #8]
 4835              		.loc 2 1327 12
 4836 0058 002B     		cmp	r3, #0
 4837 005a 06D0     		beq	.L369
 4838              		.loc 2 1327 44 discriminator 1
 4839 005c 7B68     		ldr	r3, [r7, #4]
 4840 005e DB68     		ldr	r3, [r3, #12]
 4841              		.loc 2 1327 36 discriminator 1
 4842 0060 4F2B     		cmp	r3, #79
 4843 0062 02D9     		bls	.L369
1328:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           mem = 1;
 4844              		.loc 2 1328 15
 4845 0064 0123     		movs	r3, #1
 4846 0066 3B61     		str	r3, [r7, #16]
 4847 0068 0CE0     		b	.L371
 4848              	.L369:
1329:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1330:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         else {
1331:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 4849              		.loc 2 1331 20
 4850 006a 7B68     		ldr	r3, [r7, #4]
 4851 006c 9B68     		ldr	r3, [r3, #8]
 4852              		.loc 2 1331 14
 4853 006e 002B     		cmp	r3, #0
 4854 0070 08D1     		bne	.L371
 4855              		.loc 2 1331 46 discriminator 1
 4856 0072 7B68     		ldr	r3, [r7, #4]
 4857 0074 DB68     		ldr	r3, [r3, #12]
 4858              		.loc 2 1331 38 discriminator 1
 4859 0076 002B     		cmp	r3, #0
 4860 0078 04D1     		bne	.L371
1332:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             mem = 0;
 4861              		.loc 2 1332 17
 4862 007a 0023     		movs	r3, #0
 4863 007c 3B61     		str	r3, [r7, #16]
 4864 007e 01E0     		b	.L371
 4865              	.L368:
1333:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
1334:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1335:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1336:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
1337:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mem = 0;
 4866              		.loc 2 1337 13
 4867 0080 0023     		movs	r3, #0
 4868 0082 3B61     		str	r3, [r7, #16]
 4869              	.L371:
1338:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
ARM GAS  /tmp/ccUVmR3N.s 			page 155


1339:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1340:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (mem == 1) {
 4870              		.loc 2 1340 10
 4871 0084 3B69     		ldr	r3, [r7, #16]
 4872 0086 012B     		cmp	r3, #1
 4873 0088 12D1     		bne	.L372
1341:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         #if (configSUPPORT_STATIC_ALLOCATION == 1)
1342:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           if (rmtx != 0U) {
 4874              		.loc 2 1342 14
 4875 008a 7B69     		ldr	r3, [r7, #20]
 4876 008c 002B     		cmp	r3, #0
 4877 008e 07D0     		beq	.L373
1343:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             #if (configUSE_RECURSIVE_MUTEXES == 1)
1344:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 4878              		.loc 2 1344 22
 4879 0090 7B68     		ldr	r3, [r7, #4]
 4880 0092 9B68     		ldr	r3, [r3, #8]
 4881 0094 1946     		mov	r1, r3
 4882 0096 0420     		movs	r0, #4
 4883 0098 FFF7FEFF 		bl	xQueueCreateMutexStatic
 4884 009c F861     		str	r0, [r7, #28]
 4885 009e 16E0     		b	.L374
 4886              	.L373:
1345:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             #endif
1346:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
1347:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           else {
1348:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 4887              		.loc 2 1348 22
 4888 00a0 7B68     		ldr	r3, [r7, #4]
 4889 00a2 9B68     		ldr	r3, [r3, #8]
 4890 00a4 1946     		mov	r1, r3
 4891 00a6 0120     		movs	r0, #1
 4892 00a8 FFF7FEFF 		bl	xQueueCreateMutexStatic
 4893 00ac F861     		str	r0, [r7, #28]
 4894 00ae 0EE0     		b	.L374
 4895              	.L372:
1349:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
1350:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         #endif
1351:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1352:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
1353:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (mem == 0) {
 4896              		.loc 2 1353 12
 4897 00b0 3B69     		ldr	r3, [r7, #16]
 4898 00b2 002B     		cmp	r3, #0
 4899 00b4 0BD1     		bne	.L374
1354:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
1355:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             if (rmtx != 0U) {
 4900              		.loc 2 1355 16
 4901 00b6 7B69     		ldr	r3, [r7, #20]
 4902 00b8 002B     		cmp	r3, #0
 4903 00ba 04D0     		beq	.L375
1356:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               #if (configUSE_RECURSIVE_MUTEXES == 1)
1357:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               hMutex = xSemaphoreCreateRecursiveMutex ();
 4904              		.loc 2 1357 24
 4905 00bc 0420     		movs	r0, #4
 4906 00be FFF7FEFF 		bl	xQueueCreateMutex
 4907 00c2 F861     		str	r0, [r7, #28]
ARM GAS  /tmp/ccUVmR3N.s 			page 156


 4908 00c4 03E0     		b	.L374
 4909              	.L375:
1358:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               #endif
1359:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             } else {
1360:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               hMutex = xSemaphoreCreateMutex ();
 4910              		.loc 2 1360 24
 4911 00c6 0120     		movs	r0, #1
 4912 00c8 FFF7FEFF 		bl	xQueueCreateMutex
 4913 00cc F861     		str	r0, [r7, #28]
 4914              	.L374:
1361:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             }
1362:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           #endif
1363:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1364:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1365:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1366:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #if (configQUEUE_REGISTRY_SIZE > 0)
1367:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (hMutex != NULL) {
 4915              		.loc 2 1367 10
 4916 00ce FB69     		ldr	r3, [r7, #28]
 4917 00d0 002B     		cmp	r3, #0
 4918 00d2 0CD0     		beq	.L376
1368:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (attr != NULL) {
 4919              		.loc 2 1368 12
 4920 00d4 7B68     		ldr	r3, [r7, #4]
 4921 00d6 002B     		cmp	r3, #0
 4922 00d8 03D0     		beq	.L377
1369:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           name = attr->name;
 4923              		.loc 2 1369 16
 4924 00da 7B68     		ldr	r3, [r7, #4]
 4925 00dc 1B68     		ldr	r3, [r3]
 4926 00de FB60     		str	r3, [r7, #12]
 4927 00e0 01E0     		b	.L378
 4928              	.L377:
1370:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         } else {
1371:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           name = NULL;
 4929              		.loc 2 1371 16
 4930 00e2 0023     		movs	r3, #0
 4931 00e4 FB60     		str	r3, [r7, #12]
 4932              	.L378:
1372:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1373:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         vQueueAddToRegistry (hMutex, name);
 4933              		.loc 2 1373 9
 4934 00e6 F968     		ldr	r1, [r7, #12]
 4935 00e8 F869     		ldr	r0, [r7, #28]
 4936 00ea FFF7FEFF 		bl	vQueueAddToRegistry
 4937              	.L376:
1374:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1375:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #endif
1376:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1377:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((hMutex != NULL) && (rmtx != 0U)) {
 4938              		.loc 2 1377 10
 4939 00ee FB69     		ldr	r3, [r7, #28]
 4940 00f0 002B     		cmp	r3, #0
 4941 00f2 06D0     		beq	.L363
 4942              		.loc 2 1377 28 discriminator 1
 4943 00f4 7B69     		ldr	r3, [r7, #20]
 4944 00f6 002B     		cmp	r3, #0
ARM GAS  /tmp/ccUVmR3N.s 			page 157


 4945 00f8 03D0     		beq	.L363
1378:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 4946              		.loc 2 1378 38
 4947 00fa FB69     		ldr	r3, [r7, #28]
 4948              		.loc 2 1378 55
 4949 00fc 43F00103 		orr	r3, r3, #1
 4950              		.loc 2 1378 16
 4951 0100 FB61     		str	r3, [r7, #28]
 4952              	.L363:
1379:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1380:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1381:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1382:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1383:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return ((osMutexId_t)hMutex);
 4953              		.loc 2 1383 11
 4954 0102 FB69     		ldr	r3, [r7, #28]
1384:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 4955              		.loc 2 1384 1
 4956 0104 1846     		mov	r0, r3
 4957 0106 2037     		adds	r7, r7, #32
 4958              	.LCFI244:
 4959              		.cfi_def_cfa_offset 8
 4960 0108 BD46     		mov	sp, r7
 4961              	.LCFI245:
 4962              		.cfi_def_cfa_register 13
 4963              		@ sp needed
 4964 010a 80BD     		pop	{r7, pc}
 4965              		.cfi_endproc
 4966              	.LFE384:
 4968              		.section	.text.osMutexAcquire,"ax",%progbits
 4969              		.align	1
 4970              		.global	osMutexAcquire
 4971              		.syntax unified
 4972              		.thumb
 4973              		.thumb_func
 4974              		.fpu fpv5-d16
 4976              	osMutexAcquire:
 4977              	.LFB385:
1385:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1386:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 4978              		.loc 2 1386 68
 4979              		.cfi_startproc
 4980              		@ args = 0, pretend = 0, frame = 24
 4981              		@ frame_needed = 1, uses_anonymous_args = 0
 4982 0000 80B5     		push	{r7, lr}
 4983              	.LCFI246:
 4984              		.cfi_def_cfa_offset 8
 4985              		.cfi_offset 7, -8
 4986              		.cfi_offset 14, -4
 4987 0002 86B0     		sub	sp, sp, #24
 4988              	.LCFI247:
 4989              		.cfi_def_cfa_offset 32
 4990 0004 00AF     		add	r7, sp, #0
 4991              	.LCFI248:
 4992              		.cfi_def_cfa_register 7
 4993 0006 7860     		str	r0, [r7, #4]
 4994 0008 3960     		str	r1, [r7]
ARM GAS  /tmp/ccUVmR3N.s 			page 158


1387:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   SemaphoreHandle_t hMutex;
1388:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1389:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t rmtx;
1390:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1391:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 4995              		.loc 2 1391 32
 4996 000a 7B68     		ldr	r3, [r7, #4]
 4997              		.loc 2 1391 51
 4998 000c 23F00103 		bic	r3, r3, #1
 4999              		.loc 2 1391 10
 5000 0010 3B61     		str	r3, [r7, #16]
1392:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1393:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   rmtx = (uint32_t)mutex_id & 1U;
 5001              		.loc 2 1393 10
 5002 0012 7B68     		ldr	r3, [r7, #4]
 5003              		.loc 2 1393 8
 5004 0014 03F00103 		and	r3, r3, #1
 5005 0018 FB60     		str	r3, [r7, #12]
1394:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1395:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   stat = osOK;
 5006              		.loc 2 1395 8
 5007 001a 0023     		movs	r3, #0
 5008 001c 7B61     		str	r3, [r7, #20]
 5009              	.LBB224:
 5010              	.LBB225:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5011              		.loc 3 276 3
 5012              		.syntax unified
 5013              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5014 001e EFF30583 		MRS r3, ipsr
 5015              	@ 0 "" 2
 5016              		.thumb
 5017              		.syntax unified
 5018 0022 BB60     		str	r3, [r7, #8]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5019              		.loc 3 277 9
 5020 0024 BB68     		ldr	r3, [r7, #8]
 5021              	.LBE225:
 5022              	.LBE224:
1396:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1397:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 5023              		.loc 2 1397 6
 5024 0026 002B     		cmp	r3, #0
 5025 0028 03D0     		beq	.L382
1398:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 5026              		.loc 2 1398 10
 5027 002a 6FF00503 		mvn	r3, #5
 5028 002e 7B61     		str	r3, [r7, #20]
 5029 0030 2CE0     		b	.L383
 5030              	.L382:
1399:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1400:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hMutex == NULL) {
 5031              		.loc 2 1400 11
 5032 0032 3B69     		ldr	r3, [r7, #16]
 5033 0034 002B     		cmp	r3, #0
 5034 0036 03D1     		bne	.L384
1401:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
ARM GAS  /tmp/ccUVmR3N.s 			page 159


 5035              		.loc 2 1401 10
 5036 0038 6FF00303 		mvn	r3, #3
 5037 003c 7B61     		str	r3, [r7, #20]
 5038 003e 25E0     		b	.L383
 5039              	.L384:
1402:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1403:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1404:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (rmtx != 0U) {
 5040              		.loc 2 1404 8
 5041 0040 FB68     		ldr	r3, [r7, #12]
 5042 0042 002B     		cmp	r3, #0
 5043 0044 11D0     		beq	.L385
1405:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #if (configUSE_RECURSIVE_MUTEXES == 1)
1406:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 5044              		.loc 2 1406 11
 5045 0046 3968     		ldr	r1, [r7]
 5046 0048 3869     		ldr	r0, [r7, #16]
 5047 004a FFF7FEFF 		bl	xQueueTakeMutexRecursive
 5048 004e 0346     		mov	r3, r0
 5049              		.loc 2 1406 10
 5050 0050 012B     		cmp	r3, #1
 5051 0052 1BD0     		beq	.L383
1407:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (timeout != 0U) {
 5052              		.loc 2 1407 12
 5053 0054 3B68     		ldr	r3, [r7]
 5054 0056 002B     		cmp	r3, #0
 5055 0058 03D0     		beq	.L386
1408:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           stat = osErrorTimeout;
 5056              		.loc 2 1408 16
 5057 005a 6FF00103 		mvn	r3, #1
 5058 005e 7B61     		str	r3, [r7, #20]
 5059 0060 14E0     		b	.L383
 5060              	.L386:
1409:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         } else {
1410:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           stat = osErrorResource;
 5061              		.loc 2 1410 16
 5062 0062 6FF00203 		mvn	r3, #2
 5063 0066 7B61     		str	r3, [r7, #20]
 5064 0068 10E0     		b	.L383
 5065              	.L385:
1411:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1412:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1413:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #endif
1414:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1415:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1416:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 5066              		.loc 2 1416 11
 5067 006a 3968     		ldr	r1, [r7]
 5068 006c 3869     		ldr	r0, [r7, #16]
 5069 006e FFF7FEFF 		bl	xQueueSemaphoreTake
 5070 0072 0346     		mov	r3, r0
 5071              		.loc 2 1416 10
 5072 0074 012B     		cmp	r3, #1
 5073 0076 09D0     		beq	.L383
1417:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (timeout != 0U) {
 5074              		.loc 2 1417 12
 5075 0078 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccUVmR3N.s 			page 160


 5076 007a 002B     		cmp	r3, #0
 5077 007c 03D0     		beq	.L387
1418:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           stat = osErrorTimeout;
 5078              		.loc 2 1418 16
 5079 007e 6FF00103 		mvn	r3, #1
 5080 0082 7B61     		str	r3, [r7, #20]
 5081 0084 02E0     		b	.L383
 5082              	.L387:
1419:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         } else {
1420:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           stat = osErrorResource;
 5083              		.loc 2 1420 16
 5084 0086 6FF00203 		mvn	r3, #2
 5085 008a 7B61     		str	r3, [r7, #20]
 5086              	.L383:
1421:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1422:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1423:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1424:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1425:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1426:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 5087              		.loc 2 1426 10
 5088 008c 7B69     		ldr	r3, [r7, #20]
1427:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 5089              		.loc 2 1427 1
 5090 008e 1846     		mov	r0, r3
 5091 0090 1837     		adds	r7, r7, #24
 5092              	.LCFI249:
 5093              		.cfi_def_cfa_offset 8
 5094 0092 BD46     		mov	sp, r7
 5095              	.LCFI250:
 5096              		.cfi_def_cfa_register 13
 5097              		@ sp needed
 5098 0094 80BD     		pop	{r7, pc}
 5099              		.cfi_endproc
 5100              	.LFE385:
 5102              		.section	.text.osMutexRelease,"ax",%progbits
 5103              		.align	1
 5104              		.global	osMutexRelease
 5105              		.syntax unified
 5106              		.thumb
 5107              		.thumb_func
 5108              		.fpu fpv5-d16
 5110              	osMutexRelease:
 5111              	.LFB386:
1428:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1429:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 5112              		.loc 2 1429 50
 5113              		.cfi_startproc
 5114              		@ args = 0, pretend = 0, frame = 24
 5115              		@ frame_needed = 1, uses_anonymous_args = 0
 5116 0000 80B5     		push	{r7, lr}
 5117              	.LCFI251:
 5118              		.cfi_def_cfa_offset 8
 5119              		.cfi_offset 7, -8
 5120              		.cfi_offset 14, -4
 5121 0002 86B0     		sub	sp, sp, #24
 5122              	.LCFI252:
ARM GAS  /tmp/ccUVmR3N.s 			page 161


 5123              		.cfi_def_cfa_offset 32
 5124 0004 00AF     		add	r7, sp, #0
 5125              	.LCFI253:
 5126              		.cfi_def_cfa_register 7
 5127 0006 7860     		str	r0, [r7, #4]
1430:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   SemaphoreHandle_t hMutex;
1431:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1432:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t rmtx;
1433:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1434:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 5128              		.loc 2 1434 32
 5129 0008 7B68     		ldr	r3, [r7, #4]
 5130              		.loc 2 1434 51
 5131 000a 23F00103 		bic	r3, r3, #1
 5132              		.loc 2 1434 10
 5133 000e 3B61     		str	r3, [r7, #16]
1435:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1436:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   rmtx = (uint32_t)mutex_id & 1U;
 5134              		.loc 2 1436 10
 5135 0010 7B68     		ldr	r3, [r7, #4]
 5136              		.loc 2 1436 8
 5137 0012 03F00103 		and	r3, r3, #1
 5138 0016 FB60     		str	r3, [r7, #12]
1437:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1438:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   stat = osOK;
 5139              		.loc 2 1438 8
 5140 0018 0023     		movs	r3, #0
 5141 001a 7B61     		str	r3, [r7, #20]
 5142              	.LBB226:
 5143              	.LBB227:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5144              		.loc 3 276 3
 5145              		.syntax unified
 5146              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5147 001c EFF30583 		MRS r3, ipsr
 5148              	@ 0 "" 2
 5149              		.thumb
 5150              		.syntax unified
 5151 0020 BB60     		str	r3, [r7, #8]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5152              		.loc 3 277 9
 5153 0022 BB68     		ldr	r3, [r7, #8]
 5154              	.LBE227:
 5155              	.LBE226:
1439:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1440:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 5156              		.loc 2 1440 6
 5157 0024 002B     		cmp	r3, #0
 5158 0026 03D0     		beq	.L391
1441:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 5159              		.loc 2 1441 10
 5160 0028 6FF00503 		mvn	r3, #5
 5161 002c 7B61     		str	r3, [r7, #20]
 5162 002e 1FE0     		b	.L392
 5163              	.L391:
1442:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1443:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hMutex == NULL) {
ARM GAS  /tmp/ccUVmR3N.s 			page 162


 5164              		.loc 2 1443 11
 5165 0030 3B69     		ldr	r3, [r7, #16]
 5166 0032 002B     		cmp	r3, #0
 5167 0034 03D1     		bne	.L393
1444:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 5168              		.loc 2 1444 10
 5169 0036 6FF00303 		mvn	r3, #3
 5170 003a 7B61     		str	r3, [r7, #20]
 5171 003c 18E0     		b	.L392
 5172              	.L393:
1445:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1446:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1447:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (rmtx != 0U) {
 5173              		.loc 2 1447 8
 5174 003e FB68     		ldr	r3, [r7, #12]
 5175 0040 002B     		cmp	r3, #0
 5176 0042 09D0     		beq	.L394
1448:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #if (configUSE_RECURSIVE_MUTEXES == 1)
1449:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 5177              		.loc 2 1449 11
 5178 0044 3869     		ldr	r0, [r7, #16]
 5179 0046 FFF7FEFF 		bl	xQueueGiveMutexRecursive
 5180 004a 0346     		mov	r3, r0
 5181              		.loc 2 1449 10
 5182 004c 012B     		cmp	r3, #1
 5183 004e 0FD0     		beq	.L392
1450:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         stat = osErrorResource;
 5184              		.loc 2 1450 14
 5185 0050 6FF00203 		mvn	r3, #2
 5186 0054 7B61     		str	r3, [r7, #20]
 5187 0056 0BE0     		b	.L392
 5188              	.L394:
1451:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1452:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #endif
1453:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1454:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1455:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (xSemaphoreGive (hMutex) != pdPASS) {
 5189              		.loc 2 1455 11
 5190 0058 0023     		movs	r3, #0
 5191 005a 0022     		movs	r2, #0
 5192 005c 0021     		movs	r1, #0
 5193 005e 3869     		ldr	r0, [r7, #16]
 5194 0060 FFF7FEFF 		bl	xQueueGenericSend
 5195 0064 0346     		mov	r3, r0
 5196              		.loc 2 1455 10
 5197 0066 012B     		cmp	r3, #1
 5198 0068 02D0     		beq	.L392
1456:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         stat = osErrorResource;
 5199              		.loc 2 1456 14
 5200 006a 6FF00203 		mvn	r3, #2
 5201 006e 7B61     		str	r3, [r7, #20]
 5202              	.L392:
1457:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1458:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1459:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1460:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1461:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
ARM GAS  /tmp/ccUVmR3N.s 			page 163


 5203              		.loc 2 1461 10
 5204 0070 7B69     		ldr	r3, [r7, #20]
1462:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 5205              		.loc 2 1462 1
 5206 0072 1846     		mov	r0, r3
 5207 0074 1837     		adds	r7, r7, #24
 5208              	.LCFI254:
 5209              		.cfi_def_cfa_offset 8
 5210 0076 BD46     		mov	sp, r7
 5211              	.LCFI255:
 5212              		.cfi_def_cfa_register 13
 5213              		@ sp needed
 5214 0078 80BD     		pop	{r7, pc}
 5215              		.cfi_endproc
 5216              	.LFE386:
 5218              		.section	.text.osMutexGetOwner,"ax",%progbits
 5219              		.align	1
 5220              		.global	osMutexGetOwner
 5221              		.syntax unified
 5222              		.thumb
 5223              		.thumb_func
 5224              		.fpu fpv5-d16
 5226              	osMutexGetOwner:
 5227              	.LFB387:
1463:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1464:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osThreadId_t osMutexGetOwner (osMutexId_t mutex_id) {
 5228              		.loc 2 1464 53
 5229              		.cfi_startproc
 5230              		@ args = 0, pretend = 0, frame = 24
 5231              		@ frame_needed = 1, uses_anonymous_args = 0
 5232 0000 80B5     		push	{r7, lr}
 5233              	.LCFI256:
 5234              		.cfi_def_cfa_offset 8
 5235              		.cfi_offset 7, -8
 5236              		.cfi_offset 14, -4
 5237 0002 86B0     		sub	sp, sp, #24
 5238              	.LCFI257:
 5239              		.cfi_def_cfa_offset 32
 5240 0004 00AF     		add	r7, sp, #0
 5241              	.LCFI258:
 5242              		.cfi_def_cfa_register 7
 5243 0006 7860     		str	r0, [r7, #4]
1465:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   SemaphoreHandle_t hMutex;
1466:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osThreadId_t owner;
1467:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1468:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 5244              		.loc 2 1468 32
 5245 0008 7B68     		ldr	r3, [r7, #4]
 5246              		.loc 2 1468 51
 5247 000a 23F00103 		bic	r3, r3, #1
 5248              		.loc 2 1468 10
 5249 000e 3B61     		str	r3, [r7, #16]
 5250              	.LBB228:
 5251              	.LBB229:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5252              		.loc 3 276 3
 5253              		.syntax unified
ARM GAS  /tmp/ccUVmR3N.s 			page 164


 5254              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5255 0010 EFF30583 		MRS r3, ipsr
 5256              	@ 0 "" 2
 5257              		.thumb
 5258              		.syntax unified
 5259 0014 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5260              		.loc 3 277 9
 5261 0016 FB68     		ldr	r3, [r7, #12]
 5262              	.LBE229:
 5263              	.LBE228:
1469:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1470:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ() || (hMutex == NULL)) {
 5264              		.loc 2 1470 6
 5265 0018 002B     		cmp	r3, #0
 5266 001a 02D1     		bne	.L398
 5267              		.loc 2 1470 16 discriminator 1
 5268 001c 3B69     		ldr	r3, [r7, #16]
 5269 001e 002B     		cmp	r3, #0
 5270 0020 02D1     		bne	.L399
 5271              	.L398:
1471:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     owner = NULL;
 5272              		.loc 2 1471 11
 5273 0022 0023     		movs	r3, #0
 5274 0024 7B61     		str	r3, [r7, #20]
 5275 0026 03E0     		b	.L400
 5276              	.L399:
1472:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
1473:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     owner = (osThreadId_t)xSemaphoreGetMutexHolder (hMutex);
 5277              		.loc 2 1473 27
 5278 0028 3869     		ldr	r0, [r7, #16]
 5279 002a FFF7FEFF 		bl	xQueueGetMutexHolder
 5280 002e 7861     		str	r0, [r7, #20]
 5281              	.L400:
1474:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1475:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1476:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (owner);
 5282              		.loc 2 1476 10
 5283 0030 7B69     		ldr	r3, [r7, #20]
1477:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 5284              		.loc 2 1477 1
 5285 0032 1846     		mov	r0, r3
 5286 0034 1837     		adds	r7, r7, #24
 5287              	.LCFI259:
 5288              		.cfi_def_cfa_offset 8
 5289 0036 BD46     		mov	sp, r7
 5290              	.LCFI260:
 5291              		.cfi_def_cfa_register 13
 5292              		@ sp needed
 5293 0038 80BD     		pop	{r7, pc}
 5294              		.cfi_endproc
 5295              	.LFE387:
 5297              		.section	.text.osMutexDelete,"ax",%progbits
 5298              		.align	1
 5299              		.global	osMutexDelete
 5300              		.syntax unified
 5301              		.thumb
ARM GAS  /tmp/ccUVmR3N.s 			page 165


 5302              		.thumb_func
 5303              		.fpu fpv5-d16
 5305              	osMutexDelete:
 5306              	.LFB388:
1478:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1479:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osMutexDelete (osMutexId_t mutex_id) {
 5307              		.loc 2 1479 49
 5308              		.cfi_startproc
 5309              		@ args = 0, pretend = 0, frame = 24
 5310              		@ frame_needed = 1, uses_anonymous_args = 0
 5311 0000 80B5     		push	{r7, lr}
 5312              	.LCFI261:
 5313              		.cfi_def_cfa_offset 8
 5314              		.cfi_offset 7, -8
 5315              		.cfi_offset 14, -4
 5316 0002 86B0     		sub	sp, sp, #24
 5317              	.LCFI262:
 5318              		.cfi_def_cfa_offset 32
 5319 0004 00AF     		add	r7, sp, #0
 5320              	.LCFI263:
 5321              		.cfi_def_cfa_register 7
 5322 0006 7860     		str	r0, [r7, #4]
1480:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1481:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef USE_FreeRTOS_HEAP_1
1482:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   SemaphoreHandle_t hMutex;
1483:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1484:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 5323              		.loc 2 1484 32
 5324 0008 7B68     		ldr	r3, [r7, #4]
 5325              		.loc 2 1484 51
 5326 000a 23F00103 		bic	r3, r3, #1
 5327              		.loc 2 1484 10
 5328 000e 3B61     		str	r3, [r7, #16]
 5329              	.LBB230:
 5330              	.LBB231:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5331              		.loc 3 276 3
 5332              		.syntax unified
 5333              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5334 0010 EFF30583 		MRS r3, ipsr
 5335              	@ 0 "" 2
 5336              		.thumb
 5337              		.syntax unified
 5338 0014 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5339              		.loc 3 277 9
 5340 0016 FB68     		ldr	r3, [r7, #12]
 5341              	.LBE231:
 5342              	.LBE230:
1485:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1486:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 5343              		.loc 2 1486 6
 5344 0018 002B     		cmp	r3, #0
 5345 001a 03D0     		beq	.L404
1487:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 5346              		.loc 2 1487 10
 5347 001c 6FF00503 		mvn	r3, #5
ARM GAS  /tmp/ccUVmR3N.s 			page 166


 5348 0020 7B61     		str	r3, [r7, #20]
 5349 0022 0EE0     		b	.L405
 5350              	.L404:
1488:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1489:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hMutex == NULL) {
 5351              		.loc 2 1489 11
 5352 0024 3B69     		ldr	r3, [r7, #16]
 5353 0026 002B     		cmp	r3, #0
 5354 0028 03D1     		bne	.L406
1490:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 5355              		.loc 2 1490 10
 5356 002a 6FF00303 		mvn	r3, #3
 5357 002e 7B61     		str	r3, [r7, #20]
 5358 0030 07E0     		b	.L405
 5359              	.L406:
1491:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1492:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1493:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     #if (configQUEUE_REGISTRY_SIZE > 0)
1494:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     vQueueUnregisterQueue (hMutex);
 5360              		.loc 2 1494 5
 5361 0032 3869     		ldr	r0, [r7, #16]
 5362 0034 FFF7FEFF 		bl	vQueueUnregisterQueue
1495:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     #endif
1496:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osOK;
 5363              		.loc 2 1496 10
 5364 0038 0023     		movs	r3, #0
 5365 003a 7B61     		str	r3, [r7, #20]
1497:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     vSemaphoreDelete (hMutex);
 5366              		.loc 2 1497 5
 5367 003c 3869     		ldr	r0, [r7, #16]
 5368 003e FFF7FEFF 		bl	vQueueDelete
 5369              	.L405:
1498:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1499:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #else
1500:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   stat = osError;
1501:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
1502:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1503:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 5370              		.loc 2 1503 10
 5371 0042 7B69     		ldr	r3, [r7, #20]
1504:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 5372              		.loc 2 1504 1
 5373 0044 1846     		mov	r0, r3
 5374 0046 1837     		adds	r7, r7, #24
 5375              	.LCFI264:
 5376              		.cfi_def_cfa_offset 8
 5377 0048 BD46     		mov	sp, r7
 5378              	.LCFI265:
 5379              		.cfi_def_cfa_register 13
 5380              		@ sp needed
 5381 004a 80BD     		pop	{r7, pc}
 5382              		.cfi_endproc
 5383              	.LFE388:
 5385              		.section	.text.osSemaphoreNew,"ax",%progbits
 5386              		.align	1
 5387              		.global	osSemaphoreNew
 5388              		.syntax unified
ARM GAS  /tmp/ccUVmR3N.s 			page 167


 5389              		.thumb
 5390              		.thumb_func
 5391              		.fpu fpv5-d16
 5393              	osSemaphoreNew:
 5394              	.LFB389:
1505:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif /* (configUSE_OS2_MUTEX == 1) */
1506:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1507:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*---------------------------------------------------------------------------*/
1508:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1509:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t
 5395              		.loc 2 1509 108
 5396              		.cfi_startproc
 5397              		@ args = 0, pretend = 0, frame = 32
 5398              		@ frame_needed = 1, uses_anonymous_args = 0
 5399 0000 80B5     		push	{r7, lr}
 5400              	.LCFI266:
 5401              		.cfi_def_cfa_offset 8
 5402              		.cfi_offset 7, -8
 5403              		.cfi_offset 14, -4
 5404 0002 8AB0     		sub	sp, sp, #40
 5405              	.LCFI267:
 5406              		.cfi_def_cfa_offset 48
 5407 0004 02AF     		add	r7, sp, #8
 5408              	.LCFI268:
 5409              		.cfi_def_cfa 7, 40
 5410 0006 F860     		str	r0, [r7, #12]
 5411 0008 B960     		str	r1, [r7, #8]
 5412 000a 7A60     		str	r2, [r7, #4]
1510:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   SemaphoreHandle_t hSemaphore;
1511:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   int32_t mem;
1512:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #if (configQUEUE_REGISTRY_SIZE > 0)
1513:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   const char *name;
1514:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #endif
1515:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1516:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   hSemaphore = NULL;
 5413              		.loc 2 1516 14
 5414 000c 0023     		movs	r3, #0
 5415 000e FB61     		str	r3, [r7, #28]
 5416              	.LBB232:
 5417              	.LBB233:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5418              		.loc 3 276 3
 5419              		.syntax unified
 5420              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5421 0010 EFF30583 		MRS r3, ipsr
 5422              	@ 0 "" 2
 5423              		.thumb
 5424              		.syntax unified
 5425 0014 3B61     		str	r3, [r7, #16]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5426              		.loc 3 277 9
 5427 0016 3B69     		ldr	r3, [r7, #16]
 5428              	.LBE233:
 5429              	.LBE232:
1517:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1518:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 5430              		.loc 2 1518 6
ARM GAS  /tmp/ccUVmR3N.s 			page 168


 5431 0018 002B     		cmp	r3, #0
 5432 001a 75D1     		bne	.L410
 5433              		.loc 2 1518 17 discriminator 1
 5434 001c FB68     		ldr	r3, [r7, #12]
 5435 001e 002B     		cmp	r3, #0
 5436 0020 72D0     		beq	.L410
 5437              		.loc 2 1518 37 discriminator 2
 5438 0022 BA68     		ldr	r2, [r7, #8]
 5439 0024 FB68     		ldr	r3, [r7, #12]
 5440 0026 9A42     		cmp	r2, r3
 5441 0028 6ED8     		bhi	.L410
1519:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mem = -1;
 5442              		.loc 2 1519 9
 5443 002a 4FF0FF33 		mov	r3, #-1
 5444 002e BB61     		str	r3, [r7, #24]
1520:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1521:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (attr != NULL) {
 5445              		.loc 2 1521 8
 5446 0030 7B68     		ldr	r3, [r7, #4]
 5447 0032 002B     		cmp	r3, #0
 5448 0034 15D0     		beq	.L411
1522:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 5449              		.loc 2 1522 16
 5450 0036 7B68     		ldr	r3, [r7, #4]
 5451 0038 9B68     		ldr	r3, [r3, #8]
 5452              		.loc 2 1522 10
 5453 003a 002B     		cmp	r3, #0
 5454 003c 06D0     		beq	.L412
 5455              		.loc 2 1522 42 discriminator 1
 5456 003e 7B68     		ldr	r3, [r7, #4]
 5457 0040 DB68     		ldr	r3, [r3, #12]
 5458              		.loc 2 1522 34 discriminator 1
 5459 0042 4F2B     		cmp	r3, #79
 5460 0044 02D9     		bls	.L412
1523:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mem = 1;
 5461              		.loc 2 1523 13
 5462 0046 0123     		movs	r3, #1
 5463 0048 BB61     		str	r3, [r7, #24]
 5464 004a 0CE0     		b	.L414
 5465              	.L412:
1524:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1525:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
1526:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 5466              		.loc 2 1526 18
 5467 004c 7B68     		ldr	r3, [r7, #4]
 5468 004e 9B68     		ldr	r3, [r3, #8]
 5469              		.loc 2 1526 12
 5470 0050 002B     		cmp	r3, #0
 5471 0052 08D1     		bne	.L414
 5472              		.loc 2 1526 44 discriminator 1
 5473 0054 7B68     		ldr	r3, [r7, #4]
 5474 0056 DB68     		ldr	r3, [r3, #12]
 5475              		.loc 2 1526 36 discriminator 1
 5476 0058 002B     		cmp	r3, #0
 5477 005a 04D1     		bne	.L414
1527:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           mem = 0;
 5478              		.loc 2 1527 15
ARM GAS  /tmp/ccUVmR3N.s 			page 169


 5479 005c 0023     		movs	r3, #0
 5480 005e BB61     		str	r3, [r7, #24]
 5481 0060 01E0     		b	.L414
 5482              	.L411:
1528:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1529:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1530:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1531:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1532:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mem = 0;
 5483              		.loc 2 1532 11
 5484 0062 0023     		movs	r3, #0
 5485 0064 BB61     		str	r3, [r7, #24]
 5486              	.L414:
1533:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1534:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1535:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (mem != -1) {
 5487              		.loc 2 1535 8
 5488 0066 BB69     		ldr	r3, [r7, #24]
 5489 0068 B3F1FF3F 		cmp	r3, #-1
 5490 006c 4CD0     		beq	.L410
1536:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (max_count == 1U) {
 5491              		.loc 2 1536 10
 5492 006e FB68     		ldr	r3, [r7, #12]
 5493 0070 012B     		cmp	r3, #1
 5494 0072 28D1     		bne	.L415
1537:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (mem == 1) {
 5495              		.loc 2 1537 12
 5496 0074 BB69     		ldr	r3, [r7, #24]
 5497 0076 012B     		cmp	r3, #1
 5498 0078 0AD1     		bne	.L416
1538:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           #if (configSUPPORT_STATIC_ALLOCATION == 1)
1539:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 5499              		.loc 2 1539 26
 5500 007a 7B68     		ldr	r3, [r7, #4]
 5501 007c 9B68     		ldr	r3, [r3, #8]
 5502 007e 0322     		movs	r2, #3
 5503 0080 0092     		str	r2, [sp]
 5504 0082 0022     		movs	r2, #0
 5505 0084 0021     		movs	r1, #0
 5506 0086 0120     		movs	r0, #1
 5507 0088 FFF7FEFF 		bl	xQueueGenericCreateStatic
 5508 008c F861     		str	r0, [r7, #28]
 5509 008e 05E0     		b	.L417
 5510              	.L416:
1540:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           #endif
1541:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1542:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         else {
1543:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
1544:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             hSemaphore = xSemaphoreCreateBinary();
 5511              		.loc 2 1544 26
 5512 0090 0322     		movs	r2, #3
 5513 0092 0021     		movs	r1, #0
 5514 0094 0120     		movs	r0, #1
 5515 0096 FFF7FEFF 		bl	xQueueGenericCreate
 5516 009a F861     		str	r0, [r7, #28]
 5517              	.L417:
1545:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           #endif
ARM GAS  /tmp/ccUVmR3N.s 			page 170


1546:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1547:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1548:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if ((hSemaphore != NULL) && (initial_count != 0U)) {
 5518              		.loc 2 1548 12
 5519 009c FB69     		ldr	r3, [r7, #28]
 5520 009e 002B     		cmp	r3, #0
 5521 00a0 22D0     		beq	.L418
 5522              		.loc 2 1548 34 discriminator 1
 5523 00a2 BB68     		ldr	r3, [r7, #8]
 5524 00a4 002B     		cmp	r3, #0
 5525 00a6 1FD0     		beq	.L418
1549:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           if (xSemaphoreGive (hSemaphore) != pdPASS) {
 5526              		.loc 2 1549 15
 5527 00a8 0023     		movs	r3, #0
 5528 00aa 0022     		movs	r2, #0
 5529 00ac 0021     		movs	r1, #0
 5530 00ae F869     		ldr	r0, [r7, #28]
 5531 00b0 FFF7FEFF 		bl	xQueueGenericSend
 5532 00b4 0346     		mov	r3, r0
 5533              		.loc 2 1549 14
 5534 00b6 012B     		cmp	r3, #1
 5535 00b8 16D0     		beq	.L418
1550:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             vSemaphoreDelete (hSemaphore);
 5536              		.loc 2 1550 13
 5537 00ba F869     		ldr	r0, [r7, #28]
 5538 00bc FFF7FEFF 		bl	vQueueDelete
1551:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             hSemaphore = NULL;
 5539              		.loc 2 1551 24
 5540 00c0 0023     		movs	r3, #0
 5541 00c2 FB61     		str	r3, [r7, #28]
 5542 00c4 10E0     		b	.L418
 5543              	.L415:
1552:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
1553:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1554:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1555:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
1556:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (mem == 1) {
 5544              		.loc 2 1556 12
 5545 00c6 BB69     		ldr	r3, [r7, #24]
 5546 00c8 012B     		cmp	r3, #1
 5547 00ca 08D1     		bne	.L419
1557:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           #if (configSUPPORT_STATIC_ALLOCATION == 1)
1558:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore
 5548              		.loc 2 1558 26
 5549 00cc 7B68     		ldr	r3, [r7, #4]
 5550 00ce 9B68     		ldr	r3, [r3, #8]
 5551 00d0 1A46     		mov	r2, r3
 5552 00d2 B968     		ldr	r1, [r7, #8]
 5553 00d4 F868     		ldr	r0, [r7, #12]
 5554 00d6 FFF7FEFF 		bl	xQueueCreateCountingSemaphoreStatic
 5555 00da F861     		str	r0, [r7, #28]
 5556 00dc 04E0     		b	.L418
 5557              	.L419:
1559:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           #endif
1560:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1561:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         else {
1562:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
ARM GAS  /tmp/ccUVmR3N.s 			page 171


1563:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 5558              		.loc 2 1563 26
 5559 00de B968     		ldr	r1, [r7, #8]
 5560 00e0 F868     		ldr	r0, [r7, #12]
 5561 00e2 FFF7FEFF 		bl	xQueueCreateCountingSemaphore
 5562 00e6 F861     		str	r0, [r7, #28]
 5563              	.L418:
1564:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           #endif
1565:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1566:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1567:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       
1568:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #if (configQUEUE_REGISTRY_SIZE > 0)
1569:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (hSemaphore != NULL) {
 5564              		.loc 2 1569 10
 5565 00e8 FB69     		ldr	r3, [r7, #28]
 5566 00ea 002B     		cmp	r3, #0
 5567 00ec 0CD0     		beq	.L410
1570:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (attr != NULL) {
 5568              		.loc 2 1570 12
 5569 00ee 7B68     		ldr	r3, [r7, #4]
 5570 00f0 002B     		cmp	r3, #0
 5571 00f2 03D0     		beq	.L420
1571:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           name = attr->name;
 5572              		.loc 2 1571 16
 5573 00f4 7B68     		ldr	r3, [r7, #4]
 5574 00f6 1B68     		ldr	r3, [r3]
 5575 00f8 7B61     		str	r3, [r7, #20]
 5576 00fa 01E0     		b	.L421
 5577              	.L420:
1572:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         } else {
1573:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           name = NULL;
 5578              		.loc 2 1573 16
 5579 00fc 0023     		movs	r3, #0
 5580 00fe 7B61     		str	r3, [r7, #20]
 5581              	.L421:
1574:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1575:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         vQueueAddToRegistry (hSemaphore, name);
 5582              		.loc 2 1575 9
 5583 0100 7969     		ldr	r1, [r7, #20]
 5584 0102 F869     		ldr	r0, [r7, #28]
 5585 0104 FFF7FEFF 		bl	vQueueAddToRegistry
 5586              	.L410:
1576:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1577:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #endif
1578:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1579:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1580:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1581:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return ((osSemaphoreId_t)hSemaphore);
 5587              		.loc 2 1581 11
 5588 0108 FB69     		ldr	r3, [r7, #28]
1582:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 5589              		.loc 2 1582 1
 5590 010a 1846     		mov	r0, r3
 5591 010c 2037     		adds	r7, r7, #32
 5592              	.LCFI269:
 5593              		.cfi_def_cfa_offset 8
 5594 010e BD46     		mov	sp, r7
ARM GAS  /tmp/ccUVmR3N.s 			page 172


 5595              	.LCFI270:
 5596              		.cfi_def_cfa_register 13
 5597              		@ sp needed
 5598 0110 80BD     		pop	{r7, pc}
 5599              		.cfi_endproc
 5600              	.LFE389:
 5602              		.section	.text.osSemaphoreAcquire,"ax",%progbits
 5603              		.align	1
 5604              		.global	osSemaphoreAcquire
 5605              		.syntax unified
 5606              		.thumb
 5607              		.thumb_func
 5608              		.fpu fpv5-d16
 5610              	osSemaphoreAcquire:
 5611              	.LFB390:
1583:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1584:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 5612              		.loc 2 1584 80
 5613              		.cfi_startproc
 5614              		@ args = 0, pretend = 0, frame = 24
 5615              		@ frame_needed = 1, uses_anonymous_args = 0
 5616 0000 80B5     		push	{r7, lr}
 5617              	.LCFI271:
 5618              		.cfi_def_cfa_offset 8
 5619              		.cfi_offset 7, -8
 5620              		.cfi_offset 14, -4
 5621 0002 86B0     		sub	sp, sp, #24
 5622              	.LCFI272:
 5623              		.cfi_def_cfa_offset 32
 5624 0004 00AF     		add	r7, sp, #0
 5625              	.LCFI273:
 5626              		.cfi_def_cfa_register 7
 5627 0006 7860     		str	r0, [r7, #4]
 5628 0008 3960     		str	r1, [r7]
1585:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 5629              		.loc 2 1585 21
 5630 000a 7B68     		ldr	r3, [r7, #4]
 5631 000c 3B61     		str	r3, [r7, #16]
1586:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1587:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   BaseType_t yield;
1588:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1589:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   stat = osOK;
 5632              		.loc 2 1589 8
 5633 000e 0023     		movs	r3, #0
 5634 0010 7B61     		str	r3, [r7, #20]
1590:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1591:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (hSemaphore == NULL) {
 5635              		.loc 2 1591 6
 5636 0012 3B69     		ldr	r3, [r7, #16]
 5637 0014 002B     		cmp	r3, #0
 5638 0016 03D1     		bne	.L424
1592:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 5639              		.loc 2 1592 10
 5640 0018 6FF00303 		mvn	r3, #3
 5641 001c 7B61     		str	r3, [r7, #20]
 5642 001e 39E0     		b	.L425
 5643              	.L424:
ARM GAS  /tmp/ccUVmR3N.s 			page 173


 5644              	.LBB234:
 5645              	.LBB235:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5646              		.loc 3 276 3
 5647              		.syntax unified
 5648              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5649 0020 EFF30583 		MRS r3, ipsr
 5650              	@ 0 "" 2
 5651              		.thumb
 5652              		.syntax unified
 5653 0024 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5654              		.loc 3 277 9
 5655 0026 FB68     		ldr	r3, [r7, #12]
 5656              	.LBE235:
 5657              	.LBE234:
1593:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1594:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (IS_IRQ()) {
 5658              		.loc 2 1594 11
 5659 0028 002B     		cmp	r3, #0
 5660 002a 22D0     		beq	.L427
1595:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (timeout != 0U) {
 5661              		.loc 2 1595 8
 5662 002c 3B68     		ldr	r3, [r7]
 5663 002e 002B     		cmp	r3, #0
 5664 0030 03D0     		beq	.L428
1596:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorParameter;
 5665              		.loc 2 1596 12
 5666 0032 6FF00303 		mvn	r3, #3
 5667 0036 7B61     		str	r3, [r7, #20]
 5668 0038 2CE0     		b	.L425
 5669              	.L428:
1597:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1598:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1599:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       yield = pdFALSE;
 5670              		.loc 2 1599 13
 5671 003a 0023     		movs	r3, #0
 5672 003c BB60     		str	r3, [r7, #8]
1600:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1601:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 5673              		.loc 2 1601 11
 5674 003e 07F10803 		add	r3, r7, #8
 5675 0042 1A46     		mov	r2, r3
 5676 0044 0021     		movs	r1, #0
 5677 0046 3869     		ldr	r0, [r7, #16]
 5678 0048 FFF7FEFF 		bl	xQueueReceiveFromISR
 5679 004c 0346     		mov	r3, r0
 5680              		.loc 2 1601 10
 5681 004e 012B     		cmp	r3, #1
 5682 0050 03D0     		beq	.L429
1602:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         stat = osErrorResource;
 5683              		.loc 2 1602 14
 5684 0052 6FF00203 		mvn	r3, #2
 5685 0056 7B61     		str	r3, [r7, #20]
 5686 0058 1CE0     		b	.L425
 5687              	.L429:
1603:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       } else {
ARM GAS  /tmp/ccUVmR3N.s 			page 174


1604:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         portYIELD_FROM_ISR (yield);
 5688              		.loc 2 1604 9
 5689 005a BB68     		ldr	r3, [r7, #8]
 5690 005c 002B     		cmp	r3, #0
 5691 005e 19D0     		beq	.L425
 5692              		.loc 2 1604 9 is_stmt 0 discriminator 1
 5693 0060 0F4B     		ldr	r3, .L432
 5694 0062 4FF08052 		mov	r2, #268435456
 5695 0066 1A60     		str	r2, [r3]
 5696              		.syntax unified
 5697              	@ 1604 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 5698 0068 BFF34F8F 		dsb
 5699              	@ 0 "" 2
 5700              	@ 1604 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 5701 006c BFF36F8F 		isb
 5702              	@ 0 "" 2
 5703              		.thumb
 5704              		.syntax unified
 5705 0070 10E0     		b	.L425
 5706              	.L427:
1605:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1606:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1607:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1608:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1609:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 5707              		.loc 2 1609 9 is_stmt 1
 5708 0072 3968     		ldr	r1, [r7]
 5709 0074 3869     		ldr	r0, [r7, #16]
 5710 0076 FFF7FEFF 		bl	xQueueSemaphoreTake
 5711 007a 0346     		mov	r3, r0
 5712              		.loc 2 1609 8
 5713 007c 012B     		cmp	r3, #1
 5714 007e 09D0     		beq	.L425
1610:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (timeout != 0U) {
 5715              		.loc 2 1610 10
 5716 0080 3B68     		ldr	r3, [r7]
 5717 0082 002B     		cmp	r3, #0
 5718 0084 03D0     		beq	.L430
1611:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         stat = osErrorTimeout;
 5719              		.loc 2 1611 14
 5720 0086 6FF00103 		mvn	r3, #1
 5721 008a 7B61     		str	r3, [r7, #20]
 5722 008c 02E0     		b	.L425
 5723              	.L430:
1612:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       } else {
1613:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         stat = osErrorResource;
 5724              		.loc 2 1613 14
 5725 008e 6FF00203 		mvn	r3, #2
 5726 0092 7B61     		str	r3, [r7, #20]
 5727              	.L425:
1614:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1615:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1616:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1617:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1618:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 5728              		.loc 2 1618 10
 5729 0094 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/ccUVmR3N.s 			page 175


1619:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 5730              		.loc 2 1619 1
 5731 0096 1846     		mov	r0, r3
 5732 0098 1837     		adds	r7, r7, #24
 5733              	.LCFI274:
 5734              		.cfi_def_cfa_offset 8
 5735 009a BD46     		mov	sp, r7
 5736              	.LCFI275:
 5737              		.cfi_def_cfa_register 13
 5738              		@ sp needed
 5739 009c 80BD     		pop	{r7, pc}
 5740              	.L433:
 5741 009e 00BF     		.align	2
 5742              	.L432:
 5743 00a0 04ED00E0 		.word	-536810236
 5744              		.cfi_endproc
 5745              	.LFE390:
 5747              		.section	.text.osSemaphoreRelease,"ax",%progbits
 5748              		.align	1
 5749              		.global	osSemaphoreRelease
 5750              		.syntax unified
 5751              		.thumb
 5752              		.thumb_func
 5753              		.fpu fpv5-d16
 5755              	osSemaphoreRelease:
 5756              	.LFB391:
1620:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1621:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 5757              		.loc 2 1621 62
 5758              		.cfi_startproc
 5759              		@ args = 0, pretend = 0, frame = 24
 5760              		@ frame_needed = 1, uses_anonymous_args = 0
 5761 0000 80B5     		push	{r7, lr}
 5762              	.LCFI276:
 5763              		.cfi_def_cfa_offset 8
 5764              		.cfi_offset 7, -8
 5765              		.cfi_offset 14, -4
 5766 0002 86B0     		sub	sp, sp, #24
 5767              	.LCFI277:
 5768              		.cfi_def_cfa_offset 32
 5769 0004 00AF     		add	r7, sp, #0
 5770              	.LCFI278:
 5771              		.cfi_def_cfa_register 7
 5772 0006 7860     		str	r0, [r7, #4]
1622:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 5773              		.loc 2 1622 21
 5774 0008 7B68     		ldr	r3, [r7, #4]
 5775 000a 3B61     		str	r3, [r7, #16]
1623:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1624:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   BaseType_t yield;
1625:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1626:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   stat = osOK;
 5776              		.loc 2 1626 8
 5777 000c 0023     		movs	r3, #0
 5778 000e 7B61     		str	r3, [r7, #20]
1627:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1628:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (hSemaphore == NULL) {
ARM GAS  /tmp/ccUVmR3N.s 			page 176


 5779              		.loc 2 1628 6
 5780 0010 3B69     		ldr	r3, [r7, #16]
 5781 0012 002B     		cmp	r3, #0
 5782 0014 03D1     		bne	.L435
1629:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 5783              		.loc 2 1629 10
 5784 0016 6FF00303 		mvn	r3, #3
 5785 001a 7B61     		str	r3, [r7, #20]
 5786 001c 2CE0     		b	.L436
 5787              	.L435:
 5788              	.LBB236:
 5789              	.LBB237:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5790              		.loc 3 276 3
 5791              		.syntax unified
 5792              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5793 001e EFF30583 		MRS r3, ipsr
 5794              	@ 0 "" 2
 5795              		.thumb
 5796              		.syntax unified
 5797 0022 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5798              		.loc 3 277 9
 5799 0024 FB68     		ldr	r3, [r7, #12]
 5800              	.LBE237:
 5801              	.LBE236:
1630:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1631:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (IS_IRQ()) {
 5802              		.loc 2 1631 11
 5803 0026 002B     		cmp	r3, #0
 5804 0028 1AD0     		beq	.L438
1632:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     yield = pdFALSE;
 5805              		.loc 2 1632 11
 5806 002a 0023     		movs	r3, #0
 5807 002c BB60     		str	r3, [r7, #8]
1633:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1634:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 5808              		.loc 2 1634 9
 5809 002e 07F10803 		add	r3, r7, #8
 5810 0032 1946     		mov	r1, r3
 5811 0034 3869     		ldr	r0, [r7, #16]
 5812 0036 FFF7FEFF 		bl	xQueueGiveFromISR
 5813 003a 0346     		mov	r3, r0
 5814              		.loc 2 1634 8
 5815 003c 012B     		cmp	r3, #1
 5816 003e 03D0     		beq	.L439
1635:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorResource;
 5817              		.loc 2 1635 12
 5818 0040 6FF00203 		mvn	r3, #2
 5819 0044 7B61     		str	r3, [r7, #20]
 5820 0046 17E0     		b	.L436
 5821              	.L439:
1636:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
1637:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       portYIELD_FROM_ISR (yield);
 5822              		.loc 2 1637 7
 5823 0048 BB68     		ldr	r3, [r7, #8]
 5824 004a 002B     		cmp	r3, #0
ARM GAS  /tmp/ccUVmR3N.s 			page 177


 5825 004c 14D0     		beq	.L436
 5826              		.loc 2 1637 7 is_stmt 0 discriminator 1
 5827 004e 0D4B     		ldr	r3, .L441
 5828 0050 4FF08052 		mov	r2, #268435456
 5829 0054 1A60     		str	r2, [r3]
 5830              		.syntax unified
 5831              	@ 1637 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 5832 0056 BFF34F8F 		dsb
 5833              	@ 0 "" 2
 5834              	@ 1637 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 5835 005a BFF36F8F 		isb
 5836              	@ 0 "" 2
 5837              		.thumb
 5838              		.syntax unified
 5839 005e 0BE0     		b	.L436
 5840              	.L438:
1638:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1639:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1640:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1641:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (xSemaphoreGive (hSemaphore) != pdPASS) {
 5841              		.loc 2 1641 9 is_stmt 1
 5842 0060 0023     		movs	r3, #0
 5843 0062 0022     		movs	r2, #0
 5844 0064 0021     		movs	r1, #0
 5845 0066 3869     		ldr	r0, [r7, #16]
 5846 0068 FFF7FEFF 		bl	xQueueGenericSend
 5847 006c 0346     		mov	r3, r0
 5848              		.loc 2 1641 8
 5849 006e 012B     		cmp	r3, #1
 5850 0070 02D0     		beq	.L436
1642:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorResource;
 5851              		.loc 2 1642 12
 5852 0072 6FF00203 		mvn	r3, #2
 5853 0076 7B61     		str	r3, [r7, #20]
 5854              	.L436:
1643:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1644:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1645:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1646:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 5855              		.loc 2 1646 10
 5856 0078 7B69     		ldr	r3, [r7, #20]
1647:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 5857              		.loc 2 1647 1
 5858 007a 1846     		mov	r0, r3
 5859 007c 1837     		adds	r7, r7, #24
 5860              	.LCFI279:
 5861              		.cfi_def_cfa_offset 8
 5862 007e BD46     		mov	sp, r7
 5863              	.LCFI280:
 5864              		.cfi_def_cfa_register 13
 5865              		@ sp needed
 5866 0080 80BD     		pop	{r7, pc}
 5867              	.L442:
 5868 0082 00BF     		.align	2
 5869              	.L441:
 5870 0084 04ED00E0 		.word	-536810236
 5871              		.cfi_endproc
ARM GAS  /tmp/ccUVmR3N.s 			page 178


 5872              	.LFE391:
 5874              		.section	.text.osSemaphoreGetCount,"ax",%progbits
 5875              		.align	1
 5876              		.global	osSemaphoreGetCount
 5877              		.syntax unified
 5878              		.thumb
 5879              		.thumb_func
 5880              		.fpu fpv5-d16
 5882              	osSemaphoreGetCount:
 5883              	.LFB392:
1648:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1649:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 5884              		.loc 2 1649 61
 5885              		.cfi_startproc
 5886              		@ args = 0, pretend = 0, frame = 24
 5887              		@ frame_needed = 1, uses_anonymous_args = 0
 5888 0000 80B5     		push	{r7, lr}
 5889              	.LCFI281:
 5890              		.cfi_def_cfa_offset 8
 5891              		.cfi_offset 7, -8
 5892              		.cfi_offset 14, -4
 5893 0002 86B0     		sub	sp, sp, #24
 5894              	.LCFI282:
 5895              		.cfi_def_cfa_offset 32
 5896 0004 00AF     		add	r7, sp, #0
 5897              	.LCFI283:
 5898              		.cfi_def_cfa_register 7
 5899 0006 7860     		str	r0, [r7, #4]
1650:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 5900              		.loc 2 1650 21
 5901 0008 7B68     		ldr	r3, [r7, #4]
 5902 000a 3B61     		str	r3, [r7, #16]
1651:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t count;
1652:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1653:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (hSemaphore == NULL) {
 5903              		.loc 2 1653 6
 5904 000c 3B69     		ldr	r3, [r7, #16]
 5905 000e 002B     		cmp	r3, #0
 5906 0010 02D1     		bne	.L444
1654:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     count = 0U;
 5907              		.loc 2 1654 11
 5908 0012 0023     		movs	r3, #0
 5909 0014 7B61     		str	r3, [r7, #20]
 5910 0016 0EE0     		b	.L445
 5911              	.L444:
 5912              	.LBB238:
 5913              	.LBB239:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5914              		.loc 3 276 3
 5915              		.syntax unified
 5916              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5917 0018 EFF30583 		MRS r3, ipsr
 5918              	@ 0 "" 2
 5919              		.thumb
 5920              		.syntax unified
 5921 001c FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccUVmR3N.s 			page 179


 5922              		.loc 3 277 9
 5923 001e FB68     		ldr	r3, [r7, #12]
 5924              	.LBE239:
 5925              	.LBE238:
1655:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1656:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (IS_IRQ()) {
 5926              		.loc 2 1656 11
 5927 0020 002B     		cmp	r3, #0
 5928 0022 04D0     		beq	.L447
1657:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     count = uxQueueMessagesWaitingFromISR (hSemaphore);
 5929              		.loc 2 1657 13
 5930 0024 3869     		ldr	r0, [r7, #16]
 5931 0026 FFF7FEFF 		bl	uxQueueMessagesWaitingFromISR
 5932 002a 7861     		str	r0, [r7, #20]
 5933 002c 03E0     		b	.L445
 5934              	.L447:
1658:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
1659:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 5935              		.loc 2 1659 23
 5936 002e 3869     		ldr	r0, [r7, #16]
 5937 0030 FFF7FEFF 		bl	uxQueueMessagesWaiting
 5938 0034 7861     		str	r0, [r7, #20]
 5939              	.L445:
1660:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1661:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1662:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (count);
 5940              		.loc 2 1662 10
 5941 0036 7B69     		ldr	r3, [r7, #20]
1663:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 5942              		.loc 2 1663 1
 5943 0038 1846     		mov	r0, r3
 5944 003a 1837     		adds	r7, r7, #24
 5945              	.LCFI284:
 5946              		.cfi_def_cfa_offset 8
 5947 003c BD46     		mov	sp, r7
 5948              	.LCFI285:
 5949              		.cfi_def_cfa_register 13
 5950              		@ sp needed
 5951 003e 80BD     		pop	{r7, pc}
 5952              		.cfi_endproc
 5953              	.LFE392:
 5955              		.section	.text.osSemaphoreDelete,"ax",%progbits
 5956              		.align	1
 5957              		.global	osSemaphoreDelete
 5958              		.syntax unified
 5959              		.thumb
 5960              		.thumb_func
 5961              		.fpu fpv5-d16
 5963              	osSemaphoreDelete:
 5964              	.LFB393:
1664:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1665:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 5965              		.loc 2 1665 61
 5966              		.cfi_startproc
 5967              		@ args = 0, pretend = 0, frame = 24
 5968              		@ frame_needed = 1, uses_anonymous_args = 0
 5969 0000 80B5     		push	{r7, lr}
ARM GAS  /tmp/ccUVmR3N.s 			page 180


 5970              	.LCFI286:
 5971              		.cfi_def_cfa_offset 8
 5972              		.cfi_offset 7, -8
 5973              		.cfi_offset 14, -4
 5974 0002 86B0     		sub	sp, sp, #24
 5975              	.LCFI287:
 5976              		.cfi_def_cfa_offset 32
 5977 0004 00AF     		add	r7, sp, #0
 5978              	.LCFI288:
 5979              		.cfi_def_cfa_register 7
 5980 0006 7860     		str	r0, [r7, #4]
1666:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 5981              		.loc 2 1666 21
 5982 0008 7B68     		ldr	r3, [r7, #4]
 5983 000a 3B61     		str	r3, [r7, #16]
 5984              	.LBB240:
 5985              	.LBB241:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 5986              		.loc 3 276 3
 5987              		.syntax unified
 5988              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 5989 000c EFF30583 		MRS r3, ipsr
 5990              	@ 0 "" 2
 5991              		.thumb
 5992              		.syntax unified
 5993 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 5994              		.loc 3 277 9
 5995 0012 FB68     		ldr	r3, [r7, #12]
 5996              	.LBE241:
 5997              	.LBE240:
1667:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1668:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1669:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef USE_FreeRTOS_HEAP_1
1670:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 5998              		.loc 2 1670 6
 5999 0014 002B     		cmp	r3, #0
 6000 0016 03D0     		beq	.L451
1671:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 6001              		.loc 2 1671 10
 6002 0018 6FF00503 		mvn	r3, #5
 6003 001c 7B61     		str	r3, [r7, #20]
 6004 001e 0EE0     		b	.L452
 6005              	.L451:
1672:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1673:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hSemaphore == NULL) {
 6006              		.loc 2 1673 11
 6007 0020 3B69     		ldr	r3, [r7, #16]
 6008 0022 002B     		cmp	r3, #0
 6009 0024 03D1     		bne	.L453
1674:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 6010              		.loc 2 1674 10
 6011 0026 6FF00303 		mvn	r3, #3
 6012 002a 7B61     		str	r3, [r7, #20]
 6013 002c 07E0     		b	.L452
 6014              	.L453:
1675:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
ARM GAS  /tmp/ccUVmR3N.s 			page 181


1676:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1677:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     #if (configQUEUE_REGISTRY_SIZE > 0)
1678:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     vQueueUnregisterQueue (hSemaphore);
 6015              		.loc 2 1678 5
 6016 002e 3869     		ldr	r0, [r7, #16]
 6017 0030 FFF7FEFF 		bl	vQueueUnregisterQueue
1679:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     #endif
1680:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1681:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osOK;
 6018              		.loc 2 1681 10
 6019 0034 0023     		movs	r3, #0
 6020 0036 7B61     		str	r3, [r7, #20]
1682:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     vSemaphoreDelete (hSemaphore);
 6021              		.loc 2 1682 5
 6022 0038 3869     		ldr	r0, [r7, #16]
 6023 003a FFF7FEFF 		bl	vQueueDelete
 6024              	.L452:
1683:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1684:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #else
1685:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   stat = osError;
1686:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
1687:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1688:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 6025              		.loc 2 1688 10
 6026 003e 7B69     		ldr	r3, [r7, #20]
1689:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 6027              		.loc 2 1689 1
 6028 0040 1846     		mov	r0, r3
 6029 0042 1837     		adds	r7, r7, #24
 6030              	.LCFI289:
 6031              		.cfi_def_cfa_offset 8
 6032 0044 BD46     		mov	sp, r7
 6033              	.LCFI290:
 6034              		.cfi_def_cfa_register 13
 6035              		@ sp needed
 6036 0046 80BD     		pop	{r7, pc}
 6037              		.cfi_endproc
 6038              	.LFE393:
 6040              		.section	.text.osMessageQueueNew,"ax",%progbits
 6041              		.align	1
 6042              		.global	osMessageQueueNew
 6043              		.syntax unified
 6044              		.thumb
 6045              		.thumb_func
 6046              		.fpu fpv5-d16
 6048              	osMessageQueueNew:
 6049              	.LFB394:
1690:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1691:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*---------------------------------------------------------------------------*/
1692:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1693:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAt
 6050              		.loc 2 1693 112
 6051              		.cfi_startproc
 6052              		@ args = 0, pretend = 0, frame = 32
 6053              		@ frame_needed = 1, uses_anonymous_args = 0
 6054 0000 80B5     		push	{r7, lr}
 6055              	.LCFI291:
ARM GAS  /tmp/ccUVmR3N.s 			page 182


 6056              		.cfi_def_cfa_offset 8
 6057              		.cfi_offset 7, -8
 6058              		.cfi_offset 14, -4
 6059 0002 8AB0     		sub	sp, sp, #40
 6060              	.LCFI292:
 6061              		.cfi_def_cfa_offset 48
 6062 0004 02AF     		add	r7, sp, #8
 6063              	.LCFI293:
 6064              		.cfi_def_cfa 7, 40
 6065 0006 F860     		str	r0, [r7, #12]
 6066 0008 B960     		str	r1, [r7, #8]
 6067 000a 7A60     		str	r2, [r7, #4]
1694:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   QueueHandle_t hQueue;
1695:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   int32_t mem;
1696:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #if (configQUEUE_REGISTRY_SIZE > 0)
1697:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   const char *name;
1698:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   #endif
1699:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1700:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   hQueue = NULL;
 6068              		.loc 2 1700 10
 6069 000c 0023     		movs	r3, #0
 6070 000e FB61     		str	r3, [r7, #28]
 6071              	.LBB242:
 6072              	.LBB243:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 6073              		.loc 3 276 3
 6074              		.syntax unified
 6075              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 6076 0010 EFF30583 		MRS r3, ipsr
 6077              	@ 0 "" 2
 6078              		.thumb
 6079              		.syntax unified
 6080 0014 3B61     		str	r3, [r7, #16]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 6081              		.loc 3 277 9
 6082 0016 3B69     		ldr	r3, [r7, #16]
 6083              	.LBE243:
 6084              	.LBE242:
1701:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1702:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 6085              		.loc 2 1702 6
 6086 0018 002B     		cmp	r3, #0
 6087 001a 5FD1     		bne	.L457
 6088              		.loc 2 1702 17 discriminator 1
 6089 001c FB68     		ldr	r3, [r7, #12]
 6090 001e 002B     		cmp	r3, #0
 6091 0020 5CD0     		beq	.L457
 6092              		.loc 2 1702 37 discriminator 2
 6093 0022 BB68     		ldr	r3, [r7, #8]
 6094 0024 002B     		cmp	r3, #0
 6095 0026 59D0     		beq	.L457
1703:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mem = -1;
 6096              		.loc 2 1703 9
 6097 0028 4FF0FF33 		mov	r3, #-1
 6098 002c BB61     		str	r3, [r7, #24]
1704:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1705:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (attr != NULL) {
ARM GAS  /tmp/ccUVmR3N.s 			page 183


 6099              		.loc 2 1705 8
 6100 002e 7B68     		ldr	r3, [r7, #4]
 6101 0030 002B     		cmp	r3, #0
 6102 0032 29D0     		beq	.L458
1706:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 6103              		.loc 2 1706 16
 6104 0034 7B68     		ldr	r3, [r7, #4]
 6105 0036 9B68     		ldr	r3, [r3, #8]
 6106              		.loc 2 1706 10
 6107 0038 002B     		cmp	r3, #0
 6108 003a 12D0     		beq	.L459
 6109              		.loc 2 1706 42 discriminator 1
 6110 003c 7B68     		ldr	r3, [r7, #4]
 6111 003e DB68     		ldr	r3, [r3, #12]
 6112              		.loc 2 1706 34 discriminator 1
 6113 0040 4F2B     		cmp	r3, #79
 6114 0042 0ED9     		bls	.L459
1707:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 6115              		.loc 2 1707 16 discriminator 2
 6116 0044 7B68     		ldr	r3, [r7, #4]
 6117 0046 1B69     		ldr	r3, [r3, #16]
1706:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 6118              		.loc 2 1706 78 discriminator 2
 6119 0048 002B     		cmp	r3, #0
 6120 004a 0AD0     		beq	.L459
 6121              		.loc 2 1707 42
 6122 004c 7B68     		ldr	r3, [r7, #4]
 6123 004e 5A69     		ldr	r2, [r3, #20]
 6124              		.loc 2 1707 66
 6125 0050 FB68     		ldr	r3, [r7, #12]
 6126 0052 B968     		ldr	r1, [r7, #8]
 6127 0054 01FB03F3 		mul	r3, r1, r3
 6128              		.loc 2 1707 34
 6129 0058 9A42     		cmp	r2, r3
 6130 005a 02D3     		bcc	.L459
1708:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mem = 1;
 6131              		.loc 2 1708 13
 6132 005c 0123     		movs	r3, #1
 6133 005e BB61     		str	r3, [r7, #24]
 6134 0060 14E0     		b	.L461
 6135              	.L459:
1709:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1710:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
1711:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 6136              		.loc 2 1711 18
 6137 0062 7B68     		ldr	r3, [r7, #4]
 6138 0064 9B68     		ldr	r3, [r3, #8]
 6139              		.loc 2 1711 12
 6140 0066 002B     		cmp	r3, #0
 6141 0068 10D1     		bne	.L461
 6142              		.loc 2 1711 44 discriminator 1
 6143 006a 7B68     		ldr	r3, [r7, #4]
 6144 006c DB68     		ldr	r3, [r3, #12]
 6145              		.loc 2 1711 36 discriminator 1
 6146 006e 002B     		cmp	r3, #0
 6147 0070 0CD1     		bne	.L461
1712:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
ARM GAS  /tmp/ccUVmR3N.s 			page 184


 6148              		.loc 2 1712 18 discriminator 2
 6149 0072 7B68     		ldr	r3, [r7, #4]
 6150 0074 1B69     		ldr	r3, [r3, #16]
1711:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 6151              		.loc 2 1711 61 discriminator 2
 6152 0076 002B     		cmp	r3, #0
 6153 0078 08D1     		bne	.L461
 6154              		.loc 2 1712 44
 6155 007a 7B68     		ldr	r3, [r7, #4]
 6156 007c 5B69     		ldr	r3, [r3, #20]
 6157              		.loc 2 1712 36
 6158 007e 002B     		cmp	r3, #0
 6159 0080 04D1     		bne	.L461
1713:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           mem = 0;
 6160              		.loc 2 1713 15
 6161 0082 0023     		movs	r3, #0
 6162 0084 BB61     		str	r3, [r7, #24]
 6163 0086 01E0     		b	.L461
 6164              	.L458:
1714:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1715:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1716:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1717:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1718:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mem = 0;
 6165              		.loc 2 1718 11
 6166 0088 0023     		movs	r3, #0
 6167 008a BB61     		str	r3, [r7, #24]
 6168              	.L461:
1719:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1720:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1721:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (mem == 1) {
 6169              		.loc 2 1721 8
 6170 008c BB69     		ldr	r3, [r7, #24]
 6171 008e 012B     		cmp	r3, #1
 6172 0090 0BD1     		bne	.L462
1722:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #if (configSUPPORT_STATIC_ALLOCATION == 1)
1723:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 6173              		.loc 2 1723 18
 6174 0092 7B68     		ldr	r3, [r7, #4]
 6175 0094 1A69     		ldr	r2, [r3, #16]
 6176 0096 7B68     		ldr	r3, [r7, #4]
 6177 0098 9B68     		ldr	r3, [r3, #8]
 6178 009a 0021     		movs	r1, #0
 6179 009c 0091     		str	r1, [sp]
 6180 009e B968     		ldr	r1, [r7, #8]
 6181 00a0 F868     		ldr	r0, [r7, #12]
 6182 00a2 FFF7FEFF 		bl	xQueueGenericCreateStatic
 6183 00a6 F861     		str	r0, [r7, #28]
 6184 00a8 08E0     		b	.L463
 6185              	.L462:
1724:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #endif
1725:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1726:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1727:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (mem == 0) {
 6186              		.loc 2 1727 10
 6187 00aa BB69     		ldr	r3, [r7, #24]
 6188 00ac 002B     		cmp	r3, #0
ARM GAS  /tmp/ccUVmR3N.s 			page 185


 6189 00ae 05D1     		bne	.L463
1728:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
1729:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           hQueue = xQueueCreate (msg_count, msg_size);
 6190              		.loc 2 1729 20
 6191 00b0 0022     		movs	r2, #0
 6192 00b2 B968     		ldr	r1, [r7, #8]
 6193 00b4 F868     		ldr	r0, [r7, #12]
 6194 00b6 FFF7FEFF 		bl	xQueueGenericCreate
 6195 00ba F861     		str	r0, [r7, #28]
 6196              	.L463:
1730:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         #endif
1731:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1732:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1733:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1734:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     #if (configQUEUE_REGISTRY_SIZE > 0)
1735:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (hQueue != NULL) {
 6197              		.loc 2 1735 8
 6198 00bc FB69     		ldr	r3, [r7, #28]
 6199 00be 002B     		cmp	r3, #0
 6200 00c0 0CD0     		beq	.L457
1736:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (attr != NULL) {
 6201              		.loc 2 1736 10
 6202 00c2 7B68     		ldr	r3, [r7, #4]
 6203 00c4 002B     		cmp	r3, #0
 6204 00c6 03D0     		beq	.L464
1737:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         name = attr->name;
 6205              		.loc 2 1737 14
 6206 00c8 7B68     		ldr	r3, [r7, #4]
 6207 00ca 1B68     		ldr	r3, [r3]
 6208 00cc 7B61     		str	r3, [r7, #20]
 6209 00ce 01E0     		b	.L465
 6210              	.L464:
1738:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       } else {
1739:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         name = NULL;
 6211              		.loc 2 1739 14
 6212 00d0 0023     		movs	r3, #0
 6213 00d2 7B61     		str	r3, [r7, #20]
 6214              	.L465:
1740:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1741:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       vQueueAddToRegistry (hQueue, name);
 6215              		.loc 2 1741 7
 6216 00d4 7969     		ldr	r1, [r7, #20]
 6217 00d6 F869     		ldr	r0, [r7, #28]
 6218 00d8 FFF7FEFF 		bl	vQueueAddToRegistry
 6219              	.L457:
1742:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1743:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     #endif
1744:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1745:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1746:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1747:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return ((osMessageQueueId_t)hQueue);
 6220              		.loc 2 1747 11
 6221 00dc FB69     		ldr	r3, [r7, #28]
1748:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 6222              		.loc 2 1748 1
 6223 00de 1846     		mov	r0, r3
 6224 00e0 2037     		adds	r7, r7, #32
ARM GAS  /tmp/ccUVmR3N.s 			page 186


 6225              	.LCFI294:
 6226              		.cfi_def_cfa_offset 8
 6227 00e2 BD46     		mov	sp, r7
 6228              	.LCFI295:
 6229              		.cfi_def_cfa_register 13
 6230              		@ sp needed
 6231 00e4 80BD     		pop	{r7, pc}
 6232              		.cfi_endproc
 6233              	.LFE394:
 6235              		.section	.text.osMessageQueuePut,"ax",%progbits
 6236              		.align	1
 6237              		.global	osMessageQueuePut
 6238              		.syntax unified
 6239              		.thumb
 6240              		.thumb_func
 6241              		.fpu fpv5-d16
 6243              	osMessageQueuePut:
 6244              	.LFB395:
1749:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1750:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint
 6245              		.loc 2 1750 114
 6246              		.cfi_startproc
 6247              		@ args = 0, pretend = 0, frame = 32
 6248              		@ frame_needed = 1, uses_anonymous_args = 0
 6249 0000 80B5     		push	{r7, lr}
 6250              	.LCFI296:
 6251              		.cfi_def_cfa_offset 8
 6252              		.cfi_offset 7, -8
 6253              		.cfi_offset 14, -4
 6254 0002 88B0     		sub	sp, sp, #32
 6255              	.LCFI297:
 6256              		.cfi_def_cfa_offset 40
 6257 0004 00AF     		add	r7, sp, #0
 6258              	.LCFI298:
 6259              		.cfi_def_cfa_register 7
 6260 0006 F860     		str	r0, [r7, #12]
 6261 0008 B960     		str	r1, [r7, #8]
 6262 000a 3B60     		str	r3, [r7]
 6263 000c 1346     		mov	r3, r2
 6264 000e FB71     		strb	r3, [r7, #7]
1751:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 6265              		.loc 2 1751 17
 6266 0010 FB68     		ldr	r3, [r7, #12]
 6267 0012 BB61     		str	r3, [r7, #24]
1752:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1753:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   BaseType_t yield;
1754:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1755:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   (void)msg_prio; /* Message priority is ignored */
1756:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1757:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   stat = osOK;
 6268              		.loc 2 1757 8
 6269 0014 0023     		movs	r3, #0
 6270 0016 FB61     		str	r3, [r7, #28]
 6271              	.LBB244:
 6272              	.LBB245:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 6273              		.loc 3 276 3
ARM GAS  /tmp/ccUVmR3N.s 			page 187


 6274              		.syntax unified
 6275              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 6276 0018 EFF30583 		MRS r3, ipsr
 6277              	@ 0 "" 2
 6278              		.thumb
 6279              		.syntax unified
 6280 001c 7B61     		str	r3, [r7, #20]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 6281              		.loc 3 277 9
 6282 001e 7B69     		ldr	r3, [r7, #20]
 6283              	.LBE245:
 6284              	.LBE244:
1758:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1759:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 6285              		.loc 2 1759 6
 6286 0020 002B     		cmp	r3, #0
 6287 0022 28D0     		beq	.L469
1760:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 6288              		.loc 2 1760 8
 6289 0024 BB69     		ldr	r3, [r7, #24]
 6290 0026 002B     		cmp	r3, #0
 6291 0028 05D0     		beq	.L470
 6292              		.loc 2 1760 26 discriminator 1
 6293 002a BB68     		ldr	r3, [r7, #8]
 6294 002c 002B     		cmp	r3, #0
 6295 002e 02D0     		beq	.L470
 6296              		.loc 2 1760 47 discriminator 2
 6297 0030 3B68     		ldr	r3, [r7]
 6298 0032 002B     		cmp	r3, #0
 6299 0034 03D0     		beq	.L471
 6300              	.L470:
1761:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorParameter;
 6301              		.loc 2 1761 12
 6302 0036 6FF00303 		mvn	r3, #3
 6303 003a FB61     		str	r3, [r7, #28]
 6304 003c 38E0     		b	.L474
 6305              	.L471:
1762:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1763:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1764:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       yield = pdFALSE;
 6306              		.loc 2 1764 13
 6307 003e 0023     		movs	r3, #0
 6308 0040 3B61     		str	r3, [r7, #16]
1765:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1766:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 6309              		.loc 2 1766 11
 6310 0042 07F11002 		add	r2, r7, #16
 6311 0046 0023     		movs	r3, #0
 6312 0048 B968     		ldr	r1, [r7, #8]
 6313 004a B869     		ldr	r0, [r7, #24]
 6314 004c FFF7FEFF 		bl	xQueueGenericSendFromISR
 6315 0050 0346     		mov	r3, r0
 6316              		.loc 2 1766 10
 6317 0052 012B     		cmp	r3, #1
 6318 0054 03D0     		beq	.L473
1767:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         stat = osErrorResource;
 6319              		.loc 2 1767 14
ARM GAS  /tmp/ccUVmR3N.s 			page 188


 6320 0056 6FF00203 		mvn	r3, #2
 6321 005a FB61     		str	r3, [r7, #28]
 6322 005c 28E0     		b	.L474
 6323              	.L473:
1768:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       } else {
1769:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         portYIELD_FROM_ISR (yield);
 6324              		.loc 2 1769 9
 6325 005e 3B69     		ldr	r3, [r7, #16]
 6326 0060 002B     		cmp	r3, #0
 6327 0062 25D0     		beq	.L474
 6328              		.loc 2 1769 9 is_stmt 0 discriminator 1
 6329 0064 154B     		ldr	r3, .L479
 6330 0066 4FF08052 		mov	r2, #268435456
 6331 006a 1A60     		str	r2, [r3]
 6332              		.syntax unified
 6333              	@ 1769 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 6334 006c BFF34F8F 		dsb
 6335              	@ 0 "" 2
 6336              	@ 1769 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 6337 0070 BFF36F8F 		isb
 6338              	@ 0 "" 2
 6339              		.thumb
 6340              		.syntax unified
 6341 0074 1CE0     		b	.L474
 6342              	.L469:
1770:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1771:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1772:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1773:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1774:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((hQueue == NULL) || (msg_ptr == NULL)) {
 6343              		.loc 2 1774 8 is_stmt 1
 6344 0076 BB69     		ldr	r3, [r7, #24]
 6345 0078 002B     		cmp	r3, #0
 6346 007a 02D0     		beq	.L475
 6347              		.loc 2 1774 26 discriminator 1
 6348 007c BB68     		ldr	r3, [r7, #8]
 6349 007e 002B     		cmp	r3, #0
 6350 0080 03D1     		bne	.L476
 6351              	.L475:
1775:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorParameter;
 6352              		.loc 2 1775 12
 6353 0082 6FF00303 		mvn	r3, #3
 6354 0086 FB61     		str	r3, [r7, #28]
 6355 0088 12E0     		b	.L474
 6356              	.L476:
1776:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1777:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1778:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 6357              		.loc 2 1778 11
 6358 008a 0023     		movs	r3, #0
 6359 008c 3A68     		ldr	r2, [r7]
 6360 008e B968     		ldr	r1, [r7, #8]
 6361 0090 B869     		ldr	r0, [r7, #24]
 6362 0092 FFF7FEFF 		bl	xQueueGenericSend
 6363 0096 0346     		mov	r3, r0
 6364              		.loc 2 1778 10
 6365 0098 012B     		cmp	r3, #1
ARM GAS  /tmp/ccUVmR3N.s 			page 189


 6366 009a 09D0     		beq	.L474
1779:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (timeout != 0U) {
 6367              		.loc 2 1779 12
 6368 009c 3B68     		ldr	r3, [r7]
 6369 009e 002B     		cmp	r3, #0
 6370 00a0 03D0     		beq	.L477
1780:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           stat = osErrorTimeout;
 6371              		.loc 2 1780 16
 6372 00a2 6FF00103 		mvn	r3, #1
 6373 00a6 FB61     		str	r3, [r7, #28]
 6374 00a8 02E0     		b	.L474
 6375              	.L477:
1781:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         } else {
1782:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           stat = osErrorResource;
 6376              		.loc 2 1782 16
 6377 00aa 6FF00203 		mvn	r3, #2
 6378 00ae FB61     		str	r3, [r7, #28]
 6379              	.L474:
1783:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1784:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1785:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1786:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1787:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1788:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 6380              		.loc 2 1788 10
 6381 00b0 FB69     		ldr	r3, [r7, #28]
1789:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 6382              		.loc 2 1789 1
 6383 00b2 1846     		mov	r0, r3
 6384 00b4 2037     		adds	r7, r7, #32
 6385              	.LCFI299:
 6386              		.cfi_def_cfa_offset 8
 6387 00b6 BD46     		mov	sp, r7
 6388              	.LCFI300:
 6389              		.cfi_def_cfa_register 13
 6390              		@ sp needed
 6391 00b8 80BD     		pop	{r7, pc}
 6392              	.L480:
 6393 00ba 00BF     		.align	2
 6394              	.L479:
 6395 00bc 04ED00E0 		.word	-536810236
 6396              		.cfi_endproc
 6397              	.LFE395:
 6399              		.section	.text.osMessageQueueGet,"ax",%progbits
 6400              		.align	1
 6401              		.global	osMessageQueueGet
 6402              		.syntax unified
 6403              		.thumb
 6404              		.thumb_func
 6405              		.fpu fpv5-d16
 6407              	osMessageQueueGet:
 6408              	.LFB396:
1790:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1791:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t 
 6409              		.loc 2 1791 109
 6410              		.cfi_startproc
 6411              		@ args = 0, pretend = 0, frame = 32
ARM GAS  /tmp/ccUVmR3N.s 			page 190


 6412              		@ frame_needed = 1, uses_anonymous_args = 0
 6413 0000 80B5     		push	{r7, lr}
 6414              	.LCFI301:
 6415              		.cfi_def_cfa_offset 8
 6416              		.cfi_offset 7, -8
 6417              		.cfi_offset 14, -4
 6418 0002 88B0     		sub	sp, sp, #32
 6419              	.LCFI302:
 6420              		.cfi_def_cfa_offset 40
 6421 0004 00AF     		add	r7, sp, #0
 6422              	.LCFI303:
 6423              		.cfi_def_cfa_register 7
 6424 0006 F860     		str	r0, [r7, #12]
 6425 0008 B960     		str	r1, [r7, #8]
 6426 000a 7A60     		str	r2, [r7, #4]
 6427 000c 3B60     		str	r3, [r7]
1792:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 6428              		.loc 2 1792 17
 6429 000e FB68     		ldr	r3, [r7, #12]
 6430 0010 BB61     		str	r3, [r7, #24]
1793:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1794:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   BaseType_t yield;
1795:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1796:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   (void)msg_prio; /* Message priority is ignored */
1797:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1798:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   stat = osOK;
 6431              		.loc 2 1798 8
 6432 0012 0023     		movs	r3, #0
 6433 0014 FB61     		str	r3, [r7, #28]
 6434              	.LBB246:
 6435              	.LBB247:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 6436              		.loc 3 276 3
 6437              		.syntax unified
 6438              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 6439 0016 EFF30583 		MRS r3, ipsr
 6440              	@ 0 "" 2
 6441              		.thumb
 6442              		.syntax unified
 6443 001a 7B61     		str	r3, [r7, #20]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 6444              		.loc 3 277 9
 6445 001c 7B69     		ldr	r3, [r7, #20]
 6446              	.LBE247:
 6447              	.LBE246:
1799:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1800:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 6448              		.loc 2 1800 6
 6449 001e 002B     		cmp	r3, #0
 6450 0020 28D0     		beq	.L483
1801:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 6451              		.loc 2 1801 8
 6452 0022 BB69     		ldr	r3, [r7, #24]
 6453 0024 002B     		cmp	r3, #0
 6454 0026 05D0     		beq	.L484
 6455              		.loc 2 1801 26 discriminator 1
 6456 0028 BB68     		ldr	r3, [r7, #8]
ARM GAS  /tmp/ccUVmR3N.s 			page 191


 6457 002a 002B     		cmp	r3, #0
 6458 002c 02D0     		beq	.L484
 6459              		.loc 2 1801 47 discriminator 2
 6460 002e 3B68     		ldr	r3, [r7]
 6461 0030 002B     		cmp	r3, #0
 6462 0032 03D0     		beq	.L485
 6463              	.L484:
1802:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorParameter;
 6464              		.loc 2 1802 12
 6465 0034 6FF00303 		mvn	r3, #3
 6466 0038 FB61     		str	r3, [r7, #28]
 6467 003a 37E0     		b	.L488
 6468              	.L485:
1803:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1804:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1805:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       yield = pdFALSE;
 6469              		.loc 2 1805 13
 6470 003c 0023     		movs	r3, #0
 6471 003e 3B61     		str	r3, [r7, #16]
1806:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1807:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 6472              		.loc 2 1807 11
 6473 0040 07F11003 		add	r3, r7, #16
 6474 0044 1A46     		mov	r2, r3
 6475 0046 B968     		ldr	r1, [r7, #8]
 6476 0048 B869     		ldr	r0, [r7, #24]
 6477 004a FFF7FEFF 		bl	xQueueReceiveFromISR
 6478 004e 0346     		mov	r3, r0
 6479              		.loc 2 1807 10
 6480 0050 012B     		cmp	r3, #1
 6481 0052 03D0     		beq	.L487
1808:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         stat = osErrorResource;
 6482              		.loc 2 1808 14
 6483 0054 6FF00203 		mvn	r3, #2
 6484 0058 FB61     		str	r3, [r7, #28]
 6485 005a 27E0     		b	.L488
 6486              	.L487:
1809:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       } else {
1810:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         portYIELD_FROM_ISR (yield);
 6487              		.loc 2 1810 9
 6488 005c 3B69     		ldr	r3, [r7, #16]
 6489 005e 002B     		cmp	r3, #0
 6490 0060 24D0     		beq	.L488
 6491              		.loc 2 1810 9 is_stmt 0 discriminator 1
 6492 0062 154B     		ldr	r3, .L493
 6493 0064 4FF08052 		mov	r2, #268435456
 6494 0068 1A60     		str	r2, [r3]
 6495              		.syntax unified
 6496              	@ 1810 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 6497 006a BFF34F8F 		dsb
 6498              	@ 0 "" 2
 6499              	@ 1810 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 6500 006e BFF36F8F 		isb
 6501              	@ 0 "" 2
 6502              		.thumb
 6503              		.syntax unified
 6504 0072 1BE0     		b	.L488
ARM GAS  /tmp/ccUVmR3N.s 			page 192


 6505              	.L483:
1811:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1812:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1813:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1814:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1815:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((hQueue == NULL) || (msg_ptr == NULL)) {
 6506              		.loc 2 1815 8 is_stmt 1
 6507 0074 BB69     		ldr	r3, [r7, #24]
 6508 0076 002B     		cmp	r3, #0
 6509 0078 02D0     		beq	.L489
 6510              		.loc 2 1815 26 discriminator 1
 6511 007a BB68     		ldr	r3, [r7, #8]
 6512 007c 002B     		cmp	r3, #0
 6513 007e 03D1     		bne	.L490
 6514              	.L489:
1816:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorParameter;
 6515              		.loc 2 1816 12
 6516 0080 6FF00303 		mvn	r3, #3
 6517 0084 FB61     		str	r3, [r7, #28]
 6518 0086 11E0     		b	.L488
 6519              	.L490:
1817:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1818:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
1819:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 6520              		.loc 2 1819 11
 6521 0088 3A68     		ldr	r2, [r7]
 6522 008a B968     		ldr	r1, [r7, #8]
 6523 008c B869     		ldr	r0, [r7, #24]
 6524 008e FFF7FEFF 		bl	xQueueReceive
 6525 0092 0346     		mov	r3, r0
 6526              		.loc 2 1819 10
 6527 0094 012B     		cmp	r3, #1
 6528 0096 09D0     		beq	.L488
1820:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (timeout != 0U) {
 6529              		.loc 2 1820 12
 6530 0098 3B68     		ldr	r3, [r7]
 6531 009a 002B     		cmp	r3, #0
 6532 009c 03D0     		beq	.L491
1821:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           stat = osErrorTimeout;
 6533              		.loc 2 1821 16
 6534 009e 6FF00103 		mvn	r3, #1
 6535 00a2 FB61     		str	r3, [r7, #28]
 6536 00a4 02E0     		b	.L488
 6537              	.L491:
1822:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         } else {
1823:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           stat = osErrorResource;
 6538              		.loc 2 1823 16
 6539 00a6 6FF00203 		mvn	r3, #2
 6540 00aa FB61     		str	r3, [r7, #28]
 6541              	.L488:
1824:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
1825:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1826:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
1827:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1828:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1829:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 6542              		.loc 2 1829 10
ARM GAS  /tmp/ccUVmR3N.s 			page 193


 6543 00ac FB69     		ldr	r3, [r7, #28]
1830:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 6544              		.loc 2 1830 1
 6545 00ae 1846     		mov	r0, r3
 6546 00b0 2037     		adds	r7, r7, #32
 6547              	.LCFI304:
 6548              		.cfi_def_cfa_offset 8
 6549 00b2 BD46     		mov	sp, r7
 6550              	.LCFI305:
 6551              		.cfi_def_cfa_register 13
 6552              		@ sp needed
 6553 00b4 80BD     		pop	{r7, pc}
 6554              	.L494:
 6555 00b6 00BF     		.align	2
 6556              	.L493:
 6557 00b8 04ED00E0 		.word	-536810236
 6558              		.cfi_endproc
 6559              	.LFE396:
 6561              		.section	.text.osMessageQueueGetCapacity,"ax",%progbits
 6562              		.align	1
 6563              		.global	osMessageQueueGetCapacity
 6564              		.syntax unified
 6565              		.thumb
 6566              		.thumb_func
 6567              		.fpu fpv5-d16
 6569              	osMessageQueueGetCapacity:
 6570              	.LFB397:
1831:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1832:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osMessageQueueGetCapacity (osMessageQueueId_t mq_id) {
 6571              		.loc 2 1832 63
 6572              		.cfi_startproc
 6573              		@ args = 0, pretend = 0, frame = 16
 6574              		@ frame_needed = 1, uses_anonymous_args = 0
 6575              		@ link register save eliminated.
 6576 0000 80B4     		push	{r7}
 6577              	.LCFI306:
 6578              		.cfi_def_cfa_offset 4
 6579              		.cfi_offset 7, -4
 6580 0002 85B0     		sub	sp, sp, #20
 6581              	.LCFI307:
 6582              		.cfi_def_cfa_offset 24
 6583 0004 00AF     		add	r7, sp, #0
 6584              	.LCFI308:
 6585              		.cfi_def_cfa_register 7
 6586 0006 7860     		str	r0, [r7, #4]
1833:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 6587              		.loc 2 1833 18
 6588 0008 7B68     		ldr	r3, [r7, #4]
 6589 000a BB60     		str	r3, [r7, #8]
1834:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t capacity;
1835:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1836:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (mq == NULL) {
 6590              		.loc 2 1836 6
 6591 000c BB68     		ldr	r3, [r7, #8]
 6592 000e 002B     		cmp	r3, #0
 6593 0010 02D1     		bne	.L496
1837:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     capacity = 0U;
ARM GAS  /tmp/ccUVmR3N.s 			page 194


 6594              		.loc 2 1837 14
 6595 0012 0023     		movs	r3, #0
 6596 0014 FB60     		str	r3, [r7, #12]
 6597 0016 02E0     		b	.L497
 6598              	.L496:
1838:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
1839:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* capacity = pxQueue->uxLength */
1840:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     capacity = mq->uxDummy4[1];
 6599              		.loc 2 1840 14
 6600 0018 BB68     		ldr	r3, [r7, #8]
 6601 001a DB6B     		ldr	r3, [r3, #60]
 6602 001c FB60     		str	r3, [r7, #12]
 6603              	.L497:
1841:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1842:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1843:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (capacity);
 6604              		.loc 2 1843 10
 6605 001e FB68     		ldr	r3, [r7, #12]
1844:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 6606              		.loc 2 1844 1
 6607 0020 1846     		mov	r0, r3
 6608 0022 1437     		adds	r7, r7, #20
 6609              	.LCFI309:
 6610              		.cfi_def_cfa_offset 4
 6611 0024 BD46     		mov	sp, r7
 6612              	.LCFI310:
 6613              		.cfi_def_cfa_register 13
 6614              		@ sp needed
 6615 0026 5DF8047B 		ldr	r7, [sp], #4
 6616              	.LCFI311:
 6617              		.cfi_restore 7
 6618              		.cfi_def_cfa_offset 0
 6619 002a 7047     		bx	lr
 6620              		.cfi_endproc
 6621              	.LFE397:
 6623              		.section	.text.osMessageQueueGetMsgSize,"ax",%progbits
 6624              		.align	1
 6625              		.global	osMessageQueueGetMsgSize
 6626              		.syntax unified
 6627              		.thumb
 6628              		.thumb_func
 6629              		.fpu fpv5-d16
 6631              	osMessageQueueGetMsgSize:
 6632              	.LFB398:
1845:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1846:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osMessageQueueGetMsgSize (osMessageQueueId_t mq_id) {
 6633              		.loc 2 1846 62
 6634              		.cfi_startproc
 6635              		@ args = 0, pretend = 0, frame = 16
 6636              		@ frame_needed = 1, uses_anonymous_args = 0
 6637              		@ link register save eliminated.
 6638 0000 80B4     		push	{r7}
 6639              	.LCFI312:
 6640              		.cfi_def_cfa_offset 4
 6641              		.cfi_offset 7, -4
 6642 0002 85B0     		sub	sp, sp, #20
 6643              	.LCFI313:
ARM GAS  /tmp/ccUVmR3N.s 			page 195


 6644              		.cfi_def_cfa_offset 24
 6645 0004 00AF     		add	r7, sp, #0
 6646              	.LCFI314:
 6647              		.cfi_def_cfa_register 7
 6648 0006 7860     		str	r0, [r7, #4]
1847:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 6649              		.loc 2 1847 18
 6650 0008 7B68     		ldr	r3, [r7, #4]
 6651 000a BB60     		str	r3, [r7, #8]
1848:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t size;
1849:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1850:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (mq == NULL) {
 6652              		.loc 2 1850 6
 6653 000c BB68     		ldr	r3, [r7, #8]
 6654 000e 002B     		cmp	r3, #0
 6655 0010 02D1     		bne	.L500
1851:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     size = 0U;
 6656              		.loc 2 1851 10
 6657 0012 0023     		movs	r3, #0
 6658 0014 FB60     		str	r3, [r7, #12]
 6659 0016 02E0     		b	.L501
 6660              	.L500:
1852:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   } else {
1853:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* size = pxQueue->uxItemSize */
1854:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     size = mq->uxDummy4[2];
 6661              		.loc 2 1854 10
 6662 0018 BB68     		ldr	r3, [r7, #8]
 6663 001a 1B6C     		ldr	r3, [r3, #64]
 6664 001c FB60     		str	r3, [r7, #12]
 6665              	.L501:
1855:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1856:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1857:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (size);
 6666              		.loc 2 1857 10
 6667 001e FB68     		ldr	r3, [r7, #12]
1858:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 6668              		.loc 2 1858 1
 6669 0020 1846     		mov	r0, r3
 6670 0022 1437     		adds	r7, r7, #20
 6671              	.LCFI315:
 6672              		.cfi_def_cfa_offset 4
 6673 0024 BD46     		mov	sp, r7
 6674              	.LCFI316:
 6675              		.cfi_def_cfa_register 13
 6676              		@ sp needed
 6677 0026 5DF8047B 		ldr	r7, [sp], #4
 6678              	.LCFI317:
 6679              		.cfi_restore 7
 6680              		.cfi_def_cfa_offset 0
 6681 002a 7047     		bx	lr
 6682              		.cfi_endproc
 6683              	.LFE398:
 6685              		.section	.text.osMessageQueueGetCount,"ax",%progbits
 6686              		.align	1
 6687              		.global	osMessageQueueGetCount
 6688              		.syntax unified
 6689              		.thumb
ARM GAS  /tmp/ccUVmR3N.s 			page 196


 6690              		.thumb_func
 6691              		.fpu fpv5-d16
 6693              	osMessageQueueGetCount:
 6694              	.LFB399:
1859:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1860:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 6695              		.loc 2 1860 60
 6696              		.cfi_startproc
 6697              		@ args = 0, pretend = 0, frame = 24
 6698              		@ frame_needed = 1, uses_anonymous_args = 0
 6699 0000 80B5     		push	{r7, lr}
 6700              	.LCFI318:
 6701              		.cfi_def_cfa_offset 8
 6702              		.cfi_offset 7, -8
 6703              		.cfi_offset 14, -4
 6704 0002 86B0     		sub	sp, sp, #24
 6705              	.LCFI319:
 6706              		.cfi_def_cfa_offset 32
 6707 0004 00AF     		add	r7, sp, #0
 6708              	.LCFI320:
 6709              		.cfi_def_cfa_register 7
 6710 0006 7860     		str	r0, [r7, #4]
1861:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 6711              		.loc 2 1861 17
 6712 0008 7B68     		ldr	r3, [r7, #4]
 6713 000a 3B61     		str	r3, [r7, #16]
1862:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   UBaseType_t count;
1863:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1864:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (hQueue == NULL) {
 6714              		.loc 2 1864 6
 6715 000c 3B69     		ldr	r3, [r7, #16]
 6716 000e 002B     		cmp	r3, #0
 6717 0010 02D1     		bne	.L504
1865:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     count = 0U;
 6718              		.loc 2 1865 11
 6719 0012 0023     		movs	r3, #0
 6720 0014 7B61     		str	r3, [r7, #20]
 6721 0016 0EE0     		b	.L505
 6722              	.L504:
 6723              	.LBB248:
 6724              	.LBB249:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 6725              		.loc 3 276 3
 6726              		.syntax unified
 6727              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 6728 0018 EFF30583 		MRS r3, ipsr
 6729              	@ 0 "" 2
 6730              		.thumb
 6731              		.syntax unified
 6732 001c FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 6733              		.loc 3 277 9
 6734 001e FB68     		ldr	r3, [r7, #12]
 6735              	.LBE249:
 6736              	.LBE248:
1866:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1867:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (IS_IRQ()) {
ARM GAS  /tmp/ccUVmR3N.s 			page 197


 6737              		.loc 2 1867 11
 6738 0020 002B     		cmp	r3, #0
 6739 0022 04D0     		beq	.L507
1868:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     count = uxQueueMessagesWaitingFromISR (hQueue);
 6740              		.loc 2 1868 13
 6741 0024 3869     		ldr	r0, [r7, #16]
 6742 0026 FFF7FEFF 		bl	uxQueueMessagesWaitingFromISR
 6743 002a 7861     		str	r0, [r7, #20]
 6744 002c 03E0     		b	.L505
 6745              	.L507:
1869:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1870:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1871:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     count = uxQueueMessagesWaiting (hQueue);
 6746              		.loc 2 1871 13
 6747 002e 3869     		ldr	r0, [r7, #16]
 6748 0030 FFF7FEFF 		bl	uxQueueMessagesWaiting
 6749 0034 7861     		str	r0, [r7, #20]
 6750              	.L505:
1872:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1873:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1874:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return ((uint32_t)count);
 6751              		.loc 2 1874 11
 6752 0036 7B69     		ldr	r3, [r7, #20]
1875:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 6753              		.loc 2 1875 1
 6754 0038 1846     		mov	r0, r3
 6755 003a 1837     		adds	r7, r7, #24
 6756              	.LCFI321:
 6757              		.cfi_def_cfa_offset 8
 6758 003c BD46     		mov	sp, r7
 6759              	.LCFI322:
 6760              		.cfi_def_cfa_register 13
 6761              		@ sp needed
 6762 003e 80BD     		pop	{r7, pc}
 6763              		.cfi_endproc
 6764              	.LFE399:
 6766              		.section	.text.osMessageQueueGetSpace,"ax",%progbits
 6767              		.align	1
 6768              		.global	osMessageQueueGetSpace
 6769              		.syntax unified
 6770              		.thumb
 6771              		.thumb_func
 6772              		.fpu fpv5-d16
 6774              	osMessageQueueGetSpace:
 6775              	.LFB400:
1876:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1877:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 6776              		.loc 2 1877 60
 6777              		.cfi_startproc
 6778              		@ args = 0, pretend = 0, frame = 40
 6779              		@ frame_needed = 1, uses_anonymous_args = 0
 6780 0000 80B5     		push	{r7, lr}
 6781              	.LCFI323:
 6782              		.cfi_def_cfa_offset 8
 6783              		.cfi_offset 7, -8
 6784              		.cfi_offset 14, -4
 6785 0002 8AB0     		sub	sp, sp, #40
ARM GAS  /tmp/ccUVmR3N.s 			page 198


 6786              	.LCFI324:
 6787              		.cfi_def_cfa_offset 48
 6788 0004 00AF     		add	r7, sp, #0
 6789              	.LCFI325:
 6790              		.cfi_def_cfa_register 7
 6791 0006 7860     		str	r0, [r7, #4]
1878:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 6792              		.loc 2 1878 18
 6793 0008 7B68     		ldr	r3, [r7, #4]
 6794 000a 3B62     		str	r3, [r7, #32]
1879:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t space;
1880:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t isrm;
1881:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1882:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (mq == NULL) {
 6795              		.loc 2 1882 6
 6796 000c 3B6A     		ldr	r3, [r7, #32]
 6797 000e 002B     		cmp	r3, #0
 6798 0010 02D1     		bne	.L510
1883:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     space = 0U;
 6799              		.loc 2 1883 11
 6800 0012 0023     		movs	r3, #0
 6801 0014 7B62     		str	r3, [r7, #36]
 6802 0016 23E0     		b	.L511
 6803              	.L510:
 6804              	.LBB250:
 6805              	.LBB251:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 6806              		.loc 3 276 3
 6807              		.syntax unified
 6808              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 6809 0018 EFF30583 		MRS r3, ipsr
 6810              	@ 0 "" 2
 6811              		.thumb
 6812              		.syntax unified
 6813 001c BB61     		str	r3, [r7, #24]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 6814              		.loc 3 277 9
 6815 001e BB69     		ldr	r3, [r7, #24]
 6816              	.LBE251:
 6817              	.LBE250:
1884:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1885:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (IS_IRQ()) {
 6818              		.loc 2 1885 11
 6819 0020 002B     		cmp	r3, #0
 6820 0022 19D0     		beq	.L513
 6821              	.LBB252:
 6822              	.LBB253:
 6823              		.file 4 "./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h"
   1:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /*
   2:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * FreeRTOS Kernel V10.3.1
   3:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
   4:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  *
   5:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * Permission is hereby granted, free of charge, to any person obtaining a copy of
   6:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * this software and associated documentation files (the "Software"), to deal in
   7:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * the Software without restriction, including without limitation the rights to
   8:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
   9:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * the Software, and to permit persons to whom the Software is furnished to do so,
ARM GAS  /tmp/ccUVmR3N.s 			page 199


  10:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * subject to the following conditions:
  11:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  *
  12:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * The above copyright notice and this permission notice shall be included in all
  13:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * copies or substantial portions of the Software.
  14:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  *
  15:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
  17:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
  18:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
  19:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  20:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
  21:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  *
  22:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * http://www.FreeRTOS.org
  23:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * http://aws.amazon.com/freertos
  24:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  *
  25:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * 1 tab == 4 spaces!
  26:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  */
  27:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
  28:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
  29:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #ifndef PORTMACRO_H
  30:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define PORTMACRO_H
  31:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
  32:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #ifdef __cplusplus
  33:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** extern "C" {
  34:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #endif
  35:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
  36:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /*-----------------------------------------------------------
  37:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * Port specific definitions.
  38:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  *
  39:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * The settings in this file configure FreeRTOS correctly for the
  40:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * given hardware and compiler.
  41:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  *
  42:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  * These settings should not be altered.
  43:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  *-----------------------------------------------------------
  44:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h ****  */
  45:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
  46:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /* Type definitions. */
  47:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portCHAR		char
  48:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portFLOAT		float
  49:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portDOUBLE		double
  50:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portLONG		long
  51:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portSHORT		short
  52:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portSTACK_TYPE	uint32_t
  53:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portBASE_TYPE	long
  54:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
  55:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** typedef portSTACK_TYPE StackType_t;
  56:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** typedef long BaseType_t;
  57:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** typedef unsigned long UBaseType_t;
  58:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
  59:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #if( configUSE_16_BIT_TICKS == 1 )
  60:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	typedef uint16_t TickType_t;
  61:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	#define portMAX_DELAY ( TickType_t ) 0xffff
  62:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #else
  63:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	typedef uint32_t TickType_t;
  64:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	#define portMAX_DELAY ( TickType_t ) 0xffffffffUL
  65:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
  66:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	/* 32-bit tick type on a 32-bit architecture, so reads of the tick count do
ARM GAS  /tmp/ccUVmR3N.s 			page 200


  67:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	not need to be guarded with a critical section. */
  68:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	#define portTICK_TYPE_IS_ATOMIC 1
  69:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #endif
  70:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /*-----------------------------------------------------------*/
  71:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
  72:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /* Architecture specifics. */
  73:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portSTACK_GROWTH			( -1 )
  74:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portTICK_PERIOD_MS			( ( TickType_t ) 1000 / configTICK_RATE_HZ )
  75:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portBYTE_ALIGNMENT			8
  76:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /*-----------------------------------------------------------*/
  77:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
  78:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /* Scheduler utilities. */
  79:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portYIELD() 															\
  80:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** {																				\
  81:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	/* Set a PendSV to request a context switch. */								\
  82:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;								\
  83:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 																				\
  84:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	/* Barriers are normally not required but do ensure the code is completely	\
  85:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	within the specified behaviour for the architecture. */						\
  86:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	__asm volatile( "dsb" ::: "memory" );										\
  87:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	__asm volatile( "isb" );													\
  88:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** }
  89:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
  90:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portNVIC_INT_CTRL_REG		( * ( ( volatile uint32_t * ) 0xe000ed04 ) )
  91:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portNVIC_PENDSVSET_BIT		( 1UL << 28UL )
  92:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portEND_SWITCHING_ISR( xSwitchRequired ) if( xSwitchRequired != pdFALSE ) portYIELD()
  93:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portYIELD_FROM_ISR( x ) portEND_SWITCHING_ISR( x )
  94:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /*-----------------------------------------------------------*/
  95:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
  96:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /* Critical section management. */
  97:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** extern void vPortEnterCritical( void );
  98:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** extern void vPortExitCritical( void );
  99:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portSET_INTERRUPT_MASK_FROM_ISR()		ulPortRaiseBASEPRI()
 100:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portCLEAR_INTERRUPT_MASK_FROM_ISR(x)	vPortSetBASEPRI(x)
 101:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portDISABLE_INTERRUPTS()				vPortRaiseBASEPRI()
 102:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portENABLE_INTERRUPTS()					vPortSetBASEPRI(0)
 103:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portENTER_CRITICAL()					vPortEnterCritical()
 104:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portEXIT_CRITICAL()						vPortExitCritical()
 105:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 106:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /*-----------------------------------------------------------*/
 107:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 108:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /* Task function macros as described on the FreeRTOS.org WEB site.  These are
 109:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** not necessary for to use this port.  They are defined so the common demo files
 110:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** (which build with all the ports) will build. */
 111:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portTASK_FUNCTION_PROTO( vFunction, pvParameters ) void vFunction( void *pvParameters )
 112:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portTASK_FUNCTION( vFunction, pvParameters ) void vFunction( void *pvParameters )
 113:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /*-----------------------------------------------------------*/
 114:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 115:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /* Tickless idle/low power functionality. */
 116:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #ifndef portSUPPRESS_TICKS_AND_SLEEP
 117:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	extern void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime );
 118:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	#define portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime ) vPortSuppressTicksAndSleep( xExpectedIdl
 119:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #endif
 120:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /*-----------------------------------------------------------*/
 121:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 122:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /* Architecture specific optimisations. */
 123:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #ifndef configUSE_PORT_OPTIMISED_TASK_SELECTION
ARM GAS  /tmp/ccUVmR3N.s 			page 201


 124:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	#define configUSE_PORT_OPTIMISED_TASK_SELECTION 1
 125:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #endif
 126:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 127:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #if configUSE_PORT_OPTIMISED_TASK_SELECTION == 1
 128:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 129:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	/* Generic helper function. */
 130:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitma
 131:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	{
 132:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	uint8_t ucReturn;
 133:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 134:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 135:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		return ucReturn;
 136:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	}
 137:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 138:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	/* Check the configuration. */
 139:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	#if( configMAX_PRIORITIES > 32 )
 140:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		#error configUSE_PORT_OPTIMISED_TASK_SELECTION can only be set to 1 when configMAX_PRIORITIES is 
 141:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	#endif
 142:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 143:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	/* Store/clear the ready priorities in a bit map. */
 144:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	#define portRECORD_READY_PRIORITY( uxPriority, uxReadyPriorities ) ( uxReadyPriorities ) |= ( 1UL 
 145:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	#define portRESET_READY_PRIORITY( uxPriority, uxReadyPriorities ) ( uxReadyPriorities ) &= ~( 1UL 
 146:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 147:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	/*-----------------------------------------------------------*/
 148:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 149:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	#define portGET_HIGHEST_PRIORITY( uxTopPriority, uxReadyPriorities ) uxTopPriority = ( 31UL - ( ui
 150:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 151:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #endif /* configUSE_PORT_OPTIMISED_TASK_SELECTION */
 152:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 153:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /*-----------------------------------------------------------*/
 154:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 155:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #ifdef configASSERT
 156:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	void vPortValidateInterruptPriority( void );
 157:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	#define portASSERT_IF_INTERRUPT_PRIORITY_INVALID() 	vPortValidateInterruptPriority()
 158:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #endif
 159:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 160:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /* portNOP() is not required by this port. */
 161:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portNOP()
 162:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 163:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #define portINLINE	__inline
 164:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 165:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #ifndef portFORCE_INLINE
 166:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	#define portFORCE_INLINE inline __attribute__(( always_inline))
 167:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** #endif
 168:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 169:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** portFORCE_INLINE static BaseType_t xPortIsInsideInterrupt( void )
 170:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** {
 171:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** uint32_t ulCurrentInterrupt;
 172:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** BaseType_t xReturn;
 173:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 174:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	/* Obtain the number of the currently executing interrupt. */
 175:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 176:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 177:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	if( ulCurrentInterrupt == 0 )
 178:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	{
 179:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		xReturn = pdFALSE;
 180:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	}
ARM GAS  /tmp/ccUVmR3N.s 			page 202


 181:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	else
 182:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	{
 183:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		xReturn = pdTRUE;
 184:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	}
 185:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 186:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	return xReturn;
 187:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** }
 188:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 189:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /*-----------------------------------------------------------*/
 190:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 191:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** portFORCE_INLINE static void vPortRaiseBASEPRI( void )
 192:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** {
 193:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** uint32_t ulNewBASEPRI;
 194:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 195:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	__asm volatile
 196:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	(
 197:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		"	mov %0, %1												\n"	\
 198:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		"	msr basepri, %0											\n" \
 199:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		"	isb														\n" \
 200:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		"	dsb														\n" \
 201:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
 202:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	);
 203:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** }
 204:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 205:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /*-----------------------------------------------------------*/
 206:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 207:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
 208:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** {
 209:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** uint32_t ulOriginalBASEPRI, ulNewBASEPRI;
 210:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 211:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	__asm volatile
 6824              		.loc 4 211 2
 6825              		.syntax unified
 6826              	@ 211 "./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h" 1
 6827 0024 EFF31182 			mrs r2, basepri											
 6828 0028 4FF05003 		mov r3, #80												
 6829 002c 83F31188 		msr basepri, r3											
 6830 0030 BFF36F8F 		isb														
 6831 0034 BFF34F8F 		dsb														
 6832              	
 6833              	@ 0 "" 2
 6834              		.thumb
 6835              		.syntax unified
 6836 0038 3A61     		str	r2, [r7, #16]
 6837 003a FB60     		str	r3, [r7, #12]
 212:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	(
 213:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		"	mrs %0, basepri											\n" \
 214:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		"	mov %1, %2												\n"	\
 215:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		"	msr basepri, %1											\n" \
 216:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		"	isb														\n" \
 217:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		"	dsb														\n" \
 218:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "
 219:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	);
 220:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 221:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	/* This return will not be reached but is necessary to prevent compiler
 222:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	warnings. */
 223:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	return ulOriginalBASEPRI;
ARM GAS  /tmp/ccUVmR3N.s 			page 203


 6838              		.loc 4 223 9
 6839 003c 3B69     		ldr	r3, [r7, #16]
 6840              	.LBE253:
 6841              	.LBE252:
1886:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     isrm = taskENTER_CRITICAL_FROM_ISR();
 6842              		.loc 2 1886 12
 6843 003e FB61     		str	r3, [r7, #28]
1887:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1888:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
1889:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     space = mq->uxDummy4[1] - mq->uxDummy4[0];
 6844              		.loc 2 1889 25
 6845 0040 3B6A     		ldr	r3, [r7, #32]
 6846 0042 DA6B     		ldr	r2, [r3, #60]
 6847              		.loc 2 1889 43
 6848 0044 3B6A     		ldr	r3, [r7, #32]
 6849 0046 9B6B     		ldr	r3, [r3, #56]
 6850              		.loc 2 1889 11
 6851 0048 D31A     		subs	r3, r2, r3
 6852 004a 7B62     		str	r3, [r7, #36]
 6853 004c FB69     		ldr	r3, [r7, #28]
 6854 004e 7B61     		str	r3, [r7, #20]
 6855              	.LBB254:
 6856              	.LBB255:
 224:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** }
 225:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** /*-----------------------------------------------------------*/
 226:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 
 227:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
 228:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** {
 229:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	__asm volatile
 6857              		.loc 4 229 2
 6858 0050 7B69     		ldr	r3, [r7, #20]
 6859              		.syntax unified
 6860              	@ 229 "./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h" 1
 6861 0052 83F31188 			msr basepri, r3	
 6862              	@ 0 "" 2
 230:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	(
 231:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
 232:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	);
 233:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** }
 6863              		.loc 4 233 1
 6864              		.thumb
 6865              		.syntax unified
 6866 0056 03E0     		b	.L511
 6867              	.L513:
 6868              	.LBE255:
 6869              	.LBE254:
1890:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1891:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     taskEXIT_CRITICAL_FROM_ISR(isrm);
1892:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1893:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1894:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 6870              		.loc 2 1894 23
 6871 0058 386A     		ldr	r0, [r7, #32]
 6872 005a FFF7FEFF 		bl	uxQueueSpacesAvailable
 6873 005e 7862     		str	r0, [r7, #36]
 6874              	.L511:
1895:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
ARM GAS  /tmp/ccUVmR3N.s 			page 204


1896:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1897:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (space);
 6875              		.loc 2 1897 10
 6876 0060 7B6A     		ldr	r3, [r7, #36]
1898:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 6877              		.loc 2 1898 1
 6878 0062 1846     		mov	r0, r3
 6879 0064 2837     		adds	r7, r7, #40
 6880              	.LCFI326:
 6881              		.cfi_def_cfa_offset 8
 6882 0066 BD46     		mov	sp, r7
 6883              	.LCFI327:
 6884              		.cfi_def_cfa_register 13
 6885              		@ sp needed
 6886 0068 80BD     		pop	{r7, pc}
 6887              		.cfi_endproc
 6888              	.LFE400:
 6890              		.section	.text.osMessageQueueReset,"ax",%progbits
 6891              		.align	1
 6892              		.global	osMessageQueueReset
 6893              		.syntax unified
 6894              		.thumb
 6895              		.thumb_func
 6896              		.fpu fpv5-d16
 6898              	osMessageQueueReset:
 6899              	.LFB401:
1899:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1900:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 6900              		.loc 2 1900 59
 6901              		.cfi_startproc
 6902              		@ args = 0, pretend = 0, frame = 24
 6903              		@ frame_needed = 1, uses_anonymous_args = 0
 6904 0000 80B5     		push	{r7, lr}
 6905              	.LCFI328:
 6906              		.cfi_def_cfa_offset 8
 6907              		.cfi_offset 7, -8
 6908              		.cfi_offset 14, -4
 6909 0002 86B0     		sub	sp, sp, #24
 6910              	.LCFI329:
 6911              		.cfi_def_cfa_offset 32
 6912 0004 00AF     		add	r7, sp, #0
 6913              	.LCFI330:
 6914              		.cfi_def_cfa_register 7
 6915 0006 7860     		str	r0, [r7, #4]
1901:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 6916              		.loc 2 1901 17
 6917 0008 7B68     		ldr	r3, [r7, #4]
 6918 000a 3B61     		str	r3, [r7, #16]
 6919              	.LBB256:
 6920              	.LBB257:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 6921              		.loc 3 276 3
 6922              		.syntax unified
 6923              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 6924 000c EFF30583 		MRS r3, ipsr
 6925              	@ 0 "" 2
 6926              		.thumb
ARM GAS  /tmp/ccUVmR3N.s 			page 205


 6927              		.syntax unified
 6928 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 6929              		.loc 3 277 9
 6930 0012 FB68     		ldr	r3, [r7, #12]
 6931              	.LBE257:
 6932              	.LBE256:
1902:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1903:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1904:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 6933              		.loc 2 1904 6
 6934 0014 002B     		cmp	r3, #0
 6935 0016 03D0     		beq	.L518
1905:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 6936              		.loc 2 1905 10
 6937 0018 6FF00503 		mvn	r3, #5
 6938 001c 7B61     		str	r3, [r7, #20]
 6939 001e 0CE0     		b	.L519
 6940              	.L518:
1906:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1907:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hQueue == NULL) {
 6941              		.loc 2 1907 11
 6942 0020 3B69     		ldr	r3, [r7, #16]
 6943 0022 002B     		cmp	r3, #0
 6944 0024 03D1     		bne	.L520
1908:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 6945              		.loc 2 1908 10
 6946 0026 6FF00303 		mvn	r3, #3
 6947 002a 7B61     		str	r3, [r7, #20]
 6948 002c 05E0     		b	.L519
 6949              	.L520:
1909:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1910:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1911:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osOK;
 6950              		.loc 2 1911 10
 6951 002e 0023     		movs	r3, #0
 6952 0030 7B61     		str	r3, [r7, #20]
1912:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     (void)xQueueReset (hQueue);
 6953              		.loc 2 1912 11
 6954 0032 0021     		movs	r1, #0
 6955 0034 3869     		ldr	r0, [r7, #16]
 6956 0036 FFF7FEFF 		bl	xQueueGenericReset
 6957              	.L519:
1913:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1914:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1915:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 6958              		.loc 2 1915 10
 6959 003a 7B69     		ldr	r3, [r7, #20]
1916:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 6960              		.loc 2 1916 1
 6961 003c 1846     		mov	r0, r3
 6962 003e 1837     		adds	r7, r7, #24
 6963              	.LCFI331:
 6964              		.cfi_def_cfa_offset 8
 6965 0040 BD46     		mov	sp, r7
 6966              	.LCFI332:
 6967              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccUVmR3N.s 			page 206


 6968              		@ sp needed
 6969 0042 80BD     		pop	{r7, pc}
 6970              		.cfi_endproc
 6971              	.LFE401:
 6973              		.section	.text.osMessageQueueDelete,"ax",%progbits
 6974              		.align	1
 6975              		.global	osMessageQueueDelete
 6976              		.syntax unified
 6977              		.thumb
 6978              		.thumb_func
 6979              		.fpu fpv5-d16
 6981              	osMessageQueueDelete:
 6982              	.LFB402:
1917:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1918:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osMessageQueueDelete (osMessageQueueId_t mq_id) {
 6983              		.loc 2 1918 60
 6984              		.cfi_startproc
 6985              		@ args = 0, pretend = 0, frame = 24
 6986              		@ frame_needed = 1, uses_anonymous_args = 0
 6987 0000 80B5     		push	{r7, lr}
 6988              	.LCFI333:
 6989              		.cfi_def_cfa_offset 8
 6990              		.cfi_offset 7, -8
 6991              		.cfi_offset 14, -4
 6992 0002 86B0     		sub	sp, sp, #24
 6993              	.LCFI334:
 6994              		.cfi_def_cfa_offset 32
 6995 0004 00AF     		add	r7, sp, #0
 6996              	.LCFI335:
 6997              		.cfi_def_cfa_register 7
 6998 0006 7860     		str	r0, [r7, #4]
1919:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 6999              		.loc 2 1919 17
 7000 0008 7B68     		ldr	r3, [r7, #4]
 7001 000a 3B61     		str	r3, [r7, #16]
 7002              	.LBB258:
 7003              	.LBB259:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 7004              		.loc 3 276 3
 7005              		.syntax unified
 7006              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 7007 000c EFF30583 		MRS r3, ipsr
 7008              	@ 0 "" 2
 7009              		.thumb
 7010              		.syntax unified
 7011 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 7012              		.loc 3 277 9
 7013 0012 FB68     		ldr	r3, [r7, #12]
 7014              	.LBE259:
 7015              	.LBE258:
1920:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
1921:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1922:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifndef USE_FreeRTOS_HEAP_1
1923:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 7016              		.loc 2 1923 6
 7017 0014 002B     		cmp	r3, #0
ARM GAS  /tmp/ccUVmR3N.s 			page 207


 7018 0016 03D0     		beq	.L524
1924:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 7019              		.loc 2 1924 10
 7020 0018 6FF00503 		mvn	r3, #5
 7021 001c 7B61     		str	r3, [r7, #20]
 7022 001e 0EE0     		b	.L525
 7023              	.L524:
1925:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1926:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (hQueue == NULL) {
 7024              		.loc 2 1926 11
 7025 0020 3B69     		ldr	r3, [r7, #16]
 7026 0022 002B     		cmp	r3, #0
 7027 0024 03D1     		bne	.L526
1927:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 7028              		.loc 2 1927 10
 7029 0026 6FF00303 		mvn	r3, #3
 7030 002a 7B61     		str	r3, [r7, #20]
 7031 002c 07E0     		b	.L525
 7032              	.L526:
1928:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1929:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1930:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     #if (configQUEUE_REGISTRY_SIZE > 0)
1931:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     vQueueUnregisterQueue (hQueue);
 7033              		.loc 2 1931 5
 7034 002e 3869     		ldr	r0, [r7, #16]
 7035 0030 FFF7FEFF 		bl	vQueueUnregisterQueue
1932:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     #endif
1933:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1934:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osOK;
 7036              		.loc 2 1934 10
 7037 0034 0023     		movs	r3, #0
 7038 0036 7B61     		str	r3, [r7, #20]
1935:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     vQueueDelete (hQueue);
 7039              		.loc 2 1935 5
 7040 0038 3869     		ldr	r0, [r7, #16]
 7041 003a FFF7FEFF 		bl	vQueueDelete
 7042              	.L525:
1936:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1937:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #else
1938:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   stat = osError;
1939:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
1940:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1941:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 7043              		.loc 2 1941 10
 7044 003e 7B69     		ldr	r3, [r7, #20]
1942:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 7045              		.loc 2 1942 1
 7046 0040 1846     		mov	r0, r3
 7047 0042 1837     		adds	r7, r7, #24
 7048              	.LCFI336:
 7049              		.cfi_def_cfa_offset 8
 7050 0044 BD46     		mov	sp, r7
 7051              	.LCFI337:
 7052              		.cfi_def_cfa_register 13
 7053              		@ sp needed
 7054 0046 80BD     		pop	{r7, pc}
 7055              		.cfi_endproc
ARM GAS  /tmp/ccUVmR3N.s 			page 208


 7056              	.LFE402:
 7058              		.section	.text.osMemoryPoolNew,"ax",%progbits
 7059              		.align	1
 7060              		.global	osMemoryPoolNew
 7061              		.syntax unified
 7062              		.thumb
 7063              		.thumb_func
 7064              		.fpu fpv5-d16
 7066              	osMemoryPoolNew:
 7067              	.LFB403:
1943:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1944:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*---------------------------------------------------------------------------*/
1945:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #ifdef FREERTOS_MPOOL_H_
1946:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1947:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* Static memory pool functions */
1948:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static void  FreeBlock   (MemPool_t *mp, void *block);
1949:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static void *AllocBlock  (MemPool_t *mp);
1950:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static void *CreateBlock (MemPool_t *mp);
1951:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1952:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osMemoryPoolId_t osMemoryPoolNew (uint32_t block_count, uint32_t block_size, const osMemoryPoolAttr
 7068              		.loc 2 1952 110
 7069              		.cfi_startproc
 7070              		@ args = 0, pretend = 0, frame = 40
 7071              		@ frame_needed = 1, uses_anonymous_args = 0
 7072 0000 80B5     		push	{r7, lr}
 7073              	.LCFI338:
 7074              		.cfi_def_cfa_offset 8
 7075              		.cfi_offset 7, -8
 7076              		.cfi_offset 14, -4
 7077 0002 8AB0     		sub	sp, sp, #40
 7078              	.LCFI339:
 7079              		.cfi_def_cfa_offset 48
 7080 0004 00AF     		add	r7, sp, #0
 7081              	.LCFI340:
 7082              		.cfi_def_cfa_register 7
 7083 0006 F860     		str	r0, [r7, #12]
 7084 0008 B960     		str	r1, [r7, #8]
 7085 000a 7A60     		str	r2, [r7, #4]
 7086              	.LBB260:
 7087              	.LBB261:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 7088              		.loc 3 276 3
 7089              		.syntax unified
 7090              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 7091 000c EFF30583 		MRS r3, ipsr
 7092              	@ 0 "" 2
 7093              		.thumb
 7094              		.syntax unified
 7095 0010 3B61     		str	r3, [r7, #16]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 7096              		.loc 3 277 9
 7097 0012 3B69     		ldr	r3, [r7, #16]
 7098              	.LBE261:
 7099              	.LBE260:
1953:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   MemPool_t *mp;
1954:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   const char *name;
1955:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   int32_t mem_cb, mem_mp;
ARM GAS  /tmp/ccUVmR3N.s 			page 209


1956:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t sz;
1957:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1958:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 7100              		.loc 2 1958 6
 7101 0014 002B     		cmp	r3, #0
 7102 0016 02D0     		beq	.L530
1959:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp = NULL;
 7103              		.loc 2 1959 8
 7104 0018 0023     		movs	r3, #0
 7105 001a 7B62     		str	r3, [r7, #36]
 7106 001c BEE0     		b	.L531
 7107              	.L530:
1960:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1961:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if ((block_count == 0U) || (block_size == 0U)) {
 7108              		.loc 2 1961 11
 7109 001e FB68     		ldr	r3, [r7, #12]
 7110 0020 002B     		cmp	r3, #0
 7111 0022 02D0     		beq	.L532
 7112              		.loc 2 1961 32 discriminator 1
 7113 0024 BB68     		ldr	r3, [r7, #8]
 7114 0026 002B     		cmp	r3, #0
 7115 0028 02D1     		bne	.L533
 7116              	.L532:
1962:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp = NULL;
 7117              		.loc 2 1962 8
 7118 002a 0023     		movs	r3, #0
 7119 002c 7B62     		str	r3, [r7, #36]
 7120 002e B5E0     		b	.L531
 7121              	.L533:
1963:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
1964:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
1965:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp = NULL;
 7122              		.loc 2 1965 8
 7123 0030 0023     		movs	r3, #0
 7124 0032 7B62     		str	r3, [r7, #36]
1966:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     sz = MEMPOOL_ARR_SIZE (block_count, block_size);
 7125              		.loc 2 1966 10
 7126 0034 BB68     		ldr	r3, [r7, #8]
 7127 0036 0333     		adds	r3, r3, #3
 7128 0038 23F00302 		bic	r2, r3, #3
 7129              		.loc 2 1966 8
 7130 003c FB68     		ldr	r3, [r7, #12]
 7131 003e 02FB03F3 		mul	r3, r2, r3
 7132 0042 7B61     		str	r3, [r7, #20]
1967:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1968:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     name = NULL;
 7133              		.loc 2 1968 10
 7134 0044 0023     		movs	r3, #0
 7135 0046 3B62     		str	r3, [r7, #32]
1969:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mem_cb = -1;
 7136              		.loc 2 1969 12
 7137 0048 4FF0FF33 		mov	r3, #-1
 7138 004c FB61     		str	r3, [r7, #28]
1970:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mem_mp = -1;
 7139              		.loc 2 1970 12
 7140 004e 4FF0FF33 		mov	r3, #-1
 7141 0052 BB61     		str	r3, [r7, #24]
ARM GAS  /tmp/ccUVmR3N.s 			page 210


1971:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1972:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (attr != NULL) {
 7142              		.loc 2 1972 8
 7143 0054 7B68     		ldr	r3, [r7, #4]
 7144 0056 002B     		cmp	r3, #0
 7145 0058 38D0     		beq	.L534
1973:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (attr->name != NULL) {
 7146              		.loc 2 1973 15
 7147 005a 7B68     		ldr	r3, [r7, #4]
 7148 005c 1B68     		ldr	r3, [r3]
 7149              		.loc 2 1973 10
 7150 005e 002B     		cmp	r3, #0
 7151 0060 02D0     		beq	.L535
1974:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         name = attr->name;
 7152              		.loc 2 1974 14
 7153 0062 7B68     		ldr	r3, [r7, #4]
 7154 0064 1B68     		ldr	r3, [r3]
 7155 0066 3B62     		str	r3, [r7, #32]
 7156              	.L535:
1975:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1976:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1977:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(MemPool_t))) {
 7157              		.loc 2 1977 16
 7158 0068 7B68     		ldr	r3, [r7, #4]
 7159 006a 9B68     		ldr	r3, [r3, #8]
 7160              		.loc 2 1977 10
 7161 006c 002B     		cmp	r3, #0
 7162 006e 06D0     		beq	.L536
 7163              		.loc 2 1977 42 discriminator 1
 7164 0070 7B68     		ldr	r3, [r7, #4]
 7165 0072 DB68     		ldr	r3, [r3, #12]
 7166              		.loc 2 1977 34 discriminator 1
 7167 0074 732B     		cmp	r3, #115
 7168 0076 02D9     		bls	.L536
1978:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         /* Static control block is provided */
1979:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mem_cb = 1;
 7169              		.loc 2 1979 16
 7170 0078 0123     		movs	r3, #1
 7171 007a FB61     		str	r3, [r7, #28]
 7172 007c 09E0     		b	.L537
 7173              	.L536:
1980:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1981:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 7174              		.loc 2 1981 21
 7175 007e 7B68     		ldr	r3, [r7, #4]
 7176 0080 9B68     		ldr	r3, [r3, #8]
 7177              		.loc 2 1981 15
 7178 0082 002B     		cmp	r3, #0
 7179 0084 05D1     		bne	.L537
 7180              		.loc 2 1981 47 discriminator 1
 7181 0086 7B68     		ldr	r3, [r7, #4]
 7182 0088 DB68     		ldr	r3, [r3, #12]
 7183              		.loc 2 1981 39 discriminator 1
 7184 008a 002B     		cmp	r3, #0
 7185 008c 01D1     		bne	.L537
1982:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         /* Allocate control block memory on heap */
1983:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mem_cb = 0;
ARM GAS  /tmp/ccUVmR3N.s 			page 211


 7186              		.loc 2 1983 16
 7187 008e 0023     		movs	r3, #0
 7188 0090 FB61     		str	r3, [r7, #28]
 7189              	.L537:
1984:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1985:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
1986:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((attr->mp_mem == NULL) && (attr->mp_size == 0U)) {
 7190              		.loc 2 1986 16
 7191 0092 7B68     		ldr	r3, [r7, #4]
 7192 0094 1B69     		ldr	r3, [r3, #16]
 7193              		.loc 2 1986 10
 7194 0096 002B     		cmp	r3, #0
 7195 0098 06D1     		bne	.L538
 7196              		.loc 2 1986 42 discriminator 1
 7197 009a 7B68     		ldr	r3, [r7, #4]
 7198 009c 5B69     		ldr	r3, [r3, #20]
 7199              		.loc 2 1986 34 discriminator 1
 7200 009e 002B     		cmp	r3, #0
 7201 00a0 02D1     		bne	.L538
1987:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         /* Allocate memory array on heap */
1988:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           mem_mp = 0;
 7202              		.loc 2 1988 18
 7203 00a2 0023     		movs	r3, #0
 7204 00a4 BB61     		str	r3, [r7, #24]
 7205 00a6 15E0     		b	.L540
 7206              	.L538:
1989:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
1990:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
1991:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (attr->mp_mem != NULL) {
 7207              		.loc 2 1991 17
 7208 00a8 7B68     		ldr	r3, [r7, #4]
 7209 00aa 1B69     		ldr	r3, [r3, #16]
 7210              		.loc 2 1991 12
 7211 00ac 002B     		cmp	r3, #0
 7212 00ae 11D0     		beq	.L540
1992:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           /* Check if array is 4-byte aligned */
1993:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           if (((uint32_t)attr->mp_mem & 3U) == 0U) {
 7213              		.loc 2 1993 30
 7214 00b0 7B68     		ldr	r3, [r7, #4]
 7215 00b2 1B69     		ldr	r3, [r3, #16]
 7216              		.loc 2 1993 39
 7217 00b4 03F00303 		and	r3, r3, #3
 7218              		.loc 2 1993 14
 7219 00b8 002B     		cmp	r3, #0
 7220 00ba 0BD1     		bne	.L540
1994:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             /* Check if array big enough */
1995:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             if (attr->mp_size >= sz) {
 7221              		.loc 2 1995 21
 7222 00bc 7B68     		ldr	r3, [r7, #4]
 7223 00be 5B69     		ldr	r3, [r3, #20]
 7224              		.loc 2 1995 16
 7225 00c0 7A69     		ldr	r2, [r7, #20]
 7226 00c2 9A42     		cmp	r2, r3
 7227 00c4 06D8     		bhi	.L540
1996:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               /* Static memory pool array is provided */
1997:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               mem_mp = 1;
 7228              		.loc 2 1997 22
ARM GAS  /tmp/ccUVmR3N.s 			page 212


 7229 00c6 0123     		movs	r3, #1
 7230 00c8 BB61     		str	r3, [r7, #24]
 7231 00ca 03E0     		b	.L540
 7232              	.L534:
1998:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             }
1999:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
2000:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
2001:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
2002:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2003:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
2004:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Attributes not provided, allocate memory on heap */
2005:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mem_cb = 0;
 7233              		.loc 2 2005 14
 7234 00cc 0023     		movs	r3, #0
 7235 00ce FB61     		str	r3, [r7, #28]
2006:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mem_mp = 0;
 7236              		.loc 2 2006 14
 7237 00d0 0023     		movs	r3, #0
 7238 00d2 BB61     		str	r3, [r7, #24]
 7239              	.L540:
2007:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2008:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2009:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (mem_cb == 0) {
 7240              		.loc 2 2009 8
 7241 00d4 FB69     		ldr	r3, [r7, #28]
 7242 00d6 002B     		cmp	r3, #0
 7243 00d8 04D1     		bne	.L541
2010:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mp = pvPortMalloc (sizeof(MemPool_t));
 7244              		.loc 2 2010 12
 7245 00da 7420     		movs	r0, #116
 7246 00dc FFF7FEFF 		bl	pvPortMalloc
 7247 00e0 7862     		str	r0, [r7, #36]
 7248 00e2 02E0     		b	.L542
 7249              	.L541:
2011:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     } else {
2012:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mp = attr->cb_mem;
 7250              		.loc 2 2012 10
 7251 00e4 7B68     		ldr	r3, [r7, #4]
 7252 00e6 9B68     		ldr	r3, [r3, #8]
 7253 00e8 7B62     		str	r3, [r7, #36]
 7254              	.L542:
2013:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2014:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2015:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if (mp != NULL) {
 7255              		.loc 2 2015 8
 7256 00ea 7B6A     		ldr	r3, [r7, #36]
 7257 00ec 002B     		cmp	r3, #0
 7258 00ee 1BD0     		beq	.L543
2016:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Create a semaphore (max count == initial count == block_count) */
2017:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #if (configSUPPORT_STATIC_ALLOCATION == 1)
2018:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mp->sem = xSemaphoreCreateCountingStatic (block_count, block_count, &mp->mem_sem);
 7259              		.loc 2 2018 19
 7260 00f0 7B6A     		ldr	r3, [r7, #36]
 7261 00f2 2433     		adds	r3, r3, #36
 7262 00f4 1A46     		mov	r2, r3
 7263 00f6 F968     		ldr	r1, [r7, #12]
 7264 00f8 F868     		ldr	r0, [r7, #12]
ARM GAS  /tmp/ccUVmR3N.s 			page 213


 7265 00fa FFF7FEFF 		bl	xQueueCreateCountingSemaphoreStatic
 7266 00fe 0246     		mov	r2, r0
 7267              		.loc 2 2018 17
 7268 0100 7B6A     		ldr	r3, [r7, #36]
 7269 0102 5A60     		str	r2, [r3, #4]
2019:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #elif (configSUPPORT_DYNAMIC_ALLOCATION == 1)
2020:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mp->sem = xSemaphoreCreateCounting (block_count, block_count);
2021:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #else
2022:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mp->sem == NULL;
2023:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       #endif
2024:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2025:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (mp->sem != NULL) {
 7270              		.loc 2 2025 13
 7271 0104 7B6A     		ldr	r3, [r7, #36]
 7272 0106 5B68     		ldr	r3, [r3, #4]
 7273              		.loc 2 2025 10
 7274 0108 002B     		cmp	r3, #0
 7275 010a 0DD0     		beq	.L543
2026:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         /* Setup memory array */
2027:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (mem_mp == 0) {
 7276              		.loc 2 2027 12
 7277 010c BB69     		ldr	r3, [r7, #24]
 7278 010e 002B     		cmp	r3, #0
 7279 0110 06D1     		bne	.L544
2028:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           mp->mem_arr = pvPortMalloc (sz);
 7280              		.loc 2 2028 25
 7281 0112 7869     		ldr	r0, [r7, #20]
 7282 0114 FFF7FEFF 		bl	pvPortMalloc
 7283 0118 0246     		mov	r2, r0
 7284              		.loc 2 2028 23
 7285 011a 7B6A     		ldr	r3, [r7, #36]
 7286 011c 9A60     		str	r2, [r3, #8]
 7287 011e 03E0     		b	.L543
 7288              	.L544:
2029:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         } else {
2030:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           mp->mem_arr = attr->mp_mem;
 7289              		.loc 2 2030 29
 7290 0120 7B68     		ldr	r3, [r7, #4]
 7291 0122 1A69     		ldr	r2, [r3, #16]
 7292              		.loc 2 2030 23
 7293 0124 7B6A     		ldr	r3, [r7, #36]
 7294 0126 9A60     		str	r2, [r3, #8]
 7295              	.L543:
2031:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
2032:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
2033:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2034:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2035:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((mp != NULL) && (mp->mem_arr != NULL)) {
 7296              		.loc 2 2035 8
 7297 0128 7B6A     		ldr	r3, [r7, #36]
 7298 012a 002B     		cmp	r3, #0
 7299 012c 2BD0     		beq	.L545
 7300              		.loc 2 2035 28 discriminator 1
 7301 012e 7B6A     		ldr	r3, [r7, #36]
 7302 0130 9B68     		ldr	r3, [r3, #8]
 7303              		.loc 2 2035 22 discriminator 1
 7304 0132 002B     		cmp	r3, #0
ARM GAS  /tmp/ccUVmR3N.s 			page 214


 7305 0134 27D0     		beq	.L545
2036:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Memory pool can be created */
2037:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mp->head    = NULL;
 7306              		.loc 2 2037 19
 7307 0136 7B6A     		ldr	r3, [r7, #36]
 7308 0138 0022     		movs	r2, #0
 7309 013a 1A60     		str	r2, [r3]
2038:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mp->mem_sz  = sz;
 7310              		.loc 2 2038 19
 7311 013c 7B6A     		ldr	r3, [r7, #36]
 7312 013e 7A69     		ldr	r2, [r7, #20]
 7313 0140 DA60     		str	r2, [r3, #12]
2039:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mp->name    = name;
 7314              		.loc 2 2039 19
 7315 0142 7B6A     		ldr	r3, [r7, #36]
 7316 0144 3A6A     		ldr	r2, [r7, #32]
 7317 0146 1A61     		str	r2, [r3, #16]
2040:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mp->bl_sz   = block_size;
 7318              		.loc 2 2040 19
 7319 0148 7B6A     		ldr	r3, [r7, #36]
 7320 014a BA68     		ldr	r2, [r7, #8]
 7321 014c 5A61     		str	r2, [r3, #20]
2041:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mp->bl_cnt  = block_count;
 7322              		.loc 2 2041 19
 7323 014e 7B6A     		ldr	r3, [r7, #36]
 7324 0150 FA68     		ldr	r2, [r7, #12]
 7325 0152 9A61     		str	r2, [r3, #24]
2042:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mp->n       = 0U;
 7326              		.loc 2 2042 19
 7327 0154 7B6A     		ldr	r3, [r7, #36]
 7328 0156 0022     		movs	r2, #0
 7329 0158 DA61     		str	r2, [r3, #28]
2043:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2044:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Set heap allocated memory flags */
2045:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mp->status = MPOOL_STATUS;
 7330              		.loc 2 2045 18
 7331 015a 7B6A     		ldr	r3, [r7, #36]
 7332 015c 124A     		ldr	r2, .L550
 7333 015e 1A62     		str	r2, [r3, #32]
2046:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2047:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (mem_cb == 0) {
 7334              		.loc 2 2047 10
 7335 0160 FB69     		ldr	r3, [r7, #28]
 7336 0162 002B     		cmp	r3, #0
 7337 0164 05D1     		bne	.L546
2048:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         /* Control block on heap */
2049:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mp->status |= 1U;
 7338              		.loc 2 2049 20
 7339 0166 7B6A     		ldr	r3, [r7, #36]
 7340 0168 1B6A     		ldr	r3, [r3, #32]
 7341 016a 43F00102 		orr	r2, r3, #1
 7342 016e 7B6A     		ldr	r3, [r7, #36]
 7343 0170 1A62     		str	r2, [r3, #32]
 7344              	.L546:
2050:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
2051:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (mem_mp == 0) {
 7345              		.loc 2 2051 10
ARM GAS  /tmp/ccUVmR3N.s 			page 215


 7346 0172 BB69     		ldr	r3, [r7, #24]
 7347 0174 002B     		cmp	r3, #0
 7348 0176 11D1     		bne	.L531
2052:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         /* Memory array on heap */
2053:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         mp->status |= 2U;
 7349              		.loc 2 2053 20
 7350 0178 7B6A     		ldr	r3, [r7, #36]
 7351 017a 1B6A     		ldr	r3, [r3, #32]
 7352 017c 43F00202 		orr	r2, r3, #2
 7353 0180 7B6A     		ldr	r3, [r7, #36]
 7354 0182 1A62     		str	r2, [r3, #32]
2051:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         /* Memory array on heap */
 7355              		.loc 2 2051 10
 7356 0184 0AE0     		b	.L531
 7357              	.L545:
2054:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
2055:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2056:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
2057:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Memory pool cannot be created, release allocated resources */
2058:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if ((mem_cb == 0) && (mp != NULL)) {
 7358              		.loc 2 2058 10
 7359 0186 FB69     		ldr	r3, [r7, #28]
 7360 0188 002B     		cmp	r3, #0
 7361 018a 05D1     		bne	.L548
 7362              		.loc 2 2058 25 discriminator 1
 7363 018c 7B6A     		ldr	r3, [r7, #36]
 7364 018e 002B     		cmp	r3, #0
 7365 0190 02D0     		beq	.L548
2059:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         /* Free control block memory */
2060:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         vPortFree (mp);
 7366              		.loc 2 2060 9
 7367 0192 786A     		ldr	r0, [r7, #36]
 7368 0194 FFF7FEFF 		bl	vPortFree
 7369              	.L548:
2061:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
2062:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       mp = NULL;
 7370              		.loc 2 2062 10
 7371 0198 0023     		movs	r3, #0
 7372 019a 7B62     		str	r3, [r7, #36]
 7373              	.L531:
2063:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2064:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2065:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2066:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (mp);
 7374              		.loc 2 2066 10
 7375 019c 7B6A     		ldr	r3, [r7, #36]
2067:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 7376              		.loc 2 2067 1
 7377 019e 1846     		mov	r0, r3
 7378 01a0 2837     		adds	r7, r7, #40
 7379              	.LCFI341:
 7380              		.cfi_def_cfa_offset 8
 7381 01a2 BD46     		mov	sp, r7
 7382              	.LCFI342:
 7383              		.cfi_def_cfa_register 13
 7384              		@ sp needed
 7385 01a4 80BD     		pop	{r7, pc}
ARM GAS  /tmp/ccUVmR3N.s 			page 216


 7386              	.L551:
 7387 01a6 00BF     		.align	2
 7388              	.L550:
 7389 01a8 0000ED5E 		.word	1592590336
 7390              		.cfi_endproc
 7391              	.LFE403:
 7393              		.section	.text.osMemoryPoolGetName,"ax",%progbits
 7394              		.align	1
 7395              		.global	osMemoryPoolGetName
 7396              		.syntax unified
 7397              		.thumb
 7398              		.thumb_func
 7399              		.fpu fpv5-d16
 7401              	osMemoryPoolGetName:
 7402              	.LFB404:
2068:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2069:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** const char *osMemoryPoolGetName (osMemoryPoolId_t mp_id) {
 7403              		.loc 2 2069 58
 7404              		.cfi_startproc
 7405              		@ args = 0, pretend = 0, frame = 24
 7406              		@ frame_needed = 1, uses_anonymous_args = 0
 7407              		@ link register save eliminated.
 7408 0000 80B4     		push	{r7}
 7409              	.LCFI343:
 7410              		.cfi_def_cfa_offset 4
 7411              		.cfi_offset 7, -4
 7412 0002 87B0     		sub	sp, sp, #28
 7413              	.LCFI344:
 7414              		.cfi_def_cfa_offset 32
 7415 0004 00AF     		add	r7, sp, #0
 7416              	.LCFI345:
 7417              		.cfi_def_cfa_register 7
 7418 0006 7860     		str	r0, [r7, #4]
2070:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   MemPool_t *mp = (osMemoryPoolId_t)mp_id;
 7419              		.loc 2 2070 14
 7420 0008 7B68     		ldr	r3, [r7, #4]
 7421 000a 3B61     		str	r3, [r7, #16]
 7422              	.LBB262:
 7423              	.LBB263:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 7424              		.loc 3 276 3
 7425              		.syntax unified
 7426              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 7427 000c EFF30583 		MRS r3, ipsr
 7428              	@ 0 "" 2
 7429              		.thumb
 7430              		.syntax unified
 7431 0010 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 7432              		.loc 3 277 9
 7433 0012 FB68     		ldr	r3, [r7, #12]
 7434              	.LBE263:
 7435              	.LBE262:
2071:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   const char *p;
2072:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2073:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (IS_IRQ()) {
 7436              		.loc 2 2073 6
ARM GAS  /tmp/ccUVmR3N.s 			page 217


 7437 0014 002B     		cmp	r3, #0
 7438 0016 02D0     		beq	.L554
2074:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     p = NULL;
 7439              		.loc 2 2074 7
 7440 0018 0023     		movs	r3, #0
 7441 001a 7B61     		str	r3, [r7, #20]
 7442 001c 08E0     		b	.L555
 7443              	.L554:
2075:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2076:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (mp_id == NULL) {
 7444              		.loc 2 2076 11
 7445 001e 7B68     		ldr	r3, [r7, #4]
 7446 0020 002B     		cmp	r3, #0
 7447 0022 02D1     		bne	.L556
2077:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     p = NULL;
 7448              		.loc 2 2077 7
 7449 0024 0023     		movs	r3, #0
 7450 0026 7B61     		str	r3, [r7, #20]
 7451 0028 02E0     		b	.L555
 7452              	.L556:
2078:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2079:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
2080:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     p = mp->name;
 7453              		.loc 2 2080 7
 7454 002a 3B69     		ldr	r3, [r7, #16]
 7455 002c 1B69     		ldr	r3, [r3, #16]
 7456 002e 7B61     		str	r3, [r7, #20]
 7457              	.L555:
2081:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2082:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2083:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (p);
 7458              		.loc 2 2083 10
 7459 0030 7B69     		ldr	r3, [r7, #20]
2084:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 7460              		.loc 2 2084 1
 7461 0032 1846     		mov	r0, r3
 7462 0034 1C37     		adds	r7, r7, #28
 7463              	.LCFI346:
 7464              		.cfi_def_cfa_offset 4
 7465 0036 BD46     		mov	sp, r7
 7466              	.LCFI347:
 7467              		.cfi_def_cfa_register 13
 7468              		@ sp needed
 7469 0038 5DF8047B 		ldr	r7, [sp], #4
 7470              	.LCFI348:
 7471              		.cfi_restore 7
 7472              		.cfi_def_cfa_offset 0
 7473 003c 7047     		bx	lr
 7474              		.cfi_endproc
 7475              	.LFE404:
 7477              		.section	.text.osMemoryPoolAlloc,"ax",%progbits
 7478              		.align	1
 7479              		.global	osMemoryPoolAlloc
 7480              		.syntax unified
 7481              		.thumb
 7482              		.thumb_func
 7483              		.fpu fpv5-d16
ARM GAS  /tmp/ccUVmR3N.s 			page 218


 7485              	osMemoryPoolAlloc:
 7486              	.LFB405:
2085:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2086:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** void *osMemoryPoolAlloc (osMemoryPoolId_t mp_id, uint32_t timeout) {
 7487              		.loc 2 2086 68
 7488              		.cfi_startproc
 7489              		@ args = 0, pretend = 0, frame = 40
 7490              		@ frame_needed = 1, uses_anonymous_args = 0
 7491 0000 80B5     		push	{r7, lr}
 7492              	.LCFI349:
 7493              		.cfi_def_cfa_offset 8
 7494              		.cfi_offset 7, -8
 7495              		.cfi_offset 14, -4
 7496 0002 8AB0     		sub	sp, sp, #40
 7497              	.LCFI350:
 7498              		.cfi_def_cfa_offset 48
 7499 0004 00AF     		add	r7, sp, #0
 7500              	.LCFI351:
 7501              		.cfi_def_cfa_register 7
 7502 0006 7860     		str	r0, [r7, #4]
 7503 0008 3960     		str	r1, [r7]
2087:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   MemPool_t *mp;
2088:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   void *block;
2089:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t isrm;
2090:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2091:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (mp_id == NULL) {
 7504              		.loc 2 2091 6
 7505 000a 7B68     		ldr	r3, [r7, #4]
 7506 000c 002B     		cmp	r3, #0
 7507 000e 02D1     		bne	.L559
2092:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Invalid input parameters */
2093:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     block = NULL;
 7508              		.loc 2 2093 11
 7509 0010 0023     		movs	r3, #0
 7510 0012 7B62     		str	r3, [r7, #36]
 7511 0014 62E0     		b	.L560
 7512              	.L559:
2094:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2095:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
2096:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     block = NULL;
 7513              		.loc 2 2096 11
 7514 0016 0023     		movs	r3, #0
 7515 0018 7B62     		str	r3, [r7, #36]
2097:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2098:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp = (MemPool_t *)mp_id;
 7516              		.loc 2 2098 8
 7517 001a 7B68     		ldr	r3, [r7, #4]
 7518 001c 3B62     		str	r3, [r7, #32]
2099:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2100:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((mp->status & MPOOL_STATUS) == MPOOL_STATUS) {
 7519              		.loc 2 2100 12
 7520 001e 3B6A     		ldr	r3, [r7, #32]
 7521 0020 1A6A     		ldr	r2, [r3, #32]
 7522              		.loc 2 2100 21
 7523 0022 314B     		ldr	r3, .L567
 7524 0024 1340     		ands	r3, r3, r2
 7525              		.loc 2 2100 8
ARM GAS  /tmp/ccUVmR3N.s 			page 219


 7526 0026 304A     		ldr	r2, .L567
 7527 0028 9342     		cmp	r3, r2
 7528 002a 57D1     		bne	.L560
 7529              	.LBB264:
 7530              	.LBB265:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 7531              		.loc 3 276 3
 7532              		.syntax unified
 7533              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 7534 002c EFF30583 		MRS r3, ipsr
 7535              	@ 0 "" 2
 7536              		.thumb
 7537              		.syntax unified
 7538 0030 BB61     		str	r3, [r7, #24]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 7539              		.loc 3 277 9
 7540 0032 BB69     		ldr	r3, [r7, #24]
 7541              	.LBE265:
 7542              	.LBE264:
2101:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (IS_IRQ()) {
 7543              		.loc 2 2101 10
 7544 0034 002B     		cmp	r3, #0
 7545 0036 32D0     		beq	.L562
2102:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (timeout == 0U) {
 7546              		.loc 2 2102 12
 7547 0038 3B68     		ldr	r3, [r7]
 7548 003a 002B     		cmp	r3, #0
 7549 003c 4ED1     		bne	.L560
2103:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           if (xSemaphoreTakeFromISR (mp->sem, NULL) == pdTRUE) {
 7550              		.loc 2 2103 15
 7551 003e 3B6A     		ldr	r3, [r7, #32]
 7552 0040 5B68     		ldr	r3, [r3, #4]
 7553 0042 0022     		movs	r2, #0
 7554 0044 0021     		movs	r1, #0
 7555 0046 1846     		mov	r0, r3
 7556 0048 FFF7FEFF 		bl	xQueueReceiveFromISR
 7557 004c 0346     		mov	r3, r0
 7558              		.loc 2 2103 14
 7559 004e 012B     		cmp	r3, #1
 7560 0050 44D1     		bne	.L560
2104:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             if ((mp->status & MPOOL_STATUS) == MPOOL_STATUS) {
 7561              		.loc 2 2104 20
 7562 0052 3B6A     		ldr	r3, [r7, #32]
 7563 0054 1A6A     		ldr	r2, [r3, #32]
 7564              		.loc 2 2104 29
 7565 0056 244B     		ldr	r3, .L567
 7566 0058 1340     		ands	r3, r3, r2
 7567              		.loc 2 2104 16
 7568 005a 234A     		ldr	r2, .L567
 7569 005c 9342     		cmp	r3, r2
 7570 005e 3DD1     		bne	.L560
 7571              	.LBB266:
 7572              	.LBB267:
 211:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	(
 7573              		.loc 4 211 2
 7574              		.syntax unified
 7575              	@ 211 "./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h" 1
ARM GAS  /tmp/ccUVmR3N.s 			page 220


 7576 0060 EFF31182 			mrs r2, basepri											
 7577 0064 4FF05003 		mov r3, #80												
 7578 0068 83F31188 		msr basepri, r3											
 7579 006c BFF36F8F 		isb														
 7580 0070 BFF34F8F 		dsb														
 7581              	
 7582              	@ 0 "" 2
 7583              		.thumb
 7584              		.syntax unified
 7585 0074 7A61     		str	r2, [r7, #20]
 7586 0076 3B61     		str	r3, [r7, #16]
 223:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** }
 7587              		.loc 4 223 9
 7588 0078 7B69     		ldr	r3, [r7, #20]
 7589              	.LBE267:
 7590              	.LBE266:
2105:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               isrm  = taskENTER_CRITICAL_FROM_ISR();
 7591              		.loc 2 2105 23
 7592 007a FB61     		str	r3, [r7, #28]
2106:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2107:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               /* Get a block from the free-list */
2108:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               block = AllocBlock(mp);
 7593              		.loc 2 2108 23
 7594 007c 386A     		ldr	r0, [r7, #32]
 7595 007e FFF7FEFF 		bl	AllocBlock
 7596 0082 7862     		str	r0, [r7, #36]
2109:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2110:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               if (block == NULL) {
 7597              		.loc 2 2110 18
 7598 0084 7B6A     		ldr	r3, [r7, #36]
 7599 0086 002B     		cmp	r3, #0
 7600 0088 03D1     		bne	.L564
2111:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****                 /* List of free blocks is empty, 'create' new block */
2112:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****                 block = CreateBlock(mp);
 7601              		.loc 2 2112 25
 7602 008a 386A     		ldr	r0, [r7, #32]
 7603 008c FFF7FEFF 		bl	CreateBlock
 7604 0090 7862     		str	r0, [r7, #36]
 7605              	.L564:
 7606 0092 FB69     		ldr	r3, [r7, #28]
 7607 0094 FB60     		str	r3, [r7, #12]
 7608              	.LBB268:
 7609              	.LBB269:
 229:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	(
 7610              		.loc 4 229 2
 7611 0096 FB68     		ldr	r3, [r7, #12]
 7612              		.syntax unified
 7613              	@ 229 "./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h" 1
 7614 0098 83F31188 			msr basepri, r3	
 7615              	@ 0 "" 2
 7616              		.loc 4 233 1
 7617              		.thumb
 7618              		.syntax unified
 7619 009c 1EE0     		b	.L560
 7620              	.L562:
 7621              	.LBE269:
 7622              	.LBE268:
ARM GAS  /tmp/ccUVmR3N.s 			page 221


2113:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               }
2114:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2115:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               taskEXIT_CRITICAL_FROM_ISR(isrm);
2116:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             }
2117:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
2118:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
2119:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
2120:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
2121:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (xSemaphoreTake (mp->sem, (TickType_t)timeout) == pdTRUE) {
 7623              		.loc 2 2121 13
 7624 009e 3B6A     		ldr	r3, [r7, #32]
 7625 00a0 5B68     		ldr	r3, [r3, #4]
 7626 00a2 3968     		ldr	r1, [r7]
 7627 00a4 1846     		mov	r0, r3
 7628 00a6 FFF7FEFF 		bl	xQueueSemaphoreTake
 7629 00aa 0346     		mov	r3, r0
 7630              		.loc 2 2121 12
 7631 00ac 012B     		cmp	r3, #1
 7632 00ae 15D1     		bne	.L560
2122:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           if ((mp->status & MPOOL_STATUS) == MPOOL_STATUS) {
 7633              		.loc 2 2122 18
 7634 00b0 3B6A     		ldr	r3, [r7, #32]
 7635 00b2 1A6A     		ldr	r2, [r3, #32]
 7636              		.loc 2 2122 27
 7637 00b4 0C4B     		ldr	r3, .L567
 7638 00b6 1340     		ands	r3, r3, r2
 7639              		.loc 2 2122 14
 7640 00b8 0B4A     		ldr	r2, .L567
 7641 00ba 9342     		cmp	r3, r2
 7642 00bc 0ED1     		bne	.L560
2123:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             taskENTER_CRITICAL();
 7643              		.loc 2 2123 13
 7644 00be FFF7FEFF 		bl	vPortEnterCritical
2124:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2125:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             /* Get a block from the free-list */
2126:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             block = AllocBlock(mp);
 7645              		.loc 2 2126 21
 7646 00c2 386A     		ldr	r0, [r7, #32]
 7647 00c4 FFF7FEFF 		bl	AllocBlock
 7648 00c8 7862     		str	r0, [r7, #36]
2127:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2128:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             if (block == NULL) {
 7649              		.loc 2 2128 16
 7650 00ca 7B6A     		ldr	r3, [r7, #36]
 7651 00cc 002B     		cmp	r3, #0
 7652 00ce 03D1     		bne	.L565
2129:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               /* List of free blocks is empty, 'create' new block */
2130:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****               block = CreateBlock(mp);
 7653              		.loc 2 2130 23
 7654 00d0 386A     		ldr	r0, [r7, #32]
 7655 00d2 FFF7FEFF 		bl	CreateBlock
 7656 00d6 7862     		str	r0, [r7, #36]
 7657              	.L565:
2131:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             }
2132:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2133:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****             taskEXIT_CRITICAL();
 7658              		.loc 2 2133 13
ARM GAS  /tmp/ccUVmR3N.s 			page 222


 7659 00d8 FFF7FEFF 		bl	vPortExitCritical
 7660              	.L560:
2134:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           }
2135:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
2136:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
2137:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2138:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2139:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2140:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (block);
 7661              		.loc 2 2140 10
 7662 00dc 7B6A     		ldr	r3, [r7, #36]
2141:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 7663              		.loc 2 2141 1
 7664 00de 1846     		mov	r0, r3
 7665 00e0 2837     		adds	r7, r7, #40
 7666              	.LCFI352:
 7667              		.cfi_def_cfa_offset 8
 7668 00e2 BD46     		mov	sp, r7
 7669              	.LCFI353:
 7670              		.cfi_def_cfa_register 13
 7671              		@ sp needed
 7672 00e4 80BD     		pop	{r7, pc}
 7673              	.L568:
 7674 00e6 00BF     		.align	2
 7675              	.L567:
 7676 00e8 0000ED5E 		.word	1592590336
 7677              		.cfi_endproc
 7678              	.LFE405:
 7680              		.section	.text.osMemoryPoolFree,"ax",%progbits
 7681              		.align	1
 7682              		.global	osMemoryPoolFree
 7683              		.syntax unified
 7684              		.thumb
 7685              		.thumb_func
 7686              		.fpu fpv5-d16
 7688              	osMemoryPoolFree:
 7689              	.LFB406:
2142:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2143:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osMemoryPoolFree (osMemoryPoolId_t mp_id, void *block) {
 7690              		.loc 2 2143 67
 7691              		.cfi_startproc
 7692              		@ args = 0, pretend = 0, frame = 40
 7693              		@ frame_needed = 1, uses_anonymous_args = 0
 7694 0000 80B5     		push	{r7, lr}
 7695              	.LCFI354:
 7696              		.cfi_def_cfa_offset 8
 7697              		.cfi_offset 7, -8
 7698              		.cfi_offset 14, -4
 7699 0002 8AB0     		sub	sp, sp, #40
 7700              	.LCFI355:
 7701              		.cfi_def_cfa_offset 48
 7702 0004 00AF     		add	r7, sp, #0
 7703              	.LCFI356:
 7704              		.cfi_def_cfa_register 7
 7705 0006 7860     		str	r0, [r7, #4]
 7706 0008 3960     		str	r1, [r7]
2144:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   MemPool_t *mp;
ARM GAS  /tmp/ccUVmR3N.s 			page 223


2145:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
2146:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t isrm;
2147:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   BaseType_t yield;
2148:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2149:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if ((mp_id == NULL) || (block == NULL)) {
 7707              		.loc 2 2149 6
 7708 000a 7B68     		ldr	r3, [r7, #4]
 7709 000c 002B     		cmp	r3, #0
 7710 000e 02D0     		beq	.L570
 7711              		.loc 2 2149 23 discriminator 1
 7712 0010 3B68     		ldr	r3, [r7]
 7713 0012 002B     		cmp	r3, #0
 7714 0014 03D1     		bne	.L571
 7715              	.L570:
2150:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Invalid input parameters */
2151:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 7716              		.loc 2 2151 10
 7717 0016 6FF00303 		mvn	r3, #3
 7718 001a 7B62     		str	r3, [r7, #36]
 7719 001c 7FE0     		b	.L572
 7720              	.L571:
2152:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2153:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
2154:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp = (MemPool_t *)mp_id;
 7721              		.loc 2 2154 8
 7722 001e 7B68     		ldr	r3, [r7, #4]
 7723 0020 3B62     		str	r3, [r7, #32]
2155:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2156:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((mp->status & MPOOL_STATUS) != MPOOL_STATUS) {
 7724              		.loc 2 2156 12
 7725 0022 3B6A     		ldr	r3, [r7, #32]
 7726 0024 1A6A     		ldr	r2, [r3, #32]
 7727              		.loc 2 2156 21
 7728 0026 404B     		ldr	r3, .L582
 7729 0028 1340     		ands	r3, r3, r2
 7730              		.loc 2 2156 8
 7731 002a 3F4A     		ldr	r2, .L582
 7732 002c 9342     		cmp	r3, r2
 7733 002e 03D0     		beq	.L573
2157:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Invalid object status */
2158:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorResource;
 7734              		.loc 2 2158 12
 7735 0030 6FF00203 		mvn	r3, #2
 7736 0034 7B62     		str	r3, [r7, #36]
 7737 0036 72E0     		b	.L572
 7738              	.L573:
2159:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2160:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else if ((block < (void *)&mp->mem_arr[0]) || (block > (void*)&mp->mem_arr[mp->mem_sz-1])) {
 7739              		.loc 2 2160 34
 7740 0038 3B6A     		ldr	r3, [r7, #32]
 7741 003a 9B68     		ldr	r3, [r3, #8]
 7742              		.loc 2 2160 13
 7743 003c 3A68     		ldr	r2, [r7]
 7744 003e 9A42     		cmp	r2, r3
 7745 0040 08D3     		bcc	.L574
 7746              		.loc 2 2160 70 discriminator 1
 7747 0042 3B6A     		ldr	r3, [r7, #32]
ARM GAS  /tmp/ccUVmR3N.s 			page 224


 7748 0044 9A68     		ldr	r2, [r3, #8]
 7749              		.loc 2 2160 82 discriminator 1
 7750 0046 3B6A     		ldr	r3, [r7, #32]
 7751 0048 DB68     		ldr	r3, [r3, #12]
 7752              		.loc 2 2160 79 discriminator 1
 7753 004a 013B     		subs	r3, r3, #1
 7754              		.loc 2 2160 67 discriminator 1
 7755 004c 1344     		add	r3, r3, r2
 7756              		.loc 2 2160 48 discriminator 1
 7757 004e 3A68     		ldr	r2, [r7]
 7758 0050 9A42     		cmp	r2, r3
 7759 0052 03D9     		bls	.L575
 7760              	.L574:
2161:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Block pointer outside of memory array area */
2162:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osErrorParameter;
 7761              		.loc 2 2162 12
 7762 0054 6FF00303 		mvn	r3, #3
 7763 0058 7B62     		str	r3, [r7, #36]
 7764 005a 60E0     		b	.L572
 7765              	.L575:
2163:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2164:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
2165:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       stat = osOK;
 7766              		.loc 2 2165 12
 7767 005c 0023     		movs	r3, #0
 7768 005e 7B62     		str	r3, [r7, #36]
 7769              	.LBB270:
 7770              	.LBB271:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 7771              		.loc 3 276 3
 7772              		.syntax unified
 7773              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 7774 0060 EFF30583 		MRS r3, ipsr
 7775              	@ 0 "" 2
 7776              		.thumb
 7777              		.syntax unified
 7778 0064 BB61     		str	r3, [r7, #24]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 7779              		.loc 3 277 9
 7780 0066 BB69     		ldr	r3, [r7, #24]
 7781              	.LBE271:
 7782              	.LBE270:
2166:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2167:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (IS_IRQ()) {
 7783              		.loc 2 2167 10
 7784 0068 002B     		cmp	r3, #0
 7785 006a 3BD0     		beq	.L577
2168:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (uxSemaphoreGetCountFromISR (mp->sem) == mp->bl_cnt) {
 7786              		.loc 2 2168 13
 7787 006c 3B6A     		ldr	r3, [r7, #32]
 7788 006e 5B68     		ldr	r3, [r3, #4]
 7789 0070 1846     		mov	r0, r3
 7790 0072 FFF7FEFF 		bl	uxQueueMessagesWaitingFromISR
 7791 0076 0246     		mov	r2, r0
 7792              		.loc 2 2168 55
 7793 0078 3B6A     		ldr	r3, [r7, #32]
 7794 007a 9B69     		ldr	r3, [r3, #24]
ARM GAS  /tmp/ccUVmR3N.s 			page 225


 7795              		.loc 2 2168 12
 7796 007c 9A42     		cmp	r2, r3
 7797 007e 03D1     		bne	.L578
2169:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           stat = osErrorResource;
 7798              		.loc 2 2169 16
 7799 0080 6FF00203 		mvn	r3, #2
 7800 0084 7B62     		str	r3, [r7, #36]
 7801 0086 4AE0     		b	.L572
 7802              	.L578:
 7803              	.LBB272:
 7804              	.LBB273:
 211:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	(
 7805              		.loc 4 211 2
 7806              		.syntax unified
 7807              	@ 211 "./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h" 1
 7808 0088 EFF31182 			mrs r2, basepri											
 7809 008c 4FF05003 		mov r3, #80												
 7810 0090 83F31188 		msr basepri, r3											
 7811 0094 BFF36F8F 		isb														
 7812 0098 BFF34F8F 		dsb														
 7813              	
 7814              	@ 0 "" 2
 7815              		.thumb
 7816              		.syntax unified
 7817 009c 3A61     		str	r2, [r7, #16]
 7818 009e FB60     		str	r3, [r7, #12]
 223:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** }
 7819              		.loc 4 223 9
 7820 00a0 3B69     		ldr	r3, [r7, #16]
 7821              	.LBE273:
 7822              	.LBE272:
2170:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
2171:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         else {
2172:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           isrm = taskENTER_CRITICAL_FROM_ISR();
 7823              		.loc 2 2172 18
 7824 00a2 FB61     		str	r3, [r7, #28]
2173:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2174:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           /* Add block to the list of free blocks */
2175:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           FreeBlock(mp, block);
 7825              		.loc 2 2175 11
 7826 00a4 3968     		ldr	r1, [r7]
 7827 00a6 386A     		ldr	r0, [r7, #32]
 7828 00a8 FFF7FEFF 		bl	FreeBlock
 7829 00ac FB69     		ldr	r3, [r7, #28]
 7830 00ae 7B61     		str	r3, [r7, #20]
 7831              	.LBB274:
 7832              	.LBB275:
 229:./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h **** 	(
 7833              		.loc 4 229 2
 7834 00b0 7B69     		ldr	r3, [r7, #20]
 7835              		.syntax unified
 7836              	@ 229 "./Libraries/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h" 1
 7837 00b2 83F31188 			msr basepri, r3	
 7838              	@ 0 "" 2
 7839              		.loc 4 233 1
 7840              		.thumb
 7841              		.syntax unified
ARM GAS  /tmp/ccUVmR3N.s 			page 226


 7842 00b6 00BF     		nop
 7843              	.LBE275:
 7844              	.LBE274:
2176:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2177:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           taskEXIT_CRITICAL_FROM_ISR(isrm);
2178:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2179:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           yield = pdFALSE;
 7845              		.loc 2 2179 17
 7846 00b8 0023     		movs	r3, #0
 7847 00ba BB60     		str	r3, [r7, #8]
2180:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           xSemaphoreGiveFromISR (mp->sem, &yield);
 7848              		.loc 2 2180 11
 7849 00bc 3B6A     		ldr	r3, [r7, #32]
 7850 00be 5B68     		ldr	r3, [r3, #4]
 7851 00c0 07F10802 		add	r2, r7, #8
 7852 00c4 1146     		mov	r1, r2
 7853 00c6 1846     		mov	r0, r3
 7854 00c8 FFF7FEFF 		bl	xQueueGiveFromISR
2181:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           portYIELD_FROM_ISR (yield);
 7855              		.loc 2 2181 11
 7856 00cc BB68     		ldr	r3, [r7, #8]
 7857 00ce 002B     		cmp	r3, #0
 7858 00d0 25D0     		beq	.L572
 7859              		.loc 2 2181 11 is_stmt 0 discriminator 1
 7860 00d2 164B     		ldr	r3, .L582+4
 7861 00d4 4FF08052 		mov	r2, #268435456
 7862 00d8 1A60     		str	r2, [r3]
 7863              		.syntax unified
 7864              	@ 2181 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 7865 00da BFF34F8F 		dsb
 7866              	@ 0 "" 2
 7867              	@ 2181 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c" 1
 7868 00de BFF36F8F 		isb
 7869              	@ 0 "" 2
 7870              		.thumb
 7871              		.syntax unified
 7872 00e2 1CE0     		b	.L572
 7873              	.L577:
2182:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
2183:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
2184:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       else {
2185:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         if (uxSemaphoreGetCount (mp->sem) == mp->bl_cnt) {
 7874              		.loc 2 2185 13 is_stmt 1
 7875 00e4 3B6A     		ldr	r3, [r7, #32]
 7876 00e6 5B68     		ldr	r3, [r3, #4]
 7877 00e8 1846     		mov	r0, r3
 7878 00ea FFF7FEFF 		bl	uxQueueMessagesWaiting
 7879 00ee 0246     		mov	r2, r0
 7880              		.loc 2 2185 48
 7881 00f0 3B6A     		ldr	r3, [r7, #32]
 7882 00f2 9B69     		ldr	r3, [r3, #24]
 7883              		.loc 2 2185 12
 7884 00f4 9A42     		cmp	r2, r3
 7885 00f6 03D1     		bne	.L580
2186:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           stat = osErrorResource;
 7886              		.loc 2 2186 16
 7887 00f8 6FF00203 		mvn	r3, #2
ARM GAS  /tmp/ccUVmR3N.s 			page 227


 7888 00fc 7B62     		str	r3, [r7, #36]
 7889 00fe 0EE0     		b	.L572
 7890              	.L580:
2187:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
2188:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         else {
2189:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           taskENTER_CRITICAL();
 7891              		.loc 2 2189 11
 7892 0100 FFF7FEFF 		bl	vPortEnterCritical
2190:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2191:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           /* Add block to the list of free blocks */
2192:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           FreeBlock(mp, block);
 7893              		.loc 2 2192 11
 7894 0104 3968     		ldr	r1, [r7]
 7895 0106 386A     		ldr	r0, [r7, #32]
 7896 0108 FFF7FEFF 		bl	FreeBlock
2193:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2194:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           taskEXIT_CRITICAL();
 7897              		.loc 2 2194 11
 7898 010c FFF7FEFF 		bl	vPortExitCritical
2195:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2196:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****           xSemaphoreGive (mp->sem);
 7899              		.loc 2 2196 11
 7900 0110 3B6A     		ldr	r3, [r7, #32]
 7901 0112 5868     		ldr	r0, [r3, #4]
 7902 0114 0023     		movs	r3, #0
 7903 0116 0022     		movs	r2, #0
 7904 0118 0021     		movs	r1, #0
 7905 011a FFF7FEFF 		bl	xQueueGenericSend
 7906              	.L572:
2197:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         }
2198:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
2199:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2200:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2201:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2202:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 7907              		.loc 2 2202 10
 7908 011e 7B6A     		ldr	r3, [r7, #36]
2203:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 7909              		.loc 2 2203 1
 7910 0120 1846     		mov	r0, r3
 7911 0122 2837     		adds	r7, r7, #40
 7912              	.LCFI357:
 7913              		.cfi_def_cfa_offset 8
 7914 0124 BD46     		mov	sp, r7
 7915              	.LCFI358:
 7916              		.cfi_def_cfa_register 13
 7917              		@ sp needed
 7918 0126 80BD     		pop	{r7, pc}
 7919              	.L583:
 7920              		.align	2
 7921              	.L582:
 7922 0128 0000ED5E 		.word	1592590336
 7923 012c 04ED00E0 		.word	-536810236
 7924              		.cfi_endproc
 7925              	.LFE406:
 7927              		.section	.text.osMemoryPoolGetCapacity,"ax",%progbits
 7928              		.align	1
ARM GAS  /tmp/ccUVmR3N.s 			page 228


 7929              		.global	osMemoryPoolGetCapacity
 7930              		.syntax unified
 7931              		.thumb
 7932              		.thumb_func
 7933              		.fpu fpv5-d16
 7935              	osMemoryPoolGetCapacity:
 7936              	.LFB407:
2204:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2205:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osMemoryPoolGetCapacity (osMemoryPoolId_t mp_id) {
 7937              		.loc 2 2205 59
 7938              		.cfi_startproc
 7939              		@ args = 0, pretend = 0, frame = 16
 7940              		@ frame_needed = 1, uses_anonymous_args = 0
 7941              		@ link register save eliminated.
 7942 0000 80B4     		push	{r7}
 7943              	.LCFI359:
 7944              		.cfi_def_cfa_offset 4
 7945              		.cfi_offset 7, -4
 7946 0002 85B0     		sub	sp, sp, #20
 7947              	.LCFI360:
 7948              		.cfi_def_cfa_offset 24
 7949 0004 00AF     		add	r7, sp, #0
 7950              	.LCFI361:
 7951              		.cfi_def_cfa_register 7
 7952 0006 7860     		str	r0, [r7, #4]
2206:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   MemPool_t *mp;
2207:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t  n;
2208:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2209:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (mp_id == NULL) {
 7953              		.loc 2 2209 6
 7954 0008 7B68     		ldr	r3, [r7, #4]
 7955 000a 002B     		cmp	r3, #0
 7956 000c 02D1     		bne	.L585
2210:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Invalid input parameters */
2211:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     n = 0U;
 7957              		.loc 2 2211 7
 7958 000e 0023     		movs	r3, #0
 7959 0010 FB60     		str	r3, [r7, #12]
 7960 0012 0EE0     		b	.L586
 7961              	.L585:
2212:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2213:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
2214:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp = (MemPool_t *)mp_id;
 7962              		.loc 2 2214 8
 7963 0014 7B68     		ldr	r3, [r7, #4]
 7964 0016 BB60     		str	r3, [r7, #8]
2215:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2216:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((mp->status & MPOOL_STATUS) != MPOOL_STATUS) {
 7965              		.loc 2 2216 12
 7966 0018 BB68     		ldr	r3, [r7, #8]
 7967 001a 1A6A     		ldr	r2, [r3, #32]
 7968              		.loc 2 2216 21
 7969 001c 084B     		ldr	r3, .L589
 7970 001e 1340     		ands	r3, r3, r2
 7971              		.loc 2 2216 8
 7972 0020 074A     		ldr	r2, .L589
 7973 0022 9342     		cmp	r3, r2
ARM GAS  /tmp/ccUVmR3N.s 			page 229


 7974 0024 02D0     		beq	.L587
2217:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Invalid object status */
2218:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       n = 0U;
 7975              		.loc 2 2218 9
 7976 0026 0023     		movs	r3, #0
 7977 0028 FB60     		str	r3, [r7, #12]
 7978 002a 02E0     		b	.L586
 7979              	.L587:
2219:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2220:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
2221:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       n = mp->bl_cnt;
 7980              		.loc 2 2221 9
 7981 002c BB68     		ldr	r3, [r7, #8]
 7982 002e 9B69     		ldr	r3, [r3, #24]
 7983 0030 FB60     		str	r3, [r7, #12]
 7984              	.L586:
2222:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2223:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2224:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2225:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Return maximum number of memory blocks */
2226:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (n);
 7985              		.loc 2 2226 10
 7986 0032 FB68     		ldr	r3, [r7, #12]
2227:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 7987              		.loc 2 2227 1
 7988 0034 1846     		mov	r0, r3
 7989 0036 1437     		adds	r7, r7, #20
 7990              	.LCFI362:
 7991              		.cfi_def_cfa_offset 4
 7992 0038 BD46     		mov	sp, r7
 7993              	.LCFI363:
 7994              		.cfi_def_cfa_register 13
 7995              		@ sp needed
 7996 003a 5DF8047B 		ldr	r7, [sp], #4
 7997              	.LCFI364:
 7998              		.cfi_restore 7
 7999              		.cfi_def_cfa_offset 0
 8000 003e 7047     		bx	lr
 8001              	.L590:
 8002              		.align	2
 8003              	.L589:
 8004 0040 0000ED5E 		.word	1592590336
 8005              		.cfi_endproc
 8006              	.LFE407:
 8008              		.section	.text.osMemoryPoolGetBlockSize,"ax",%progbits
 8009              		.align	1
 8010              		.global	osMemoryPoolGetBlockSize
 8011              		.syntax unified
 8012              		.thumb
 8013              		.thumb_func
 8014              		.fpu fpv5-d16
 8016              	osMemoryPoolGetBlockSize:
 8017              	.LFB408:
2228:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2229:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osMemoryPoolGetBlockSize (osMemoryPoolId_t mp_id) {
 8018              		.loc 2 2229 60
 8019              		.cfi_startproc
ARM GAS  /tmp/ccUVmR3N.s 			page 230


 8020              		@ args = 0, pretend = 0, frame = 16
 8021              		@ frame_needed = 1, uses_anonymous_args = 0
 8022              		@ link register save eliminated.
 8023 0000 80B4     		push	{r7}
 8024              	.LCFI365:
 8025              		.cfi_def_cfa_offset 4
 8026              		.cfi_offset 7, -4
 8027 0002 85B0     		sub	sp, sp, #20
 8028              	.LCFI366:
 8029              		.cfi_def_cfa_offset 24
 8030 0004 00AF     		add	r7, sp, #0
 8031              	.LCFI367:
 8032              		.cfi_def_cfa_register 7
 8033 0006 7860     		str	r0, [r7, #4]
2230:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   MemPool_t *mp;
2231:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t  sz;
2232:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2233:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (mp_id == NULL) {
 8034              		.loc 2 2233 6
 8035 0008 7B68     		ldr	r3, [r7, #4]
 8036 000a 002B     		cmp	r3, #0
 8037 000c 02D1     		bne	.L592
2234:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Invalid input parameters */
2235:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     sz = 0U;
 8038              		.loc 2 2235 8
 8039 000e 0023     		movs	r3, #0
 8040 0010 FB60     		str	r3, [r7, #12]
 8041 0012 0EE0     		b	.L593
 8042              	.L592:
2236:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2237:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
2238:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp = (MemPool_t *)mp_id;
 8043              		.loc 2 2238 8
 8044 0014 7B68     		ldr	r3, [r7, #4]
 8045 0016 BB60     		str	r3, [r7, #8]
2239:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2240:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((mp->status & MPOOL_STATUS) != MPOOL_STATUS) {
 8046              		.loc 2 2240 12
 8047 0018 BB68     		ldr	r3, [r7, #8]
 8048 001a 1A6A     		ldr	r2, [r3, #32]
 8049              		.loc 2 2240 21
 8050 001c 084B     		ldr	r3, .L596
 8051 001e 1340     		ands	r3, r3, r2
 8052              		.loc 2 2240 8
 8053 0020 074A     		ldr	r2, .L596
 8054 0022 9342     		cmp	r3, r2
 8055 0024 02D0     		beq	.L594
2241:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Invalid object status */
2242:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       sz = 0U;
 8056              		.loc 2 2242 10
 8057 0026 0023     		movs	r3, #0
 8058 0028 FB60     		str	r3, [r7, #12]
 8059 002a 02E0     		b	.L593
 8060              	.L594:
2243:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2244:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
2245:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       sz = mp->bl_sz;
ARM GAS  /tmp/ccUVmR3N.s 			page 231


 8061              		.loc 2 2245 10
 8062 002c BB68     		ldr	r3, [r7, #8]
 8063 002e 5B69     		ldr	r3, [r3, #20]
 8064 0030 FB60     		str	r3, [r7, #12]
 8065              	.L593:
2246:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2247:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2248:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2249:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Return memory block size in bytes */
2250:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (sz);
 8066              		.loc 2 2250 10
 8067 0032 FB68     		ldr	r3, [r7, #12]
2251:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 8068              		.loc 2 2251 1
 8069 0034 1846     		mov	r0, r3
 8070 0036 1437     		adds	r7, r7, #20
 8071              	.LCFI368:
 8072              		.cfi_def_cfa_offset 4
 8073 0038 BD46     		mov	sp, r7
 8074              	.LCFI369:
 8075              		.cfi_def_cfa_register 13
 8076              		@ sp needed
 8077 003a 5DF8047B 		ldr	r7, [sp], #4
 8078              	.LCFI370:
 8079              		.cfi_restore 7
 8080              		.cfi_def_cfa_offset 0
 8081 003e 7047     		bx	lr
 8082              	.L597:
 8083              		.align	2
 8084              	.L596:
 8085 0040 0000ED5E 		.word	1592590336
 8086              		.cfi_endproc
 8087              	.LFE408:
 8089              		.section	.text.osMemoryPoolGetCount,"ax",%progbits
 8090              		.align	1
 8091              		.global	osMemoryPoolGetCount
 8092              		.syntax unified
 8093              		.thumb
 8094              		.thumb_func
 8095              		.fpu fpv5-d16
 8097              	osMemoryPoolGetCount:
 8098              	.LFB409:
2252:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2253:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osMemoryPoolGetCount (osMemoryPoolId_t mp_id) {
 8099              		.loc 2 2253 56
 8100              		.cfi_startproc
 8101              		@ args = 0, pretend = 0, frame = 24
 8102              		@ frame_needed = 1, uses_anonymous_args = 0
 8103 0000 80B5     		push	{r7, lr}
 8104              	.LCFI371:
 8105              		.cfi_def_cfa_offset 8
 8106              		.cfi_offset 7, -8
 8107              		.cfi_offset 14, -4
 8108 0002 86B0     		sub	sp, sp, #24
 8109              	.LCFI372:
 8110              		.cfi_def_cfa_offset 32
 8111 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccUVmR3N.s 			page 232


 8112              	.LCFI373:
 8113              		.cfi_def_cfa_register 7
 8114 0006 7860     		str	r0, [r7, #4]
2254:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   MemPool_t *mp;
2255:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t  n;
2256:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2257:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (mp_id == NULL) {
 8115              		.loc 2 2257 6
 8116 0008 7B68     		ldr	r3, [r7, #4]
 8117 000a 002B     		cmp	r3, #0
 8118 000c 02D1     		bne	.L599
2258:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Invalid input parameters */
2259:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     n = 0U;
 8119              		.loc 2 2259 7
 8120 000e 0023     		movs	r3, #0
 8121 0010 7B61     		str	r3, [r7, #20]
 8122 0012 23E0     		b	.L600
 8123              	.L599:
2260:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2261:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
2262:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp = (MemPool_t *)mp_id;
 8124              		.loc 2 2262 8
 8125 0014 7B68     		ldr	r3, [r7, #4]
 8126 0016 3B61     		str	r3, [r7, #16]
2263:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2264:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((mp->status & MPOOL_STATUS) != MPOOL_STATUS) {
 8127              		.loc 2 2264 12
 8128 0018 3B69     		ldr	r3, [r7, #16]
 8129 001a 1A6A     		ldr	r2, [r3, #32]
 8130              		.loc 2 2264 21
 8131 001c 124B     		ldr	r3, .L606
 8132 001e 1340     		ands	r3, r3, r2
 8133              		.loc 2 2264 8
 8134 0020 114A     		ldr	r2, .L606
 8135 0022 9342     		cmp	r3, r2
 8136 0024 02D0     		beq	.L601
2265:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Invalid object status */
2266:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       n = 0U;
 8137              		.loc 2 2266 9
 8138 0026 0023     		movs	r3, #0
 8139 0028 7B61     		str	r3, [r7, #20]
 8140 002a 17E0     		b	.L600
 8141              	.L601:
 8142              	.LBB276:
 8143              	.LBB277:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 8144              		.loc 3 276 3
 8145              		.syntax unified
 8146              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 8147 002c EFF30583 		MRS r3, ipsr
 8148              	@ 0 "" 2
 8149              		.thumb
 8150              		.syntax unified
 8151 0030 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 8152              		.loc 3 277 9
 8153 0032 FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/ccUVmR3N.s 			page 233


 8154              	.LBE277:
 8155              	.LBE276:
2267:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2268:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
2269:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (IS_IRQ()) {
 8156              		.loc 2 2269 10
 8157 0034 002B     		cmp	r3, #0
 8158 0036 06D0     		beq	.L603
2270:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         n = uxSemaphoreGetCountFromISR (mp->sem);
 8159              		.loc 2 2270 13
 8160 0038 3B69     		ldr	r3, [r7, #16]
 8161 003a 5B68     		ldr	r3, [r3, #4]
 8162 003c 1846     		mov	r0, r3
 8163 003e FFF7FEFF 		bl	uxQueueMessagesWaitingFromISR
 8164 0042 7861     		str	r0, [r7, #20]
 8165 0044 05E0     		b	.L604
 8166              	.L603:
2271:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       } else {
2272:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         n = uxSemaphoreGetCount        (mp->sem);
 8167              		.loc 2 2272 13
 8168 0046 3B69     		ldr	r3, [r7, #16]
 8169 0048 5B68     		ldr	r3, [r3, #4]
 8170 004a 1846     		mov	r0, r3
 8171 004c FFF7FEFF 		bl	uxQueueMessagesWaiting
 8172 0050 7861     		str	r0, [r7, #20]
 8173              	.L604:
2273:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
2274:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2275:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       n = mp->bl_cnt - n;
 8174              		.loc 2 2275 13
 8175 0052 3B69     		ldr	r3, [r7, #16]
 8176 0054 9A69     		ldr	r2, [r3, #24]
 8177              		.loc 2 2275 9
 8178 0056 7B69     		ldr	r3, [r7, #20]
 8179 0058 D31A     		subs	r3, r2, r3
 8180 005a 7B61     		str	r3, [r7, #20]
 8181              	.L600:
2276:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2277:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2278:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2279:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Return number of memory blocks used */
2280:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (n);
 8182              		.loc 2 2280 10
 8183 005c 7B69     		ldr	r3, [r7, #20]
2281:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 8184              		.loc 2 2281 1
 8185 005e 1846     		mov	r0, r3
 8186 0060 1837     		adds	r7, r7, #24
 8187              	.LCFI374:
 8188              		.cfi_def_cfa_offset 8
 8189 0062 BD46     		mov	sp, r7
 8190              	.LCFI375:
 8191              		.cfi_def_cfa_register 13
 8192              		@ sp needed
 8193 0064 80BD     		pop	{r7, pc}
 8194              	.L607:
 8195 0066 00BF     		.align	2
ARM GAS  /tmp/ccUVmR3N.s 			page 234


 8196              	.L606:
 8197 0068 0000ED5E 		.word	1592590336
 8198              		.cfi_endproc
 8199              	.LFE409:
 8201              		.section	.text.osMemoryPoolGetSpace,"ax",%progbits
 8202              		.align	1
 8203              		.global	osMemoryPoolGetSpace
 8204              		.syntax unified
 8205              		.thumb
 8206              		.thumb_func
 8207              		.fpu fpv5-d16
 8209              	osMemoryPoolGetSpace:
 8210              	.LFB410:
2282:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2283:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** uint32_t osMemoryPoolGetSpace (osMemoryPoolId_t mp_id) {
 8211              		.loc 2 2283 56
 8212              		.cfi_startproc
 8213              		@ args = 0, pretend = 0, frame = 24
 8214              		@ frame_needed = 1, uses_anonymous_args = 0
 8215 0000 80B5     		push	{r7, lr}
 8216              	.LCFI376:
 8217              		.cfi_def_cfa_offset 8
 8218              		.cfi_offset 7, -8
 8219              		.cfi_offset 14, -4
 8220 0002 86B0     		sub	sp, sp, #24
 8221              	.LCFI377:
 8222              		.cfi_def_cfa_offset 32
 8223 0004 00AF     		add	r7, sp, #0
 8224              	.LCFI378:
 8225              		.cfi_def_cfa_register 7
 8226 0006 7860     		str	r0, [r7, #4]
2284:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   MemPool_t *mp;
2285:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   uint32_t  n;
2286:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2287:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (mp_id == NULL) {
 8227              		.loc 2 2287 6
 8228 0008 7B68     		ldr	r3, [r7, #4]
 8229 000a 002B     		cmp	r3, #0
 8230 000c 02D1     		bne	.L609
2288:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Invalid input parameters */
2289:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     n = 0U;
 8231              		.loc 2 2289 7
 8232 000e 0023     		movs	r3, #0
 8233 0010 7B61     		str	r3, [r7, #20]
 8234 0012 1EE0     		b	.L610
 8235              	.L609:
2290:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2291:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
2292:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp = (MemPool_t *)mp_id;
 8236              		.loc 2 2292 8
 8237 0014 7B68     		ldr	r3, [r7, #4]
 8238 0016 3B61     		str	r3, [r7, #16]
2293:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2294:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((mp->status & MPOOL_STATUS) != MPOOL_STATUS) {
 8239              		.loc 2 2294 12
 8240 0018 3B69     		ldr	r3, [r7, #16]
 8241 001a 1A6A     		ldr	r2, [r3, #32]
ARM GAS  /tmp/ccUVmR3N.s 			page 235


 8242              		.loc 2 2294 21
 8243 001c 0F4B     		ldr	r3, .L615
 8244 001e 1340     		ands	r3, r3, r2
 8245              		.loc 2 2294 8
 8246 0020 0E4A     		ldr	r2, .L615
 8247 0022 9342     		cmp	r3, r2
 8248 0024 02D0     		beq	.L611
2295:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Invalid object status */
2296:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       n = 0U;
 8249              		.loc 2 2296 9
 8250 0026 0023     		movs	r3, #0
 8251 0028 7B61     		str	r3, [r7, #20]
 8252 002a 12E0     		b	.L610
 8253              	.L611:
 8254              	.LBB278:
 8255              	.LBB279:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 8256              		.loc 3 276 3
 8257              		.syntax unified
 8258              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 8259 002c EFF30583 		MRS r3, ipsr
 8260              	@ 0 "" 2
 8261              		.thumb
 8262              		.syntax unified
 8263 0030 FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 8264              		.loc 3 277 9
 8265 0032 FB68     		ldr	r3, [r7, #12]
 8266              	.LBE279:
 8267              	.LBE278:
2297:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2298:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     else {
2299:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       if (IS_IRQ()) {
 8268              		.loc 2 2299 10
 8269 0034 002B     		cmp	r3, #0
 8270 0036 06D0     		beq	.L613
2300:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         n = uxSemaphoreGetCountFromISR (mp->sem);
 8271              		.loc 2 2300 13
 8272 0038 3B69     		ldr	r3, [r7, #16]
 8273 003a 5B68     		ldr	r3, [r3, #4]
 8274 003c 1846     		mov	r0, r3
 8275 003e FFF7FEFF 		bl	uxQueueMessagesWaitingFromISR
 8276 0042 7861     		str	r0, [r7, #20]
 8277 0044 05E0     		b	.L610
 8278              	.L613:
2301:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       } else {
2302:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****         n = uxSemaphoreGetCount        (mp->sem);
 8279              		.loc 2 2302 13
 8280 0046 3B69     		ldr	r3, [r7, #16]
 8281 0048 5B68     		ldr	r3, [r3, #4]
 8282 004a 1846     		mov	r0, r3
 8283 004c FFF7FEFF 		bl	uxQueueMessagesWaiting
 8284 0050 7861     		str	r0, [r7, #20]
 8285              	.L610:
2303:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       }
2304:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2305:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
ARM GAS  /tmp/ccUVmR3N.s 			page 236


2306:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2307:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Return number of memory blocks available */
2308:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (n);
 8286              		.loc 2 2308 10
 8287 0052 7B69     		ldr	r3, [r7, #20]
2309:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 8288              		.loc 2 2309 1
 8289 0054 1846     		mov	r0, r3
 8290 0056 1837     		adds	r7, r7, #24
 8291              	.LCFI379:
 8292              		.cfi_def_cfa_offset 8
 8293 0058 BD46     		mov	sp, r7
 8294              	.LCFI380:
 8295              		.cfi_def_cfa_register 13
 8296              		@ sp needed
 8297 005a 80BD     		pop	{r7, pc}
 8298              	.L616:
 8299              		.align	2
 8300              	.L615:
 8301 005c 0000ED5E 		.word	1592590336
 8302              		.cfi_endproc
 8303              	.LFE410:
 8305              		.section	.text.osMemoryPoolDelete,"ax",%progbits
 8306              		.align	1
 8307              		.global	osMemoryPoolDelete
 8308              		.syntax unified
 8309              		.thumb
 8310              		.thumb_func
 8311              		.fpu fpv5-d16
 8313              	osMemoryPoolDelete:
 8314              	.LFB411:
2310:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2311:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** osStatus_t osMemoryPoolDelete (osMemoryPoolId_t mp_id) {
 8315              		.loc 2 2311 56
 8316              		.cfi_startproc
 8317              		@ args = 0, pretend = 0, frame = 24
 8318              		@ frame_needed = 1, uses_anonymous_args = 0
 8319 0000 80B5     		push	{r7, lr}
 8320              	.LCFI381:
 8321              		.cfi_def_cfa_offset 8
 8322              		.cfi_offset 7, -8
 8323              		.cfi_offset 14, -4
 8324 0002 86B0     		sub	sp, sp, #24
 8325              	.LCFI382:
 8326              		.cfi_def_cfa_offset 32
 8327 0004 00AF     		add	r7, sp, #0
 8328              	.LCFI383:
 8329              		.cfi_def_cfa_register 7
 8330 0006 7860     		str	r0, [r7, #4]
2312:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   MemPool_t *mp;
2313:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   osStatus_t stat;
2314:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2315:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (mp_id == NULL) {
 8331              		.loc 2 2315 6
 8332 0008 7B68     		ldr	r3, [r7, #4]
 8333 000a 002B     		cmp	r3, #0
 8334 000c 03D1     		bne	.L618
ARM GAS  /tmp/ccUVmR3N.s 			page 237


2316:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Invalid input parameters */
2317:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorParameter;
 8335              		.loc 2 2317 10
 8336 000e 6FF00303 		mvn	r3, #3
 8337 0012 7B61     		str	r3, [r7, #20]
 8338 0014 3FE0     		b	.L619
 8339              	.L618:
 8340              	.LBB280:
 8341              	.LBB281:
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 8342              		.loc 3 276 3
 8343              		.syntax unified
 8344              	@ 276 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 8345 0016 EFF30583 		MRS r3, ipsr
 8346              	@ 0 "" 2
 8347              		.thumb
 8348              		.syntax unified
 8349 001a FB60     		str	r3, [r7, #12]
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 8350              		.loc 3 277 9
 8351 001c FB68     		ldr	r3, [r7, #12]
 8352              	.LBE281:
 8353              	.LBE280:
2318:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2319:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else if (IS_IRQ()) {
 8354              		.loc 2 2319 11
 8355 001e 002B     		cmp	r3, #0
 8356 0020 03D0     		beq	.L621
2320:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osErrorISR;
 8357              		.loc 2 2320 10
 8358 0022 6FF00503 		mvn	r3, #5
 8359 0026 7B61     		str	r3, [r7, #20]
 8360 0028 35E0     		b	.L619
 8361              	.L621:
2321:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2322:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   else {
2323:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp = (MemPool_t *)mp_id;
 8362              		.loc 2 2323 8
 8363 002a 7B68     		ldr	r3, [r7, #4]
 8364 002c 3B61     		str	r3, [r7, #16]
2324:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2325:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     taskENTER_CRITICAL();
 8365              		.loc 2 2325 5
 8366 002e FFF7FEFF 		bl	vPortEnterCritical
2326:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2327:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Invalidate control block status */
2328:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp->status  = mp->status & 3U;
 8367              		.loc 2 2328 21
 8368 0032 3B69     		ldr	r3, [r7, #16]
 8369 0034 1B6A     		ldr	r3, [r3, #32]
 8370              		.loc 2 2328 30
 8371 0036 03F00302 		and	r2, r3, #3
 8372              		.loc 2 2328 17
 8373 003a 3B69     		ldr	r3, [r7, #16]
 8374 003c 1A62     		str	r2, [r3, #32]
2329:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2330:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Wake-up tasks waiting for pool semaphore */
ARM GAS  /tmp/ccUVmR3N.s 			page 238


2331:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     while (xSemaphoreGive (mp->sem) == pdTRUE);
 8375              		.loc 2 2331 11
 8376 003e 00BF     		nop
 8377              	.L622:
 8378              		.loc 2 2331 12 discriminator 1
 8379 0040 3B69     		ldr	r3, [r7, #16]
 8380 0042 5868     		ldr	r0, [r3, #4]
 8381 0044 0023     		movs	r3, #0
 8382 0046 0022     		movs	r2, #0
 8383 0048 0021     		movs	r1, #0
 8384 004a FFF7FEFF 		bl	xQueueGenericSend
 8385 004e 0346     		mov	r3, r0
 8386              		.loc 2 2331 11 discriminator 1
 8387 0050 012B     		cmp	r3, #1
 8388 0052 F5D0     		beq	.L622
2332:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2333:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp->head    = NULL;
 8389              		.loc 2 2333 17
 8390 0054 3B69     		ldr	r3, [r7, #16]
 8391 0056 0022     		movs	r2, #0
 8392 0058 1A60     		str	r2, [r3]
2334:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp->bl_sz   = 0U;
 8393              		.loc 2 2334 17
 8394 005a 3B69     		ldr	r3, [r7, #16]
 8395 005c 0022     		movs	r2, #0
 8396 005e 5A61     		str	r2, [r3, #20]
2335:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp->bl_cnt  = 0U;
 8397              		.loc 2 2335 17
 8398 0060 3B69     		ldr	r3, [r7, #16]
 8399 0062 0022     		movs	r2, #0
 8400 0064 9A61     		str	r2, [r3, #24]
2336:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2337:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((mp->status & 2U) != 0U) {
 8401              		.loc 2 2337 12
 8402 0066 3B69     		ldr	r3, [r7, #16]
 8403 0068 1B6A     		ldr	r3, [r3, #32]
 8404              		.loc 2 2337 21
 8405 006a 03F00203 		and	r3, r3, #2
 8406              		.loc 2 2337 8
 8407 006e 002B     		cmp	r3, #0
 8408 0070 04D0     		beq	.L623
2338:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Memory pool array allocated on heap */
2339:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       vPortFree (mp->mem_arr);
 8409              		.loc 2 2339 20
 8410 0072 3B69     		ldr	r3, [r7, #16]
 8411 0074 9B68     		ldr	r3, [r3, #8]
 8412              		.loc 2 2339 7
 8413 0076 1846     		mov	r0, r3
 8414 0078 FFF7FEFF 		bl	vPortFree
 8415              	.L623:
2340:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2341:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     if ((mp->status & 1U) != 0U) {
 8416              		.loc 2 2341 12
 8417 007c 3B69     		ldr	r3, [r7, #16]
 8418 007e 1B6A     		ldr	r3, [r3, #32]
 8419              		.loc 2 2341 21
 8420 0080 03F00103 		and	r3, r3, #1
ARM GAS  /tmp/ccUVmR3N.s 			page 239


 8421              		.loc 2 2341 8
 8422 0084 002B     		cmp	r3, #0
 8423 0086 02D0     		beq	.L624
2342:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       /* Memory pool control block allocated on heap */
2343:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****       vPortFree (mp);
 8424              		.loc 2 2343 7
 8425 0088 3869     		ldr	r0, [r7, #16]
 8426 008a FFF7FEFF 		bl	vPortFree
 8427              	.L624:
2344:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     }
2345:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2346:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     taskEXIT_CRITICAL();
 8428              		.loc 2 2346 5
 8429 008e FFF7FEFF 		bl	vPortExitCritical
2347:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2348:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     stat = osOK;
 8430              		.loc 2 2348 10
 8431 0092 0023     		movs	r3, #0
 8432 0094 7B61     		str	r3, [r7, #20]
 8433              	.L619:
2349:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2350:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2351:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (stat);
 8434              		.loc 2 2351 10
 8435 0096 7B69     		ldr	r3, [r7, #20]
2352:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 8436              		.loc 2 2352 1
 8437 0098 1846     		mov	r0, r3
 8438 009a 1837     		adds	r7, r7, #24
 8439              	.LCFI384:
 8440              		.cfi_def_cfa_offset 8
 8441 009c BD46     		mov	sp, r7
 8442              	.LCFI385:
 8443              		.cfi_def_cfa_register 13
 8444              		@ sp needed
 8445 009e 80BD     		pop	{r7, pc}
 8446              		.cfi_endproc
 8447              	.LFE411:
 8449              		.section	.text.CreateBlock,"ax",%progbits
 8450              		.align	1
 8451              		.syntax unified
 8452              		.thumb
 8453              		.thumb_func
 8454              		.fpu fpv5-d16
 8456              	CreateBlock:
 8457              	.LFB412:
2353:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2354:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*
2355:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Create new block given according to the current block index.
2356:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
2357:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static void *CreateBlock (MemPool_t *mp) {
 8458              		.loc 2 2357 42
 8459              		.cfi_startproc
 8460              		@ args = 0, pretend = 0, frame = 16
 8461              		@ frame_needed = 1, uses_anonymous_args = 0
 8462              		@ link register save eliminated.
 8463 0000 80B4     		push	{r7}
ARM GAS  /tmp/ccUVmR3N.s 			page 240


 8464              	.LCFI386:
 8465              		.cfi_def_cfa_offset 4
 8466              		.cfi_offset 7, -4
 8467 0002 85B0     		sub	sp, sp, #20
 8468              	.LCFI387:
 8469              		.cfi_def_cfa_offset 24
 8470 0004 00AF     		add	r7, sp, #0
 8471              	.LCFI388:
 8472              		.cfi_def_cfa_register 7
 8473 0006 7860     		str	r0, [r7, #4]
2358:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   MemPoolBlock_t *p = NULL;
 8474              		.loc 2 2358 19
 8475 0008 0023     		movs	r3, #0
 8476 000a FB60     		str	r3, [r7, #12]
2359:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2360:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (mp->n < mp->bl_cnt) {
 8477              		.loc 2 2360 9
 8478 000c 7B68     		ldr	r3, [r7, #4]
 8479 000e DA69     		ldr	r2, [r3, #28]
 8480              		.loc 2 2360 17
 8481 0010 7B68     		ldr	r3, [r7, #4]
 8482 0012 9B69     		ldr	r3, [r3, #24]
 8483              		.loc 2 2360 6
 8484 0014 9A42     		cmp	r2, r3
 8485 0016 0ED2     		bcs	.L627
2361:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Unallocated blocks exist, set pointer to new block */
2362:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     p = (void *)(mp->mem_arr + (mp->bl_sz * mp->n));
 8486              		.loc 2 2362 20
 8487 0018 7B68     		ldr	r3, [r7, #4]
 8488 001a 9A68     		ldr	r2, [r3, #8]
 8489              		.loc 2 2362 35
 8490 001c 7B68     		ldr	r3, [r7, #4]
 8491 001e 5B69     		ldr	r3, [r3, #20]
 8492              		.loc 2 2362 47
 8493 0020 7968     		ldr	r1, [r7, #4]
 8494 0022 C969     		ldr	r1, [r1, #28]
 8495              		.loc 2 2362 43
 8496 0024 01FB03F3 		mul	r3, r1, r3
 8497              		.loc 2 2362 7
 8498 0028 1344     		add	r3, r3, r2
 8499 002a FB60     		str	r3, [r7, #12]
2363:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2364:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Increment block index */
2365:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp->n += 1U;
 8500              		.loc 2 2365 11
 8501 002c 7B68     		ldr	r3, [r7, #4]
 8502 002e DB69     		ldr	r3, [r3, #28]
 8503 0030 5A1C     		adds	r2, r3, #1
 8504 0032 7B68     		ldr	r3, [r7, #4]
 8505 0034 DA61     		str	r2, [r3, #28]
 8506              	.L627:
2366:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2367:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2368:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (p);
 8507              		.loc 2 2368 10
 8508 0036 FB68     		ldr	r3, [r7, #12]
2369:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
ARM GAS  /tmp/ccUVmR3N.s 			page 241


 8509              		.loc 2 2369 1
 8510 0038 1846     		mov	r0, r3
 8511 003a 1437     		adds	r7, r7, #20
 8512              	.LCFI389:
 8513              		.cfi_def_cfa_offset 4
 8514 003c BD46     		mov	sp, r7
 8515              	.LCFI390:
 8516              		.cfi_def_cfa_register 13
 8517              		@ sp needed
 8518 003e 5DF8047B 		ldr	r7, [sp], #4
 8519              	.LCFI391:
 8520              		.cfi_restore 7
 8521              		.cfi_def_cfa_offset 0
 8522 0042 7047     		bx	lr
 8523              		.cfi_endproc
 8524              	.LFE412:
 8526              		.section	.text.AllocBlock,"ax",%progbits
 8527              		.align	1
 8528              		.syntax unified
 8529              		.thumb
 8530              		.thumb_func
 8531              		.fpu fpv5-d16
 8533              	AllocBlock:
 8534              	.LFB413:
2370:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2371:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*
2372:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Allocate a block by reading the list of free blocks.
2373:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
2374:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static void *AllocBlock (MemPool_t *mp) {
 8535              		.loc 2 2374 41
 8536              		.cfi_startproc
 8537              		@ args = 0, pretend = 0, frame = 16
 8538              		@ frame_needed = 1, uses_anonymous_args = 0
 8539              		@ link register save eliminated.
 8540 0000 80B4     		push	{r7}
 8541              	.LCFI392:
 8542              		.cfi_def_cfa_offset 4
 8543              		.cfi_offset 7, -4
 8544 0002 85B0     		sub	sp, sp, #20
 8545              	.LCFI393:
 8546              		.cfi_def_cfa_offset 24
 8547 0004 00AF     		add	r7, sp, #0
 8548              	.LCFI394:
 8549              		.cfi_def_cfa_register 7
 8550 0006 7860     		str	r0, [r7, #4]
2375:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   MemPoolBlock_t *p = NULL;
 8551              		.loc 2 2375 19
 8552 0008 0023     		movs	r3, #0
 8553 000a FB60     		str	r3, [r7, #12]
2376:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2377:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   if (mp->head != NULL) {
 8554              		.loc 2 2377 9
 8555 000c 7B68     		ldr	r3, [r7, #4]
 8556 000e 1B68     		ldr	r3, [r3]
 8557              		.loc 2 2377 6
 8558 0010 002B     		cmp	r3, #0
 8559 0012 06D0     		beq	.L630
ARM GAS  /tmp/ccUVmR3N.s 			page 242


2378:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* List of free block exists, get head block */
2379:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     p = mp->head;
 8560              		.loc 2 2379 7
 8561 0014 7B68     		ldr	r3, [r7, #4]
 8562 0016 1B68     		ldr	r3, [r3]
 8563 0018 FB60     		str	r3, [r7, #12]
2380:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2381:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     /* Head block is now next on the list */
2382:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****     mp->head = p->next;
 8564              		.loc 2 2382 17
 8565 001a FB68     		ldr	r3, [r7, #12]
 8566 001c 1A68     		ldr	r2, [r3]
 8567              		.loc 2 2382 14
 8568 001e 7B68     		ldr	r3, [r7, #4]
 8569 0020 1A60     		str	r2, [r3]
 8570              	.L630:
2383:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   }
2384:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2385:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   return (p);
 8571              		.loc 2 2385 10
 8572 0022 FB68     		ldr	r3, [r7, #12]
2386:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 8573              		.loc 2 2386 1
 8574 0024 1846     		mov	r0, r3
 8575 0026 1437     		adds	r7, r7, #20
 8576              	.LCFI395:
 8577              		.cfi_def_cfa_offset 4
 8578 0028 BD46     		mov	sp, r7
 8579              	.LCFI396:
 8580              		.cfi_def_cfa_register 13
 8581              		@ sp needed
 8582 002a 5DF8047B 		ldr	r7, [sp], #4
 8583              	.LCFI397:
 8584              		.cfi_restore 7
 8585              		.cfi_def_cfa_offset 0
 8586 002e 7047     		bx	lr
 8587              		.cfi_endproc
 8588              	.LFE413:
 8590              		.section	.text.FreeBlock,"ax",%progbits
 8591              		.align	1
 8592              		.syntax unified
 8593              		.thumb
 8594              		.thumb_func
 8595              		.fpu fpv5-d16
 8597              	FreeBlock:
 8598              	.LFB414:
2387:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2388:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*
2389:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Free block by putting it to the list of free blocks.
2390:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
2391:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** static void FreeBlock (MemPool_t *mp, void *block) {
 8599              		.loc 2 2391 52
 8600              		.cfi_startproc
 8601              		@ args = 0, pretend = 0, frame = 16
 8602              		@ frame_needed = 1, uses_anonymous_args = 0
 8603              		@ link register save eliminated.
 8604 0000 80B4     		push	{r7}
ARM GAS  /tmp/ccUVmR3N.s 			page 243


 8605              	.LCFI398:
 8606              		.cfi_def_cfa_offset 4
 8607              		.cfi_offset 7, -4
 8608 0002 85B0     		sub	sp, sp, #20
 8609              	.LCFI399:
 8610              		.cfi_def_cfa_offset 24
 8611 0004 00AF     		add	r7, sp, #0
 8612              	.LCFI400:
 8613              		.cfi_def_cfa_register 7
 8614 0006 7860     		str	r0, [r7, #4]
 8615 0008 3960     		str	r1, [r7]
2392:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   MemPoolBlock_t *p = block;
 8616              		.loc 2 2392 19
 8617 000a 3B68     		ldr	r3, [r7]
 8618 000c FB60     		str	r3, [r7, #12]
2393:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2394:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Store current head into block memory space */
2395:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   p->next = mp->head;
 8619              		.loc 2 2395 15
 8620 000e 7B68     		ldr	r3, [r7, #4]
 8621 0010 1A68     		ldr	r2, [r3]
 8622              		.loc 2 2395 11
 8623 0012 FB68     		ldr	r3, [r7, #12]
 8624 0014 1A60     		str	r2, [r3]
2396:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2397:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Store current block as new head */
2398:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   mp->head = p;
 8625              		.loc 2 2398 12
 8626 0016 7B68     		ldr	r3, [r7, #4]
 8627 0018 FA68     		ldr	r2, [r7, #12]
 8628 001a 1A60     		str	r2, [r3]
2399:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 8629              		.loc 2 2399 1
 8630 001c 00BF     		nop
 8631 001e 1437     		adds	r7, r7, #20
 8632              	.LCFI401:
 8633              		.cfi_def_cfa_offset 4
 8634 0020 BD46     		mov	sp, r7
 8635              	.LCFI402:
 8636              		.cfi_def_cfa_register 13
 8637              		@ sp needed
 8638 0022 5DF8047B 		ldr	r7, [sp], #4
 8639              	.LCFI403:
 8640              		.cfi_restore 7
 8641              		.cfi_def_cfa_offset 0
 8642 0026 7047     		bx	lr
 8643              		.cfi_endproc
 8644              	.LFE414:
 8646              		.section	.text.vApplicationGetIdleTaskMemory,"ax",%progbits
 8647              		.align	1
 8648              		.weak	vApplicationGetIdleTaskMemory
 8649              		.syntax unified
 8650              		.thumb
 8651              		.thumb_func
 8652              		.fpu fpv5-d16
 8654              	vApplicationGetIdleTaskMemory:
 8655              	.LFB415:
ARM GAS  /tmp/ccUVmR3N.s 			page 244


2400:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif /* FREERTOS_MPOOL_H_ */
2401:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*---------------------------------------------------------------------------*/
2402:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2403:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* Callback function prototypes */
2404:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** extern void vApplicationIdleHook (void);
2405:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** extern void vApplicationTickHook (void);
2406:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** extern void vApplicationMallocFailedHook (void);
2407:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** extern void vApplicationDaemonTaskStartupHook (void);
2408:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** extern void vApplicationStackOverflowHook (TaskHandle_t xTask, signed char *pcTaskName);
2409:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2410:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /**
2411:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Dummy implementation of the callback function vApplicationIdleHook().
2412:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
2413:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (configUSE_IDLE_HOOK == 1)
2414:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** __WEAK void vApplicationIdleHook (void){}
2415:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
2416:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2417:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /**
2418:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Dummy implementation of the callback function vApplicationTickHook().
2419:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
2420:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (configUSE_TICK_HOOK == 1)
2421:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****  __WEAK void vApplicationTickHook (void){}
2422:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
2423:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2424:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /**
2425:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Dummy implementation of the callback function vApplicationMallocFailedHook().
2426:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
2427:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (configUSE_MALLOC_FAILED_HOOK == 1)
2428:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** __WEAK void vApplicationMallocFailedHook (void){}
2429:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
2430:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2431:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /**
2432:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Dummy implementation of the callback function vApplicationDaemonTaskStartupHook().
2433:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
2434:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (configUSE_DAEMON_TASK_STARTUP_HOOK == 1)
2435:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** __WEAK void vApplicationDaemonTaskStartupHook (void){}
2436:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
2437:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2438:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /**
2439:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   Dummy implementation of the callback function vApplicationStackOverflowHook().
2440:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
2441:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (configCHECK_FOR_STACK_OVERFLOW > 0)
2442:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** __WEAK void vApplicationStackOverflowHook (TaskHandle_t xTask, signed char *pcTaskName) {
2443:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   (void)xTask;
2444:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   (void)pcTaskName;
2445:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   configASSERT(0);
2446:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
2447:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #endif
2448:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2449:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*---------------------------------------------------------------------------*/
2450:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** #if (configSUPPORT_STATIC_ALLOCATION == 1)
2451:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /* External Idle and Timer task static memory allocation functions */
2452:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** extern void vApplicationGetIdleTaskMemory  (StaticTask_t **ppxIdleTaskTCBBuffer,  StackType_t **ppx
2453:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** extern void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppx
2454:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2455:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*
2456:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
ARM GAS  /tmp/ccUVmR3N.s 			page 245


2457:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   equals to 1 and is required for static memory allocation support.
2458:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
2459:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** __WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxId
 8656              		.loc 2 2459 151
 8657              		.cfi_startproc
 8658              		@ args = 0, pretend = 0, frame = 16
 8659              		@ frame_needed = 1, uses_anonymous_args = 0
 8660              		@ link register save eliminated.
 8661 0000 80B4     		push	{r7}
 8662              	.LCFI404:
 8663              		.cfi_def_cfa_offset 4
 8664              		.cfi_offset 7, -4
 8665 0002 85B0     		sub	sp, sp, #20
 8666              	.LCFI405:
 8667              		.cfi_def_cfa_offset 24
 8668 0004 00AF     		add	r7, sp, #0
 8669              	.LCFI406:
 8670              		.cfi_def_cfa_register 7
 8671 0006 F860     		str	r0, [r7, #12]
 8672 0008 B960     		str	r1, [r7, #8]
 8673 000a 7A60     		str	r2, [r7, #4]
2460:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Idle task control block and stack */
2461:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   static StaticTask_t Idle_TCB;
2462:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];
2463:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2464:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8674              		.loc 2 2464 27
 8675 000c FB68     		ldr	r3, [r7, #12]
 8676 000e 074A     		ldr	r2, .L634
 8677 0010 1A60     		str	r2, [r3]
2465:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8678              		.loc 2 2465 27
 8679 0012 BB68     		ldr	r3, [r7, #8]
 8680 0014 064A     		ldr	r2, .L634+4
 8681 0016 1A60     		str	r2, [r3]
2466:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8682              		.loc 2 2466 27
 8683 0018 7B68     		ldr	r3, [r7, #4]
 8684 001a 8022     		movs	r2, #128
 8685 001c 1A60     		str	r2, [r3]
2467:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 8686              		.loc 2 2467 1
 8687 001e 00BF     		nop
 8688 0020 1437     		adds	r7, r7, #20
 8689              	.LCFI407:
 8690              		.cfi_def_cfa_offset 4
 8691 0022 BD46     		mov	sp, r7
 8692              	.LCFI408:
 8693              		.cfi_def_cfa_register 13
 8694              		@ sp needed
 8695 0024 5DF8047B 		ldr	r7, [sp], #4
 8696              	.LCFI409:
 8697              		.cfi_restore 7
 8698              		.cfi_def_cfa_offset 0
 8699 0028 7047     		bx	lr
 8700              	.L635:
 8701 002a 00BF     		.align	2
ARM GAS  /tmp/ccUVmR3N.s 			page 246


 8702              	.L634:
 8703 002c 00000000 		.word	Idle_TCB.15770
 8704 0030 00000000 		.word	Idle_Stack.15771
 8705              		.cfi_endproc
 8706              	.LFE415:
 8708              		.section	.text.vApplicationGetTimerTaskMemory,"ax",%progbits
 8709              		.align	1
 8710              		.weak	vApplicationGetTimerTaskMemory
 8711              		.syntax unified
 8712              		.thumb
 8713              		.thumb_func
 8714              		.fpu fpv5-d16
 8716              	vApplicationGetTimerTaskMemory:
 8717              	.LFB416:
2468:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2469:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** /*
2470:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
2471:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   equals to 1 and is required for static memory allocation support.
2472:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** */
2473:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** __WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppx
 8718              		.loc 2 2473 155
 8719              		.cfi_startproc
 8720              		@ args = 0, pretend = 0, frame = 16
 8721              		@ frame_needed = 1, uses_anonymous_args = 0
 8722              		@ link register save eliminated.
 8723 0000 80B4     		push	{r7}
 8724              	.LCFI410:
 8725              		.cfi_def_cfa_offset 4
 8726              		.cfi_offset 7, -4
 8727 0002 85B0     		sub	sp, sp, #20
 8728              	.LCFI411:
 8729              		.cfi_def_cfa_offset 24
 8730 0004 00AF     		add	r7, sp, #0
 8731              	.LCFI412:
 8732              		.cfi_def_cfa_register 7
 8733 0006 F860     		str	r0, [r7, #12]
 8734 0008 B960     		str	r1, [r7, #8]
 8735 000a 7A60     		str	r2, [r7, #4]
2474:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   /* Timer task control block and stack */
2475:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   static StaticTask_t Timer_TCB;
2476:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];
2477:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** 
2478:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8736              		.loc 2 2478 28
 8737 000c FB68     		ldr	r3, [r7, #12]
 8738 000e 074A     		ldr	r2, .L637
 8739 0010 1A60     		str	r2, [r3]
2479:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8740              		.loc 2 2479 28
 8741 0012 BB68     		ldr	r3, [r7, #8]
 8742 0014 064A     		ldr	r2, .L637+4
 8743 0016 1A60     		str	r2, [r3]
2480:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c ****   *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8744              		.loc 2 2480 28
 8745 0018 7B68     		ldr	r3, [r7, #4]
 8746 001a 4FF48072 		mov	r2, #256
 8747 001e 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccUVmR3N.s 			page 247


2481:./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.c **** }
 8748              		.loc 2 2481 1
 8749 0020 00BF     		nop
 8750 0022 1437     		adds	r7, r7, #20
 8751              	.LCFI413:
 8752              		.cfi_def_cfa_offset 4
 8753 0024 BD46     		mov	sp, r7
 8754              	.LCFI414:
 8755              		.cfi_def_cfa_register 13
 8756              		@ sp needed
 8757 0026 5DF8047B 		ldr	r7, [sp], #4
 8758              	.LCFI415:
 8759              		.cfi_restore 7
 8760              		.cfi_def_cfa_offset 0
 8761 002a 7047     		bx	lr
 8762              	.L638:
 8763              		.align	2
 8764              	.L637:
 8765 002c 00000000 		.word	Timer_TCB.15777
 8766 0030 00000000 		.word	Timer_Stack.15778
 8767              		.cfi_endproc
 8768              	.LFE416:
 8770              		.section	.bss.Idle_TCB.15770,"aw",%nobits
 8771              		.align	2
 8774              	Idle_TCB.15770:
 8775 0000 00000000 		.space	92
 8775      00000000 
 8775      00000000 
 8775      00000000 
 8775      00000000 
 8776              		.section	.bss.Idle_Stack.15771,"aw",%nobits
 8777              		.align	2
 8780              	Idle_Stack.15771:
 8781 0000 00000000 		.space	512
 8781      00000000 
 8781      00000000 
 8781      00000000 
 8781      00000000 
 8782              		.section	.bss.Timer_TCB.15777,"aw",%nobits
 8783              		.align	2
 8786              	Timer_TCB.15777:
 8787 0000 00000000 		.space	92
 8787      00000000 
 8787      00000000 
 8787      00000000 
 8787      00000000 
 8788              		.section	.bss.Timer_Stack.15778,"aw",%nobits
 8789              		.align	2
 8792              	Timer_Stack.15778:
 8793 0000 00000000 		.space	1024
 8793      00000000 
 8793      00000000 
 8793      00000000 
 8793      00000000 
 8794              		.text
 8795              	.Letext0:
 8796              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
ARM GAS  /tmp/ccUVmR3N.s 			page 248


 8797              		.file 6 "/usr/include/newlib/sys/_types.h"
 8798              		.file 7 "/usr/include/newlib/sys/reent.h"
 8799              		.file 8 "/usr/include/newlib/sys/lock.h"
 8800              		.file 9 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 8801              		.file 10 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/cmsis_os2.h"
 8802              		.file 11 "./User/code/Inc/FreeRTOSConfig.h"
 8803              		.file 12 "./Libraries/FreeRTOS/Source/include/projdefs.h"
 8804              		.file 13 "./Libraries/FreeRTOS/Source/include/FreeRTOS.h"
 8805              		.file 14 "./Libraries/FreeRTOS/Source/include/task.h"
 8806              		.file 15 "./Libraries/FreeRTOS/Source/include/timers.h"
 8807              		.file 16 "./Libraries/FreeRTOS/Source/include/event_groups.h"
 8808              		.file 17 "./Libraries/FreeRTOS/Source/include/queue.h"
 8809              		.file 18 "./Libraries/FreeRTOS/Source/include/semphr.h"
 8810              		.file 19 "./Libraries/FreeRTOS/Source/CMSIS_RTOS/freertos_mpool.h"
 8811              		.file 20 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h747xx.h"
 8812              		.file 21 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 8813              		.file 22 "/usr/include/newlib/math.h"
 8814              		.file 23 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 8815              		.file 24 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 8816              		.file 25 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 8817              		.file 26 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/ccUVmR3N.s 			page 249


DEFINED SYMBOLS
                            *ABS*:0000000000000000 cmsis_os2.c
     /tmp/ccUVmR3N.s:17     .text.__NVIC_SetPriority:0000000000000000 $t
     /tmp/ccUVmR3N.s:24     .text.__NVIC_SetPriority:0000000000000000 __NVIC_SetPriority
     /tmp/ccUVmR3N.s:99     .text.__NVIC_SetPriority:000000000000004c $d
     /tmp/ccUVmR3N.s:105    .bss.KernelState:0000000000000000 $d
     /tmp/ccUVmR3N.s:108    .bss.KernelState:0000000000000000 KernelState
     /tmp/ccUVmR3N.s:111    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccUVmR3N.s:118    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccUVmR3N.s:151    .text.SysTick_Handler:000000000000001c $d
     /tmp/ccUVmR3N.s:156    .text.SVC_Setup:0000000000000000 $t
     /tmp/ccUVmR3N.s:162    .text.SVC_Setup:0000000000000000 SVC_Setup
     /tmp/ccUVmR3N.s:187    .text.osKernelInitialize:0000000000000000 $t
     /tmp/ccUVmR3N.s:194    .text.osKernelInitialize:0000000000000000 osKernelInitialize
     /tmp/ccUVmR3N.s:272    .text.osKernelInitialize:0000000000000044 $d
     /tmp/ccUVmR3N.s:277    .rodata:0000000000000000 $d
     /tmp/ccUVmR3N.s:281    .text.osKernelGetInfo:0000000000000000 $t
     /tmp/ccUVmR3N.s:288    .text.osKernelGetInfo:0000000000000000 osKernelGetInfo
     /tmp/ccUVmR3N.s:358    .text.osKernelGetInfo:0000000000000048 $d
     /tmp/ccUVmR3N.s:364    .text.osKernelGetState:0000000000000000 $t
     /tmp/ccUVmR3N.s:371    .text.osKernelGetState:0000000000000000 osKernelGetState
     /tmp/ccUVmR3N.s:442    .text.osKernelGetState:0000000000000040 $d
     /tmp/ccUVmR3N.s:447    .text.osKernelStart:0000000000000000 $t
     /tmp/ccUVmR3N.s:454    .text.osKernelStart:0000000000000000 osKernelStart
     /tmp/ccUVmR3N.s:531    .text.osKernelStart:0000000000000048 $d
     /tmp/ccUVmR3N.s:536    .text.osKernelLock:0000000000000000 $t
     /tmp/ccUVmR3N.s:543    .text.osKernelLock:0000000000000000 osKernelLock
     /tmp/ccUVmR3N.s:628    .text.osKernelUnlock:0000000000000000 $t
     /tmp/ccUVmR3N.s:635    .text.osKernelUnlock:0000000000000000 osKernelUnlock
     /tmp/ccUVmR3N.s:736    .text.osKernelRestoreLock:0000000000000000 $t
     /tmp/ccUVmR3N.s:743    .text.osKernelRestoreLock:0000000000000000 osKernelRestoreLock
     /tmp/ccUVmR3N.s:854    .text.osKernelGetTickCount:0000000000000000 $t
     /tmp/ccUVmR3N.s:861    .text.osKernelGetTickCount:0000000000000000 osKernelGetTickCount
     /tmp/ccUVmR3N.s:920    .text.osKernelGetTickFreq:0000000000000000 $t
     /tmp/ccUVmR3N.s:927    .text.osKernelGetTickFreq:0000000000000000 osKernelGetTickFreq
     /tmp/ccUVmR3N.s:958    .text.OS_Tick_GetCount:0000000000000000 $t
     /tmp/ccUVmR3N.s:964    .text.OS_Tick_GetCount:0000000000000000 OS_Tick_GetCount
     /tmp/ccUVmR3N.s:1009   .text.OS_Tick_GetCount:0000000000000020 $d
     /tmp/ccUVmR3N.s:1014   .text.OS_Tick_GetOverflow:0000000000000000 $t
     /tmp/ccUVmR3N.s:1020   .text.OS_Tick_GetOverflow:0000000000000000 OS_Tick_GetOverflow
     /tmp/ccUVmR3N.s:1055   .text.OS_Tick_GetOverflow:0000000000000018 $d
     /tmp/ccUVmR3N.s:1060   .text.OS_Tick_GetInterval:0000000000000000 $t
     /tmp/ccUVmR3N.s:1066   .text.OS_Tick_GetInterval:0000000000000000 OS_Tick_GetInterval
     /tmp/ccUVmR3N.s:1099   .text.OS_Tick_GetInterval:0000000000000014 $d
     /tmp/ccUVmR3N.s:1104   .text.osKernelGetSysTimerCount:0000000000000000 $t
     /tmp/ccUVmR3N.s:1111   .text.osKernelGetSysTimerCount:0000000000000000 osKernelGetSysTimerCount
     /tmp/ccUVmR3N.s:1249   .text.osKernelGetSysTimerFreq:0000000000000000 $t
     /tmp/ccUVmR3N.s:1256   .text.osKernelGetSysTimerFreq:0000000000000000 osKernelGetSysTimerFreq
     /tmp/ccUVmR3N.s:1287   .text.osKernelGetSysTimerFreq:0000000000000014 $d
     /tmp/ccUVmR3N.s:1292   .text.osThreadNew:0000000000000000 $t
     /tmp/ccUVmR3N.s:1299   .text.osThreadNew:0000000000000000 osThreadNew
     /tmp/ccUVmR3N.s:1537   .text.osThreadGetName:0000000000000000 $t
     /tmp/ccUVmR3N.s:1544   .text.osThreadGetName:0000000000000000 osThreadGetName
     /tmp/ccUVmR3N.s:1613   .text.osThreadGetId:0000000000000000 $t
     /tmp/ccUVmR3N.s:1620   .text.osThreadGetId:0000000000000000 osThreadGetId
     /tmp/ccUVmR3N.s:1656   .text.osThreadGetState:0000000000000000 $t
     /tmp/ccUVmR3N.s:1663   .text.osThreadGetState:0000000000000000 osThreadGetState
ARM GAS  /tmp/ccUVmR3N.s 			page 250


     /tmp/ccUVmR3N.s:1721   .text.osThreadGetState:0000000000000038 $d
     /tmp/ccUVmR3N.s:1726   .text.osThreadGetState:000000000000004c $t
     /tmp/ccUVmR3N.s:1774   .text.osThreadGetStackSpace:0000000000000000 $t
     /tmp/ccUVmR3N.s:1781   .text.osThreadGetStackSpace:0000000000000000 osThreadGetStackSpace
     /tmp/ccUVmR3N.s:1853   .text.osThreadSetPriority:0000000000000000 $t
     /tmp/ccUVmR3N.s:1860   .text.osThreadSetPriority:0000000000000000 osThreadSetPriority
     /tmp/ccUVmR3N.s:1947   .text.osThreadGetPriority:0000000000000000 $t
     /tmp/ccUVmR3N.s:1954   .text.osThreadGetPriority:0000000000000000 osThreadGetPriority
     /tmp/ccUVmR3N.s:2025   .text.osThreadYield:0000000000000000 $t
     /tmp/ccUVmR3N.s:2032   .text.osThreadYield:0000000000000000 osThreadYield
     /tmp/ccUVmR3N.s:2107   .text.osThreadYield:000000000000003c $d
     /tmp/ccUVmR3N.s:2112   .text.osThreadSuspend:0000000000000000 $t
     /tmp/ccUVmR3N.s:2119   .text.osThreadSuspend:0000000000000000 osThreadSuspend
     /tmp/ccUVmR3N.s:2194   .text.osThreadResume:0000000000000000 $t
     /tmp/ccUVmR3N.s:2201   .text.osThreadResume:0000000000000000 osThreadResume
     /tmp/ccUVmR3N.s:2276   .text.osThreadExit:0000000000000000 $t
     /tmp/ccUVmR3N.s:2283   .text.osThreadExit:0000000000000000 osThreadExit
     /tmp/ccUVmR3N.s:2307   .text.osThreadTerminate:0000000000000000 $t
     /tmp/ccUVmR3N.s:2314   .text.osThreadTerminate:0000000000000000 osThreadTerminate
     /tmp/ccUVmR3N.s:2403   .text.osThreadGetCount:0000000000000000 $t
     /tmp/ccUVmR3N.s:2410   .text.osThreadGetCount:0000000000000000 osThreadGetCount
     /tmp/ccUVmR3N.s:2469   .text.osThreadEnumerate:0000000000000000 $t
     /tmp/ccUVmR3N.s:2476   .text.osThreadEnumerate:0000000000000000 osThreadEnumerate
     /tmp/ccUVmR3N.s:2617   .text.osThreadFlagsSet:0000000000000000 $t
     /tmp/ccUVmR3N.s:2624   .text.osThreadFlagsSet:0000000000000000 osThreadFlagsSet
     /tmp/ccUVmR3N.s:2747   .text.osThreadFlagsSet:0000000000000098 $d
     /tmp/ccUVmR3N.s:2752   .text.osThreadFlagsClear:0000000000000000 $t
     /tmp/ccUVmR3N.s:2759   .text.osThreadFlagsClear:0000000000000000 osThreadFlagsClear
     /tmp/ccUVmR3N.s:2867   .text.osThreadFlagsGet:0000000000000000 $t
     /tmp/ccUVmR3N.s:2874   .text.osThreadFlagsGet:0000000000000000 osThreadFlagsGet
     /tmp/ccUVmR3N.s:2946   .text.osThreadFlagsWait:0000000000000000 $t
     /tmp/ccUVmR3N.s:2953   .text.osThreadFlagsWait:0000000000000000 osThreadFlagsWait
     /tmp/ccUVmR3N.s:3158   .text.osDelay:0000000000000000 $t
     /tmp/ccUVmR3N.s:3165   .text.osDelay:0000000000000000 osDelay
     /tmp/ccUVmR3N.s:3232   .text.osDelayUntil:0000000000000000 $t
     /tmp/ccUVmR3N.s:3239   .text.osDelayUntil:0000000000000000 osDelayUntil
     /tmp/ccUVmR3N.s:3329   .text.TimerCallback:0000000000000000 $t
     /tmp/ccUVmR3N.s:3335   .text.TimerCallback:0000000000000000 TimerCallback
     /tmp/ccUVmR3N.s:3385   .text.osTimerNew:0000000000000000 $t
     /tmp/ccUVmR3N.s:3392   .text.osTimerNew:0000000000000000 osTimerNew
     /tmp/ccUVmR3N.s:3586   .text.osTimerNew:00000000000000f4 $d
     /tmp/ccUVmR3N.s:3591   .text.osTimerGetName:0000000000000000 $t
     /tmp/ccUVmR3N.s:3598   .text.osTimerGetName:0000000000000000 osTimerGetName
     /tmp/ccUVmR3N.s:3667   .text.osTimerStart:0000000000000000 $t
     /tmp/ccUVmR3N.s:3674   .text.osTimerStart:0000000000000000 osTimerStart
     /tmp/ccUVmR3N.s:3764   .text.osTimerStop:0000000000000000 $t
     /tmp/ccUVmR3N.s:3771   .text.osTimerStop:0000000000000000 osTimerStop
     /tmp/ccUVmR3N.s:3872   .text.osTimerIsRunning:0000000000000000 $t
     /tmp/ccUVmR3N.s:3879   .text.osTimerIsRunning:0000000000000000 osTimerIsRunning
     /tmp/ccUVmR3N.s:3950   .text.osTimerDelete:0000000000000000 $t
     /tmp/ccUVmR3N.s:3957   .text.osTimerDelete:0000000000000000 osTimerDelete
     /tmp/ccUVmR3N.s:4053   .text.osEventFlagsNew:0000000000000000 $t
     /tmp/ccUVmR3N.s:4060   .text.osEventFlagsNew:0000000000000000 osEventFlagsNew
     /tmp/ccUVmR3N.s:4180   .text.osEventFlagsSet:0000000000000000 $t
     /tmp/ccUVmR3N.s:4187   .text.osEventFlagsSet:0000000000000000 osEventFlagsSet
     /tmp/ccUVmR3N.s:4303   .text.osEventFlagsSet:0000000000000084 $d
     /tmp/ccUVmR3N.s:4308   .text.osEventFlagsClear:0000000000000000 $t
ARM GAS  /tmp/ccUVmR3N.s 			page 251


     /tmp/ccUVmR3N.s:4315   .text.osEventFlagsClear:0000000000000000 osEventFlagsClear
     /tmp/ccUVmR3N.s:4409   .text.osEventFlagsGet:0000000000000000 $t
     /tmp/ccUVmR3N.s:4416   .text.osEventFlagsGet:0000000000000000 osEventFlagsGet
     /tmp/ccUVmR3N.s:4491   .text.osEventFlagsWait:0000000000000000 $t
     /tmp/ccUVmR3N.s:4498   .text.osEventFlagsWait:0000000000000000 osEventFlagsWait
     /tmp/ccUVmR3N.s:4663   .text.osEventFlagsDelete:0000000000000000 $t
     /tmp/ccUVmR3N.s:4670   .text.osEventFlagsDelete:0000000000000000 osEventFlagsDelete
     /tmp/ccUVmR3N.s:4745   .text.osMutexNew:0000000000000000 $t
     /tmp/ccUVmR3N.s:4752   .text.osMutexNew:0000000000000000 osMutexNew
     /tmp/ccUVmR3N.s:4969   .text.osMutexAcquire:0000000000000000 $t
     /tmp/ccUVmR3N.s:4976   .text.osMutexAcquire:0000000000000000 osMutexAcquire
     /tmp/ccUVmR3N.s:5103   .text.osMutexRelease:0000000000000000 $t
     /tmp/ccUVmR3N.s:5110   .text.osMutexRelease:0000000000000000 osMutexRelease
     /tmp/ccUVmR3N.s:5219   .text.osMutexGetOwner:0000000000000000 $t
     /tmp/ccUVmR3N.s:5226   .text.osMutexGetOwner:0000000000000000 osMutexGetOwner
     /tmp/ccUVmR3N.s:5298   .text.osMutexDelete:0000000000000000 $t
     /tmp/ccUVmR3N.s:5305   .text.osMutexDelete:0000000000000000 osMutexDelete
     /tmp/ccUVmR3N.s:5386   .text.osSemaphoreNew:0000000000000000 $t
     /tmp/ccUVmR3N.s:5393   .text.osSemaphoreNew:0000000000000000 osSemaphoreNew
     /tmp/ccUVmR3N.s:5603   .text.osSemaphoreAcquire:0000000000000000 $t
     /tmp/ccUVmR3N.s:5610   .text.osSemaphoreAcquire:0000000000000000 osSemaphoreAcquire
     /tmp/ccUVmR3N.s:5743   .text.osSemaphoreAcquire:00000000000000a0 $d
     /tmp/ccUVmR3N.s:5748   .text.osSemaphoreRelease:0000000000000000 $t
     /tmp/ccUVmR3N.s:5755   .text.osSemaphoreRelease:0000000000000000 osSemaphoreRelease
     /tmp/ccUVmR3N.s:5870   .text.osSemaphoreRelease:0000000000000084 $d
     /tmp/ccUVmR3N.s:5875   .text.osSemaphoreGetCount:0000000000000000 $t
     /tmp/ccUVmR3N.s:5882   .text.osSemaphoreGetCount:0000000000000000 osSemaphoreGetCount
     /tmp/ccUVmR3N.s:5956   .text.osSemaphoreDelete:0000000000000000 $t
     /tmp/ccUVmR3N.s:5963   .text.osSemaphoreDelete:0000000000000000 osSemaphoreDelete
     /tmp/ccUVmR3N.s:6041   .text.osMessageQueueNew:0000000000000000 $t
     /tmp/ccUVmR3N.s:6048   .text.osMessageQueueNew:0000000000000000 osMessageQueueNew
     /tmp/ccUVmR3N.s:6236   .text.osMessageQueuePut:0000000000000000 $t
     /tmp/ccUVmR3N.s:6243   .text.osMessageQueuePut:0000000000000000 osMessageQueuePut
     /tmp/ccUVmR3N.s:6395   .text.osMessageQueuePut:00000000000000bc $d
     /tmp/ccUVmR3N.s:6400   .text.osMessageQueueGet:0000000000000000 $t
     /tmp/ccUVmR3N.s:6407   .text.osMessageQueueGet:0000000000000000 osMessageQueueGet
     /tmp/ccUVmR3N.s:6557   .text.osMessageQueueGet:00000000000000b8 $d
     /tmp/ccUVmR3N.s:6562   .text.osMessageQueueGetCapacity:0000000000000000 $t
     /tmp/ccUVmR3N.s:6569   .text.osMessageQueueGetCapacity:0000000000000000 osMessageQueueGetCapacity
     /tmp/ccUVmR3N.s:6624   .text.osMessageQueueGetMsgSize:0000000000000000 $t
     /tmp/ccUVmR3N.s:6631   .text.osMessageQueueGetMsgSize:0000000000000000 osMessageQueueGetMsgSize
     /tmp/ccUVmR3N.s:6686   .text.osMessageQueueGetCount:0000000000000000 $t
     /tmp/ccUVmR3N.s:6693   .text.osMessageQueueGetCount:0000000000000000 osMessageQueueGetCount
     /tmp/ccUVmR3N.s:6767   .text.osMessageQueueGetSpace:0000000000000000 $t
     /tmp/ccUVmR3N.s:6774   .text.osMessageQueueGetSpace:0000000000000000 osMessageQueueGetSpace
     /tmp/ccUVmR3N.s:6891   .text.osMessageQueueReset:0000000000000000 $t
     /tmp/ccUVmR3N.s:6898   .text.osMessageQueueReset:0000000000000000 osMessageQueueReset
     /tmp/ccUVmR3N.s:6974   .text.osMessageQueueDelete:0000000000000000 $t
     /tmp/ccUVmR3N.s:6981   .text.osMessageQueueDelete:0000000000000000 osMessageQueueDelete
     /tmp/ccUVmR3N.s:7059   .text.osMemoryPoolNew:0000000000000000 $t
     /tmp/ccUVmR3N.s:7066   .text.osMemoryPoolNew:0000000000000000 osMemoryPoolNew
     /tmp/ccUVmR3N.s:7389   .text.osMemoryPoolNew:00000000000001a8 $d
     /tmp/ccUVmR3N.s:7394   .text.osMemoryPoolGetName:0000000000000000 $t
     /tmp/ccUVmR3N.s:7401   .text.osMemoryPoolGetName:0000000000000000 osMemoryPoolGetName
     /tmp/ccUVmR3N.s:7478   .text.osMemoryPoolAlloc:0000000000000000 $t
     /tmp/ccUVmR3N.s:7485   .text.osMemoryPoolAlloc:0000000000000000 osMemoryPoolAlloc
     /tmp/ccUVmR3N.s:8533   .text.AllocBlock:0000000000000000 AllocBlock
ARM GAS  /tmp/ccUVmR3N.s 			page 252


     /tmp/ccUVmR3N.s:8456   .text.CreateBlock:0000000000000000 CreateBlock
     /tmp/ccUVmR3N.s:7676   .text.osMemoryPoolAlloc:00000000000000e8 $d
     /tmp/ccUVmR3N.s:7681   .text.osMemoryPoolFree:0000000000000000 $t
     /tmp/ccUVmR3N.s:7688   .text.osMemoryPoolFree:0000000000000000 osMemoryPoolFree
     /tmp/ccUVmR3N.s:8597   .text.FreeBlock:0000000000000000 FreeBlock
     /tmp/ccUVmR3N.s:7922   .text.osMemoryPoolFree:0000000000000128 $d
     /tmp/ccUVmR3N.s:7928   .text.osMemoryPoolGetCapacity:0000000000000000 $t
     /tmp/ccUVmR3N.s:7935   .text.osMemoryPoolGetCapacity:0000000000000000 osMemoryPoolGetCapacity
     /tmp/ccUVmR3N.s:8004   .text.osMemoryPoolGetCapacity:0000000000000040 $d
     /tmp/ccUVmR3N.s:8009   .text.osMemoryPoolGetBlockSize:0000000000000000 $t
     /tmp/ccUVmR3N.s:8016   .text.osMemoryPoolGetBlockSize:0000000000000000 osMemoryPoolGetBlockSize
     /tmp/ccUVmR3N.s:8085   .text.osMemoryPoolGetBlockSize:0000000000000040 $d
     /tmp/ccUVmR3N.s:8090   .text.osMemoryPoolGetCount:0000000000000000 $t
     /tmp/ccUVmR3N.s:8097   .text.osMemoryPoolGetCount:0000000000000000 osMemoryPoolGetCount
     /tmp/ccUVmR3N.s:8197   .text.osMemoryPoolGetCount:0000000000000068 $d
     /tmp/ccUVmR3N.s:8202   .text.osMemoryPoolGetSpace:0000000000000000 $t
     /tmp/ccUVmR3N.s:8209   .text.osMemoryPoolGetSpace:0000000000000000 osMemoryPoolGetSpace
     /tmp/ccUVmR3N.s:8301   .text.osMemoryPoolGetSpace:000000000000005c $d
     /tmp/ccUVmR3N.s:8306   .text.osMemoryPoolDelete:0000000000000000 $t
     /tmp/ccUVmR3N.s:8313   .text.osMemoryPoolDelete:0000000000000000 osMemoryPoolDelete
     /tmp/ccUVmR3N.s:8450   .text.CreateBlock:0000000000000000 $t
     /tmp/ccUVmR3N.s:8527   .text.AllocBlock:0000000000000000 $t
     /tmp/ccUVmR3N.s:8591   .text.FreeBlock:0000000000000000 $t
     /tmp/ccUVmR3N.s:8647   .text.vApplicationGetIdleTaskMemory:0000000000000000 $t
     /tmp/ccUVmR3N.s:8654   .text.vApplicationGetIdleTaskMemory:0000000000000000 vApplicationGetIdleTaskMemory
     /tmp/ccUVmR3N.s:8703   .text.vApplicationGetIdleTaskMemory:000000000000002c $d
     /tmp/ccUVmR3N.s:8774   .bss.Idle_TCB.15770:0000000000000000 Idle_TCB.15770
     /tmp/ccUVmR3N.s:8780   .bss.Idle_Stack.15771:0000000000000000 Idle_Stack.15771
     /tmp/ccUVmR3N.s:8709   .text.vApplicationGetTimerTaskMemory:0000000000000000 $t
     /tmp/ccUVmR3N.s:8716   .text.vApplicationGetTimerTaskMemory:0000000000000000 vApplicationGetTimerTaskMemory
     /tmp/ccUVmR3N.s:8765   .text.vApplicationGetTimerTaskMemory:000000000000002c $d
     /tmp/ccUVmR3N.s:8786   .bss.Timer_TCB.15777:0000000000000000 Timer_TCB.15777
     /tmp/ccUVmR3N.s:8792   .bss.Timer_Stack.15778:0000000000000000 Timer_Stack.15778
     /tmp/ccUVmR3N.s:8771   .bss.Idle_TCB.15770:0000000000000000 $d
     /tmp/ccUVmR3N.s:8777   .bss.Idle_Stack.15771:0000000000000000 $d
     /tmp/ccUVmR3N.s:8783   .bss.Timer_TCB.15777:0000000000000000 $d
     /tmp/ccUVmR3N.s:8789   .bss.Timer_Stack.15778:0000000000000000 $d

UNDEFINED SYMBOLS
xTaskGetSchedulerState
xPortSysTickHandler
memcpy
vTaskStartScheduler
vTaskSuspendAll
xTaskResumeAll
xTaskGetTickCountFromISR
xTaskGetTickCount
SystemCoreClock
xTaskCreateStatic
xTaskCreate
pcTaskGetName
xTaskGetCurrentTaskHandle
eTaskGetState
uxTaskGetStackHighWaterMark
vTaskPrioritySet
uxTaskPriorityGet
vTaskSuspend
ARM GAS  /tmp/ccUVmR3N.s 			page 253


vTaskResume
vTaskDelete
uxTaskGetNumberOfTasks
pvPortMalloc
uxTaskGetSystemState
vPortFree
xTaskGenericNotifyFromISR
xTaskGenericNotify
xTaskNotifyWait
vTaskDelay
vTaskDelayUntil
pvTimerGetTimerID
xTimerCreateStatic
xTimerCreate
pcTimerGetName
xTimerGenericCommand
xTimerIsTimerActive
xEventGroupCreateStatic
xEventGroupCreate
xEventGroupSetBitsFromISR
xEventGroupSetBits
xEventGroupGetBitsFromISR
xEventGroupClearBitsFromISR
xEventGroupClearBits
xEventGroupWaitBits
vEventGroupDelete
xQueueCreateMutexStatic
xQueueCreateMutex
vQueueAddToRegistry
xQueueTakeMutexRecursive
xQueueSemaphoreTake
xQueueGiveMutexRecursive
xQueueGenericSend
xQueueGetMutexHolder
vQueueUnregisterQueue
vQueueDelete
xQueueGenericCreateStatic
xQueueGenericCreate
xQueueCreateCountingSemaphoreStatic
xQueueCreateCountingSemaphore
xQueueReceiveFromISR
xQueueGiveFromISR
uxQueueMessagesWaitingFromISR
uxQueueMessagesWaiting
xQueueGenericSendFromISR
xQueueReceive
uxQueueSpacesAvailable
xQueueGenericReset
vPortEnterCritical
vPortExitCritical
