INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'zero' is not allowed [E:/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v:31]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'alures' is not allowed [E:/Polaris_519030910245/lab03/lab03.srcs/sources_1/new/Alu.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Polaris_519030910245/lab03/lab03.srcs/sim_1/new/Alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_tb
