/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 424 240)
	(text "memory_bus_interface" (rect 5 0 154 15)(font "Arial" ))
	(text "inst" (rect 8 160 31 175)(font "Arial" ))
	(port
		(pt 0 152)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 24 144 41 159)(font "Arial" ))
		(line (pt 0 152)(pt 16 152))
	)
	(port
		(pt 0 136)
		(input)
		(text "rst" (rect 0 0 16 15)(font "Arial" ))
		(text "rst" (rect 24 128 40 143)(font "Arial" ))
		(line (pt 0 136)(pt 16 136))
	)
	(port
		(pt 360 40)
		(input)
		(text "mem_data_out[31..0]" (rect 0 0 138 15)(font "Arial" ))
		(text "mem_data_out[31..0]" (rect 224 32 362 47)(font "Arial" ))
		(line (pt 344 40)(pt 360 40)(line_width 3))
	)
	(port
		(pt 0 24)
		(input)
		(text "addr_bus[31..0]" (rect 0 0 101 15)(font "Arial" ))
		(text "addr_bus[31..0]" (rect 24 16 125 31)(font "Arial" ))
		(line (pt 0 24)(pt 16 24)(line_width 3))
	)
	(port
		(pt 0 72)
		(input)
		(text "wr_bus" (rect 0 0 48 15)(font "Arial" ))
		(text "wr_bus" (rect 24 64 72 79)(font "Arial" ))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 0 56)
		(input)
		(text "rd_bus" (rect 0 0 46 15)(font "Arial" ))
		(text "rd_bus" (rect 24 48 70 63)(font "Arial" ))
		(line (pt 0 56)(pt 16 56))
	)
	(port
		(pt 0 88)
		(input)
		(text "data_mask_bus[3..0]" (rect 0 0 136 15)(font "Arial" ))
		(text "data_mask_bus[3..0]" (rect 24 80 160 95)(font "Arial" ))
		(line (pt 0 88)(pt 16 88)(line_width 3))
	)
	(port
		(pt 360 56)
		(output)
		(text "mem_data_in[31..0]" (rect 0 0 129 15)(font "Arial" ))
		(text "mem_data_in[31..0]" (rect 232 48 361 63)(font "Arial" ))
		(line (pt 360 56)(pt 344 56)(line_width 3))
	)
	(port
		(pt 360 72)
		(output)
		(text "mem_wr" (rect 0 0 57 15)(font "Arial" ))
		(text "mem_wr" (rect 288 64 345 79)(font "Arial" ))
		(line (pt 360 72)(pt 344 72))
	)
	(port
		(pt 360 88)
		(output)
		(text "mem_wr_mask[3..0]" (rect 0 0 133 15)(font "Arial" ))
		(text "mem_wr_mask[3..0]" (rect 224 80 357 95)(font "Arial" ))
		(line (pt 360 88)(pt 344 88)(line_width 3))
	)
	(port
		(pt 0 104)
		(output)
		(text "fc_bus" (rect 0 0 43 15)(font "Arial" ))
		(text "fc_bus" (rect 24 96 67 111)(font "Arial" ))
		(line (pt 16 104)(pt 0 104))
	)
	(port
		(pt 360 24)
		(output)
		(text "mem_addr[(MEM_ADDR_WIDTH-1)..0]" (rect 0 0 250 15)(font "Arial" ))
		(text "mem_addr" (rect 280 16 351 31)(font "Arial" ))
		(line (pt 360 24)(pt 344 24)(line_width 3))
	)
	(port
		(pt 0 40)
		(bidir)
		(text "data_bus[31..0]" (rect 0 0 100 15)(font "Arial" ))
		(text "data_bus[31..0]" (rect 24 32 124 47)(font "Arial" ))
		(line (pt 16 40)(pt 0 40)(line_width 3))
	)
	(parameter
		"MEM_ADDR_WIDTH"
		"16"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"START_ADDR"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 344 160))
	)
	(annotation_block (parameter)(rect 376 -48 640 16))
)
