`timescale 1ns / 1ps

module notgate(
    input x,
    output y
    );
    assign y=~x;
endmodule
