# [repr (C)] # [doc = "Device IN endpoint 0"] # [doc (alias = "DIEP0")] pub struct Diep0 { ctl : Ctl , _reserved1 : [u8 ; 0x04] , int : Int , _reserved2 : [u8 ; 0x04] , tsiz : Tsiz , dma : Dma , txfsts : Txfsts , } impl Diep0 { # [doc = "0x00 - OTG device endpoint-0 control register"] # [inline (always)] pub const fn ctl (& self) -> & Ctl { & self . ctl } # [doc = "0x08 - OTG device endpoint-0 interrupt register"] # [inline (always)] pub const fn int (& self) -> & Int { & self . int } # [doc = "0x10 - OTG_HS device IN endpoint 0 transfer size register"] # [inline (always)] pub const fn tsiz (& self) -> & Tsiz { & self . tsiz } # [doc = "0x14 - OTG_HS device endpoint-0 DMA address register"] # [inline (always)] pub const fn dma (& self) -> & Dma { & self . dma } # [doc = "0x18 - OTG_HS device IN endpoint transmit FIFO status register"] # [inline (always)] pub const fn txfsts (& self) -> & Txfsts { & self . txfsts } } # [doc = "CTL (rw) register accessor: OTG device endpoint-0 control register\n\nYou can [`read`](crate::Reg::read) this register and get [`ctl::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ctl::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@ctl`] module"] # [doc (alias = "CTL")] pub type Ctl = crate :: Reg < ctl :: CtlSpec > ; # [doc = "OTG device endpoint-0 control register"] pub mod ctl ; # [doc = "INT (rw) register accessor: OTG device endpoint-0 interrupt register\n\nYou can [`read`](crate::Reg::read) this register and get [`int::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`int::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@int`] module"] # [doc (alias = "INT")] pub type Int = crate :: Reg < int :: IntSpec > ; # [doc = "OTG device endpoint-0 interrupt register"] pub mod int ; # [doc = "TSIZ (rw) register accessor: OTG_HS device IN endpoint 0 transfer size register\n\nYou can [`read`](crate::Reg::read) this register and get [`tsiz::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`tsiz::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@tsiz`] module"] # [doc (alias = "TSIZ")] pub type Tsiz = crate :: Reg < tsiz :: TsizSpec > ; # [doc = "OTG_HS device IN endpoint 0 transfer size register"] pub mod tsiz ; # [doc = "DMA (rw) register accessor: OTG_HS device endpoint-0 DMA address register\n\nYou can [`read`](crate::Reg::read) this register and get [`dma::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dma::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dma`] module"] # [doc (alias = "DMA")] pub type Dma = crate :: Reg < dma :: DmaSpec > ; # [doc = "OTG_HS device endpoint-0 DMA address register"] pub mod dma ; # [doc = "TXFSTS (r) register accessor: OTG_HS device IN endpoint transmit FIFO status register\n\nYou can [`read`](crate::Reg::read) this register and get [`txfsts::R`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@txfsts`] module"] # [doc (alias = "TXFSTS")] pub type Txfsts = crate :: Reg < txfsts :: TxfstsSpec > ; # [doc = "OTG_HS device IN endpoint transmit FIFO status register"] pub mod txfsts ;