INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Reconfigurable_cacheMemory/Reconfigurable_cacheMemory.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Reconfigurable_cacheMemory/Reconfigurable_cacheMemory.srcs/sources_1/new/CacheBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Reconfigurable_cacheMemory/Reconfigurable_cacheMemory.srcs/sim_1/new/ReconfigurableCache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReconfigurableCache_tb
