
MEMORY_STM32WL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003634  08000138  08000138  00001138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800376c  0800376c  0000476c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003808  08003808  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003808  08003808  0000505c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003808  08003808  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003808  08003808  00004808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800380c  0800380c  0000480c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003810  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  2000005c  0800386c  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  0800386c  0000529c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009f89  00000000  00000000  00005086  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d6e  00000000  00000000  0000f00f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00010d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009b4  00000000  00000000  00011a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb39  00000000  00000000  0001243c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ac74  00000000  00000000  0002df75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac7c2  00000000  00000000  00038be9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e53ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000380c  00000000  00000000  000e53f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000e8bfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	2000005c 	.word	0x2000005c
 8000154:	00000000 	.word	0x00000000
 8000158:	08003754 	.word	0x08003754

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	20000060 	.word	0x20000060
 8000174:	08003754 	.word	0x08003754

08000178 <MX25L4_Init>:
//***********************************************************
//++++++++++++++++ Funzioni Public ++++++++++++++++++++++++++
//***********************************************************

bool MX25L4_Init(void)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
	bool isOK = true;
 800017e:	2301      	movs	r3, #1
 8000180:	71fb      	strb	r3, [r7, #7]

	// Inizzializzazione del contesto
	memoryContext.packetSize = 0;
 8000182:	4b2a      	ldr	r3, [pc, #168]	@ (800022c <MX25L4_Init+0xb4>)
 8000184:	2200      	movs	r2, #0
 8000186:	701a      	strb	r2, [r3, #0]
	memoryContext.firmwareVersion = 0;
 8000188:	4b28      	ldr	r3, [pc, #160]	@ (800022c <MX25L4_Init+0xb4>)
 800018a:	2200      	movs	r2, #0
 800018c:	805a      	strh	r2, [r3, #2]
	memoryContext.addrFreeSpace = 0;
 800018e:	4b27      	ldr	r3, [pc, #156]	@ (800022c <MX25L4_Init+0xb4>)
 8000190:	2200      	movs	r2, #0
 8000192:	605a      	str	r2, [r3, #4]

	// Inizializzazione - CS e HOLD
	CS_Unselect();
 8000194:	f000 f8d8 	bl	8000348 <CS_Unselect>
	HAL_GPIO_WritePin(MX25L4_HOLD_Port, MX25L4_HOLD_Pin, GPIO_PIN_SET);
 8000198:	2201      	movs	r2, #1
 800019a:	2180      	movs	r1, #128	@ 0x80
 800019c:	4824      	ldr	r0, [pc, #144]	@ (8000230 <MX25L4_Init+0xb8>)
 800019e:	f000 ff67 	bl	8001070 <HAL_GPIO_WritePin>
	// Inizializzazione - SPI [GIÀ FATTO NEL MAIN.. DEVO FARLO?]
	//isOK &= HAL_SPI_Init(&MX25L4_hspi) == HAL_OK;

	// Verifica del funzionamento del dispositivo
	uint8_t memID[3];
	isOK &= MX25L4_ReadID((uint8_t*) memID);
 80001a2:	1d3b      	adds	r3, r7, #4
 80001a4:	4618      	mov	r0, r3
 80001a6:	f000 f845 	bl	8000234 <MX25L4_ReadID>
 80001aa:	4603      	mov	r3, r0
 80001ac:	461a      	mov	r2, r3
 80001ae:	79fb      	ldrb	r3, [r7, #7]
 80001b0:	4013      	ands	r3, r2
 80001b2:	2b00      	cmp	r3, #0
 80001b4:	bf14      	ite	ne
 80001b6:	2301      	movne	r3, #1
 80001b8:	2300      	moveq	r3, #0
 80001ba:	71fb      	strb	r3, [r7, #7]

	isOK &= (memID[0] == MX25L4_BYTE2(MX25L4_ID));
 80001bc:	79fb      	ldrb	r3, [r7, #7]
 80001be:	793a      	ldrb	r2, [r7, #4]
 80001c0:	2ac2      	cmp	r2, #194	@ 0xc2
 80001c2:	bf0c      	ite	eq
 80001c4:	2201      	moveq	r2, #1
 80001c6:	2200      	movne	r2, #0
 80001c8:	b2d2      	uxtb	r2, r2
 80001ca:	4013      	ands	r3, r2
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	bf14      	ite	ne
 80001d0:	2301      	movne	r3, #1
 80001d2:	2300      	moveq	r3, #0
 80001d4:	71fb      	strb	r3, [r7, #7]
	isOK &= (memID[1] == MX25L4_BYTE1(MX25L4_ID));
 80001d6:	79fb      	ldrb	r3, [r7, #7]
 80001d8:	797a      	ldrb	r2, [r7, #5]
 80001da:	2a20      	cmp	r2, #32
 80001dc:	bf0c      	ite	eq
 80001de:	2201      	moveq	r2, #1
 80001e0:	2200      	movne	r2, #0
 80001e2:	b2d2      	uxtb	r2, r2
 80001e4:	4013      	ands	r3, r2
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	bf14      	ite	ne
 80001ea:	2301      	movne	r3, #1
 80001ec:	2300      	moveq	r3, #0
 80001ee:	71fb      	strb	r3, [r7, #7]
	isOK &= (memID[2] == MX25L4_BYTE0(MX25L4_ID));
 80001f0:	79fb      	ldrb	r3, [r7, #7]
 80001f2:	79ba      	ldrb	r2, [r7, #6]
 80001f4:	2a13      	cmp	r2, #19
 80001f6:	bf0c      	ite	eq
 80001f8:	2201      	moveq	r2, #1
 80001fa:	2200      	movne	r2, #0
 80001fc:	b2d2      	uxtb	r2, r2
 80001fe:	4013      	ands	r3, r2
 8000200:	2b00      	cmp	r3, #0
 8000202:	bf14      	ite	ne
 8000204:	2301      	movne	r3, #1
 8000206:	2300      	moveq	r3, #0
 8000208:	71fb      	strb	r3, [r7, #7]

	// inizializzazione del contesto della memoria
	if (!MEM_FindFreeSpace(0x00)) // se vero -> header non trovato!
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8fc 	bl	8000408 <MEM_FindFreeSpace>
 8000210:	4603      	mov	r3, r0
 8000212:	f083 0301 	eor.w	r3, r3, #1
 8000216:	b2db      	uxtb	r3, r3
 8000218:	2b00      	cmp	r3, #0
 800021a:	d002      	beq.n	8000222 <MX25L4_Init+0xaa>
	{
		MEM_WriteHeader(0x00); // scrittura dell'header
 800021c:	2000      	movs	r0, #0
 800021e:	f000 f957 	bl	80004d0 <MEM_WriteHeader>
	}

	return isOK;
 8000222:	79fb      	ldrb	r3, [r7, #7]
}
 8000224:	4618      	mov	r0, r3
 8000226:	3708      	adds	r7, #8
 8000228:	46bd      	mov	sp, r7
 800022a:	bd80      	pop	{r7, pc}
 800022c:	20000078 	.word	0x20000078
 8000230:	48000400 	.word	0x48000400

08000234 <MX25L4_ReadID>:

bool MX25L4_ReadID(uint8_t *aID)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
	uint8_t cmd = MX25L4_CMD_RDID;
 800023c:	239f      	movs	r3, #159	@ 0x9f
 800023e:	73bb      	strb	r3, [r7, #14]
	bool isOK = true;
 8000240:	2301      	movs	r3, #1
 8000242:	73fb      	strb	r3, [r7, #15]

	// Chip Select - ON
	CS_Select();
 8000244:	f000 f874 	bl	8000330 <CS_Select>

	isOK &= SPI_Transmit(&cmd, 1, MX25L4_MAX_CMD_TIME);
 8000248:	f107 030e 	add.w	r3, r7, #14
 800024c:	2264      	movs	r2, #100	@ 0x64
 800024e:	2101      	movs	r1, #1
 8000250:	4618      	mov	r0, r3
 8000252:	f000 f885 	bl	8000360 <SPI_Transmit>
 8000256:	4603      	mov	r3, r0
 8000258:	461a      	mov	r2, r3
 800025a:	7bfb      	ldrb	r3, [r7, #15]
 800025c:	4013      	ands	r3, r2
 800025e:	2b00      	cmp	r3, #0
 8000260:	bf14      	ite	ne
 8000262:	2301      	movne	r3, #1
 8000264:	2300      	moveq	r3, #0
 8000266:	73fb      	strb	r3, [r7, #15]
	isOK &= SPI_Receive(aID, 3, MX25L4_MAX_CMD_TIME);
 8000268:	2264      	movs	r2, #100	@ 0x64
 800026a:	2103      	movs	r1, #3
 800026c:	6878      	ldr	r0, [r7, #4]
 800026e:	f000 f891 	bl	8000394 <SPI_Receive>
 8000272:	4603      	mov	r3, r0
 8000274:	461a      	mov	r2, r3
 8000276:	7bfb      	ldrb	r3, [r7, #15]
 8000278:	4013      	ands	r3, r2
 800027a:	2b00      	cmp	r3, #0
 800027c:	bf14      	ite	ne
 800027e:	2301      	movne	r3, #1
 8000280:	2300      	moveq	r3, #0
 8000282:	73fb      	strb	r3, [r7, #15]

	// Chip Select - OFF
	CS_Unselect();
 8000284:	f000 f860 	bl	8000348 <CS_Unselect>

	return isOK;
 8000288:	7bfb      	ldrb	r3, [r7, #15]
}
 800028a:	4618      	mov	r0, r3
 800028c:	3710      	adds	r7, #16
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}

08000292 <MX25L4_ReadData>:

bool MX25L4_ReadData(uint8_t *pData, uint16_t size, uint32_t address)
{
 8000292:	b580      	push	{r7, lr}
 8000294:	b086      	sub	sp, #24
 8000296:	af00      	add	r7, sp, #0
 8000298:	60f8      	str	r0, [r7, #12]
 800029a:	460b      	mov	r3, r1
 800029c:	607a      	str	r2, [r7, #4]
 800029e:	817b      	strh	r3, [r7, #10]
	uint8_t isOK = true;
 80002a0:	2301      	movs	r3, #1
 80002a2:	75fb      	strb	r3, [r7, #23]
	uint8_t cmd[4] =
 80002a4:	2303      	movs	r3, #3
 80002a6:	743b      	strb	r3, [r7, #16]
	{ MX25L4_CMD_READ, MX25L4_BYTE2(address), MX25L4_BYTE1(address), MX25L4_BYTE0(address) };
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	0c1b      	lsrs	r3, r3, #16
	uint8_t cmd[4] =
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	747b      	strb	r3, [r7, #17]
	{ MX25L4_CMD_READ, MX25L4_BYTE2(address), MX25L4_BYTE1(address), MX25L4_BYTE0(address) };
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	0a1b      	lsrs	r3, r3, #8
	uint8_t cmd[4] =
 80002b4:	b2db      	uxtb	r3, r3
 80002b6:	74bb      	strb	r3, [r7, #18]
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	b2db      	uxtb	r3, r3
 80002bc:	74fb      	strb	r3, [r7, #19]

	// Chip Select - ON
	CS_Select();
 80002be:	f000 f837 	bl	8000330 <CS_Select>

	isOK &= SPI_Transmit(cmd, 4, MX25L4_MAX_CMD_TIME);
 80002c2:	f107 0310 	add.w	r3, r7, #16
 80002c6:	2264      	movs	r2, #100	@ 0x64
 80002c8:	2104      	movs	r1, #4
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 f848 	bl	8000360 <SPI_Transmit>
 80002d0:	4603      	mov	r3, r0
 80002d2:	461a      	mov	r2, r3
 80002d4:	7dfb      	ldrb	r3, [r7, #23]
 80002d6:	4013      	ands	r3, r2
 80002d8:	75fb      	strb	r3, [r7, #23]
	isOK &= SPI_Receive(pData, size, MX25L4_MAX_RW_TIME);
 80002da:	897b      	ldrh	r3, [r7, #10]
 80002dc:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80002e0:	4619      	mov	r1, r3
 80002e2:	68f8      	ldr	r0, [r7, #12]
 80002e4:	f000 f856 	bl	8000394 <SPI_Receive>
 80002e8:	4603      	mov	r3, r0
 80002ea:	461a      	mov	r2, r3
 80002ec:	7dfb      	ldrb	r3, [r7, #23]
 80002ee:	4013      	ands	r3, r2
 80002f0:	75fb      	strb	r3, [r7, #23]

	// Chip Select - OFF
	CS_Unselect();
 80002f2:	f000 f829 	bl	8000348 <CS_Unselect>

	return isOK;
 80002f6:	7dfb      	ldrb	r3, [r7, #23]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	bf14      	ite	ne
 80002fc:	2301      	movne	r3, #1
 80002fe:	2300      	moveq	r3, #0
 8000300:	b2db      	uxtb	r3, r3
}
 8000302:	4618      	mov	r0, r3
 8000304:	3718      	adds	r7, #24
 8000306:	46bd      	mov	sp, r7
 8000308:	bd80      	pop	{r7, pc}

0800030a <MX25L4_isOccupied>:

	return SPI_SendCMD(&cmd, 1, MX25L4_MAX_CMD_TIME);
}

bool MX25L4_isOccupied()
{
 800030a:	b580      	push	{r7, lr}
 800030c:	b082      	sub	sp, #8
 800030e:	af00      	add	r7, sp, #0
	uint8_t registerStatus;
	MEM_ReadRegister(&registerStatus);
 8000310:	1dfb      	adds	r3, r7, #7
 8000312:	4618      	mov	r0, r3
 8000314:	f000 f9c2 	bl	800069c <MEM_ReadRegister>
	return (registerStatus & 0x01) == 0x01; // Lettura dell'ultimo bit e verifica se è pari a 1 (Occupato)
 8000318:	79fb      	ldrb	r3, [r7, #7]
 800031a:	f003 0301 	and.w	r3, r3, #1
 800031e:	2b00      	cmp	r3, #0
 8000320:	bf14      	ite	ne
 8000322:	2301      	movne	r3, #1
 8000324:	2300      	moveq	r3, #0
 8000326:	b2db      	uxtb	r3, r3
}
 8000328:	4618      	mov	r0, r3
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <CS_Select>:
//***********************************************************
//++++++++++++++++ Funzioni Private ++++++++++++++++++++++++++
//***********************************************************

inline void CS_Select()
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MX25L4_CS_Port, MX25L4_CS_Pin, GPIO_PIN_RESET);
 8000334:	2200      	movs	r2, #0
 8000336:	2120      	movs	r1, #32
 8000338:	4802      	ldr	r0, [pc, #8]	@ (8000344 <CS_Select+0x14>)
 800033a:	f000 fe99 	bl	8001070 <HAL_GPIO_WritePin>
}
 800033e:	bf00      	nop
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	48000400 	.word	0x48000400

08000348 <CS_Unselect>:

inline void CS_Unselect()
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MX25L4_CS_Port, MX25L4_CS_Pin, GPIO_PIN_SET);
 800034c:	2201      	movs	r2, #1
 800034e:	2120      	movs	r1, #32
 8000350:	4802      	ldr	r0, [pc, #8]	@ (800035c <CS_Unselect+0x14>)
 8000352:	f000 fe8d 	bl	8001070 <HAL_GPIO_WritePin>
}
 8000356:	bf00      	nop
 8000358:	bd80      	pop	{r7, pc}
 800035a:	bf00      	nop
 800035c:	48000400 	.word	0x48000400

08000360 <SPI_Transmit>:

inline bool SPI_Transmit(uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b084      	sub	sp, #16
 8000364:	af00      	add	r7, sp, #0
 8000366:	60f8      	str	r0, [r7, #12]
 8000368:	460b      	mov	r3, r1
 800036a:	607a      	str	r2, [r7, #4]
 800036c:	817b      	strh	r3, [r7, #10]
	return HAL_SPI_Transmit(&MX25L4_SPI, pData, Size, Timeout) == HAL_OK;
 800036e:	897a      	ldrh	r2, [r7, #10]
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	68f9      	ldr	r1, [r7, #12]
 8000374:	4806      	ldr	r0, [pc, #24]	@ (8000390 <SPI_Transmit+0x30>)
 8000376:	f002 f84d 	bl	8002414 <HAL_SPI_Transmit>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	bf0c      	ite	eq
 8000380:	2301      	moveq	r3, #1
 8000382:	2300      	movne	r3, #0
 8000384:	b2db      	uxtb	r3, r3
}
 8000386:	4618      	mov	r0, r3
 8000388:	3710      	adds	r7, #16
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	20000080 	.word	0x20000080

08000394 <SPI_Receive>:

inline bool SPI_Receive(uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b084      	sub	sp, #16
 8000398:	af00      	add	r7, sp, #0
 800039a:	60f8      	str	r0, [r7, #12]
 800039c:	460b      	mov	r3, r1
 800039e:	607a      	str	r2, [r7, #4]
 80003a0:	817b      	strh	r3, [r7, #10]
	return HAL_SPI_Receive(&MX25L4_SPI, pData, Size, Timeout) == HAL_OK;
 80003a2:	897a      	ldrh	r2, [r7, #10]
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	68f9      	ldr	r1, [r7, #12]
 80003a8:	4806      	ldr	r0, [pc, #24]	@ (80003c4 <SPI_Receive+0x30>)
 80003aa:	f002 f9cb 	bl	8002744 <HAL_SPI_Receive>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	bf0c      	ite	eq
 80003b4:	2301      	moveq	r3, #1
 80003b6:	2300      	movne	r3, #0
 80003b8:	b2db      	uxtb	r3, r3
}
 80003ba:	4618      	mov	r0, r3
 80003bc:	3710      	adds	r7, #16
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	20000080 	.word	0x20000080

080003c8 <MEM_UpdateContext>:
	return isOK;

}

bool MEM_UpdateContext(uint8_t *pData)
{
 80003c8:	b480      	push	{r7}
 80003ca:	b083      	sub	sp, #12
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
	memoryContext.firmwareVersion = pData[1] << 8 | pData[2];
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	3301      	adds	r3, #1
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	b21b      	sxth	r3, r3
 80003d8:	021b      	lsls	r3, r3, #8
 80003da:	b21a      	sxth	r2, r3
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	3302      	adds	r3, #2
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	b21b      	sxth	r3, r3
 80003e4:	4313      	orrs	r3, r2
 80003e6:	b21b      	sxth	r3, r3
 80003e8:	b29a      	uxth	r2, r3
 80003ea:	4b06      	ldr	r3, [pc, #24]	@ (8000404 <MEM_UpdateContext+0x3c>)
 80003ec:	805a      	strh	r2, [r3, #2]
	memoryContext.packetSize = pData[3];
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	78da      	ldrb	r2, [r3, #3]
 80003f2:	4b04      	ldr	r3, [pc, #16]	@ (8000404 <MEM_UpdateContext+0x3c>)
 80003f4:	701a      	strb	r2, [r3, #0]
	return true;
 80003f6:	2301      	movs	r3, #1
}
 80003f8:	4618      	mov	r0, r3
 80003fa:	370c      	adds	r7, #12
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bc80      	pop	{r7}
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	20000078 	.word	0x20000078

08000408 <MEM_FindFreeSpace>:

bool MEM_FindFreeSpace(uint32_t start_address)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b086      	sub	sp, #24
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
	bool stop = false;
 8000410:	2300      	movs	r3, #0
 8000412:	75fb      	strb	r3, [r7, #23]
	uint8_t pData[MX25L4_FORWARD_CHECK];

	MX25L4_ReadData(pData, MX25L4_FORWARD_CHECK, start_address);
 8000414:	f107 0308 	add.w	r3, r7, #8
 8000418:	687a      	ldr	r2, [r7, #4]
 800041a:	2108      	movs	r1, #8
 800041c:	4618      	mov	r0, r3
 800041e:	f7ff ff38 	bl	8000292 <MX25L4_ReadData>
	if (!MEM_IsHeader(pData))
 8000422:	f107 0308 	add.w	r3, r7, #8
 8000426:	4618      	mov	r0, r3
 8000428:	f000 f866 	bl	80004f8 <MEM_IsHeader>
 800042c:	4603      	mov	r3, r0
 800042e:	f083 0301 	eor.w	r3, r3, #1
 8000432:	b2db      	uxtb	r3, r3
 8000434:	2b00      	cmp	r3, #0
 8000436:	d001      	beq.n	800043c <MEM_FindFreeSpace+0x34>
	{
		return false;
 8000438:	2300      	movs	r3, #0
 800043a:	e042      	b.n	80004c2 <MEM_FindFreeSpace+0xba>
	}

	MEM_UpdateContext(pData); // Aggiorniamo il contesto della memoria
 800043c:	f107 0308 	add.w	r3, r7, #8
 8000440:	4618      	mov	r0, r3
 8000442:	f7ff ffc1 	bl	80003c8 <MEM_UpdateContext>

	uint32_t addr = start_address + MX25L4_HEADER_BYTE_NUM; // partiamo a leggere dal primo blocco libero
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	3304      	adds	r3, #4
 800044a:	613b      	str	r3, [r7, #16]

	// Ciclo di scan della memoria
	while (!stop)
 800044c:	e032      	b.n	80004b4 <MEM_FindFreeSpace+0xac>
	{
		MX25L4_ReadData(pData, MX25L4_FORWARD_CHECK, addr);
 800044e:	f107 0308 	add.w	r3, r7, #8
 8000452:	693a      	ldr	r2, [r7, #16]
 8000454:	2108      	movs	r1, #8
 8000456:	4618      	mov	r0, r3
 8000458:	f7ff ff1b 	bl	8000292 <MX25L4_ReadData>

		if (MEM_IsHeader(pData)) // Se vero -> Aggiorniamo il contesto della memoria
 800045c:	f107 0308 	add.w	r3, r7, #8
 8000460:	4618      	mov	r0, r3
 8000462:	f000 f849 	bl	80004f8 <MEM_IsHeader>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d005      	beq.n	8000478 <MEM_FindFreeSpace+0x70>
		{
			MEM_UpdateContext(pData);
 800046c:	f107 0308 	add.w	r3, r7, #8
 8000470:	4618      	mov	r0, r3
 8000472:	f7ff ffa9 	bl	80003c8 <MEM_UpdateContext>
 8000476:	e017      	b.n	80004a8 <MEM_FindFreeSpace+0xa0>
		}
		else if (MEM_IsFree(pData, MX25L4_FORWARD_CHECK)) // se vero -> ci fermiamo e aggiorniamo il contesto
 8000478:	f107 0308 	add.w	r3, r7, #8
 800047c:	2108      	movs	r1, #8
 800047e:	4618      	mov	r0, r3
 8000480:	f000 f88a 	bl	8000598 <MEM_IsFree>
 8000484:	4603      	mov	r3, r0
 8000486:	2b00      	cmp	r3, #0
 8000488:	d00e      	beq.n	80004a8 <MEM_FindFreeSpace+0xa0>
		{
			if (memoryContext.firmwareVersion != MX25L4_FIRMWARE_VERSION) // se vero -> scriviamo l'header della nuova versione
 800048a:	4b10      	ldr	r3, [pc, #64]	@ (80004cc <MEM_FindFreeSpace+0xc4>)
 800048c:	885b      	ldrh	r3, [r3, #2]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d005      	beq.n	800049e <MEM_FindFreeSpace+0x96>
			{
				MEM_WriteHeader(addr);
 8000492:	6938      	ldr	r0, [r7, #16]
 8000494:	f000 f81c 	bl	80004d0 <MEM_WriteHeader>
				addr += MX25L4_HEADER_BYTE_NUM;
 8000498:	693b      	ldr	r3, [r7, #16]
 800049a:	3304      	adds	r3, #4
 800049c:	613b      	str	r3, [r7, #16]
			}
			memoryContext.addrFreeSpace = addr;
 800049e:	4a0b      	ldr	r2, [pc, #44]	@ (80004cc <MEM_FindFreeSpace+0xc4>)
 80004a0:	693b      	ldr	r3, [r7, #16]
 80004a2:	6053      	str	r3, [r2, #4]
			stop = true;
 80004a4:	2301      	movs	r3, #1
 80004a6:	75fb      	strb	r3, [r7, #23]
		}

		addr += memoryContext.packetSize; // Continuiamo ad avanzare
 80004a8:	4b08      	ldr	r3, [pc, #32]	@ (80004cc <MEM_FindFreeSpace+0xc4>)
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	461a      	mov	r2, r3
 80004ae:	693b      	ldr	r3, [r7, #16]
 80004b0:	4413      	add	r3, r2
 80004b2:	613b      	str	r3, [r7, #16]
	while (!stop)
 80004b4:	7dfb      	ldrb	r3, [r7, #23]
 80004b6:	f083 0301 	eor.w	r3, r3, #1
 80004ba:	b2db      	uxtb	r3, r3
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d1c6      	bne.n	800044e <MEM_FindFreeSpace+0x46>
	}

	return true;
 80004c0:	2301      	movs	r3, #1
}
 80004c2:	4618      	mov	r0, r3
 80004c4:	3718      	adds	r7, #24
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	20000078 	.word	0x20000078

080004d0 <MEM_WriteHeader>:

bool MEM_WriteHeader(uint32_t addr)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b084      	sub	sp, #16
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	uint8_t pData[MX25L4_HEADER_BYTE_NUM] =
 80004d8:	4b06      	ldr	r3, [pc, #24]	@ (80004f4 <MEM_WriteHeader+0x24>)
 80004da:	60fb      	str	r3, [r7, #12]
	{ MX25L4_HEADER_BYTE_0, MX25L4_HEADER_BYTE_1, MX25L4_FIRMWARE_VERSION, MX25L4_PACKET_SIZE };

	return MEM_Write(pData, MX25L4_HEADER_BYTE_NUM, addr);
 80004dc:	f107 030c 	add.w	r3, r7, #12
 80004e0:	687a      	ldr	r2, [r7, #4]
 80004e2:	2104      	movs	r1, #4
 80004e4:	4618      	mov	r0, r3
 80004e6:	f000 f875 	bl	80005d4 <MEM_Write>
 80004ea:	4603      	mov	r3, r0
}
 80004ec:	4618      	mov	r0, r3
 80004ee:	3710      	adds	r7, #16
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	5a0055ff 	.word	0x5a0055ff

080004f8 <MEM_IsHeader>:

bool MEM_IsHeader(uint8_t *pData)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b085      	sub	sp, #20
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
	bool isOK = true;
 8000500:	2301      	movs	r3, #1
 8000502:	73fb      	strb	r3, [r7, #15]
	isOK &= pData[0] == MX25L4_HEADER_BYTE_0;
 8000504:	7bfb      	ldrb	r3, [r7, #15]
 8000506:	687a      	ldr	r2, [r7, #4]
 8000508:	7812      	ldrb	r2, [r2, #0]
 800050a:	2aff      	cmp	r2, #255	@ 0xff
 800050c:	bf0c      	ite	eq
 800050e:	2201      	moveq	r2, #1
 8000510:	2200      	movne	r2, #0
 8000512:	b2d2      	uxtb	r2, r2
 8000514:	4013      	ands	r3, r2
 8000516:	2b00      	cmp	r3, #0
 8000518:	bf14      	ite	ne
 800051a:	2301      	movne	r3, #1
 800051c:	2300      	moveq	r3, #0
 800051e:	73fb      	strb	r3, [r7, #15]
	isOK &= pData[1] == MX25L4_HEADER_BYTE_1;
 8000520:	7bfb      	ldrb	r3, [r7, #15]
 8000522:	687a      	ldr	r2, [r7, #4]
 8000524:	3201      	adds	r2, #1
 8000526:	7812      	ldrb	r2, [r2, #0]
 8000528:	2a55      	cmp	r2, #85	@ 0x55
 800052a:	bf0c      	ite	eq
 800052c:	2201      	moveq	r2, #1
 800052e:	2200      	movne	r2, #0
 8000530:	b2d2      	uxtb	r2, r2
 8000532:	4013      	ands	r3, r2
 8000534:	2b00      	cmp	r3, #0
 8000536:	bf14      	ite	ne
 8000538:	2301      	movne	r3, #1
 800053a:	2300      	moveq	r3, #0
 800053c:	73fb      	strb	r3, [r7, #15]
	isOK &= (pData[2] == (memoryContext.firmwareVersion + 1)); 	// Versioni del firmware consecutive TODO da chiedere
 800053e:	7bfb      	ldrb	r3, [r7, #15]
 8000540:	687a      	ldr	r2, [r7, #4]
 8000542:	3202      	adds	r2, #2
 8000544:	7812      	ldrb	r2, [r2, #0]
 8000546:	4611      	mov	r1, r2
 8000548:	4a12      	ldr	r2, [pc, #72]	@ (8000594 <MEM_IsHeader+0x9c>)
 800054a:	8852      	ldrh	r2, [r2, #2]
 800054c:	3201      	adds	r2, #1
 800054e:	4291      	cmp	r1, r2
 8000550:	bf0c      	ite	eq
 8000552:	2201      	moveq	r2, #1
 8000554:	2200      	movne	r2, #0
 8000556:	b2d2      	uxtb	r2, r2
 8000558:	4013      	ands	r3, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	bf14      	ite	ne
 800055e:	2301      	movne	r3, #1
 8000560:	2300      	moveq	r3, #0
 8000562:	73fb      	strb	r3, [r7, #15]
	isOK &= ((pData[3] % 2) == 0); 								// Dimensioni del pacchetto "pari" TODO da chiedere
 8000564:	7bfb      	ldrb	r3, [r7, #15]
 8000566:	687a      	ldr	r2, [r7, #4]
 8000568:	3203      	adds	r2, #3
 800056a:	7812      	ldrb	r2, [r2, #0]
 800056c:	f002 0201 	and.w	r2, r2, #1
 8000570:	b2d2      	uxtb	r2, r2
 8000572:	2a00      	cmp	r2, #0
 8000574:	bf0c      	ite	eq
 8000576:	2201      	moveq	r2, #1
 8000578:	2200      	movne	r2, #0
 800057a:	b2d2      	uxtb	r2, r2
 800057c:	4013      	ands	r3, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	bf14      	ite	ne
 8000582:	2301      	movne	r3, #1
 8000584:	2300      	moveq	r3, #0
 8000586:	73fb      	strb	r3, [r7, #15]
	return isOK;
 8000588:	7bfb      	ldrb	r3, [r7, #15]
}
 800058a:	4618      	mov	r0, r3
 800058c:	3714      	adds	r7, #20
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	20000078 	.word	0x20000078

08000598 <MEM_IsFree>:

bool MEM_IsFree(uint8_t *pData, uint8_t size)
{
 8000598:	b480      	push	{r7}
 800059a:	b085      	sub	sp, #20
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	460b      	mov	r3, r1
 80005a2:	70fb      	strb	r3, [r7, #3]
	for (uint8_t i = 0; i < size; i++)
 80005a4:	2300      	movs	r3, #0
 80005a6:	73fb      	strb	r3, [r7, #15]
 80005a8:	e00a      	b.n	80005c0 <MEM_IsFree+0x28>
	{
		if ((pData[i] & 0xFF) != 0xFF)
 80005aa:	7bfb      	ldrb	r3, [r7, #15]
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	4413      	add	r3, r2
 80005b0:	781b      	ldrb	r3, [r3, #0]
 80005b2:	2bff      	cmp	r3, #255	@ 0xff
 80005b4:	d001      	beq.n	80005ba <MEM_IsFree+0x22>
		{
			return false;
 80005b6:	2300      	movs	r3, #0
 80005b8:	e007      	b.n	80005ca <MEM_IsFree+0x32>
	for (uint8_t i = 0; i < size; i++)
 80005ba:	7bfb      	ldrb	r3, [r7, #15]
 80005bc:	3301      	adds	r3, #1
 80005be:	73fb      	strb	r3, [r7, #15]
 80005c0:	7bfa      	ldrb	r2, [r7, #15]
 80005c2:	78fb      	ldrb	r3, [r7, #3]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d3f0      	bcc.n	80005aa <MEM_IsFree+0x12>
		}
	}
	return true;
 80005c8:	2301      	movs	r3, #1
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bc80      	pop	{r7}
 80005d2:	4770      	bx	lr

080005d4 <MEM_Write>:

bool MEM_Write(uint8_t *pData, uint16_t size, uint32_t addr)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b088      	sub	sp, #32
 80005d8:	af00      	add	r7, sp, #0
 80005da:	60f8      	str	r0, [r7, #12]
 80005dc:	460b      	mov	r3, r1
 80005de:	607a      	str	r2, [r7, #4]
 80005e0:	817b      	strh	r3, [r7, #10]
	if (MX25L4_BYTE0(addr) != 0x00)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MEM_Write+0x1a>
	{
		return false;
 80005ea:	2300      	movs	r3, #0
 80005ec:	e052      	b.n	8000694 <MEM_Write+0xc0>
	}

	bool isOK = true;
 80005ee:	2301      	movs	r3, #1
 80005f0:	77fb      	strb	r3, [r7, #31]

	uint8_t cmdWREN = MX25L4_CMD_WREN;
 80005f2:	2306      	movs	r3, #6
 80005f4:	75fb      	strb	r3, [r7, #23]
	uint8_t *cmdWRITE = malloc((size_t) (size + 1 + 3)); // TODO da chiedere se va bene
 80005f6:	897b      	ldrh	r3, [r7, #10]
 80005f8:	3304      	adds	r3, #4
 80005fa:	4618      	mov	r0, r3
 80005fc:	f002 ffa2 	bl	8003544 <malloc>
 8000600:	4603      	mov	r3, r0
 8000602:	61bb      	str	r3, [r7, #24]
	if (cmdWRITE == NULL)
 8000604:	69bb      	ldr	r3, [r7, #24]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d101      	bne.n	800060e <MEM_Write+0x3a>
	{
		return false;
 800060a:	2300      	movs	r3, #0
 800060c:	e042      	b.n	8000694 <MEM_Write+0xc0>
	}

	cmdWRITE[0] = MX25L4_CMD_PP;
 800060e:	69bb      	ldr	r3, [r7, #24]
 8000610:	2202      	movs	r2, #2
 8000612:	701a      	strb	r2, [r3, #0]
	cmdWRITE[1] = MX25L4_BYTE2(addr);
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	0c1a      	lsrs	r2, r3, #16
 8000618:	69bb      	ldr	r3, [r7, #24]
 800061a:	3301      	adds	r3, #1
 800061c:	b2d2      	uxtb	r2, r2
 800061e:	701a      	strb	r2, [r3, #0]
	cmdWRITE[2] = MX25L4_BYTE1(addr);
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	0a1a      	lsrs	r2, r3, #8
 8000624:	69bb      	ldr	r3, [r7, #24]
 8000626:	3302      	adds	r3, #2
 8000628:	b2d2      	uxtb	r2, r2
 800062a:	701a      	strb	r2, [r3, #0]
	cmdWRITE[3] = 0x00;  // TODO DA VEDERE DATA SHEET 256 BYTE
 800062c:	69bb      	ldr	r3, [r7, #24]
 800062e:	3303      	adds	r3, #3
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]

	memcpy(cmdWRITE + 4, pData, size);
 8000634:	69bb      	ldr	r3, [r7, #24]
 8000636:	3304      	adds	r3, #4
 8000638:	897a      	ldrh	r2, [r7, #10]
 800063a:	68f9      	ldr	r1, [r7, #12]
 800063c:	4618      	mov	r0, r3
 800063e:	f003 f87b 	bl	8003738 <memcpy>

	// abilitazione della scrittura
	CS_Select();
 8000642:	f7ff fe75 	bl	8000330 <CS_Select>
	isOK &= SPI_Transmit(&cmdWREN, 1, MX25L4_MAX_CMD_TIME);
 8000646:	f107 0317 	add.w	r3, r7, #23
 800064a:	2264      	movs	r2, #100	@ 0x64
 800064c:	2101      	movs	r1, #1
 800064e:	4618      	mov	r0, r3
 8000650:	f7ff fe86 	bl	8000360 <SPI_Transmit>
 8000654:	4603      	mov	r3, r0
 8000656:	461a      	mov	r2, r3
 8000658:	7ffb      	ldrb	r3, [r7, #31]
 800065a:	4013      	ands	r3, r2
 800065c:	2b00      	cmp	r3, #0
 800065e:	bf14      	ite	ne
 8000660:	2301      	movne	r3, #1
 8000662:	2300      	moveq	r3, #0
 8000664:	77fb      	strb	r3, [r7, #31]
	CS_Unselect();
 8000666:	f7ff fe6f 	bl	8000348 <CS_Unselect>
	MEM_ReadRegister(&registerValue);

#endif

	// Scrittura dei dati
	CS_Select();
 800066a:	f7ff fe61 	bl	8000330 <CS_Select>
	isOK &= SPI_Transmit(cmdWRITE, size, MX25L4_MAX_RW_TIME);
 800066e:	897b      	ldrh	r3, [r7, #10]
 8000670:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000674:	4619      	mov	r1, r3
 8000676:	69b8      	ldr	r0, [r7, #24]
 8000678:	f7ff fe72 	bl	8000360 <SPI_Transmit>
 800067c:	4603      	mov	r3, r0
 800067e:	461a      	mov	r2, r3
 8000680:	7ffb      	ldrb	r3, [r7, #31]
 8000682:	4013      	ands	r3, r2
 8000684:	2b00      	cmp	r3, #0
 8000686:	bf14      	ite	ne
 8000688:	2301      	movne	r3, #1
 800068a:	2300      	moveq	r3, #0
 800068c:	77fb      	strb	r3, [r7, #31]
	CS_Unselect();
 800068e:	f7ff fe5b 	bl	8000348 <CS_Unselect>

	return false;
 8000692:	2300      	movs	r3, #0
}
 8000694:	4618      	mov	r0, r3
 8000696:	3720      	adds	r7, #32
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}

0800069c <MEM_ReadRegister>:

bool MEM_ReadRegister(uint8_t *pData)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
	bool isOK = true;
 80006a4:	2301      	movs	r3, #1
 80006a6:	73fb      	strb	r3, [r7, #15]
	uint8_t cmd = MX25L4_CMD_RDSR;
 80006a8:	2305      	movs	r3, #5
 80006aa:	73bb      	strb	r3, [r7, #14]
	// Chip Select - ON
	CS_Select();
 80006ac:	f7ff fe40 	bl	8000330 <CS_Select>

	isOK &= SPI_Transmit(&cmd, 1, MX25L4_MAX_CMD_TIME);
 80006b0:	f107 030e 	add.w	r3, r7, #14
 80006b4:	2264      	movs	r2, #100	@ 0x64
 80006b6:	2101      	movs	r1, #1
 80006b8:	4618      	mov	r0, r3
 80006ba:	f7ff fe51 	bl	8000360 <SPI_Transmit>
 80006be:	4603      	mov	r3, r0
 80006c0:	461a      	mov	r2, r3
 80006c2:	7bfb      	ldrb	r3, [r7, #15]
 80006c4:	4013      	ands	r3, r2
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	bf14      	ite	ne
 80006ca:	2301      	movne	r3, #1
 80006cc:	2300      	moveq	r3, #0
 80006ce:	73fb      	strb	r3, [r7, #15]
	isOK &= SPI_Receive(pData, 1, MX25L4_MAX_RW_TIME);
 80006d0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80006d4:	2101      	movs	r1, #1
 80006d6:	6878      	ldr	r0, [r7, #4]
 80006d8:	f7ff fe5c 	bl	8000394 <SPI_Receive>
 80006dc:	4603      	mov	r3, r0
 80006de:	461a      	mov	r2, r3
 80006e0:	7bfb      	ldrb	r3, [r7, #15]
 80006e2:	4013      	ands	r3, r2
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	bf14      	ite	ne
 80006e8:	2301      	movne	r3, #1
 80006ea:	2300      	moveq	r3, #0
 80006ec:	73fb      	strb	r3, [r7, #15]

	// Chip Select - OFF
	CS_Unselect();
 80006ee:	f7ff fe2b 	bl	8000348 <CS_Unselect>

	return isOK;
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3710      	adds	r7, #16
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}

080006fc <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b085      	sub	sp, #20
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000704:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000708:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800070a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4313      	orrs	r3, r2
 8000712:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000714:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000718:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	4013      	ands	r3, r2
 800071e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000720:	68fb      	ldr	r3, [r7, #12]
}
 8000722:	bf00      	nop
 8000724:	3714      	adds	r7, #20
 8000726:	46bd      	mov	sp, r7
 8000728:	bc80      	pop	{r7}
 800072a:	4770      	bx	lr

0800072c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000732:	f000 f9e5 	bl	8000b00 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000736:	f000 f819 	bl	800076c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800073a:	f000 f8a7 	bl	800088c <MX_GPIO_Init>
	MX_SPI1_Init();
 800073e:	f000 f867 	bl	8000810 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */

	MX25L4_Init();
 8000742:	f7ff fd19 	bl	8000178 <MX25L4_Init>
	MX25L4_ReadID(memID);
 8000746:	4807      	ldr	r0, [pc, #28]	@ (8000764 <main+0x38>)
 8000748:	f7ff fd74 	bl	8000234 <MX25L4_ReadID>
	bool isOccupied = MX25L4_isOccupied();
 800074c:	f7ff fddd 	bl	800030a <MX25L4_isOccupied>
 8000750:	4603      	mov	r3, r0
 8000752:	71fb      	strb	r3, [r7, #7]

	MX25L4_ReadData(data, 100, 0x0);
 8000754:	2200      	movs	r2, #0
 8000756:	2164      	movs	r1, #100	@ 0x64
 8000758:	4803      	ldr	r0, [pc, #12]	@ (8000768 <main+0x3c>)
 800075a:	f7ff fd9a 	bl	8000292 <MX25L4_ReadData>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 800075e:	bf00      	nop
 8000760:	e7fd      	b.n	800075e <main+0x32>
 8000762:	bf00      	nop
 8000764:	200000e4 	.word	0x200000e4
 8000768:	200000e8 	.word	0x200000e8

0800076c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b09a      	sub	sp, #104	@ 0x68
 8000770:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8000772:	f107 0320 	add.w	r3, r7, #32
 8000776:	2248      	movs	r2, #72	@ 0x48
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f002 ff98 	bl	80036b0 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
 800078c:	611a      	str	r2, [r3, #16]
 800078e:	615a      	str	r2, [r3, #20]
 8000790:	619a      	str	r2, [r3, #24]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000792:	4b1e      	ldr	r3, [pc, #120]	@ (800080c <SystemClock_Config+0xa0>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800079a:	4a1c      	ldr	r2, [pc, #112]	@ (800080c <SystemClock_Config+0xa0>)
 800079c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80007a0:	6013      	str	r3, [r2, #0]
 80007a2:	4b1a      	ldr	r3, [pc, #104]	@ (800080c <SystemClock_Config+0xa0>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	683b      	ldr	r3, [r7, #0]

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80007ae:	2320      	movs	r3, #32
 80007b0:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007b2:	2301      	movs	r3, #1
 80007b4:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80007b6:	2300      	movs	r3, #0
 80007b8:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007ba:	2360      	movs	r3, #96	@ 0x60
 80007bc:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007be:	2300      	movs	r3, #0
 80007c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c2:	f107 0320 	add.w	r3, r7, #32
 80007c6:	4618      	mov	r0, r3
 80007c8:	f000 ff26 	bl	8001618 <HAL_RCC_OscConfig>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <SystemClock_Config+0x6a>
	{
		Error_Handler();
 80007d2:	f000 f883 	bl	80008dc <Error_Handler>
	}

	/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3 | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1
 80007d6:	234f      	movs	r3, #79	@ 0x4f
 80007d8:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80007da:	2300      	movs	r3, #0
 80007dc:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007de:	2300      	movs	r3, #0
 80007e0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e2:	2300      	movs	r3, #0
 80007e4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e6:	2300      	movs	r3, #0
 80007e8:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80007ea:	2300      	movs	r3, #0
 80007ec:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	2100      	movs	r1, #0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f001 fa92 	bl	8001d1c <HAL_RCC_ClockConfig>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <SystemClock_Config+0x96>
	{
		Error_Handler();
 80007fe:	f000 f86d 	bl	80008dc <Error_Handler>
	}
}
 8000802:	bf00      	nop
 8000804:	3768      	adds	r7, #104	@ 0x68
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	58000400 	.word	0x58000400

08000810 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000814:	4b1b      	ldr	r3, [pc, #108]	@ (8000884 <MX_SPI1_Init+0x74>)
 8000816:	4a1c      	ldr	r2, [pc, #112]	@ (8000888 <MX_SPI1_Init+0x78>)
 8000818:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800081a:	4b1a      	ldr	r3, [pc, #104]	@ (8000884 <MX_SPI1_Init+0x74>)
 800081c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000820:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000822:	4b18      	ldr	r3, [pc, #96]	@ (8000884 <MX_SPI1_Init+0x74>)
 8000824:	2200      	movs	r2, #0
 8000826:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000828:	4b16      	ldr	r3, [pc, #88]	@ (8000884 <MX_SPI1_Init+0x74>)
 800082a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800082e:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000830:	4b14      	ldr	r3, [pc, #80]	@ (8000884 <MX_SPI1_Init+0x74>)
 8000832:	2200      	movs	r2, #0
 8000834:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000836:	4b13      	ldr	r3, [pc, #76]	@ (8000884 <MX_SPI1_Init+0x74>)
 8000838:	2200      	movs	r2, #0
 800083a:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800083c:	4b11      	ldr	r3, [pc, #68]	@ (8000884 <MX_SPI1_Init+0x74>)
 800083e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000842:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000844:	4b0f      	ldr	r3, [pc, #60]	@ (8000884 <MX_SPI1_Init+0x74>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800084a:	4b0e      	ldr	r3, [pc, #56]	@ (8000884 <MX_SPI1_Init+0x74>)
 800084c:	2200      	movs	r2, #0
 800084e:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000850:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <MX_SPI1_Init+0x74>)
 8000852:	2200      	movs	r2, #0
 8000854:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000856:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <MX_SPI1_Init+0x74>)
 8000858:	2200      	movs	r2, #0
 800085a:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 7;
 800085c:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <MX_SPI1_Init+0x74>)
 800085e:	2207      	movs	r2, #7
 8000860:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000862:	4b08      	ldr	r3, [pc, #32]	@ (8000884 <MX_SPI1_Init+0x74>)
 8000864:	2200      	movs	r2, #0
 8000866:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <MX_SPI1_Init+0x74>)
 800086a:	2200      	movs	r2, #0
 800086c:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800086e:	4805      	ldr	r0, [pc, #20]	@ (8000884 <MX_SPI1_Init+0x74>)
 8000870:	f001 fcfc 	bl	800226c <HAL_SPI_Init>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_SPI1_Init+0x6e>
	{
		Error_Handler();
 800087a:	f000 f82f 	bl	80008dc <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 800087e:	bf00      	nop
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000080 	.word	0x20000080
 8000888:	40013000 	.word	0x40013000

0800088c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b086      	sub	sp, #24
 8000890:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
 800089e:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80008a0:	2001      	movs	r0, #1
 80008a2:	f7ff ff2b 	bl	80006fc <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80008a6:	2002      	movs	r0, #2
 80008a8:	f7ff ff28 	bl	80006fc <LL_AHB2_GRP1_EnableClock>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, HOLD_FLASH_Pin | CS_FLASH_Pin, GPIO_PIN_SET);
 80008ac:	2201      	movs	r2, #1
 80008ae:	21a0      	movs	r1, #160	@ 0xa0
 80008b0:	4809      	ldr	r0, [pc, #36]	@ (80008d8 <MX_GPIO_Init+0x4c>)
 80008b2:	f000 fbdd 	bl	8001070 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : HOLD_FLASH_Pin CS_FLASH_Pin */
	GPIO_InitStruct.Pin = HOLD_FLASH_Pin | CS_FLASH_Pin;
 80008b6:	23a0      	movs	r3, #160	@ 0xa0
 80008b8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ba:	2301      	movs	r3, #1
 80008bc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	2300      	movs	r3, #0
 80008c0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c2:	2300      	movs	r3, #0
 80008c4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	4619      	mov	r1, r3
 80008ca:	4803      	ldr	r0, [pc, #12]	@ (80008d8 <MX_GPIO_Init+0x4c>)
 80008cc:	f000 fa70 	bl	8000db0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 80008d0:	bf00      	nop
 80008d2:	3718      	adds	r7, #24
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	48000400 	.word	0x48000400

080008dc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008e0:	b672      	cpsid	i
}
 80008e2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80008e4:	bf00      	nop
 80008e6:	e7fd      	b.n	80008e4 <Error_Handler+0x8>

080008e8 <LL_AHB2_GRP1_EnableClock>:
{
 80008e8:	b480      	push	{r7}
 80008ea:	b085      	sub	sp, #20
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80008f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80008f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80008f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000900:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000904:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4013      	ands	r3, r2
 800090a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800090c:	68fb      	ldr	r3, [r7, #12]
}
 800090e:	bf00      	nop
 8000910:	3714      	adds	r7, #20
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr

08000918 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000918:	b480      	push	{r7}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000920:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000924:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000926:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	4313      	orrs	r3, r2
 800092e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000930:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000934:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	4013      	ands	r3, r2
 800093a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800093c:	68fb      	ldr	r3, [r7, #12]
}
 800093e:	bf00      	nop
 8000940:	3714      	adds	r7, #20
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr

08000948 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr

08000954 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b088      	sub	sp, #32
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095c:	f107 030c 	add.w	r3, r7, #12
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a18      	ldr	r2, [pc, #96]	@ (80009d4 <HAL_SPI_MspInit+0x80>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d12a      	bne.n	80009cc <HAL_SPI_MspInit+0x78>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000976:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800097a:	f7ff ffcd 	bl	8000918 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800097e:	2001      	movs	r0, #1
 8000980:	f7ff ffb2 	bl	80008e8 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000984:	2002      	movs	r0, #2
 8000986:	f7ff ffaf 	bl	80008e8 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 800098a:	2382      	movs	r3, #130	@ 0x82
 800098c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800099a:	2305      	movs	r3, #5
 800099c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099e:	f107 030c 	add.w	r3, r7, #12
 80009a2:	4619      	mov	r1, r3
 80009a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009a8:	f000 fa02 	bl	8000db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80009ac:	2310      	movs	r3, #16
 80009ae:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b0:	2302      	movs	r3, #2
 80009b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b8:	2300      	movs	r3, #0
 80009ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80009bc:	2305      	movs	r3, #5
 80009be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c0:	f107 030c 	add.w	r3, r7, #12
 80009c4:	4619      	mov	r1, r3
 80009c6:	4804      	ldr	r0, [pc, #16]	@ (80009d8 <HAL_SPI_MspInit+0x84>)
 80009c8:	f000 f9f2 	bl	8000db0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80009cc:	bf00      	nop
 80009ce:	3720      	adds	r7, #32
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	40013000 	.word	0x40013000
 80009d8:	48000400 	.word	0x48000400

080009dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <NMI_Handler+0x4>

080009e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009e8:	bf00      	nop
 80009ea:	e7fd      	b.n	80009e8 <HardFault_Handler+0x4>

080009ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009f0:	bf00      	nop
 80009f2:	e7fd      	b.n	80009f0 <MemManage_Handler+0x4>

080009f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009f8:	bf00      	nop
 80009fa:	e7fd      	b.n	80009f8 <BusFault_Handler+0x4>

080009fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a00:	bf00      	nop
 8000a02:	e7fd      	b.n	8000a00 <UsageFault_Handler+0x4>

08000a04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr

08000a10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bc80      	pop	{r7}
 8000a1a:	4770      	bx	lr

08000a1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a20:	bf00      	nop
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr

08000a28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a2c:	f000 f8c2 	bl	8000bb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a30:	bf00      	nop
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a3c:	4a14      	ldr	r2, [pc, #80]	@ (8000a90 <_sbrk+0x5c>)
 8000a3e:	4b15      	ldr	r3, [pc, #84]	@ (8000a94 <_sbrk+0x60>)
 8000a40:	1ad3      	subs	r3, r2, r3
 8000a42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a48:	4b13      	ldr	r3, [pc, #76]	@ (8000a98 <_sbrk+0x64>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d102      	bne.n	8000a56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a50:	4b11      	ldr	r3, [pc, #68]	@ (8000a98 <_sbrk+0x64>)
 8000a52:	4a12      	ldr	r2, [pc, #72]	@ (8000a9c <_sbrk+0x68>)
 8000a54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a56:	4b10      	ldr	r3, [pc, #64]	@ (8000a98 <_sbrk+0x64>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d207      	bcs.n	8000a74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a64:	f002 fe3c 	bl	80036e0 <__errno>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	220c      	movs	r2, #12
 8000a6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a72:	e009      	b.n	8000a88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a74:	4b08      	ldr	r3, [pc, #32]	@ (8000a98 <_sbrk+0x64>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a7a:	4b07      	ldr	r3, [pc, #28]	@ (8000a98 <_sbrk+0x64>)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4413      	add	r3, r2
 8000a82:	4a05      	ldr	r2, [pc, #20]	@ (8000a98 <_sbrk+0x64>)
 8000a84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a86:	68fb      	ldr	r3, [r7, #12]
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	3718      	adds	r7, #24
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	20010000 	.word	0x20010000
 8000a94:	00000400 	.word	0x00000400
 8000a98:	2000014c 	.word	0x2000014c
 8000a9c:	200002a0 	.word	0x200002a0

08000aa0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr

08000aac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000aac:	480d      	ldr	r0, [pc, #52]	@ (8000ae4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000aae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ab0:	f7ff fff6 	bl	8000aa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ab4:	480c      	ldr	r0, [pc, #48]	@ (8000ae8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ab6:	490d      	ldr	r1, [pc, #52]	@ (8000aec <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ab8:	4a0d      	ldr	r2, [pc, #52]	@ (8000af0 <LoopForever+0xe>)
  movs r3, #0
 8000aba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000abc:	e002      	b.n	8000ac4 <LoopCopyDataInit>

08000abe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000abe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ac2:	3304      	adds	r3, #4

08000ac4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ac4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ac6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ac8:	d3f9      	bcc.n	8000abe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aca:	4a0a      	ldr	r2, [pc, #40]	@ (8000af4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000acc:	4c0a      	ldr	r4, [pc, #40]	@ (8000af8 <LoopForever+0x16>)
  movs r3, #0
 8000ace:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad0:	e001      	b.n	8000ad6 <LoopFillZerobss>

08000ad2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ad2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ad4:	3204      	adds	r2, #4

08000ad6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ad6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ad8:	d3fb      	bcc.n	8000ad2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ada:	f002 fe07 	bl	80036ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ade:	f7ff fe25 	bl	800072c <main>

08000ae2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ae2:	e7fe      	b.n	8000ae2 <LoopForever>
  ldr   r0, =_estack
 8000ae4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000aec:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000af0:	08003810 	.word	0x08003810
  ldr r2, =_sbss
 8000af4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000af8:	2000029c 	.word	0x2000029c

08000afc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000afc:	e7fe      	b.n	8000afc <ADC_IRQHandler>
	...

08000b00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b06:	2300      	movs	r3, #0
 8000b08:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b0a:	2003      	movs	r0, #3
 8000b0c:	f000 f91e 	bl	8000d4c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000b10:	f001 fae6 	bl	80020e0 <HAL_RCC_GetHCLKFreq>
 8000b14:	4603      	mov	r3, r0
 8000b16:	4a09      	ldr	r2, [pc, #36]	@ (8000b3c <HAL_Init+0x3c>)
 8000b18:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b1a:	200f      	movs	r0, #15
 8000b1c:	f000 f810 	bl	8000b40 <HAL_InitTick>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d002      	beq.n	8000b2c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b26:	2301      	movs	r3, #1
 8000b28:	71fb      	strb	r3, [r7, #7]
 8000b2a:	e001      	b.n	8000b30 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b2c:	f7ff ff0c 	bl	8000948 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b30:	79fb      	ldrb	r3, [r7, #7]
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	20000000 	.word	0x20000000

08000b40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000b4c:	4b17      	ldr	r3, [pc, #92]	@ (8000bac <HAL_InitTick+0x6c>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d024      	beq.n	8000b9e <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000b54:	f001 fac4 	bl	80020e0 <HAL_RCC_GetHCLKFreq>
 8000b58:	4602      	mov	r2, r0
 8000b5a:	4b14      	ldr	r3, [pc, #80]	@ (8000bac <HAL_InitTick+0x6c>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	4619      	mov	r1, r3
 8000b60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b64:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f000 f912 	bl	8000d96 <HAL_SYSTICK_Config>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d10f      	bne.n	8000b98 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2b0f      	cmp	r3, #15
 8000b7c:	d809      	bhi.n	8000b92 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	6879      	ldr	r1, [r7, #4]
 8000b82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b86:	f000 f8ec 	bl	8000d62 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b8a:	4a09      	ldr	r2, [pc, #36]	@ (8000bb0 <HAL_InitTick+0x70>)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6013      	str	r3, [r2, #0]
 8000b90:	e007      	b.n	8000ba2 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8000b92:	2301      	movs	r3, #1
 8000b94:	73fb      	strb	r3, [r7, #15]
 8000b96:	e004      	b.n	8000ba2 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	73fb      	strb	r3, [r7, #15]
 8000b9c:	e001      	b.n	8000ba2 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3710      	adds	r7, #16
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20000008 	.word	0x20000008
 8000bb0:	20000004 	.word	0x20000004

08000bb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bb8:	4b05      	ldr	r3, [pc, #20]	@ (8000bd0 <HAL_IncTick+0x1c>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	4b05      	ldr	r3, [pc, #20]	@ (8000bd4 <HAL_IncTick+0x20>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	4a03      	ldr	r2, [pc, #12]	@ (8000bd4 <HAL_IncTick+0x20>)
 8000bc6:	6013      	str	r3, [r2, #0]
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bc80      	pop	{r7}
 8000bce:	4770      	bx	lr
 8000bd0:	20000008 	.word	0x20000008
 8000bd4:	20000150 	.word	0x20000150

08000bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  return uwTick;
 8000bdc:	4b02      	ldr	r3, [pc, #8]	@ (8000be8 <HAL_GetTick+0x10>)
 8000bde:	681b      	ldr	r3, [r3, #0]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bc80      	pop	{r7}
 8000be6:	4770      	bx	lr
 8000be8:	20000150 	.word	0x20000150

08000bec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	f003 0307 	and.w	r3, r3, #7
 8000bfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c30 <__NVIC_SetPriorityGrouping+0x44>)
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c02:	68ba      	ldr	r2, [r7, #8]
 8000c04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c08:	4013      	ands	r3, r2
 8000c0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c1e:	4a04      	ldr	r2, [pc, #16]	@ (8000c30 <__NVIC_SetPriorityGrouping+0x44>)
 8000c20:	68bb      	ldr	r3, [r7, #8]
 8000c22:	60d3      	str	r3, [r2, #12]
}
 8000c24:	bf00      	nop
 8000c26:	3714      	adds	r7, #20
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bc80      	pop	{r7}
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c38:	4b04      	ldr	r3, [pc, #16]	@ (8000c4c <__NVIC_GetPriorityGrouping+0x18>)
 8000c3a:	68db      	ldr	r3, [r3, #12]
 8000c3c:	0a1b      	lsrs	r3, r3, #8
 8000c3e:	f003 0307 	and.w	r3, r3, #7
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bc80      	pop	{r7}
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	e000ed00 	.word	0xe000ed00

08000c50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	6039      	str	r1, [r7, #0]
 8000c5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	db0a      	blt.n	8000c7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	b2da      	uxtb	r2, r3
 8000c68:	490c      	ldr	r1, [pc, #48]	@ (8000c9c <__NVIC_SetPriority+0x4c>)
 8000c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6e:	0112      	lsls	r2, r2, #4
 8000c70:	b2d2      	uxtb	r2, r2
 8000c72:	440b      	add	r3, r1
 8000c74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c78:	e00a      	b.n	8000c90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	b2da      	uxtb	r2, r3
 8000c7e:	4908      	ldr	r1, [pc, #32]	@ (8000ca0 <__NVIC_SetPriority+0x50>)
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	f003 030f 	and.w	r3, r3, #15
 8000c86:	3b04      	subs	r3, #4
 8000c88:	0112      	lsls	r2, r2, #4
 8000c8a:	b2d2      	uxtb	r2, r2
 8000c8c:	440b      	add	r3, r1
 8000c8e:	761a      	strb	r2, [r3, #24]
}
 8000c90:	bf00      	nop
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bc80      	pop	{r7}
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	e000e100 	.word	0xe000e100
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b089      	sub	sp, #36	@ 0x24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	60f8      	str	r0, [r7, #12]
 8000cac:	60b9      	str	r1, [r7, #8]
 8000cae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	f003 0307 	and.w	r3, r3, #7
 8000cb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	f1c3 0307 	rsb	r3, r3, #7
 8000cbe:	2b04      	cmp	r3, #4
 8000cc0:	bf28      	it	cs
 8000cc2:	2304      	movcs	r3, #4
 8000cc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	3304      	adds	r3, #4
 8000cca:	2b06      	cmp	r3, #6
 8000ccc:	d902      	bls.n	8000cd4 <NVIC_EncodePriority+0x30>
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	3b03      	subs	r3, #3
 8000cd2:	e000      	b.n	8000cd6 <NVIC_EncodePriority+0x32>
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce2:	43da      	mvns	r2, r3
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	401a      	ands	r2, r3
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf6:	43d9      	mvns	r1, r3
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cfc:	4313      	orrs	r3, r2
         );
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3724      	adds	r7, #36	@ 0x24
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bc80      	pop	{r7}
 8000d06:	4770      	bx	lr

08000d08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d18:	d301      	bcc.n	8000d1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e00f      	b.n	8000d3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d48 <SysTick_Config+0x40>)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	3b01      	subs	r3, #1
 8000d24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d26:	210f      	movs	r1, #15
 8000d28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d2c:	f7ff ff90 	bl	8000c50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d30:	4b05      	ldr	r3, [pc, #20]	@ (8000d48 <SysTick_Config+0x40>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d36:	4b04      	ldr	r3, [pc, #16]	@ (8000d48 <SysTick_Config+0x40>)
 8000d38:	2207      	movs	r2, #7
 8000d3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	e000e010 	.word	0xe000e010

08000d4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ff49 	bl	8000bec <__NVIC_SetPriorityGrouping>
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b086      	sub	sp, #24
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	4603      	mov	r3, r0
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
 8000d6e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d70:	f7ff ff60 	bl	8000c34 <__NVIC_GetPriorityGrouping>
 8000d74:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	68b9      	ldr	r1, [r7, #8]
 8000d7a:	6978      	ldr	r0, [r7, #20]
 8000d7c:	f7ff ff92 	bl	8000ca4 <NVIC_EncodePriority>
 8000d80:	4602      	mov	r2, r0
 8000d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d86:	4611      	mov	r1, r2
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff ff61 	bl	8000c50 <__NVIC_SetPriority>
}
 8000d8e:	bf00      	nop
 8000d90:	3718      	adds	r7, #24
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b082      	sub	sp, #8
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f7ff ffb2 	bl	8000d08 <SysTick_Config>
 8000da4:	4603      	mov	r3, r0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
	...

08000db0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b087      	sub	sp, #28
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dbe:	e140      	b.n	8001042 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dcc:	4013      	ands	r3, r2
 8000dce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	f000 8132 	beq.w	800103c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f003 0303 	and.w	r3, r3, #3
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d005      	beq.n	8000df0 <HAL_GPIO_Init+0x40>
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f003 0303 	and.w	r3, r3, #3
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	d130      	bne.n	8000e52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	689b      	ldr	r3, [r3, #8]
 8000df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	2203      	movs	r2, #3
 8000dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000e00:	43db      	mvns	r3, r3
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	4013      	ands	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	68da      	ldr	r2, [r3, #12]
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	693a      	ldr	r2, [r7, #16]
 8000e16:	4313      	orrs	r3, r2
 8000e18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e26:	2201      	movs	r2, #1
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	43db      	mvns	r3, r3
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	4013      	ands	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	091b      	lsrs	r3, r3, #4
 8000e3c:	f003 0201 	and.w	r2, r3, #1
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f003 0303 	and.w	r3, r3, #3
 8000e5a:	2b03      	cmp	r3, #3
 8000e5c:	d017      	beq.n	8000e8e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	68db      	ldr	r3, [r3, #12]
 8000e62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	2203      	movs	r2, #3
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	693a      	ldr	r2, [r7, #16]
 8000e72:	4013      	ands	r3, r2
 8000e74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	689a      	ldr	r2, [r3, #8]
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f003 0303 	and.w	r3, r3, #3
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	d123      	bne.n	8000ee2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	08da      	lsrs	r2, r3, #3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	3208      	adds	r2, #8
 8000ea2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ea6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	220f      	movs	r2, #15
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	43db      	mvns	r3, r3
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	4013      	ands	r3, r2
 8000ebc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	691a      	ldr	r2, [r3, #16]
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	f003 0307 	and.w	r3, r3, #7
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	08da      	lsrs	r2, r3, #3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3208      	adds	r2, #8
 8000edc:	6939      	ldr	r1, [r7, #16]
 8000ede:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	2203      	movs	r2, #3
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	f003 0203 	and.w	r2, r3, #3
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	f000 808c 	beq.w	800103c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8000f24:	4a4e      	ldr	r2, [pc, #312]	@ (8001060 <HAL_GPIO_Init+0x2b0>)
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	089b      	lsrs	r3, r3, #2
 8000f2a:	3302      	adds	r3, #2
 8000f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	f003 0303 	and.w	r3, r3, #3
 8000f38:	009b      	lsls	r3, r3, #2
 8000f3a:	2207      	movs	r2, #7
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4013      	ands	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f4e:	d00d      	beq.n	8000f6c <HAL_GPIO_Init+0x1bc>
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4a44      	ldr	r2, [pc, #272]	@ (8001064 <HAL_GPIO_Init+0x2b4>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d007      	beq.n	8000f68 <HAL_GPIO_Init+0x1b8>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4a43      	ldr	r2, [pc, #268]	@ (8001068 <HAL_GPIO_Init+0x2b8>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d101      	bne.n	8000f64 <HAL_GPIO_Init+0x1b4>
 8000f60:	2302      	movs	r3, #2
 8000f62:	e004      	b.n	8000f6e <HAL_GPIO_Init+0x1be>
 8000f64:	2307      	movs	r3, #7
 8000f66:	e002      	b.n	8000f6e <HAL_GPIO_Init+0x1be>
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e000      	b.n	8000f6e <HAL_GPIO_Init+0x1be>
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	697a      	ldr	r2, [r7, #20]
 8000f70:	f002 0203 	and.w	r2, r2, #3
 8000f74:	0092      	lsls	r2, r2, #2
 8000f76:	4093      	lsls	r3, r2
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f7e:	4938      	ldr	r1, [pc, #224]	@ (8001060 <HAL_GPIO_Init+0x2b0>)
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	089b      	lsrs	r3, r3, #2
 8000f84:	3302      	adds	r3, #2
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f8c:	4b37      	ldr	r3, [pc, #220]	@ (800106c <HAL_GPIO_Init+0x2bc>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	43db      	mvns	r3, r3
 8000f96:	693a      	ldr	r2, [r7, #16]
 8000f98:	4013      	ands	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d003      	beq.n	8000fb0 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fb0:	4a2e      	ldr	r2, [pc, #184]	@ (800106c <HAL_GPIO_Init+0x2bc>)
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000fb6:	4b2d      	ldr	r3, [pc, #180]	@ (800106c <HAL_GPIO_Init+0x2bc>)
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	43db      	mvns	r3, r3
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d003      	beq.n	8000fda <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000fda:	4a24      	ldr	r2, [pc, #144]	@ (800106c <HAL_GPIO_Init+0x2bc>)
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8000fe0:	4b22      	ldr	r3, [pc, #136]	@ (800106c <HAL_GPIO_Init+0x2bc>)
 8000fe2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fe6:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	43db      	mvns	r3, r3
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d003      	beq.n	8001006 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	4313      	orrs	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8001006:	4a19      	ldr	r2, [pc, #100]	@ (800106c <HAL_GPIO_Init+0x2bc>)
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800100e:	4b17      	ldr	r3, [pc, #92]	@ (800106c <HAL_GPIO_Init+0x2bc>)
 8001010:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001014:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	43db      	mvns	r3, r3
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4013      	ands	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d003      	beq.n	8001034 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	4313      	orrs	r3, r2
 8001032:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8001034:	4a0d      	ldr	r2, [pc, #52]	@ (800106c <HAL_GPIO_Init+0x2bc>)
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	3301      	adds	r3, #1
 8001040:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	fa22 f303 	lsr.w	r3, r2, r3
 800104c:	2b00      	cmp	r3, #0
 800104e:	f47f aeb7 	bne.w	8000dc0 <HAL_GPIO_Init+0x10>
  }
}
 8001052:	bf00      	nop
 8001054:	bf00      	nop
 8001056:	371c      	adds	r7, #28
 8001058:	46bd      	mov	sp, r7
 800105a:	bc80      	pop	{r7}
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	40010000 	.word	0x40010000
 8001064:	48000400 	.word	0x48000400
 8001068:	48000800 	.word	0x48000800
 800106c:	58000800 	.word	0x58000800

08001070 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	807b      	strh	r3, [r7, #2]
 800107c:	4613      	mov	r3, r2
 800107e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001080:	787b      	ldrb	r3, [r7, #1]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d003      	beq.n	800108e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001086:	887a      	ldrh	r2, [r7, #2]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800108c:	e002      	b.n	8001094 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800108e:	887a      	ldrh	r2, [r7, #2]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	bc80      	pop	{r7}
 800109c:	4770      	bx	lr
	...

080010a0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010a4:	4b04      	ldr	r3, [pc, #16]	@ (80010b8 <HAL_PWR_EnableBkUpAccess+0x18>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a03      	ldr	r2, [pc, #12]	@ (80010b8 <HAL_PWR_EnableBkUpAccess+0x18>)
 80010aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010ae:	6013      	str	r3, [r2, #0]
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bc80      	pop	{r7}
 80010b6:	4770      	bx	lr
 80010b8:	58000400 	.word	0x58000400

080010bc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80010c0:	4b03      	ldr	r3, [pc, #12]	@ (80010d0 <HAL_PWREx_GetVoltageRange+0x14>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr
 80010d0:	58000400 	.word	0x58000400

080010d4 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80010d8:	4b06      	ldr	r3, [pc, #24]	@ (80010f4 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80010e4:	d101      	bne.n	80010ea <LL_PWR_IsEnabledBkUpAccess+0x16>
 80010e6:	2301      	movs	r3, #1
 80010e8:	e000      	b.n	80010ec <LL_PWR_IsEnabledBkUpAccess+0x18>
 80010ea:	2300      	movs	r3, #0
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr
 80010f4:	58000400 	.word	0x58000400

080010f8 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80010fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001106:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800110a:	6013      	str	r3, [r2, #0]
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr

08001114 <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001118:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001122:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001126:	6013      	str	r3, [r2, #0]
}
 8001128:	bf00      	nop
 800112a:	46bd      	mov	sp, r7
 800112c:	bc80      	pop	{r7}
 800112e:	4770      	bx	lr

08001130 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001134:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800113e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001142:	d101      	bne.n	8001148 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001144:	2301      	movs	r3, #1
 8001146:	e000      	b.n	800114a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001148:	2300      	movs	r3, #0
}
 800114a:	4618      	mov	r0, r3
 800114c:	46bd      	mov	sp, r7
 800114e:	bc80      	pop	{r7}
 8001150:	4770      	bx	lr

08001152 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001152:	b480      	push	{r7}
 8001154:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001156:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001164:	6013      	str	r3, [r2, #0]
}
 8001166:	bf00      	nop
 8001168:	46bd      	mov	sp, r7
 800116a:	bc80      	pop	{r7}
 800116c:	4770      	bx	lr

0800116e <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001172:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800117c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001180:	6013      	str	r3, [r2, #0]
}
 8001182:	bf00      	nop
 8001184:	46bd      	mov	sp, r7
 8001186:	bc80      	pop	{r7}
 8001188:	4770      	bx	lr

0800118a <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800118a:	b480      	push	{r7}
 800118c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800118e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001198:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800119c:	d101      	bne.n	80011a2 <LL_RCC_HSE_IsReady+0x18>
 800119e:	2301      	movs	r3, #1
 80011a0:	e000      	b.n	80011a4 <LL_RCC_HSE_IsReady+0x1a>
 80011a2:	2300      	movs	r3, #0
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr

080011ac <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80011b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011be:	6013      	str	r3, [r2, #0]
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr

080011c8 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80011cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80011da:	6013      	str	r3, [r2, #0]
}
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr

080011e4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80011e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011f6:	d101      	bne.n	80011fc <LL_RCC_HSI_IsReady+0x18>
 80011f8:	2301      	movs	r3, #1
 80011fa:	e000      	b.n	80011fe <LL_RCC_HSI_IsReady+0x1a>
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	46bd      	mov	sp, r7
 8001202:	bc80      	pop	{r7}
 8001204:	4770      	bx	lr

08001206 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800120e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	061b      	lsls	r3, r3, #24
 800121c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001220:	4313      	orrs	r3, r2
 8001222:	604b      	str	r3, [r1, #4]
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr

0800122e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800122e:	b480      	push	{r7}
 8001230:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001232:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b02      	cmp	r3, #2
 8001240:	d101      	bne.n	8001246 <LL_RCC_LSE_IsReady+0x18>
 8001242:	2301      	movs	r3, #1
 8001244:	e000      	b.n	8001248 <LL_RCC_LSE_IsReady+0x1a>
 8001246:	2300      	movs	r3, #0
}
 8001248:	4618      	mov	r0, r3
 800124a:	46bd      	mov	sp, r7
 800124c:	bc80      	pop	{r7}
 800124e:	4770      	bx	lr

08001250 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001254:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001258:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800125c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001268:	bf00      	nop
 800126a:	46bd      	mov	sp, r7
 800126c:	bc80      	pop	{r7}
 800126e:	4770      	bx	lr

08001270 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001278:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800127c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001280:	f023 0301 	bic.w	r3, r3, #1
 8001284:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8001294:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001298:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800129c:	f003 0302 	and.w	r3, r3, #2
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d101      	bne.n	80012a8 <LL_RCC_LSI_IsReady+0x18>
 80012a4:	2301      	movs	r3, #1
 80012a6:	e000      	b.n	80012aa <LL_RCC_LSI_IsReady+0x1a>
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bc80      	pop	{r7}
 80012b0:	4770      	bx	lr

080012b2 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80012b2:	b480      	push	{r7}
 80012b4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80012b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	6013      	str	r3, [r2, #0]
}
 80012c6:	bf00      	nop
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr

080012ce <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80012ce:	b480      	push	{r7}
 80012d0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80012d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012dc:	f023 0301 	bic.w	r3, r3, #1
 80012e0:	6013      	str	r3, [r2, #0]
}
 80012e2:	bf00      	nop
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bc80      	pop	{r7}
 80012e8:	4770      	bx	lr

080012ea <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80012ea:	b480      	push	{r7}
 80012ec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80012ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0302 	and.w	r3, r3, #2
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d101      	bne.n	8001300 <LL_RCC_MSI_IsReady+0x16>
 80012fc:	2301      	movs	r3, #1
 80012fe:	e000      	b.n	8001302 <LL_RCC_MSI_IsReady+0x18>
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr

0800130a <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 800130a:	b480      	push	{r7}
 800130c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800130e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0308 	and.w	r3, r3, #8
 8001318:	2b08      	cmp	r3, #8
 800131a:	d101      	bne.n	8001320 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800131c:	2301      	movs	r3, #1
 800131e:	e000      	b.n	8001322 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001320:	2300      	movs	r3, #0
}
 8001322:	4618      	mov	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr

0800132a <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800132a:	b480      	push	{r7}
 800132c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800132e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001338:	4618      	mov	r0, r3
 800133a:	46bd      	mov	sp, r7
 800133c:	bc80      	pop	{r7}
 800133e:	4770      	bx	lr

08001340 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001344:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001348:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800134c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8001350:	4618      	mov	r0, r3
 8001352:	46bd      	mov	sp, r7
 8001354:	bc80      	pop	{r7}
 8001356:	4770      	bx	lr

08001358 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001360:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	021b      	lsls	r3, r3, #8
 800136e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001372:	4313      	orrs	r3, r2
 8001374:	604b      	str	r3, [r1, #4]
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr

08001380 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001388:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	f023 0203 	bic.w	r2, r3, #3
 8001392:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4313      	orrs	r3, r2
 800139a:	608b      	str	r3, [r1, #8]
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bc80      	pop	{r7}
 80013a4:	4770      	bx	lr

080013a6 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80013a6:	b480      	push	{r7}
 80013a8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80013aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	f003 030c 	and.w	r3, r3, #12
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr

080013bc <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80013c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	608b      	str	r3, [r1, #8]
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr

080013e2 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80013e2:	b480      	push	{r7}
 80013e4:	b083      	sub	sp, #12
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80013ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013ee:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80013f2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr

0800140c <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001414:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001418:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800141c:	f023 020f 	bic.w	r2, r3, #15
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	091b      	lsrs	r3, r3, #4
 8001424:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001428:	4313      	orrs	r3, r2
 800142a:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800142e:	bf00      	nop
 8001430:	370c      	adds	r7, #12
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr

08001438 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001440:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800144a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4313      	orrs	r3, r2
 8001452:	608b      	str	r3, [r1, #8]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr

0800145e <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800145e:	b480      	push	{r7}
 8001460:	b083      	sub	sp, #12
 8001462:	af00      	add	r7, sp, #0
 8001464:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001466:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001470:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4313      	orrs	r3, r2
 8001478:	608b      	str	r3, [r1, #8]
}
 800147a:	bf00      	nop
 800147c:	370c      	adds	r7, #12
 800147e:	46bd      	mov	sp, r7
 8001480:	bc80      	pop	{r7}
 8001482:	4770      	bx	lr

08001484 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001488:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001492:	4618      	mov	r0, r3
 8001494:	46bd      	mov	sp, r7
 8001496:	bc80      	pop	{r7}
 8001498:	4770      	bx	lr

0800149a <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800149e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014a2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80014a6:	011b      	lsls	r3, r3, #4
 80014a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bc80      	pop	{r7}
 80014b2:	4770      	bx	lr

080014b4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80014b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014c6:	6013      	str	r3, [r2, #0]
}
 80014c8:	bf00      	nop
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bc80      	pop	{r7}
 80014ce:	4770      	bx	lr

080014d0 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80014d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80014e2:	6013      	str	r3, [r2, #0]
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bc80      	pop	{r7}
 80014ea:	4770      	bx	lr

080014ec <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80014f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80014fe:	d101      	bne.n	8001504 <LL_RCC_PLL_IsReady+0x18>
 8001500:	2301      	movs	r3, #1
 8001502:	e000      	b.n	8001506 <LL_RCC_PLL_IsReady+0x1a>
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	46bd      	mov	sp, r7
 800150a:	bc80      	pop	{r7}
 800150c:	4770      	bx	lr

0800150e <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800150e:	b480      	push	{r7}
 8001510:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001512:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	0a1b      	lsrs	r3, r3, #8
 800151a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800151e:	4618      	mov	r0, r3
 8001520:	46bd      	mov	sp, r7
 8001522:	bc80      	pop	{r7}
 8001524:	4770      	bx	lr

08001526 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001526:	b480      	push	{r7}
 8001528:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800152a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8001534:	4618      	mov	r0, r3
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr

0800153c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001540:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800154a:	4618      	mov	r0, r3
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr

08001552 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001552:	b480      	push	{r7}
 8001554:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001556:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	f003 0303 	and.w	r3, r3, #3
}
 8001560:	4618      	mov	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr

08001568 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800156c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001576:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800157a:	d101      	bne.n	8001580 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800157c:	2301      	movs	r3, #1
 800157e:	e000      	b.n	8001582 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	46bd      	mov	sp, r7
 8001586:	bc80      	pop	{r7}
 8001588:	4770      	bx	lr

0800158a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800158a:	b480      	push	{r7}
 800158c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800158e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001592:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800159a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800159e:	d101      	bne.n	80015a4 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80015a0:	2301      	movs	r3, #1
 80015a2:	e000      	b.n	80015a6 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bc80      	pop	{r7}
 80015ac:	4770      	bx	lr

080015ae <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80015ae:	b480      	push	{r7}
 80015b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80015b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015b6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80015ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015c2:	d101      	bne.n	80015c8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80015c4:	2301      	movs	r3, #1
 80015c6:	e000      	b.n	80015ca <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr

080015d2 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80015d2:	b480      	push	{r7}
 80015d4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80015d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80015e4:	d101      	bne.n	80015ea <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80015e6:	2301      	movs	r3, #1
 80015e8:	e000      	b.n	80015ec <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80015ea:	2300      	movs	r3, #0
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr

080015f4 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80015f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001602:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001606:	d101      	bne.n	800160c <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001608:	2301      	movs	r3, #1
 800160a:	e000      	b.n	800160e <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	46bd      	mov	sp, r7
 8001612:	bc80      	pop	{r7}
 8001614:	4770      	bx	lr
	...

08001618 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b088      	sub	sp, #32
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e36f      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800162a:	f7ff febc 	bl	80013a6 <LL_RCC_GetSysClkSource>
 800162e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001630:	f7ff ff8f 	bl	8001552 <LL_RCC_PLL_GetMainSource>
 8001634:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0320 	and.w	r3, r3, #32
 800163e:	2b00      	cmp	r3, #0
 8001640:	f000 80c4 	beq.w	80017cc <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d005      	beq.n	8001656 <HAL_RCC_OscConfig+0x3e>
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	2b0c      	cmp	r3, #12
 800164e:	d176      	bne.n	800173e <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	2b01      	cmp	r3, #1
 8001654:	d173      	bne.n	800173e <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6a1b      	ldr	r3, [r3, #32]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d101      	bne.n	8001662 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e353      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001666:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0308 	and.w	r3, r3, #8
 8001670:	2b00      	cmp	r3, #0
 8001672:	d005      	beq.n	8001680 <HAL_RCC_OscConfig+0x68>
 8001674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800167e:	e006      	b.n	800168e <HAL_RCC_OscConfig+0x76>
 8001680:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001684:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001688:	091b      	lsrs	r3, r3, #4
 800168a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800168e:	4293      	cmp	r3, r2
 8001690:	d222      	bcs.n	80016d8 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001696:	4618      	mov	r0, r3
 8001698:	f000 fd36 	bl	8002108 <RCC_SetFlashLatencyFromMSIRange>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e331      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016b0:	f043 0308 	orr.w	r3, r3, #8
 80016b4:	6013      	str	r3, [r2, #0]
 80016b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80016c8:	4313      	orrs	r3, r2
 80016ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff fe41 	bl	8001358 <LL_RCC_MSI_SetCalibTrimming>
 80016d6:	e021      	b.n	800171c <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016e2:	f043 0308 	orr.w	r3, r3, #8
 80016e6:	6013      	str	r3, [r2, #0]
 80016e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80016fa:	4313      	orrs	r3, r2
 80016fc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff fe28 	bl	8001358 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800170c:	4618      	mov	r0, r3
 800170e:	f000 fcfb 	bl	8002108 <RCC_SetFlashLatencyFromMSIRange>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8001718:	2301      	movs	r3, #1
 800171a:	e2f6      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800171c:	f000 fce0 	bl	80020e0 <HAL_RCC_GetHCLKFreq>
 8001720:	4603      	mov	r3, r0
 8001722:	4aa7      	ldr	r2, [pc, #668]	@ (80019c0 <HAL_RCC_OscConfig+0x3a8>)
 8001724:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8001726:	4ba7      	ldr	r3, [pc, #668]	@ (80019c4 <HAL_RCC_OscConfig+0x3ac>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff fa08 	bl	8000b40 <HAL_InitTick>
 8001730:	4603      	mov	r3, r0
 8001732:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8001734:	7cfb      	ldrb	r3, [r7, #19]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d047      	beq.n	80017ca <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 800173a:	7cfb      	ldrb	r3, [r7, #19]
 800173c:	e2e5      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6a1b      	ldr	r3, [r3, #32]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d02c      	beq.n	80017a0 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001746:	f7ff fdb4 	bl	80012b2 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800174a:	f7ff fa45 	bl	8000bd8 <HAL_GetTick>
 800174e:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8001750:	e008      	b.n	8001764 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001752:	f7ff fa41 	bl	8000bd8 <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	2b02      	cmp	r3, #2
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e2d2      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8001764:	f7ff fdc1 	bl	80012ea <LL_RCC_MSI_IsReady>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0f1      	beq.n	8001752 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800176e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001778:	f043 0308 	orr.w	r3, r3, #8
 800177c:	6013      	str	r3, [r2, #0]
 800177e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800178c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001790:	4313      	orrs	r3, r2
 8001792:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff fddd 	bl	8001358 <LL_RCC_MSI_SetCalibTrimming>
 800179e:	e015      	b.n	80017cc <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80017a0:	f7ff fd95 	bl	80012ce <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80017a4:	f7ff fa18 	bl	8000bd8 <HAL_GetTick>
 80017a8:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017ac:	f7ff fa14 	bl	8000bd8 <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e2a5      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 80017be:	f7ff fd94 	bl	80012ea <LL_RCC_MSI_IsReady>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d1f1      	bne.n	80017ac <HAL_RCC_OscConfig+0x194>
 80017c8:	e000      	b.n	80017cc <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80017ca:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0301 	and.w	r3, r3, #1
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d058      	beq.n	800188a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	2b08      	cmp	r3, #8
 80017dc:	d005      	beq.n	80017ea <HAL_RCC_OscConfig+0x1d2>
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	2b0c      	cmp	r3, #12
 80017e2:	d108      	bne.n	80017f6 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	2b03      	cmp	r3, #3
 80017e8:	d105      	bne.n	80017f6 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d14b      	bne.n	800188a <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e289      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80017f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001808:	4313      	orrs	r3, r2
 800180a:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001814:	d102      	bne.n	800181c <HAL_RCC_OscConfig+0x204>
 8001816:	f7ff fc9c 	bl	8001152 <LL_RCC_HSE_Enable>
 800181a:	e00d      	b.n	8001838 <HAL_RCC_OscConfig+0x220>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8001824:	d104      	bne.n	8001830 <HAL_RCC_OscConfig+0x218>
 8001826:	f7ff fc67 	bl	80010f8 <LL_RCC_HSE_EnableTcxo>
 800182a:	f7ff fc92 	bl	8001152 <LL_RCC_HSE_Enable>
 800182e:	e003      	b.n	8001838 <HAL_RCC_OscConfig+0x220>
 8001830:	f7ff fc9d 	bl	800116e <LL_RCC_HSE_Disable>
 8001834:	f7ff fc6e 	bl	8001114 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d012      	beq.n	8001866 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001840:	f7ff f9ca 	bl	8000bd8 <HAL_GetTick>
 8001844:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8001846:	e008      	b.n	800185a <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001848:	f7ff f9c6 	bl	8000bd8 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b64      	cmp	r3, #100	@ 0x64
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e257      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 800185a:	f7ff fc96 	bl	800118a <LL_RCC_HSE_IsReady>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d0f1      	beq.n	8001848 <HAL_RCC_OscConfig+0x230>
 8001864:	e011      	b.n	800188a <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001866:	f7ff f9b7 	bl	8000bd8 <HAL_GetTick>
 800186a:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800186c:	e008      	b.n	8001880 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800186e:	f7ff f9b3 	bl	8000bd8 <HAL_GetTick>
 8001872:	4602      	mov	r2, r0
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	2b64      	cmp	r3, #100	@ 0x64
 800187a:	d901      	bls.n	8001880 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e244      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8001880:	f7ff fc83 	bl	800118a <LL_RCC_HSE_IsReady>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1f1      	bne.n	800186e <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	2b00      	cmp	r3, #0
 8001894:	d046      	beq.n	8001924 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	2b04      	cmp	r3, #4
 800189a:	d005      	beq.n	80018a8 <HAL_RCC_OscConfig+0x290>
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	2b0c      	cmp	r3, #12
 80018a0:	d10e      	bne.n	80018c0 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d10b      	bne.n	80018c0 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	691b      	ldr	r3, [r3, #16]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e22a      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	695b      	ldr	r3, [r3, #20]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff fca4 	bl	8001206 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80018be:	e031      	b.n	8001924 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	691b      	ldr	r3, [r3, #16]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d019      	beq.n	80018fc <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018c8:	f7ff fc70 	bl	80011ac <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018cc:	f7ff f984 	bl	8000bd8 <HAL_GetTick>
 80018d0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80018d2:	e008      	b.n	80018e6 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018d4:	f7ff f980 	bl	8000bd8 <HAL_GetTick>
 80018d8:	4602      	mov	r2, r0
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e211      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 80018e6:	f7ff fc7d 	bl	80011e4 <LL_RCC_HSI_IsReady>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d0f1      	beq.n	80018d4 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	695b      	ldr	r3, [r3, #20]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff fc86 	bl	8001206 <LL_RCC_HSI_SetCalibTrimming>
 80018fa:	e013      	b.n	8001924 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018fc:	f7ff fc64 	bl	80011c8 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001900:	f7ff f96a 	bl	8000bd8 <HAL_GetTick>
 8001904:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001908:	f7ff f966 	bl	8000bd8 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e1f7      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 800191a:	f7ff fc63 	bl	80011e4 <LL_RCC_HSI_IsReady>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d1f1      	bne.n	8001908 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0308 	and.w	r3, r3, #8
 800192c:	2b00      	cmp	r3, #0
 800192e:	d06e      	beq.n	8001a0e <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d056      	beq.n	80019e6 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8001938:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800193c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001940:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	69da      	ldr	r2, [r3, #28]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f003 0310 	and.w	r3, r3, #16
 800194c:	429a      	cmp	r2, r3
 800194e:	d031      	beq.n	80019b4 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f003 0302 	and.w	r3, r3, #2
 8001956:	2b00      	cmp	r3, #0
 8001958:	d006      	beq.n	8001968 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8001960:	2b00      	cmp	r3, #0
 8001962:	d101      	bne.n	8001968 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e1d0      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	2b00      	cmp	r3, #0
 8001970:	d013      	beq.n	800199a <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8001972:	f7ff fc7d 	bl	8001270 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001976:	f7ff f92f 	bl	8000bd8 <HAL_GetTick>
 800197a:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800197c:	e008      	b.n	8001990 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800197e:	f7ff f92b 	bl	8000bd8 <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	2b11      	cmp	r3, #17
 800198a:	d901      	bls.n	8001990 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e1bc      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001990:	f7ff fc7e 	bl	8001290 <LL_RCC_LSI_IsReady>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1f1      	bne.n	800197e <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800199a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800199e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019a2:	f023 0210 	bic.w	r2, r3, #16
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80019ae:	4313      	orrs	r3, r2
 80019b0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019b4:	f7ff fc4c 	bl	8001250 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019b8:	f7ff f90e 	bl	8000bd8 <HAL_GetTick>
 80019bc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80019be:	e00c      	b.n	80019da <HAL_RCC_OscConfig+0x3c2>
 80019c0:	20000000 	.word	0x20000000
 80019c4:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019c8:	f7ff f906 	bl	8000bd8 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b11      	cmp	r3, #17
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e197      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 80019da:	f7ff fc59 	bl	8001290 <LL_RCC_LSI_IsReady>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d0f1      	beq.n	80019c8 <HAL_RCC_OscConfig+0x3b0>
 80019e4:	e013      	b.n	8001a0e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019e6:	f7ff fc43 	bl	8001270 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ea:	f7ff f8f5 	bl	8000bd8 <HAL_GetTick>
 80019ee:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80019f0:	e008      	b.n	8001a04 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019f2:	f7ff f8f1 	bl	8000bd8 <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	2b11      	cmp	r3, #17
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e182      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001a04:	f7ff fc44 	bl	8001290 <LL_RCC_LSI_IsReady>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1f1      	bne.n	80019f2 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0304 	and.w	r3, r3, #4
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f000 80d8 	beq.w	8001bcc <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001a1c:	f7ff fb5a 	bl	80010d4 <LL_PWR_IsEnabledBkUpAccess>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d113      	bne.n	8001a4e <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001a26:	f7ff fb3b 	bl	80010a0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a2a:	f7ff f8d5 	bl	8000bd8 <HAL_GetTick>
 8001a2e:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001a30:	e008      	b.n	8001a44 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a32:	f7ff f8d1 	bl	8000bd8 <HAL_GetTick>
 8001a36:	4602      	mov	r2, r0
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d901      	bls.n	8001a44 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e162      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001a44:	f7ff fb46 	bl	80010d4 <LL_PWR_IsEnabledBkUpAccess>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d0f1      	beq.n	8001a32 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d07b      	beq.n	8001b4e <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	68db      	ldr	r3, [r3, #12]
 8001a5a:	2b85      	cmp	r3, #133	@ 0x85
 8001a5c:	d003      	beq.n	8001a66 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	2b05      	cmp	r3, #5
 8001a64:	d109      	bne.n	8001a7a <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001a66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a6e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a72:	f043 0304 	orr.w	r3, r3, #4
 8001a76:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a7a:	f7ff f8ad 	bl	8000bd8 <HAL_GetTick>
 8001a7e:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001a80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a88:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a8c:	f043 0301 	orr.w	r3, r3, #1
 8001a90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001a94:	e00a      	b.n	8001aac <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a96:	f7ff f89f 	bl	8000bd8 <HAL_GetTick>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e12e      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001aac:	f7ff fbbf 	bl	800122e <LL_RCC_LSE_IsReady>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d0ef      	beq.n	8001a96 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	68db      	ldr	r3, [r3, #12]
 8001aba:	2b81      	cmp	r3, #129	@ 0x81
 8001abc:	d003      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	2b85      	cmp	r3, #133	@ 0x85
 8001ac4:	d121      	bne.n	8001b0a <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac6:	f7ff f887 	bl	8000bd8 <HAL_GetTick>
 8001aca:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001acc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ad4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ad8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001ae0:	e00a      	b.n	8001af8 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ae2:	f7ff f879 	bl	8000bd8 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d901      	bls.n	8001af8 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e108      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001af8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d0ec      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001b08:	e060      	b.n	8001bcc <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b0a:	f7ff f865 	bl	8000bd8 <HAL_GetTick>
 8001b0e:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001b10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001b24:	e00a      	b.n	8001b3c <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b26:	f7ff f857 	bl	8000bd8 <HAL_GetTick>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e0e6      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001b3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1ec      	bne.n	8001b26 <HAL_RCC_OscConfig+0x50e>
 8001b4c:	e03e      	b.n	8001bcc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b4e:	f7ff f843 	bl	8000bd8 <HAL_GetTick>
 8001b52:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001b54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b5c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001b64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001b68:	e00a      	b.n	8001b80 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b6a:	f7ff f835 	bl	8000bd8 <HAL_GetTick>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	1ad3      	subs	r3, r2, r3
 8001b74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d901      	bls.n	8001b80 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001b7c:	2303      	movs	r3, #3
 8001b7e:	e0c4      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001b80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1ec      	bne.n	8001b6a <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b90:	f7ff f822 	bl	8000bd8 <HAL_GetTick>
 8001b94:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001b96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ba2:	f023 0301 	bic.w	r3, r3, #1
 8001ba6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001baa:	e00a      	b.n	8001bc2 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bac:	f7ff f814 	bl	8000bd8 <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e0a3      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001bc2:	f7ff fb34 	bl	800122e <LL_RCC_LSE_IsReady>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1ef      	bne.n	8001bac <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	f000 8099 	beq.w	8001d08 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	2b0c      	cmp	r3, #12
 8001bda:	d06c      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d14b      	bne.n	8001c7c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001be4:	f7ff fc74 	bl	80014d0 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be8:	f7fe fff6 	bl	8000bd8 <HAL_GetTick>
 8001bec:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bf0:	f7fe fff2 	bl	8000bd8 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b0a      	cmp	r3, #10
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e083      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001c02:	f7ff fc73 	bl	80014ec <LL_RCC_PLL_IsReady>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d1f1      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c10:	68da      	ldr	r2, [r3, #12]
 8001c12:	4b40      	ldr	r3, [pc, #256]	@ (8001d14 <HAL_RCC_OscConfig+0x6fc>)
 8001c14:	4013      	ands	r3, r2
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c1e:	4311      	orrs	r1, r2
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001c24:	0212      	lsls	r2, r2, #8
 8001c26:	4311      	orrs	r1, r2
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001c2c:	4311      	orrs	r1, r2
 8001c2e:	687a      	ldr	r2, [r7, #4]
 8001c30:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001c32:	4311      	orrs	r1, r2
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c42:	f7ff fc37 	bl	80014b4 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c54:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c56:	f7fe ffbf 	bl	8000bd8 <HAL_GetTick>
 8001c5a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8001c5c:	e008      	b.n	8001c70 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c5e:	f7fe ffbb 	bl	8000bd8 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b0a      	cmp	r3, #10
 8001c6a:	d901      	bls.n	8001c70 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e04c      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001c70:	f7ff fc3c 	bl	80014ec <LL_RCC_PLL_IsReady>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d0f1      	beq.n	8001c5e <HAL_RCC_OscConfig+0x646>
 8001c7a:	e045      	b.n	8001d08 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c7c:	f7ff fc28 	bl	80014d0 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c80:	f7fe ffaa 	bl	8000bd8 <HAL_GetTick>
 8001c84:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001c86:	e008      	b.n	8001c9a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c88:	f7fe ffa6 	bl	8000bd8 <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	2b0a      	cmp	r3, #10
 8001c94:	d901      	bls.n	8001c9a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e037      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001c9a:	f7ff fc27 	bl	80014ec <LL_RCC_PLL_IsReady>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d1f1      	bne.n	8001c88 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8001ca4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ca8:	68da      	ldr	r2, [r3, #12]
 8001caa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001cae:	4b1a      	ldr	r3, [pc, #104]	@ (8001d18 <HAL_RCC_OscConfig+0x700>)
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	60cb      	str	r3, [r1, #12]
 8001cb4:	e028      	b.n	8001d08 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d101      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e023      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	f003 0203 	and.w	r2, r3, #3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d115      	bne.n	8001d04 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d10e      	bne.n	8001d04 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cf0:	021b      	lsls	r3, r3, #8
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d106      	bne.n	8001d04 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d001      	beq.n	8001d08 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e000      	b.n	8001d0a <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3720      	adds	r7, #32
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	11c1808c 	.word	0x11c1808c
 8001d18:	eefefffc 	.word	0xeefefffc

08001d1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d101      	bne.n	8001d30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e12c      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d30:	4b98      	ldr	r3, [pc, #608]	@ (8001f94 <HAL_RCC_ClockConfig+0x278>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0307 	and.w	r3, r3, #7
 8001d38:	683a      	ldr	r2, [r7, #0]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d91b      	bls.n	8001d76 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d3e:	4b95      	ldr	r3, [pc, #596]	@ (8001f94 <HAL_RCC_ClockConfig+0x278>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f023 0207 	bic.w	r2, r3, #7
 8001d46:	4993      	ldr	r1, [pc, #588]	@ (8001f94 <HAL_RCC_ClockConfig+0x278>)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d4e:	f7fe ff43 	bl	8000bd8 <HAL_GetTick>
 8001d52:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d54:	e008      	b.n	8001d68 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001d56:	f7fe ff3f 	bl	8000bd8 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e110      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d68:	4b8a      	ldr	r3, [pc, #552]	@ (8001f94 <HAL_RCC_ClockConfig+0x278>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0307 	and.w	r3, r3, #7
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d1ef      	bne.n	8001d56 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d016      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff fb18 	bl	80013bc <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001d8c:	f7fe ff24 	bl	8000bd8 <HAL_GetTick>
 8001d90:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001d94:	f7fe ff20 	bl	8000bd8 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e0f1      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001da6:	f7ff fbdf 	bl	8001568 <LL_RCC_IsActiveFlag_HPRE>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d0f1      	beq.n	8001d94 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0320 	and.w	r3, r3, #32
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d016      	beq.n	8001dea <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	695b      	ldr	r3, [r3, #20]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff fb0e 	bl	80013e2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001dc6:	f7fe ff07 	bl	8000bd8 <HAL_GetTick>
 8001dca:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001dcc:	e008      	b.n	8001de0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001dce:	f7fe ff03 	bl	8000bd8 <HAL_GetTick>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e0d4      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001de0:	f7ff fbd3 	bl	800158a <LL_RCC_IsActiveFlag_C2HPRE>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d0f1      	beq.n	8001dce <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d016      	beq.n	8001e24 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	699b      	ldr	r3, [r3, #24]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff fb06 	bl	800140c <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e00:	f7fe feea 	bl	8000bd8 <HAL_GetTick>
 8001e04:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e08:	f7fe fee6 	bl	8000bd8 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e0b7      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001e1a:	f7ff fbc8 	bl	80015ae <LL_RCC_IsActiveFlag_SHDHPRE>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d0f1      	beq.n	8001e08 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 0304 	and.w	r3, r3, #4
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d016      	beq.n	8001e5e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff faff 	bl	8001438 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e3a:	f7fe fecd 	bl	8000bd8 <HAL_GetTick>
 8001e3e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001e40:	e008      	b.n	8001e54 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e42:	f7fe fec9 	bl	8000bd8 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e09a      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001e54:	f7ff fbbd 	bl	80015d2 <LL_RCC_IsActiveFlag_PPRE1>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d0f1      	beq.n	8001e42 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0308 	and.w	r3, r3, #8
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d017      	beq.n	8001e9a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	691b      	ldr	r3, [r3, #16]
 8001e6e:	00db      	lsls	r3, r3, #3
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff faf4 	bl	800145e <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e76:	f7fe feaf 	bl	8000bd8 <HAL_GetTick>
 8001e7a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e7e:	f7fe feab 	bl	8000bd8 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e07c      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001e90:	f7ff fbb0 	bl	80015f4 <LL_RCC_IsActiveFlag_PPRE2>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d0f1      	beq.n	8001e7e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0301 	and.w	r3, r3, #1
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d043      	beq.n	8001f2e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d106      	bne.n	8001ebc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8001eae:	f7ff f96c 	bl	800118a <LL_RCC_HSE_IsReady>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d11e      	bne.n	8001ef6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e066      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	2b03      	cmp	r3, #3
 8001ec2:	d106      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8001ec4:	f7ff fb12 	bl	80014ec <LL_RCC_PLL_IsReady>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d113      	bne.n	8001ef6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e05b      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d106      	bne.n	8001ee8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8001eda:	f7ff fa06 	bl	80012ea <LL_RCC_MSI_IsReady>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d108      	bne.n	8001ef6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e050      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8001ee8:	f7ff f97c 	bl	80011e4 <LL_RCC_HSI_IsReady>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e049      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff fa40 	bl	8001380 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f00:	f7fe fe6a 	bl	8000bd8 <HAL_GetTick>
 8001f04:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f06:	e00a      	b.n	8001f1e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f08:	f7fe fe66 	bl	8000bd8 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e035      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1e:	f7ff fa42 	bl	80013a6 <LL_RCC_GetSysClkSource>
 8001f22:	4602      	mov	r2, r0
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d1ec      	bne.n	8001f08 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f2e:	4b19      	ldr	r3, [pc, #100]	@ (8001f94 <HAL_RCC_ClockConfig+0x278>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0307 	and.w	r3, r3, #7
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d21b      	bcs.n	8001f74 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f3c:	4b15      	ldr	r3, [pc, #84]	@ (8001f94 <HAL_RCC_ClockConfig+0x278>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f023 0207 	bic.w	r2, r3, #7
 8001f44:	4913      	ldr	r1, [pc, #76]	@ (8001f94 <HAL_RCC_ClockConfig+0x278>)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f4c:	f7fe fe44 	bl	8000bd8 <HAL_GetTick>
 8001f50:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001f54:	f7fe fe40 	bl	8000bd8 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e011      	b.n	8001f8a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f66:	4b0b      	ldr	r3, [pc, #44]	@ (8001f94 <HAL_RCC_ClockConfig+0x278>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d1ef      	bne.n	8001f54 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001f74:	f000 f8b4 	bl	80020e0 <HAL_RCC_GetHCLKFreq>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	4a07      	ldr	r2, [pc, #28]	@ (8001f98 <HAL_RCC_ClockConfig+0x27c>)
 8001f7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8001f7e:	4b07      	ldr	r3, [pc, #28]	@ (8001f9c <HAL_RCC_ClockConfig+0x280>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7fe fddc 	bl	8000b40 <HAL_InitTick>
 8001f88:	4603      	mov	r3, r0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	58004000 	.word	0x58004000
 8001f98:	20000000 	.word	0x20000000
 8001f9c:	20000004 	.word	0x20000004

08001fa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fa0:	b590      	push	{r4, r7, lr}
 8001fa2:	b087      	sub	sp, #28
 8001fa4:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8001faa:	2300      	movs	r3, #0
 8001fac:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fae:	f7ff f9fa 	bl	80013a6 <LL_RCC_GetSysClkSource>
 8001fb2:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fb4:	f7ff facd 	bl	8001552 <LL_RCC_PLL_GetMainSource>
 8001fb8:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d005      	beq.n	8001fcc <HAL_RCC_GetSysClockFreq+0x2c>
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	2b0c      	cmp	r3, #12
 8001fc4:	d139      	bne.n	800203a <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d136      	bne.n	800203a <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001fcc:	f7ff f99d 	bl	800130a <LL_RCC_MSI_IsEnabledRangeSelect>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d115      	bne.n	8002002 <HAL_RCC_GetSysClockFreq+0x62>
 8001fd6:	f7ff f998 	bl	800130a <LL_RCC_MSI_IsEnabledRangeSelect>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d106      	bne.n	8001fee <HAL_RCC_GetSysClockFreq+0x4e>
 8001fe0:	f7ff f9a3 	bl	800132a <LL_RCC_MSI_GetRange>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	0a1b      	lsrs	r3, r3, #8
 8001fe8:	f003 030f 	and.w	r3, r3, #15
 8001fec:	e005      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0x5a>
 8001fee:	f7ff f9a7 	bl	8001340 <LL_RCC_MSI_GetRangeAfterStandby>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	0a1b      	lsrs	r3, r3, #8
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	4a36      	ldr	r2, [pc, #216]	@ (80020d4 <HAL_RCC_GetSysClockFreq+0x134>)
 8001ffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002000:	e014      	b.n	800202c <HAL_RCC_GetSysClockFreq+0x8c>
 8002002:	f7ff f982 	bl	800130a <LL_RCC_MSI_IsEnabledRangeSelect>
 8002006:	4603      	mov	r3, r0
 8002008:	2b01      	cmp	r3, #1
 800200a:	d106      	bne.n	800201a <HAL_RCC_GetSysClockFreq+0x7a>
 800200c:	f7ff f98d 	bl	800132a <LL_RCC_MSI_GetRange>
 8002010:	4603      	mov	r3, r0
 8002012:	091b      	lsrs	r3, r3, #4
 8002014:	f003 030f 	and.w	r3, r3, #15
 8002018:	e005      	b.n	8002026 <HAL_RCC_GetSysClockFreq+0x86>
 800201a:	f7ff f991 	bl	8001340 <LL_RCC_MSI_GetRangeAfterStandby>
 800201e:	4603      	mov	r3, r0
 8002020:	091b      	lsrs	r3, r3, #4
 8002022:	f003 030f 	and.w	r3, r3, #15
 8002026:	4a2b      	ldr	r2, [pc, #172]	@ (80020d4 <HAL_RCC_GetSysClockFreq+0x134>)
 8002028:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800202c:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d115      	bne.n	8002060 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002038:	e012      	b.n	8002060 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	2b04      	cmp	r3, #4
 800203e:	d102      	bne.n	8002046 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002040:	4b25      	ldr	r3, [pc, #148]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x138>)
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	e00c      	b.n	8002060 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	2b08      	cmp	r3, #8
 800204a:	d109      	bne.n	8002060 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800204c:	f7ff f870 	bl	8001130 <LL_RCC_HSE_IsEnabledDiv2>
 8002050:	4603      	mov	r3, r0
 8002052:	2b01      	cmp	r3, #1
 8002054:	d102      	bne.n	800205c <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002056:	4b20      	ldr	r3, [pc, #128]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x138>)
 8002058:	617b      	str	r3, [r7, #20]
 800205a:	e001      	b.n	8002060 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800205c:	4b1f      	ldr	r3, [pc, #124]	@ (80020dc <HAL_RCC_GetSysClockFreq+0x13c>)
 800205e:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002060:	f7ff f9a1 	bl	80013a6 <LL_RCC_GetSysClkSource>
 8002064:	4603      	mov	r3, r0
 8002066:	2b0c      	cmp	r3, #12
 8002068:	d12f      	bne.n	80020ca <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800206a:	f7ff fa72 	bl	8001552 <LL_RCC_PLL_GetMainSource>
 800206e:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b02      	cmp	r3, #2
 8002074:	d003      	beq.n	800207e <HAL_RCC_GetSysClockFreq+0xde>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2b03      	cmp	r3, #3
 800207a:	d003      	beq.n	8002084 <HAL_RCC_GetSysClockFreq+0xe4>
 800207c:	e00d      	b.n	800209a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800207e:	4b16      	ldr	r3, [pc, #88]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x138>)
 8002080:	60fb      	str	r3, [r7, #12]
        break;
 8002082:	e00d      	b.n	80020a0 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002084:	f7ff f854 	bl	8001130 <LL_RCC_HSE_IsEnabledDiv2>
 8002088:	4603      	mov	r3, r0
 800208a:	2b01      	cmp	r3, #1
 800208c:	d102      	bne.n	8002094 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800208e:	4b12      	ldr	r3, [pc, #72]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x138>)
 8002090:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002092:	e005      	b.n	80020a0 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8002094:	4b11      	ldr	r3, [pc, #68]	@ (80020dc <HAL_RCC_GetSysClockFreq+0x13c>)
 8002096:	60fb      	str	r3, [r7, #12]
        break;
 8002098:	e002      	b.n	80020a0 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	60fb      	str	r3, [r7, #12]
        break;
 800209e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80020a0:	f7ff fa35 	bl	800150e <LL_RCC_PLL_GetN>
 80020a4:	4602      	mov	r2, r0
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	fb03 f402 	mul.w	r4, r3, r2
 80020ac:	f7ff fa46 	bl	800153c <LL_RCC_PLL_GetDivider>
 80020b0:	4603      	mov	r3, r0
 80020b2:	091b      	lsrs	r3, r3, #4
 80020b4:	3301      	adds	r3, #1
 80020b6:	fbb4 f4f3 	udiv	r4, r4, r3
 80020ba:	f7ff fa34 	bl	8001526 <LL_RCC_PLL_GetR>
 80020be:	4603      	mov	r3, r0
 80020c0:	0f5b      	lsrs	r3, r3, #29
 80020c2:	3301      	adds	r3, #1
 80020c4:	fbb4 f3f3 	udiv	r3, r4, r3
 80020c8:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80020ca:	697b      	ldr	r3, [r7, #20]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	371c      	adds	r7, #28
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd90      	pop	{r4, r7, pc}
 80020d4:	080037c8 	.word	0x080037c8
 80020d8:	00f42400 	.word	0x00f42400
 80020dc:	01e84800 	.word	0x01e84800

080020e0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020e0:	b598      	push	{r3, r4, r7, lr}
 80020e2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80020e4:	f7ff ff5c 	bl	8001fa0 <HAL_RCC_GetSysClockFreq>
 80020e8:	4604      	mov	r4, r0
 80020ea:	f7ff f9cb 	bl	8001484 <LL_RCC_GetAHBPrescaler>
 80020ee:	4603      	mov	r3, r0
 80020f0:	091b      	lsrs	r3, r3, #4
 80020f2:	f003 030f 	and.w	r3, r3, #15
 80020f6:	4a03      	ldr	r2, [pc, #12]	@ (8002104 <HAL_RCC_GetHCLKFreq+0x24>)
 80020f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020fc:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002100:	4618      	mov	r0, r3
 8002102:	bd98      	pop	{r3, r4, r7, pc}
 8002104:	08003788 	.word	0x08003788

08002108 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002108:	b590      	push	{r4, r7, lr}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	091b      	lsrs	r3, r3, #4
 8002114:	f003 030f 	and.w	r3, r3, #15
 8002118:	4a10      	ldr	r2, [pc, #64]	@ (800215c <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800211a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800211e:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8002120:	f7ff f9bb 	bl	800149a <LL_RCC_GetAHB3Prescaler>
 8002124:	4603      	mov	r3, r0
 8002126:	091b      	lsrs	r3, r3, #4
 8002128:	f003 030f 	and.w	r3, r3, #15
 800212c:	4a0c      	ldr	r2, [pc, #48]	@ (8002160 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800212e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	fbb2 f3f3 	udiv	r3, r2, r3
 8002138:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	4a09      	ldr	r2, [pc, #36]	@ (8002164 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800213e:	fba2 2303 	umull	r2, r3, r2, r3
 8002142:	0c9c      	lsrs	r4, r3, #18
 8002144:	f7fe ffba 	bl	80010bc <HAL_PWREx_GetVoltageRange>
 8002148:	4603      	mov	r3, r0
 800214a:	4619      	mov	r1, r3
 800214c:	4620      	mov	r0, r4
 800214e:	f000 f80b 	bl	8002168 <RCC_SetFlashLatency>
 8002152:	4603      	mov	r3, r0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	bd90      	pop	{r4, r7, pc}
 800215c:	080037c8 	.word	0x080037c8
 8002160:	08003788 	.word	0x08003788
 8002164:	431bde83 	.word	0x431bde83

08002168 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b08e      	sub	sp, #56	@ 0x38
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8002172:	4a3a      	ldr	r2, [pc, #232]	@ (800225c <RCC_SetFlashLatency+0xf4>)
 8002174:	f107 0320 	add.w	r3, r7, #32
 8002178:	e892 0003 	ldmia.w	r2, {r0, r1}
 800217c:	6018      	str	r0, [r3, #0]
 800217e:	3304      	adds	r3, #4
 8002180:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8002182:	4a37      	ldr	r2, [pc, #220]	@ (8002260 <RCC_SetFlashLatency+0xf8>)
 8002184:	f107 0318 	add.w	r3, r7, #24
 8002188:	e892 0003 	ldmia.w	r2, {r0, r1}
 800218c:	6018      	str	r0, [r3, #0]
 800218e:	3304      	adds	r3, #4
 8002190:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8002192:	4a34      	ldr	r2, [pc, #208]	@ (8002264 <RCC_SetFlashLatency+0xfc>)
 8002194:	f107 030c 	add.w	r3, r7, #12
 8002198:	ca07      	ldmia	r2, {r0, r1, r2}
 800219a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800219e:	2300      	movs	r3, #0
 80021a0:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80021a8:	d11b      	bne.n	80021e2 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80021aa:	2300      	movs	r3, #0
 80021ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80021ae:	e014      	b.n	80021da <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80021b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	3338      	adds	r3, #56	@ 0x38
 80021b6:	443b      	add	r3, r7
 80021b8:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80021bc:	461a      	mov	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d807      	bhi.n	80021d4 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80021c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	3338      	adds	r3, #56	@ 0x38
 80021ca:	443b      	add	r3, r7
 80021cc:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80021d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80021d2:	e021      	b.n	8002218 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80021d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021d6:	3301      	adds	r3, #1
 80021d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80021da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d9e7      	bls.n	80021b0 <RCC_SetFlashLatency+0x48>
 80021e0:	e01a      	b.n	8002218 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80021e2:	2300      	movs	r3, #0
 80021e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021e6:	e014      	b.n	8002212 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80021e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	3338      	adds	r3, #56	@ 0x38
 80021ee:	443b      	add	r3, r7
 80021f0:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80021f4:	461a      	mov	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d807      	bhi.n	800220c <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80021fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	3338      	adds	r3, #56	@ 0x38
 8002202:	443b      	add	r3, r7
 8002204:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002208:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800220a:	e005      	b.n	8002218 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800220c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800220e:	3301      	adds	r3, #1
 8002210:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002214:	2b02      	cmp	r3, #2
 8002216:	d9e7      	bls.n	80021e8 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002218:	4b13      	ldr	r3, [pc, #76]	@ (8002268 <RCC_SetFlashLatency+0x100>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f023 0207 	bic.w	r2, r3, #7
 8002220:	4911      	ldr	r1, [pc, #68]	@ (8002268 <RCC_SetFlashLatency+0x100>)
 8002222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002224:	4313      	orrs	r3, r2
 8002226:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002228:	f7fe fcd6 	bl	8000bd8 <HAL_GetTick>
 800222c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800222e:	e008      	b.n	8002242 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002230:	f7fe fcd2 	bl	8000bd8 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d901      	bls.n	8002242 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e007      	b.n	8002252 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002242:	4b09      	ldr	r3, [pc, #36]	@ (8002268 <RCC_SetFlashLatency+0x100>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800224c:	429a      	cmp	r2, r3
 800224e:	d1ef      	bne.n	8002230 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3738      	adds	r7, #56	@ 0x38
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	0800376c 	.word	0x0800376c
 8002260:	08003774 	.word	0x08003774
 8002264:	0800377c 	.word	0x0800377c
 8002268:	58004000 	.word	0x58004000

0800226c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d101      	bne.n	800227e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e0c6      	b.n	800240c <HAL_SPI_Init+0x1a0>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002282:	2b00      	cmp	r3, #0
 8002284:	d108      	bne.n	8002298 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800228e:	d009      	beq.n	80022a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	61da      	str	r2, [r3, #28]
 8002296:	e005      	b.n	80022a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d106      	bne.n	80022be <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2200      	movs	r2, #0
 80022b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f7fe fb4b 	bl	8000954 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2202      	movs	r2, #2
 80022c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80022d4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80022de:	d902      	bls.n	80022e6 <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80022e0:	2300      	movs	r3, #0
 80022e2:	60fb      	str	r3, [r7, #12]
 80022e4:	e002      	b.n	80022ec <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80022e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022ea:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80022f4:	d007      	beq.n	8002306 <HAL_SPI_Init+0x9a>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80022fe:	d002      	beq.n	8002306 <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002316:	431a      	orrs	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	691b      	ldr	r3, [r3, #16]
 800231c:	f003 0302 	and.w	r3, r3, #2
 8002320:	431a      	orrs	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	695b      	ldr	r3, [r3, #20]
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	431a      	orrs	r2, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	699b      	ldr	r3, [r3, #24]
 8002330:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002334:	431a      	orrs	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800233e:	431a      	orrs	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a1b      	ldr	r3, [r3, #32]
 8002344:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002348:	ea42 0103 	orr.w	r1, r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002350:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	430a      	orrs	r2, r1
 800235a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002360:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002364:	d11b      	bne.n	800239e <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	2b00      	cmp	r3, #0
 800236c:	d10b      	bne.n	8002386 <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002376:	d903      	bls.n	8002380 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2202      	movs	r2, #2
 800237c:	631a      	str	r2, [r3, #48]	@ 0x30
 800237e:	e002      	b.n	8002386 <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238a:	2b02      	cmp	r3, #2
 800238c:	d107      	bne.n	800239e <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800239c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	0c1b      	lsrs	r3, r3, #16
 80023a4:	f003 0204 	and.w	r2, r3, #4
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ac:	f003 0310 	and.w	r3, r3, #16
 80023b0:	431a      	orrs	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023b6:	f003 0308 	and.w	r3, r3, #8
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80023c4:	ea42 0103 	orr.w	r1, r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	430a      	orrs	r2, r1
 80023d4:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023de:	d105      	bne.n	80023ec <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	b292      	uxth	r2, r2
 80023ea:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	69da      	ldr	r2, [r3, #28]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023fa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b088      	sub	sp, #32
 8002418:	af00      	add	r7, sp, #0
 800241a:	60f8      	str	r0, [r7, #12]
 800241c:	60b9      	str	r1, [r7, #8]
 800241e:	603b      	str	r3, [r7, #0]
 8002420:	4613      	mov	r3, r2
 8002422:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002424:	f7fe fbd8 	bl	8000bd8 <HAL_GetTick>
 8002428:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800242a:	88fb      	ldrh	r3, [r7, #6]
 800242c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002434:	b2db      	uxtb	r3, r3
 8002436:	2b01      	cmp	r3, #1
 8002438:	d001      	beq.n	800243e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800243a:	2302      	movs	r3, #2
 800243c:	e17e      	b.n	800273c <HAL_SPI_Transmit+0x328>
  }

  if ((pData == NULL) || (Size == 0U))
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d002      	beq.n	800244a <HAL_SPI_Transmit+0x36>
 8002444:	88fb      	ldrh	r3, [r7, #6]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e176      	b.n	800273c <HAL_SPI_Transmit+0x328>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002454:	2b01      	cmp	r3, #1
 8002456:	d101      	bne.n	800245c <HAL_SPI_Transmit+0x48>
 8002458:	2302      	movs	r3, #2
 800245a:	e16f      	b.n	800273c <HAL_SPI_Transmit+0x328>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2201      	movs	r2, #1
 8002460:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2203      	movs	r2, #3
 8002468:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2200      	movs	r2, #0
 8002470:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	88fa      	ldrh	r2, [r7, #6]
 800247c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	88fa      	ldrh	r2, [r7, #6]
 8002482:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2200      	movs	r2, #0
 8002488:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2200      	movs	r2, #0
 8002496:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2200      	movs	r2, #0
 80024a4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024ae:	d10f      	bne.n	80024d0 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024be:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80024ce:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024d8:	d10f      	bne.n	80024fa <HAL_SPI_Transmit+0xe6>
  {
    SPI_RESET_CRC(hspi);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80024e8:	601a      	str	r2, [r3, #0]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80024f8:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002504:	2b40      	cmp	r3, #64	@ 0x40
 8002506:	d007      	beq.n	8002518 <HAL_SPI_Transmit+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002516:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002520:	d952      	bls.n	80025c8 <HAL_SPI_Transmit+0x1b4>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d002      	beq.n	8002530 <HAL_SPI_Transmit+0x11c>
 800252a:	8b7b      	ldrh	r3, [r7, #26]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d145      	bne.n	80025bc <HAL_SPI_Transmit+0x1a8>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002534:	881a      	ldrh	r2, [r3, #0]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002540:	1c9a      	adds	r2, r3, #2
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800254a:	b29b      	uxth	r3, r3
 800254c:	3b01      	subs	r3, #1
 800254e:	b29a      	uxth	r2, r3
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002554:	e032      	b.n	80025bc <HAL_SPI_Transmit+0x1a8>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f003 0302 	and.w	r3, r3, #2
 8002560:	2b02      	cmp	r3, #2
 8002562:	d112      	bne.n	800258a <HAL_SPI_Transmit+0x176>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002568:	881a      	ldrh	r2, [r3, #0]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002574:	1c9a      	adds	r2, r3, #2
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800257e:	b29b      	uxth	r3, r3
 8002580:	3b01      	subs	r3, #1
 8002582:	b29a      	uxth	r2, r3
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002588:	e018      	b.n	80025bc <HAL_SPI_Transmit+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800258a:	f7fe fb25 	bl	8000bd8 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	429a      	cmp	r2, r3
 8002598:	d803      	bhi.n	80025a2 <HAL_SPI_Transmit+0x18e>
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025a0:	d102      	bne.n	80025a8 <HAL_SPI_Transmit+0x194>
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d109      	bne.n	80025bc <HAL_SPI_Transmit+0x1a8>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e0bf      	b.n	800273c <HAL_SPI_Transmit+0x328>
    while (hspi->TxXferCount > 0U)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1c7      	bne.n	8002556 <HAL_SPI_Transmit+0x142>
 80025c6:	e083      	b.n	80026d0 <HAL_SPI_Transmit+0x2bc>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d002      	beq.n	80025d6 <HAL_SPI_Transmit+0x1c2>
 80025d0:	8b7b      	ldrh	r3, [r7, #26]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d177      	bne.n	80026c6 <HAL_SPI_Transmit+0x2b2>
    {
      if (hspi->TxXferCount > 1U)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025da:	b29b      	uxth	r3, r3
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d912      	bls.n	8002606 <HAL_SPI_Transmit+0x1f2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025e4:	881a      	ldrh	r2, [r3, #0]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025f0:	1c9a      	adds	r2, r3, #2
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	3b02      	subs	r3, #2
 80025fe:	b29a      	uxth	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002604:	e05f      	b.n	80026c6 <HAL_SPI_Transmit+0x2b2>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	330c      	adds	r3, #12
 8002610:	7812      	ldrb	r2, [r2, #0]
 8002612:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002618:	1c5a      	adds	r2, r3, #1
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002622:	b29b      	uxth	r3, r3
 8002624:	3b01      	subs	r3, #1
 8002626:	b29a      	uxth	r2, r3
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800262c:	e04b      	b.n	80026c6 <HAL_SPI_Transmit+0x2b2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b02      	cmp	r3, #2
 800263a:	d12b      	bne.n	8002694 <HAL_SPI_Transmit+0x280>
      {
        if (hspi->TxXferCount > 1U)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002640:	b29b      	uxth	r3, r3
 8002642:	2b01      	cmp	r3, #1
 8002644:	d912      	bls.n	800266c <HAL_SPI_Transmit+0x258>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800264a:	881a      	ldrh	r2, [r3, #0]
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002656:	1c9a      	adds	r2, r3, #2
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002660:	b29b      	uxth	r3, r3
 8002662:	3b02      	subs	r3, #2
 8002664:	b29a      	uxth	r2, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800266a:	e02c      	b.n	80026c6 <HAL_SPI_Transmit+0x2b2>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	330c      	adds	r3, #12
 8002676:	7812      	ldrb	r2, [r2, #0]
 8002678:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800267e:	1c5a      	adds	r2, r3, #1
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002688:	b29b      	uxth	r3, r3
 800268a:	3b01      	subs	r3, #1
 800268c:	b29a      	uxth	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002692:	e018      	b.n	80026c6 <HAL_SPI_Transmit+0x2b2>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002694:	f7fe faa0 	bl	8000bd8 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	683a      	ldr	r2, [r7, #0]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d803      	bhi.n	80026ac <HAL_SPI_Transmit+0x298>
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80026aa:	d102      	bne.n	80026b2 <HAL_SPI_Transmit+0x29e>
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d109      	bne.n	80026c6 <HAL_SPI_Transmit+0x2b2>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2201      	movs	r2, #1
 80026b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e03a      	b.n	800273c <HAL_SPI_Transmit+0x328>
    while (hspi->TxXferCount > 0U)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d1ae      	bne.n	800262e <HAL_SPI_Transmit+0x21a>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026d8:	d107      	bne.n	80026ea <HAL_SPI_Transmit+0x2d6>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80026e8:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80026ea:	69fa      	ldr	r2, [r7, #28]
 80026ec:	6839      	ldr	r1, [r7, #0]
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f000 fee2 	bl	80034b8 <SPI_EndRxTxTransaction>
 80026f4:	4603      	mov	r3, r0
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d002      	beq.n	8002700 <HAL_SPI_Transmit+0x2ec>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2220      	movs	r2, #32
 80026fe:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d10a      	bne.n	800271e <HAL_SPI_Transmit+0x30a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	617b      	str	r3, [r7, #20]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	617b      	str	r3, [r7, #20]
 800271c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2201      	movs	r2, #1
 8002722:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <HAL_SPI_Transmit+0x326>
  {
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e000      	b.n	800273c <HAL_SPI_Transmit+0x328>
  }
  else
  {
    return HAL_OK;
 800273a:	2300      	movs	r3, #0
  }
}
 800273c:	4618      	mov	r0, r3
 800273e:	3720      	adds	r7, #32
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b08a      	sub	sp, #40	@ 0x28
 8002748:	af02      	add	r7, sp, #8
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	603b      	str	r3, [r7, #0]
 8002750:	4613      	mov	r3, r2
 8002752:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b01      	cmp	r3, #1
 8002766:	d001      	beq.n	800276c <HAL_SPI_Receive+0x28>
  {
    return HAL_BUSY;
 8002768:	2302      	movs	r3, #2
 800276a:	e1e0      	b.n	8002b2e <HAL_SPI_Receive+0x3ea>
  }

  if ((pData == NULL) || (Size == 0U))
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d002      	beq.n	8002778 <HAL_SPI_Receive+0x34>
 8002772:	88fb      	ldrh	r3, [r7, #6]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d101      	bne.n	800277c <HAL_SPI_Receive+0x38>
  {
    return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e1d8      	b.n	8002b2e <HAL_SPI_Receive+0x3ea>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002784:	d112      	bne.n	80027ac <HAL_SPI_Receive+0x68>
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d10e      	bne.n	80027ac <HAL_SPI_Receive+0x68>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2204      	movs	r2, #4
 8002792:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002796:	88fa      	ldrh	r2, [r7, #6]
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	4613      	mov	r3, r2
 800279e:	68ba      	ldr	r2, [r7, #8]
 80027a0:	68b9      	ldr	r1, [r7, #8]
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	f000 f9c7 	bl	8002b36 <HAL_SPI_TransmitReceive>
 80027a8:	4603      	mov	r3, r0
 80027aa:	e1c0      	b.n	8002b2e <HAL_SPI_Receive+0x3ea>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027ac:	f7fe fa14 	bl	8000bd8 <HAL_GetTick>
 80027b0:	61f8      	str	r0, [r7, #28]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d101      	bne.n	80027c0 <HAL_SPI_Receive+0x7c>
 80027bc:	2302      	movs	r3, #2
 80027be:	e1b6      	b.n	8002b2e <HAL_SPI_Receive+0x3ea>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2204      	movs	r2, #4
 80027cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2200      	movs	r2, #0
 80027d4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	68ba      	ldr	r2, [r7, #8]
 80027da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	88fa      	ldrh	r2, [r7, #6]
 80027e0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	88fa      	ldrh	r2, [r7, #6]
 80027e8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2200      	movs	r2, #0
 80027f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2200      	movs	r2, #0
 80027fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2200      	movs	r2, #0
 8002802:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800280e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002812:	d118      	bne.n	8002846 <HAL_SPI_Receive+0x102>
  {
    SPI_RESET_CRC(hspi);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002832:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800283a:	b29b      	uxth	r3, r3
 800283c:	3b01      	subs	r3, #1
 800283e:	b29a      	uxth	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800284e:	d908      	bls.n	8002862 <HAL_SPI_Receive+0x11e>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	685a      	ldr	r2, [r3, #4]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800285e:	605a      	str	r2, [r3, #4]
 8002860:	e007      	b.n	8002872 <HAL_SPI_Receive+0x12e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	685a      	ldr	r2, [r3, #4]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002870:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800287a:	d10f      	bne.n	800289c <HAL_SPI_Receive+0x158>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800288a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800289a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028a6:	2b40      	cmp	r3, #64	@ 0x40
 80028a8:	d007      	beq.n	80028ba <HAL_SPI_Receive+0x176>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80028b8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80028c2:	d875      	bhi.n	80029b0 <HAL_SPI_Receive+0x26c>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80028c4:	e037      	b.n	8002936 <HAL_SPI_Receive+0x1f2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d117      	bne.n	8002904 <HAL_SPI_Receive+0x1c0>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f103 020c 	add.w	r2, r3, #12
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e0:	7812      	ldrb	r2, [r2, #0]
 80028e2:	b2d2      	uxtb	r2, r2
 80028e4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ea:	1c5a      	adds	r2, r3, #1
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	3b01      	subs	r3, #1
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8002902:	e018      	b.n	8002936 <HAL_SPI_Receive+0x1f2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002904:	f7fe f968 	bl	8000bd8 <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	683a      	ldr	r2, [r7, #0]
 8002910:	429a      	cmp	r2, r3
 8002912:	d803      	bhi.n	800291c <HAL_SPI_Receive+0x1d8>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800291a:	d102      	bne.n	8002922 <HAL_SPI_Receive+0x1de>
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d109      	bne.n	8002936 <HAL_SPI_Receive+0x1f2>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e0fb      	b.n	8002b2e <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800293c:	b29b      	uxth	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1c1      	bne.n	80028c6 <HAL_SPI_Receive+0x182>
 8002942:	e03b      	b.n	80029bc <HAL_SPI_Receive+0x278>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b01      	cmp	r3, #1
 8002950:	d115      	bne.n	800297e <HAL_SPI_Receive+0x23a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	68da      	ldr	r2, [r3, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295c:	b292      	uxth	r2, r2
 800295e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002964:	1c9a      	adds	r2, r3, #2
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002970:	b29b      	uxth	r3, r3
 8002972:	3b01      	subs	r3, #1
 8002974:	b29a      	uxth	r2, r3
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800297c:	e018      	b.n	80029b0 <HAL_SPI_Receive+0x26c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800297e:	f7fe f92b 	bl	8000bd8 <HAL_GetTick>
 8002982:	4602      	mov	r2, r0
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	429a      	cmp	r2, r3
 800298c:	d803      	bhi.n	8002996 <HAL_SPI_Receive+0x252>
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002994:	d102      	bne.n	800299c <HAL_SPI_Receive+0x258>
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d109      	bne.n	80029b0 <HAL_SPI_Receive+0x26c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e0be      	b.n	8002b2e <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d1c3      	bne.n	8002944 <HAL_SPI_Receive+0x200>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029c4:	f040 8087 	bne.w	8002ad6 <HAL_SPI_Receive+0x392>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80029d6:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	2201      	movs	r2, #1
 80029e0:	2101      	movs	r1, #1
 80029e2:	68f8      	ldr	r0, [r7, #12]
 80029e4:	f000 fbf2 	bl	80031cc <SPI_WaitFlagStateUntilTimeout>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d005      	beq.n	80029fa <HAL_SPI_Receive+0x2b6>
    {
      /* the latest data has not been received */
      __HAL_UNLOCK(hspi);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2200      	movs	r2, #0
 80029f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e099      	b.n	8002b2e <HAL_SPI_Receive+0x3ea>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002a02:	d907      	bls.n	8002a14 <HAL_SPI_Receive+0x2d0>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68da      	ldr	r2, [r3, #12]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0e:	b292      	uxth	r2, r2
 8002a10:	801a      	strh	r2, [r3, #0]
 8002a12:	e008      	b.n	8002a26 <HAL_SPI_Receive+0x2e2>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f103 020c 	add.w	r2, r3, #12
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a20:	7812      	ldrb	r2, [r2, #0]
 8002a22:	b2d2      	uxtb	r2, r2
 8002a24:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	2101      	movs	r1, #1
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f000 fbcb 	bl	80031cc <SPI_WaitFlagStateUntilTimeout>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d00f      	beq.n	8002a5c <HAL_SPI_Receive+0x318>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a40:	f043 0202 	orr.w	r2, r3, #2
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e068      	b.n	8002b2e <HAL_SPI_Receive+0x3ea>
    }

    /* Read CRC to Flush DR and RXNE flag */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002a64:	d105      	bne.n	8002a72 <HAL_SPI_Receive+0x32e>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	e031      	b.n	8002ad6 <HAL_SPI_Receive+0x392>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	330c      	adds	r3, #12
 8002a78:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002a82:	7cfb      	ldrb	r3, [r7, #19]

      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002a8c:	d123      	bne.n	8002ad6 <HAL_SPI_Receive+0x392>
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d11f      	bne.n	8002ad6 <HAL_SPI_Receive+0x392>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	9300      	str	r3, [sp, #0]
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	2101      	movs	r1, #1
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f000 fb93 	bl	80031cc <SPI_WaitFlagStateUntilTimeout>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d00f      	beq.n	8002acc <HAL_SPI_Receive+0x388>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ab0:	f043 0202 	orr.w	r2, r3, #2
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e030      	b.n	8002b2e <HAL_SPI_Receive+0x3ea>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8002ad4:	7cfb      	ldrb	r3, [r7, #19]
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ad6:	69fa      	ldr	r2, [r7, #28]
 8002ad8:	6839      	ldr	r1, [r7, #0]
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	f000 fc94 	bl	8003408 <SPI_EndRxTransaction>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d002      	beq.n	8002aec <HAL_SPI_Receive+0x3a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2220      	movs	r2, #32
 8002aea:	661a      	str	r2, [r3, #96]	@ 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f003 0310 	and.w	r3, r3, #16
 8002af6:	2b10      	cmp	r3, #16
 8002af8:	d10a      	bne.n	8002b10 <HAL_SPI_Receive+0x3cc>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002afe:	f043 0202 	orr.w	r2, r3, #2
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8002b0e:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d001      	beq.n	8002b2c <HAL_SPI_Receive+0x3e8>
  {
    return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e000      	b.n	8002b2e <HAL_SPI_Receive+0x3ea>
  }
  else
  {
    return HAL_OK;
 8002b2c:	2300      	movs	r3, #0
  }
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3720      	adds	r7, #32
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}

08002b36 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002b36:	b580      	push	{r7, lr}
 8002b38:	b090      	sub	sp, #64	@ 0x40
 8002b3a:	af02      	add	r7, sp, #8
 8002b3c:	60f8      	str	r0, [r7, #12]
 8002b3e:	60b9      	str	r1, [r7, #8]
 8002b40:	607a      	str	r2, [r7, #4]
 8002b42:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_RxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8002b44:	2300      	movs	r3, #0
 8002b46:	617b      	str	r3, [r7, #20]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b50:	f7fe f842 	bl	8000bd8 <HAL_GetTick>
 8002b54:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002b5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  tmp_mode            = hspi->Init.Mode;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	62bb      	str	r3, [r7, #40]	@ 0x28
  initial_TxXferCount = Size;
 8002b66:	887b      	ldrh	r3, [r7, #2]
 8002b68:	84fb      	strh	r3, [r7, #38]	@ 0x26
  initial_RxXferCount = Size;
 8002b6a:	887b      	ldrh	r3, [r7, #2]
 8002b6c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	623b      	str	r3, [r7, #32]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	61fb      	str	r3, [r7, #28]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d00d      	beq.n	8002ba2 <HAL_SPI_TransmitReceive+0x6c>
 8002b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b88:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b8c:	d107      	bne.n	8002b9e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d103      	bne.n	8002b9e <HAL_SPI_TransmitReceive+0x68>
 8002b96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d001      	beq.n	8002ba2 <HAL_SPI_TransmitReceive+0x6c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	e30f      	b.n	80031c2 <HAL_SPI_TransmitReceive+0x68c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d005      	beq.n	8002bb4 <HAL_SPI_TransmitReceive+0x7e>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d002      	beq.n	8002bb4 <HAL_SPI_TransmitReceive+0x7e>
 8002bae:	887b      	ldrh	r3, [r7, #2]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d101      	bne.n	8002bb8 <HAL_SPI_TransmitReceive+0x82>
  {
    return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e304      	b.n	80031c2 <HAL_SPI_TransmitReceive+0x68c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d101      	bne.n	8002bc6 <HAL_SPI_TransmitReceive+0x90>
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	e2fd      	b.n	80031c2 <HAL_SPI_TransmitReceive+0x68c>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b04      	cmp	r3, #4
 8002bd8:	d003      	beq.n	8002be2 <HAL_SPI_TransmitReceive+0xac>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2205      	movs	r2, #5
 8002bde:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	887a      	ldrh	r2, [r7, #2]
 8002bf2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	887a      	ldrh	r2, [r7, #2]
 8002bfa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	68ba      	ldr	r2, [r7, #8]
 8002c02:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	887a      	ldrh	r2, [r7, #2]
 8002c08:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	887a      	ldrh	r2, [r7, #2]
 8002c0e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2200      	movs	r2, #0
 8002c14:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c24:	d10f      	bne.n	8002c46 <HAL_SPI_TransmitReceive+0x110>
  {
    SPI_RESET_CRC(hspi);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c34:	601a      	str	r2, [r3, #0]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c44:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002c4e:	d802      	bhi.n	8002c56 <HAL_SPI_TransmitReceive+0x120>
 8002c50:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d908      	bls.n	8002c68 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	685a      	ldr	r2, [r3, #4]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002c64:	605a      	str	r2, [r3, #4]
 8002c66:	e007      	b.n	8002c78 <HAL_SPI_TransmitReceive+0x142>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002c76:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c82:	2b40      	cmp	r3, #64	@ 0x40
 8002c84:	d007      	beq.n	8002c96 <HAL_SPI_TransmitReceive+0x160>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c94:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002c9e:	f240 80d0 	bls.w	8002e42 <HAL_SPI_TransmitReceive+0x30c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d003      	beq.n	8002cb2 <HAL_SPI_TransmitReceive+0x17c>
 8002caa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	f040 80ba 	bne.w	8002e26 <HAL_SPI_TransmitReceive+0x2f0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb6:	881a      	ldrh	r2, [r3, #0]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cc2:	1c9a      	adds	r2, r3, #2
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f040 80a2 	bne.w	8002e26 <HAL_SPI_TransmitReceive+0x2f0>
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cea:	f040 809c 	bne.w	8002e26 <HAL_SPI_TransmitReceive+0x2f0>
      {
        /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
        if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8002cee:	6a3b      	ldr	r3, [r7, #32]
 8002cf0:	f003 0304 	and.w	r3, r3, #4
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d10c      	bne.n	8002d12 <HAL_SPI_TransmitReceive+0x1dc>
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	f003 0308 	and.w	r3, r3, #8
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d007      	beq.n	8002d12 <HAL_SPI_TransmitReceive+0x1dc>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d10:	601a      	str	r2, [r3, #0]
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002d20:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d22:	e080      	b.n	8002e26 <HAL_SPI_TransmitReceive+0x2f0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d13f      	bne.n	8002db2 <HAL_SPI_TransmitReceive+0x27c>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d03a      	beq.n	8002db2 <HAL_SPI_TransmitReceive+0x27c>
 8002d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d137      	bne.n	8002db2 <HAL_SPI_TransmitReceive+0x27c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d46:	881a      	ldrh	r2, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d52:	1c9a      	adds	r2, r3, #2
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	b29a      	uxth	r2, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d11e      	bne.n	8002db2 <HAL_SPI_TransmitReceive+0x27c>
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d7c:	d119      	bne.n	8002db2 <HAL_SPI_TransmitReceive+0x27c>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8002d7e:	6a3b      	ldr	r3, [r7, #32]
 8002d80:	f003 0304 	and.w	r3, r3, #4
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d10c      	bne.n	8002da2 <HAL_SPI_TransmitReceive+0x26c>
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	f003 0308 	and.w	r3, r3, #8
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d007      	beq.n	8002da2 <HAL_SPI_TransmitReceive+0x26c>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681a      	ldr	r2, [r3, #0]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002da0:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002db0:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f003 0301 	and.w	r3, r3, #1
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d11c      	bne.n	8002dfa <HAL_SPI_TransmitReceive+0x2c4>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d016      	beq.n	8002dfa <HAL_SPI_TransmitReceive+0x2c4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	68da      	ldr	r2, [r3, #12]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd6:	b292      	uxth	r2, r2
 8002dd8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dde:	1c9a      	adds	r2, r3, #2
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	3b01      	subs	r3, #1
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002df6:	2301      	movs	r3, #1
 8002df8:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002dfa:	f7fd feed 	bl	8000bd8 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d80d      	bhi.n	8002e26 <HAL_SPI_TransmitReceive+0x2f0>
 8002e0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e10:	d009      	beq.n	8002e26 <HAL_SPI_TransmitReceive+0x2f0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e1cd      	b.n	80031c2 <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f47f af79 	bne.w	8002d24 <HAL_SPI_TransmitReceive+0x1ee>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f47f af72 	bne.w	8002d24 <HAL_SPI_TransmitReceive+0x1ee>
 8002e40:	e12f      	b.n	80030a2 <HAL_SPI_TransmitReceive+0x56c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d003      	beq.n	8002e52 <HAL_SPI_TransmitReceive+0x31c>
 8002e4a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	f040 811b 	bne.w	8003088 <HAL_SPI_TransmitReceive+0x552>
    {
      if (hspi->TxXferCount > 1U)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d912      	bls.n	8002e82 <HAL_SPI_TransmitReceive+0x34c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e60:	881a      	ldrh	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e6c:	1c9a      	adds	r2, r3, #2
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	3b02      	subs	r3, #2
 8002e7a:	b29a      	uxth	r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002e80:	e102      	b.n	8003088 <HAL_SPI_TransmitReceive+0x552>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	330c      	adds	r3, #12
 8002e8c:	7812      	ldrb	r2, [r2, #0]
 8002e8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e94:	1c5a      	adds	r2, r3, #1
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f040 80ea 	bne.w	8003088 <HAL_SPI_TransmitReceive+0x552>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ebc:	f040 80e4 	bne.w	8003088 <HAL_SPI_TransmitReceive+0x552>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8002ec0:	6a3b      	ldr	r3, [r7, #32]
 8002ec2:	f003 0304 	and.w	r3, r3, #4
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10c      	bne.n	8002ee4 <HAL_SPI_TransmitReceive+0x3ae>
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	f003 0308 	and.w	r3, r3, #8
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d007      	beq.n	8002ee4 <HAL_SPI_TransmitReceive+0x3ae>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ee2:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ef2:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ef4:	e0c8      	b.n	8003088 <HAL_SPI_TransmitReceive+0x552>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d158      	bne.n	8002fb6 <HAL_SPI_TransmitReceive+0x480>
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d053      	beq.n	8002fb6 <HAL_SPI_TransmitReceive+0x480>
 8002f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d150      	bne.n	8002fb6 <HAL_SPI_TransmitReceive+0x480>
      {
        if (hspi->TxXferCount > 1U)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d912      	bls.n	8002f44 <HAL_SPI_TransmitReceive+0x40e>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f22:	881a      	ldrh	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f2e:	1c9a      	adds	r2, r3, #2
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	3b02      	subs	r3, #2
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f42:	e012      	b.n	8002f6a <HAL_SPI_TransmitReceive+0x434>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	330c      	adds	r3, #12
 8002f4e:	7812      	ldrb	r2, [r2, #0]
 8002f50:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f56:	1c5a      	adds	r2, r3, #1
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	3b01      	subs	r3, #1
 8002f64:	b29a      	uxth	r2, r3
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d11e      	bne.n	8002fb6 <HAL_SPI_TransmitReceive+0x480>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f80:	d119      	bne.n	8002fb6 <HAL_SPI_TransmitReceive+0x480>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8002f82:	6a3b      	ldr	r3, [r7, #32]
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d10c      	bne.n	8002fa6 <HAL_SPI_TransmitReceive+0x470>
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	f003 0308 	and.w	r3, r3, #8
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d007      	beq.n	8002fa6 <HAL_SPI_TransmitReceive+0x470>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fa4:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002fb4:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d148      	bne.n	8003056 <HAL_SPI_TransmitReceive+0x520>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d042      	beq.n	8003056 <HAL_SPI_TransmitReceive+0x520>
      {
        if (hspi->RxXferCount > 1U)
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d923      	bls.n	8003024 <HAL_SPI_TransmitReceive+0x4ee>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	68da      	ldr	r2, [r3, #12]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe6:	b292      	uxth	r2, r2
 8002fe8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fee:	1c9a      	adds	r2, r3, #2
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	3b02      	subs	r3, #2
 8002ffe:	b29a      	uxth	r2, r3
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800300c:	b29b      	uxth	r3, r3
 800300e:	2b01      	cmp	r3, #1
 8003010:	d81f      	bhi.n	8003052 <HAL_SPI_TransmitReceive+0x51c>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685a      	ldr	r2, [r3, #4]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003020:	605a      	str	r2, [r3, #4]
 8003022:	e016      	b.n	8003052 <HAL_SPI_TransmitReceive+0x51c>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f103 020c 	add.w	r2, r3, #12
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003030:	7812      	ldrb	r2, [r2, #0]
 8003032:	b2d2      	uxtb	r2, r2
 8003034:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303a:	1c5a      	adds	r2, r3, #1
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003046:	b29b      	uxth	r3, r3
 8003048:	3b01      	subs	r3, #1
 800304a:	b29a      	uxth	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003052:	2301      	movs	r3, #1
 8003054:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003056:	f7fd fdbf 	bl	8000bd8 <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003062:	429a      	cmp	r2, r3
 8003064:	d803      	bhi.n	800306e <HAL_SPI_TransmitReceive+0x538>
 8003066:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003068:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800306c:	d102      	bne.n	8003074 <HAL_SPI_TransmitReceive+0x53e>
 800306e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003070:	2b00      	cmp	r3, #0
 8003072:	d109      	bne.n	8003088 <HAL_SPI_TransmitReceive+0x552>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e09c      	b.n	80031c2 <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800308c:	b29b      	uxth	r3, r3
 800308e:	2b00      	cmp	r3, #0
 8003090:	f47f af31 	bne.w	8002ef6 <HAL_SPI_TransmitReceive+0x3c0>
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800309a:	b29b      	uxth	r3, r3
 800309c:	2b00      	cmp	r3, #0
 800309e:	f47f af2a 	bne.w	8002ef6 <HAL_SPI_TransmitReceive+0x3c0>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030aa:	d152      	bne.n	8003152 <HAL_SPI_TransmitReceive+0x61c>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80030ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030b2:	2201      	movs	r2, #1
 80030b4:	2101      	movs	r1, #1
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f000 f888 	bl	80031cc <SPI_WaitFlagStateUntilTimeout>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00f      	beq.n	80030e2 <HAL_SPI_TransmitReceive+0x5ac>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030c6:	f043 0202 	orr.w	r2, r3, #2
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e06f      	b.n	80031c2 <HAL_SPI_TransmitReceive+0x68c>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80030ea:	d105      	bne.n	80030f8 <HAL_SPI_TransmitReceive+0x5c2>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	e02c      	b.n	8003152 <HAL_SPI_TransmitReceive+0x61c>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	330c      	adds	r3, #12
 80030fe:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	b2db      	uxtb	r3, r3
 8003106:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003108:	7cfb      	ldrb	r3, [r7, #19]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310e:	2b02      	cmp	r3, #2
 8003110:	d11f      	bne.n	8003152 <HAL_SPI_TransmitReceive+0x61c>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8003112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003118:	2201      	movs	r2, #1
 800311a:	2101      	movs	r1, #1
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f000 f855 	bl	80031cc <SPI_WaitFlagStateUntilTimeout>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00f      	beq.n	8003148 <HAL_SPI_TransmitReceive+0x612>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800312c:	f043 0202 	orr.w	r2, r3, #2
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003144:	2303      	movs	r3, #3
 8003146:	e03c      	b.n	80031c2 <HAL_SPI_TransmitReceive+0x68c>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8003148:	69bb      	ldr	r3, [r7, #24]
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	b2db      	uxtb	r3, r3
 800314e:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8003150:	7cfb      	ldrb	r3, [r7, #19]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 0310 	and.w	r3, r3, #16
 800315c:	2b10      	cmp	r3, #16
 800315e:	d110      	bne.n	8003182 <HAL_SPI_TransmitReceive+0x64c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003164:	f043 0202 	orr.w	r2, r3, #2
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8003174:	609a      	str	r2, [r3, #8]
    __HAL_UNLOCK(hspi);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e01f      	b.n	80031c2 <HAL_SPI_TransmitReceive+0x68c>
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003182:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003184:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 f996 	bl	80034b8 <SPI_EndRxTxTransaction>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d008      	beq.n	80031a4 <HAL_SPI_TransmitReceive+0x66e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2220      	movs	r2, #32
 8003196:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e00e      	b.n	80031c2 <HAL_SPI_TransmitReceive+0x68c>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <HAL_SPI_TransmitReceive+0x68a>
  {
    return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e000      	b.n	80031c2 <HAL_SPI_TransmitReceive+0x68c>
  }
  else
  {
    return HAL_OK;
 80031c0:	2300      	movs	r3, #0
  }
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3738      	adds	r7, #56	@ 0x38
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
	...

080031cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b088      	sub	sp, #32
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	60f8      	str	r0, [r7, #12]
 80031d4:	60b9      	str	r1, [r7, #8]
 80031d6:	603b      	str	r3, [r7, #0]
 80031d8:	4613      	mov	r3, r2
 80031da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80031dc:	f7fd fcfc 	bl	8000bd8 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031e4:	1a9b      	subs	r3, r3, r2
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	4413      	add	r3, r2
 80031ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80031ec:	f7fd fcf4 	bl	8000bd8 <HAL_GetTick>
 80031f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80031f2:	4b39      	ldr	r3, [pc, #228]	@ (80032d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	015b      	lsls	r3, r3, #5
 80031f8:	0d1b      	lsrs	r3, r3, #20
 80031fa:	69fa      	ldr	r2, [r7, #28]
 80031fc:	fb02 f303 	mul.w	r3, r2, r3
 8003200:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003202:	e055      	b.n	80032b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800320a:	d051      	beq.n	80032b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800320c:	f7fd fce4 	bl	8000bd8 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	69fa      	ldr	r2, [r7, #28]
 8003218:	429a      	cmp	r2, r3
 800321a:	d902      	bls.n	8003222 <SPI_WaitFlagStateUntilTimeout+0x56>
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d13d      	bne.n	800329e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	685a      	ldr	r2, [r3, #4]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003230:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800323a:	d111      	bne.n	8003260 <SPI_WaitFlagStateUntilTimeout+0x94>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003244:	d004      	beq.n	8003250 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800324e:	d107      	bne.n	8003260 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800325e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003264:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003268:	d10f      	bne.n	800328a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003278:	601a      	str	r2, [r3, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003288:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2201      	movs	r2, #1
 800328e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e018      	b.n	80032d0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d102      	bne.n	80032aa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80032a4:	2300      	movs	r3, #0
 80032a6:	61fb      	str	r3, [r7, #28]
 80032a8:	e002      	b.n	80032b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	3b01      	subs	r3, #1
 80032ae:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	689a      	ldr	r2, [r3, #8]
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	4013      	ands	r3, r2
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	429a      	cmp	r2, r3
 80032be:	bf0c      	ite	eq
 80032c0:	2301      	moveq	r3, #1
 80032c2:	2300      	movne	r3, #0
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	461a      	mov	r2, r3
 80032c8:	79fb      	ldrb	r3, [r7, #7]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d19a      	bne.n	8003204 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3720      	adds	r7, #32
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	20000000 	.word	0x20000000

080032dc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b08a      	sub	sp, #40	@ 0x28
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
 80032e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80032ea:	2300      	movs	r3, #0
 80032ec:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80032ee:	f7fd fc73 	bl	8000bd8 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f6:	1a9b      	subs	r3, r3, r2
 80032f8:	683a      	ldr	r2, [r7, #0]
 80032fa:	4413      	add	r3, r2
 80032fc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80032fe:	f7fd fc6b 	bl	8000bd8 <HAL_GetTick>
 8003302:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	330c      	adds	r3, #12
 800330a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800330c:	4b3d      	ldr	r3, [pc, #244]	@ (8003404 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	4613      	mov	r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	4413      	add	r3, r2
 8003316:	00da      	lsls	r2, r3, #3
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	0d1b      	lsrs	r3, r3, #20
 800331c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800331e:	fb02 f303 	mul.w	r3, r2, r3
 8003322:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003324:	e061      	b.n	80033ea <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800332c:	d107      	bne.n	800333e <SPI_WaitFifoStateUntilTimeout+0x62>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d104      	bne.n	800333e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	b2db      	uxtb	r3, r3
 800333a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800333c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003344:	d051      	beq.n	80033ea <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003346:	f7fd fc47 	bl	8000bd8 <HAL_GetTick>
 800334a:	4602      	mov	r2, r0
 800334c:	6a3b      	ldr	r3, [r7, #32]
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003352:	429a      	cmp	r2, r3
 8003354:	d902      	bls.n	800335c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003358:	2b00      	cmp	r3, #0
 800335a:	d13d      	bne.n	80033d8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	685a      	ldr	r2, [r3, #4]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800336a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003374:	d111      	bne.n	800339a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800337e:	d004      	beq.n	800338a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003388:	d107      	bne.n	800339a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003398:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033a2:	d10f      	bne.n	80033c4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033c2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80033d4:	2303      	movs	r3, #3
 80033d6:	e011      	b.n	80033fc <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80033d8:	69bb      	ldr	r3, [r7, #24]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d102      	bne.n	80033e4 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 80033de:	2300      	movs	r3, #0
 80033e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80033e2:	e002      	b.n	80033ea <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	4013      	ands	r3, r2
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d195      	bne.n	8003326 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80033fa:	2300      	movs	r3, #0
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3728      	adds	r7, #40	@ 0x28
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	20000000 	.word	0x20000000

08003408 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af02      	add	r7, sp, #8
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800341c:	d111      	bne.n	8003442 <SPI_EndRxTransaction+0x3a>
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003426:	d004      	beq.n	8003432 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003430:	d107      	bne.n	8003442 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003440:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	9300      	str	r3, [sp, #0]
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	2200      	movs	r2, #0
 800344a:	2180      	movs	r1, #128	@ 0x80
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f7ff febd 	bl	80031cc <SPI_WaitFlagStateUntilTimeout>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d007      	beq.n	8003468 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800345c:	f043 0220 	orr.w	r2, r3, #32
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e023      	b.n	80034b0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003470:	d11d      	bne.n	80034ae <SPI_EndRxTransaction+0xa6>
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800347a:	d004      	beq.n	8003486 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003484:	d113      	bne.n	80034ae <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	2200      	movs	r2, #0
 800348e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f7ff ff22 	bl	80032dc <SPI_WaitFifoStateUntilTimeout>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d007      	beq.n	80034ae <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034a2:	f043 0220 	orr.w	r2, r3, #32
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e000      	b.n	80034b0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af02      	add	r7, sp, #8
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	9300      	str	r3, [sp, #0]
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f7ff ff03 	bl	80032dc <SPI_WaitFifoStateUntilTimeout>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d007      	beq.n	80034ec <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034e0:	f043 0220 	orr.w	r2, r3, #32
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e027      	b.n	800353c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	2200      	movs	r2, #0
 80034f4:	2180      	movs	r1, #128	@ 0x80
 80034f6:	68f8      	ldr	r0, [r7, #12]
 80034f8:	f7ff fe68 	bl	80031cc <SPI_WaitFlagStateUntilTimeout>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d007      	beq.n	8003512 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003506:	f043 0220 	orr.w	r2, r3, #32
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e014      	b.n	800353c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	9300      	str	r3, [sp, #0]
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	2200      	movs	r2, #0
 800351a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f7ff fedc 	bl	80032dc <SPI_WaitFifoStateUntilTimeout>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d007      	beq.n	800353a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800352e:	f043 0220 	orr.w	r2, r3, #32
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e000      	b.n	800353c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	4618      	mov	r0, r3
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <malloc>:
 8003544:	4b02      	ldr	r3, [pc, #8]	@ (8003550 <malloc+0xc>)
 8003546:	4601      	mov	r1, r0
 8003548:	6818      	ldr	r0, [r3, #0]
 800354a:	f000 b825 	b.w	8003598 <_malloc_r>
 800354e:	bf00      	nop
 8003550:	2000000c 	.word	0x2000000c

08003554 <sbrk_aligned>:
 8003554:	b570      	push	{r4, r5, r6, lr}
 8003556:	4e0f      	ldr	r6, [pc, #60]	@ (8003594 <sbrk_aligned+0x40>)
 8003558:	460c      	mov	r4, r1
 800355a:	6831      	ldr	r1, [r6, #0]
 800355c:	4605      	mov	r5, r0
 800355e:	b911      	cbnz	r1, 8003566 <sbrk_aligned+0x12>
 8003560:	f000 f8ae 	bl	80036c0 <_sbrk_r>
 8003564:	6030      	str	r0, [r6, #0]
 8003566:	4621      	mov	r1, r4
 8003568:	4628      	mov	r0, r5
 800356a:	f000 f8a9 	bl	80036c0 <_sbrk_r>
 800356e:	1c43      	adds	r3, r0, #1
 8003570:	d103      	bne.n	800357a <sbrk_aligned+0x26>
 8003572:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003576:	4620      	mov	r0, r4
 8003578:	bd70      	pop	{r4, r5, r6, pc}
 800357a:	1cc4      	adds	r4, r0, #3
 800357c:	f024 0403 	bic.w	r4, r4, #3
 8003580:	42a0      	cmp	r0, r4
 8003582:	d0f8      	beq.n	8003576 <sbrk_aligned+0x22>
 8003584:	1a21      	subs	r1, r4, r0
 8003586:	4628      	mov	r0, r5
 8003588:	f000 f89a 	bl	80036c0 <_sbrk_r>
 800358c:	3001      	adds	r0, #1
 800358e:	d1f2      	bne.n	8003576 <sbrk_aligned+0x22>
 8003590:	e7ef      	b.n	8003572 <sbrk_aligned+0x1e>
 8003592:	bf00      	nop
 8003594:	20000154 	.word	0x20000154

08003598 <_malloc_r>:
 8003598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800359c:	1ccd      	adds	r5, r1, #3
 800359e:	f025 0503 	bic.w	r5, r5, #3
 80035a2:	3508      	adds	r5, #8
 80035a4:	2d0c      	cmp	r5, #12
 80035a6:	bf38      	it	cc
 80035a8:	250c      	movcc	r5, #12
 80035aa:	2d00      	cmp	r5, #0
 80035ac:	4606      	mov	r6, r0
 80035ae:	db01      	blt.n	80035b4 <_malloc_r+0x1c>
 80035b0:	42a9      	cmp	r1, r5
 80035b2:	d904      	bls.n	80035be <_malloc_r+0x26>
 80035b4:	230c      	movs	r3, #12
 80035b6:	6033      	str	r3, [r6, #0]
 80035b8:	2000      	movs	r0, #0
 80035ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003694 <_malloc_r+0xfc>
 80035c2:	f000 f869 	bl	8003698 <__malloc_lock>
 80035c6:	f8d8 3000 	ldr.w	r3, [r8]
 80035ca:	461c      	mov	r4, r3
 80035cc:	bb44      	cbnz	r4, 8003620 <_malloc_r+0x88>
 80035ce:	4629      	mov	r1, r5
 80035d0:	4630      	mov	r0, r6
 80035d2:	f7ff ffbf 	bl	8003554 <sbrk_aligned>
 80035d6:	1c43      	adds	r3, r0, #1
 80035d8:	4604      	mov	r4, r0
 80035da:	d158      	bne.n	800368e <_malloc_r+0xf6>
 80035dc:	f8d8 4000 	ldr.w	r4, [r8]
 80035e0:	4627      	mov	r7, r4
 80035e2:	2f00      	cmp	r7, #0
 80035e4:	d143      	bne.n	800366e <_malloc_r+0xd6>
 80035e6:	2c00      	cmp	r4, #0
 80035e8:	d04b      	beq.n	8003682 <_malloc_r+0xea>
 80035ea:	6823      	ldr	r3, [r4, #0]
 80035ec:	4639      	mov	r1, r7
 80035ee:	4630      	mov	r0, r6
 80035f0:	eb04 0903 	add.w	r9, r4, r3
 80035f4:	f000 f864 	bl	80036c0 <_sbrk_r>
 80035f8:	4581      	cmp	r9, r0
 80035fa:	d142      	bne.n	8003682 <_malloc_r+0xea>
 80035fc:	6821      	ldr	r1, [r4, #0]
 80035fe:	1a6d      	subs	r5, r5, r1
 8003600:	4629      	mov	r1, r5
 8003602:	4630      	mov	r0, r6
 8003604:	f7ff ffa6 	bl	8003554 <sbrk_aligned>
 8003608:	3001      	adds	r0, #1
 800360a:	d03a      	beq.n	8003682 <_malloc_r+0xea>
 800360c:	6823      	ldr	r3, [r4, #0]
 800360e:	442b      	add	r3, r5
 8003610:	6023      	str	r3, [r4, #0]
 8003612:	f8d8 3000 	ldr.w	r3, [r8]
 8003616:	685a      	ldr	r2, [r3, #4]
 8003618:	bb62      	cbnz	r2, 8003674 <_malloc_r+0xdc>
 800361a:	f8c8 7000 	str.w	r7, [r8]
 800361e:	e00f      	b.n	8003640 <_malloc_r+0xa8>
 8003620:	6822      	ldr	r2, [r4, #0]
 8003622:	1b52      	subs	r2, r2, r5
 8003624:	d420      	bmi.n	8003668 <_malloc_r+0xd0>
 8003626:	2a0b      	cmp	r2, #11
 8003628:	d917      	bls.n	800365a <_malloc_r+0xc2>
 800362a:	1961      	adds	r1, r4, r5
 800362c:	42a3      	cmp	r3, r4
 800362e:	6025      	str	r5, [r4, #0]
 8003630:	bf18      	it	ne
 8003632:	6059      	strne	r1, [r3, #4]
 8003634:	6863      	ldr	r3, [r4, #4]
 8003636:	bf08      	it	eq
 8003638:	f8c8 1000 	streq.w	r1, [r8]
 800363c:	5162      	str	r2, [r4, r5]
 800363e:	604b      	str	r3, [r1, #4]
 8003640:	4630      	mov	r0, r6
 8003642:	f000 f82f 	bl	80036a4 <__malloc_unlock>
 8003646:	f104 000b 	add.w	r0, r4, #11
 800364a:	1d23      	adds	r3, r4, #4
 800364c:	f020 0007 	bic.w	r0, r0, #7
 8003650:	1ac2      	subs	r2, r0, r3
 8003652:	bf1c      	itt	ne
 8003654:	1a1b      	subne	r3, r3, r0
 8003656:	50a3      	strne	r3, [r4, r2]
 8003658:	e7af      	b.n	80035ba <_malloc_r+0x22>
 800365a:	6862      	ldr	r2, [r4, #4]
 800365c:	42a3      	cmp	r3, r4
 800365e:	bf0c      	ite	eq
 8003660:	f8c8 2000 	streq.w	r2, [r8]
 8003664:	605a      	strne	r2, [r3, #4]
 8003666:	e7eb      	b.n	8003640 <_malloc_r+0xa8>
 8003668:	4623      	mov	r3, r4
 800366a:	6864      	ldr	r4, [r4, #4]
 800366c:	e7ae      	b.n	80035cc <_malloc_r+0x34>
 800366e:	463c      	mov	r4, r7
 8003670:	687f      	ldr	r7, [r7, #4]
 8003672:	e7b6      	b.n	80035e2 <_malloc_r+0x4a>
 8003674:	461a      	mov	r2, r3
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	42a3      	cmp	r3, r4
 800367a:	d1fb      	bne.n	8003674 <_malloc_r+0xdc>
 800367c:	2300      	movs	r3, #0
 800367e:	6053      	str	r3, [r2, #4]
 8003680:	e7de      	b.n	8003640 <_malloc_r+0xa8>
 8003682:	230c      	movs	r3, #12
 8003684:	6033      	str	r3, [r6, #0]
 8003686:	4630      	mov	r0, r6
 8003688:	f000 f80c 	bl	80036a4 <__malloc_unlock>
 800368c:	e794      	b.n	80035b8 <_malloc_r+0x20>
 800368e:	6005      	str	r5, [r0, #0]
 8003690:	e7d6      	b.n	8003640 <_malloc_r+0xa8>
 8003692:	bf00      	nop
 8003694:	20000158 	.word	0x20000158

08003698 <__malloc_lock>:
 8003698:	4801      	ldr	r0, [pc, #4]	@ (80036a0 <__malloc_lock+0x8>)
 800369a:	f000 b84b 	b.w	8003734 <__retarget_lock_acquire_recursive>
 800369e:	bf00      	nop
 80036a0:	20000298 	.word	0x20000298

080036a4 <__malloc_unlock>:
 80036a4:	4801      	ldr	r0, [pc, #4]	@ (80036ac <__malloc_unlock+0x8>)
 80036a6:	f000 b846 	b.w	8003736 <__retarget_lock_release_recursive>
 80036aa:	bf00      	nop
 80036ac:	20000298 	.word	0x20000298

080036b0 <memset>:
 80036b0:	4402      	add	r2, r0
 80036b2:	4603      	mov	r3, r0
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d100      	bne.n	80036ba <memset+0xa>
 80036b8:	4770      	bx	lr
 80036ba:	f803 1b01 	strb.w	r1, [r3], #1
 80036be:	e7f9      	b.n	80036b4 <memset+0x4>

080036c0 <_sbrk_r>:
 80036c0:	b538      	push	{r3, r4, r5, lr}
 80036c2:	4d06      	ldr	r5, [pc, #24]	@ (80036dc <_sbrk_r+0x1c>)
 80036c4:	2300      	movs	r3, #0
 80036c6:	4604      	mov	r4, r0
 80036c8:	4608      	mov	r0, r1
 80036ca:	602b      	str	r3, [r5, #0]
 80036cc:	f7fd f9b2 	bl	8000a34 <_sbrk>
 80036d0:	1c43      	adds	r3, r0, #1
 80036d2:	d102      	bne.n	80036da <_sbrk_r+0x1a>
 80036d4:	682b      	ldr	r3, [r5, #0]
 80036d6:	b103      	cbz	r3, 80036da <_sbrk_r+0x1a>
 80036d8:	6023      	str	r3, [r4, #0]
 80036da:	bd38      	pop	{r3, r4, r5, pc}
 80036dc:	20000294 	.word	0x20000294

080036e0 <__errno>:
 80036e0:	4b01      	ldr	r3, [pc, #4]	@ (80036e8 <__errno+0x8>)
 80036e2:	6818      	ldr	r0, [r3, #0]
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	2000000c 	.word	0x2000000c

080036ec <__libc_init_array>:
 80036ec:	b570      	push	{r4, r5, r6, lr}
 80036ee:	4d0d      	ldr	r5, [pc, #52]	@ (8003724 <__libc_init_array+0x38>)
 80036f0:	4c0d      	ldr	r4, [pc, #52]	@ (8003728 <__libc_init_array+0x3c>)
 80036f2:	1b64      	subs	r4, r4, r5
 80036f4:	10a4      	asrs	r4, r4, #2
 80036f6:	2600      	movs	r6, #0
 80036f8:	42a6      	cmp	r6, r4
 80036fa:	d109      	bne.n	8003710 <__libc_init_array+0x24>
 80036fc:	4d0b      	ldr	r5, [pc, #44]	@ (800372c <__libc_init_array+0x40>)
 80036fe:	4c0c      	ldr	r4, [pc, #48]	@ (8003730 <__libc_init_array+0x44>)
 8003700:	f000 f828 	bl	8003754 <_init>
 8003704:	1b64      	subs	r4, r4, r5
 8003706:	10a4      	asrs	r4, r4, #2
 8003708:	2600      	movs	r6, #0
 800370a:	42a6      	cmp	r6, r4
 800370c:	d105      	bne.n	800371a <__libc_init_array+0x2e>
 800370e:	bd70      	pop	{r4, r5, r6, pc}
 8003710:	f855 3b04 	ldr.w	r3, [r5], #4
 8003714:	4798      	blx	r3
 8003716:	3601      	adds	r6, #1
 8003718:	e7ee      	b.n	80036f8 <__libc_init_array+0xc>
 800371a:	f855 3b04 	ldr.w	r3, [r5], #4
 800371e:	4798      	blx	r3
 8003720:	3601      	adds	r6, #1
 8003722:	e7f2      	b.n	800370a <__libc_init_array+0x1e>
 8003724:	08003808 	.word	0x08003808
 8003728:	08003808 	.word	0x08003808
 800372c:	08003808 	.word	0x08003808
 8003730:	0800380c 	.word	0x0800380c

08003734 <__retarget_lock_acquire_recursive>:
 8003734:	4770      	bx	lr

08003736 <__retarget_lock_release_recursive>:
 8003736:	4770      	bx	lr

08003738 <memcpy>:
 8003738:	440a      	add	r2, r1
 800373a:	4291      	cmp	r1, r2
 800373c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003740:	d100      	bne.n	8003744 <memcpy+0xc>
 8003742:	4770      	bx	lr
 8003744:	b510      	push	{r4, lr}
 8003746:	f811 4b01 	ldrb.w	r4, [r1], #1
 800374a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800374e:	4291      	cmp	r1, r2
 8003750:	d1f9      	bne.n	8003746 <memcpy+0xe>
 8003752:	bd10      	pop	{r4, pc}

08003754 <_init>:
 8003754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003756:	bf00      	nop
 8003758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800375a:	bc08      	pop	{r3}
 800375c:	469e      	mov	lr, r3
 800375e:	4770      	bx	lr

08003760 <_fini>:
 8003760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003762:	bf00      	nop
 8003764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003766:	bc08      	pop	{r3}
 8003768:	469e      	mov	lr, r3
 800376a:	4770      	bx	lr
