[{"DBLP title": "Elliptic Curve Cryptography on FPGA for Low-Power Applications.", "DBLP authors": ["Maurice Keller", "Andrew Byrne", "William P. Marnane"], "year": 2009, "MAG papers": [{"PaperId": 2132513685, "PaperTitle": "elliptic curve cryptography on fpga for low power applications", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university college cork": 3.0}}], "source": "ES"}, {"DBLP title": "Isolated WDDL: A Hiding Countermeasure for Differential Power Analysis on FPGAs.", "DBLP authors": ["Robert P. McEvoy", "Colin C. Murphy", "William P. Marnane", "Michael Tunstall"], "year": 2009, "MAG papers": [{"PaperId": 2001577466, "PaperTitle": "isolated wddl a hiding countermeasure for differential power analysis on fpgas", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"university college cork": 3.0, "university of bristol": 1.0}}], "source": "ES"}, {"DBLP title": "Electromagnetic Radiations of FPGAs: High Spatial Resolution Cartography and Attack on a Cryptographic Module.", "DBLP authors": ["Laurent Sauvage", "Sylvain Guilley", "Yves Mathieu"], "year": 2009, "MAG papers": [{"PaperId": 2017165380, "PaperTitle": "electromagnetic radiations of fpgas high spatial resolution cartography and attack on a cryptographic module", "Year": 2009, "CitationCount": 45, "EstimatedCitation": 69, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Techniques for Design and Implementation of Secure Reconfigurable PUFs.", "DBLP authors": ["Mehrdad Majzoobi", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2009, "MAG papers": [{"PaperId": 2070196900, "PaperTitle": "techniques for design and implementation of secure reconfigurable pufs", "Year": 2009, "CitationCount": 165, "EstimatedCitation": 245, "Affiliations": {"university of california los angeles": 1.0, "rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Trust-Based Design and Check of FPGA Circuits Using Two-Level Randomized ECC Structures.", "DBLP authors": ["Shantanu Dutt", "Li Li"], "year": 2009, "MAG papers": [{"PaperId": 2142911447, "PaperTitle": "trust based design and check of fpga circuits using two level randomized ecc structures", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of illinois at chicago": 2.0}}], "source": "ES"}, {"DBLP title": "TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA.", "DBLP authors": ["Weisheng Zhao", "Eric Belhaire", "Claude Chappert", "Bernard Dieny", "Guillaume Prenat"], "year": 2009, "MAG papers": [{"PaperId": 2171051477, "PaperTitle": "tas mram based low power high speed runtime reconfiguration rtr fpga", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of paris sud": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Decompression Techniques for FPGA-Based Embedded Systems.", "DBLP authors": ["Dirk Koch", "Christian Beckhoff", "J\u00fcrgen Teich"], "year": 2009, "MAG papers": [{"PaperId": 1970616362, "PaperTitle": "hardware decompression techniques for fpga based embedded systems", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Self-Measurement of Combinatorial Circuit Delays in FPGAs.", "DBLP authors": ["Justin S. J. Wong", "N. Pete Sedcole", "Peter Y. K. Cheung"], "year": 2009, "MAG papers": [{"PaperId": 2022202043, "PaperTitle": "self measurement of combinatorial circuit delays in fpgas", "Year": 2009, "CitationCount": 59, "EstimatedCitation": 93, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits.", "DBLP authors": ["G. Seetharaman", "B. Venkataramani"], "year": 2009, "MAG papers": [{"PaperId": 2002920847, "PaperTitle": "automation schemes for fpga implementation of wave pipelined circuits", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Vector Processing as a Soft Processor Accelerator.", "DBLP authors": ["Jason Yu", "Christopher Eagleston", "Christopher Han-Yu Chou", "Maxime Perreault", "Guy G. Lemieux"], "year": 2009, "MAG papers": [{"PaperId": 2167897136, "PaperTitle": "vector processing as a soft processor accelerator", "Year": 2009, "CitationCount": 66, "EstimatedCitation": 78, "Affiliations": {"university of british columbia": 5.0}}], "source": "ES"}, {"DBLP title": "Field Programmable Compressor Trees: Acceleration of Multi-Input Addition on FPGAs.", "DBLP authors": ["Alessandro Cevrero", "Panagiotis Athanasopoulos", "Hadi Parandeh-Afshar", "Ajay K. Verma", "Seyed-Hosein Attarzadeh-Niaki", "Chrysostomos Nicopoulos", "Frank K. G\u00fcrkaynak", "Philip Brisk", "Yusuf Leblebici", "Paolo Ienne"], "year": 2009, "MAG papers": [{"PaperId": 2004940452, "PaperTitle": "field programmable compressor trees acceleration of multi input addition on fpgas", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of cyprus": 1.0, "ecole polytechnique federale de lausanne": 7.0, "eth zurich": 1.0, "royal institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "WireMap: FPGA Technology Mapping for Improved Routability and Enhanced LUT Merging.", "DBLP authors": ["Stephen Jang", "Billy Chan", "Kevin Chung", "Alan Mishchenko"], "year": 2009, "MAG papers": [{"PaperId": 2126814059, "PaperTitle": "wiremap fpga technology mapping for improved routability and enhanced lut merging", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"xilinx": 3.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs.", "DBLP authors": ["Eric S. Chung", "Michael Papamichael", "Eriko Nurvitadhi", "James C. Hoe", "Ken Mai", "Babak Falsafi"], "year": 2009, "MAG papers": [{"PaperId": 2155764480, "PaperTitle": "protoflex towards scalable full system multiprocessor simulations using fpgas", "Year": 2009, "CitationCount": 78, "EstimatedCitation": 111, "Affiliations": {"carnegie mellon university": 5.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "A-Port Networks: Preserving the Timed Behavior of Synchronous Systems for Modeling on FPGAs.", "DBLP authors": ["Michael Pellauer", "Muralidaran Vijayaraghavan", "Michael Adler", "Arvind", "Joel S. Emer"], "year": 2009, "MAG papers": [{"PaperId": 2057962492, "PaperTitle": "a port networks preserving the timed behavior of synchronous systems for modeling on fpgas", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"massachusetts institute of technology": 4.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA-Based Hardware Acceleration of Lithographic Aerial Image Simulation.", "DBLP authors": ["Jason Cong", "Yi Zou"], "year": 2009, "MAG papers": [{"PaperId": 2031135506, "PaperTitle": "fpga based hardware acceleration of lithographic aerial image simulation", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 52, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Packing Techniques for Virtex-5 FPGAs.", "DBLP authors": ["Taneem Ahmed", "Paul D. Kundarewich", "Jason Helge Anderson"], "year": 2009, "MAG papers": [{"PaperId": 1991576731, "PaperTitle": "packing techniques for virtex 5 fpgas", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"xilinx": 3.0}}], "source": "ES"}, {"DBLP title": "An FPGA Logic Cell and Carry Chain Configurable as a 6: 2 or 7: 2 Compressor.", "DBLP authors": ["Hadi Parandeh-Afshar", "Philip Brisk", "Paolo Ienne"], "year": 2009, "MAG papers": [{"PaperId": 2160331356, "PaperTitle": "an fpga logic cell and carry chain configurable as a 6 2 or 7 2 compressor", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "Exploring Reconfigurable Architectures for Tree-Based Option Pricing Models.", "DBLP authors": ["Qiwei Jin", "David B. Thomas", "Wayne Luk", "Benjamin Cope"], "year": 2009, "MAG papers": [{"PaperId": 2094316810, "PaperTitle": "exploring reconfigurable architectures for tree based option pricing models", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "Robust Real-Time Super-Resolution on FPGA and an Application to Video Enhancement.", "DBLP authors": ["Maria E. Angelopoulou", "Christos-Savvas Bouganis", "Peter Y. K. Cheung", "George A. Constantinides"], "year": 2009, "MAG papers": [{"PaperId": 2107638114, "PaperTitle": "robust real time super resolution on fpga and an application to video enhancement", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "Space Optimization on Counters for FPGA-Based Perl Compatible Regular Expressions.", "DBLP authors": ["Chia-Tien Dan Lo", "Yi-Gang Tai"], "year": 2009, "MAG papers": [{"PaperId": 1976739977, "PaperTitle": "space optimization on counters for fpga based perl compatible regular expressions", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at san antonio": 1.0, "southern polytechnic state university": 1.0}}], "source": "ES"}, {"DBLP title": "An Application Development Framework for ARISE Reconfigurable Processors.", "DBLP authors": ["Nikolaos Vassiliadis", "George Theodoridis", "Spiridon Nikolaidis"], "year": 2009, "MAG papers": [{"PaperId": 2073354563, "PaperTitle": "an application development framework for arise reconfigurable processors", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"aristotle university of thessaloniki": 3.0}}], "source": "ES"}, {"DBLP title": "Optimal Loop Unrolling and Shifting for Reconfigurable Architectures.", "DBLP authors": ["Ozana Silvia Dragomir", "Todor P. Stefanov", "Koen Bertels"], "year": 2009, "MAG papers": [{"PaperId": 2039186546, "PaperTitle": "optimal loop unrolling and shifting for reconfigurable architectures", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "From Silicon to Science: The Long Road to Production Reconfigurable Supercomputing.", "DBLP authors": ["Keith D. Underwood", "K. Scott Hemmert", "Craig Ulmer"], "year": 2009, "MAG papers": [{"PaperId": 2025089496, "PaperTitle": "from silicon to science the long road to production reconfigurable supercomputing", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"sandia national laboratories": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Static and Dynamic Memory Footprint Reduction for FPGA Routing Algorithms.", "DBLP authors": ["Scott Y. L. Chin", "Steven J. E. Wilton"], "year": 2009, "MAG papers": [{"PaperId": 2102892811, "PaperTitle": "static and dynamic memory footprint reduction for fpga routing algorithms", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA Acceleration of RankBoost in Web Search Engines.", "DBLP authors": ["Ning-Yi Xu", "Xiongfei Cai", "Rui Gao", "Lei Zhang", "Feng-Hsiung Hsu"], "year": 2009, "MAG papers": [{"PaperId": 1964796092, "PaperTitle": "fpga acceleration of rankboost in web search engines", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"microsoft": 5.0}}], "source": "ES"}, {"DBLP title": "Searching for Transient Pulses with the ETA Radio Telescope.", "DBLP authors": ["Cameron D. Patterson", "Steven W. Ellingson", "Brian S. Martin", "K. Deshpande", "John H. Simonetti", "Michael Kavic", "Sean E. Cutchin"], "year": 2009, "MAG papers": [{"PaperId": 2163355015, "PaperTitle": "searching for transient pulses with the eta radio telescope", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"virginia tech": 7.0}}], "source": "ES"}, {"DBLP title": "Exploiting Partial Runtime Reconfiguration for High-Performance Reconfigurable Computing.", "DBLP authors": ["Esam El-Araby", "Iv\u00e1n Gonz\u00e1lez", "Tarek A. El-Ghazawi"], "year": 2009, "MAG papers": [{"PaperId": 2063534452, "PaperTitle": "exploiting partial runtime reconfiguration for high performance reconfigurable computing", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 74, "Affiliations": {"george washington university": 3.0}}], "source": "ES"}, {"DBLP title": "RAT: RC Amenability Test for Rapid Performance Prediction.", "DBLP authors": ["Brian Holland", "Karthik Nagarajan", "Alan D. George"], "year": 2009, "MAG papers": [{"PaperId": 2059113806, "PaperTitle": "rat rc amenability test for rapid performance prediction", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Compute Bound and I/O Bound Cellular Automata Simulations on FPGA Logic.", "DBLP authors": ["S. Murtaza", "Alfons G. Hoekstra", "Peter M. A. Sloot"], "year": 2009, "MAG papers": [{"PaperId": 1996725964, "PaperTitle": "compute bound and i o bound cellular automata simulations on fpga logic", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of amsterdam": 3.0}}], "source": "ES"}, {"DBLP title": "Synthesis and Optimization of 2D Filter Designs for Heterogeneous FPGAs.", "DBLP authors": ["Christos-Savvas Bouganis", "Sung-Boem Park", "George A. Constantinides", "Peter Y. K. Cheung"], "year": 2009, "MAG papers": [{"PaperId": 1985340652, "PaperTitle": "synthesis and optimization of 2d filter designs for heterogeneous fpgas", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}]