// Seed: 853490997
module module_0 (
    output logic id_0,
    input  tri1  id_1
);
  logic id_3, id_4, id_5;
  logic id_6 = id_4;
  assign id_3 = 1;
  assign module_1.id_11 = 0;
  always $display;
  assign id_5 = 1;
  always id_4 = 1;
  assign id_0 = id_4;
  initial begin : LABEL_0
    id_3 <= 1;
  end
  assign id_5 = id_3;
  generate
    initial id_4 <= (id_4) < (1);
  endgenerate
  generate
    assign id_4 = id_3;
    assign id_4 = id_4;
    always id_6 <= 1;
  endgenerate
  id_7(
      1, id_6, id_0
  );
  wire id_8;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    inout logic id_2,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    output supply1 id_6,
    input tri1 id_7,
    output wire id_8
);
  logic id_10 = 1, id_11;
  wire id_12;
  always id_2 <= ~id_10;
  assign id_2 = id_10;
  module_0 modCall_1 (
      id_10,
      id_1
  );
endmodule
