$date
	Fri Jul 18 00:00:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 1 ! y_behavioral $end
$var wire 1 " y_dataflow $end
$var wire 1 # y_structural $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & sel $end
$scope module d1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) sel $end
$var wire 1 " y $end
$upscope $end
$scope module b1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) sel $end
$var reg 1 * y $end
$upscope $end
$scope module s1 $end
$var wire 1 ' a $end
$var wire 1 + a_and $end
$var wire 1 ( b $end
$var wire 1 , b_and $end
$var wire 1 - nsel $end
$var wire 1 ) sel $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1%
1(
#20000
0#
0-
0+
1&
1)
0%
0(
1$
1'
#30000
1#
1*
1!
1"
1,
1%
1(
#40000
