Release 13.1 - par O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Mon Apr 18 19:04:04 2022

All signals are completely routed.

WARNING:ParHelpers:361 - There are 7 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   ACLK_IBUF
   FCLK_IBUF
   KOUT<0>_IBUF
   KOUT<1>_IBUF
   KOUT<2>_IBUF
   KOUT<3>_IBUF
   X<4>_IBUF


