static inline unsigned long F_1 ( volatile unsigned long * V_1 , unsigned long V_2 )\r\n{\r\n__asm__ __volatile__("swap [%1], %0\n\t" :\r\n"=&r" (val), "=&r" (ptr) :\r\n"0" (val), "1" (ptr));\r\nreturn V_2 ;\r\n}\r\nstatic inline void F_2 ( int V_3 )\r\n{\r\nV_3 &= 0x1e ;\r\n__asm__ __volatile__ ("stba %0, [%1] %2" : :\r\n"r" ((cpu_leds[cpuid] << 4) | cpu_leds[cpuid+1]),\r\n"r" (ECSR_BASE(cpuid) | BB_LEDS),\r\n"i" (ASI_M_CTL));\r\n}\r\nvoid F_3 ( void * V_4 )\r\n{\r\nint V_3 = F_4 () ;\r\nV_5 [ V_3 ] = 0x6 ;\r\nF_2 ( V_3 ) ;\r\nF_5 ( ( F_6 () & ~ 0x8000 ) | 0x4000 ) ;\r\n}\r\nvoid F_7 ( void * V_4 )\r\n{\r\nunsigned long V_6 ;\r\nint V_3 ;\r\nV_3 = F_4 () ;\r\nF_1 ( ( unsigned long * ) & V_7 [ V_3 ] , 1 ) ;\r\nV_8 -> V_9 () ;\r\nV_8 -> V_10 () ;\r\nwhile ( ( unsigned long ) V_11 [ V_3 ] < V_12 )\r\nF_8 () ;\r\nwhile ( V_11 [ V_3 ] -> V_13 != V_3 )\r\nF_8 () ;\r\n__asm__ __volatile__("ld [%0], %%g6\n\t"\r\n: : "r" (&current_set[cpuid])\r\n: "memory" );\r\nV_5 [ V_3 ] = 0x9 ;\r\nF_2 ( V_3 ) ;\r\nF_9 ( & V_14 . V_15 ) ;\r\nV_16 -> V_17 = & V_14 ;\r\nV_8 -> V_9 () ;\r\nV_8 -> V_10 () ;\r\nwhile ( ! F_10 ( V_3 , & V_18 ) )\r\nF_8 () ;\r\nF_11 ( & V_19 , V_6 ) ;\r\nF_5 ( F_6 () & ~ 0x4000 ) ;\r\nF_12 ( & V_19 , V_6 ) ;\r\n}\r\nvoid T_1 F_13 ( void )\r\n{\r\nF_14 () ;\r\nif ( V_20 )\r\nV_11 [ 0 ] = NULL ;\r\nV_8 -> V_9 () ;\r\n}\r\nint F_15 ( int V_21 , struct V_22 * V_23 )\r\n{\r\nunsigned long * V_24 = & V_25 ;\r\nint V_26 ;\r\nint V_27 ;\r\nF_16 ( V_21 , & V_27 , NULL ) ;\r\nV_11 [ V_21 ] = F_17 ( V_23 ) ;\r\nV_28 . V_29 = 0 ;\r\nV_28 . V_30 = ( unsigned int ) V_31 ;\r\nV_28 . V_32 = 0 ;\r\nF_18 ( V_33 L_1 , V_21 , V_24 ) ;\r\nV_8 -> V_9 () ;\r\nF_19 ( V_27 ,\r\n& V_28 , 0 , ( char * ) V_24 ) ;\r\nF_18 ( V_33 L_2 ) ;\r\nfor ( V_26 = 0 ; V_26 < 10000 ; V_26 ++ ) {\r\nif ( V_7 [ V_21 ] )\r\nbreak;\r\nF_20 ( 200 ) ;\r\n}\r\nif ( ! ( V_7 [ V_21 ] ) ) {\r\nF_18 ( V_34 L_3 , V_21 ) ;\r\nreturn - V_35 ;\r\n}\r\nV_8 -> V_9 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_21 ( void )\r\n{\r\nint V_21 , V_36 ;\r\nint * V_37 ;\r\nV_36 = 0 ;\r\nV_37 = & V_36 ;\r\nF_22 (i) {\r\n* V_37 = V_21 ;\r\nV_37 = & F_23 ( V_21 ) . V_38 ;\r\n}\r\n* V_37 = V_36 ;\r\nV_8 -> V_9 () ;\r\nV_39 = 1 ;\r\nF_24 () ;\r\n}\r\nstatic void T_1 F_14 ( void )\r\n{\r\nint V_13 ;\r\nstruct V_40 * V_41 ;\r\nF_18 ( V_33 L_4 , V_42 ) ;\r\nF_25 (cpu) {\r\nV_41 = & F_26 ( V_40 , V_13 ) ;\r\nV_41 -> V_43 = V_41 -> V_44 = V_41 -> V_45 = 0 ;\r\n}\r\n}\r\nvoid F_27 ( void )\r\n{\r\nstruct V_40 * V_41 = & F_28 ( V_40 ) ;\r\nif ( V_41 -> V_43 ) {\r\nV_41 -> V_43 = 0 ;\r\nF_29 () ;\r\n}\r\nif ( V_41 -> V_44 ) {\r\nV_41 -> V_44 = 0 ;\r\nF_30 () ;\r\n}\r\nif ( V_41 -> V_45 ) {\r\nV_41 -> V_45 = 0 ;\r\nF_31 () ;\r\n}\r\n}\r\nstatic void F_32 ( int V_13 , int V_46 )\r\n{\r\nF_33 ( F_34 ( 0 , V_13 << 3 , 6 + ( ( V_46 >> 1 ) & 7 ) , 1 << ( V_46 - 1 ) ) ) ;\r\n}\r\nstatic void F_35 ( int V_13 )\r\n{\r\nstruct V_40 * V_41 = & F_26 ( V_40 , V_13 ) ;\r\nV_41 -> V_43 = 1 ;\r\nF_32 ( V_13 , V_42 ) ;\r\n}\r\nstatic void F_36 ( int V_13 )\r\n{\r\nstruct V_40 * V_41 = & F_26 ( V_40 , V_13 ) ;\r\nV_41 -> V_44 = 1 ;\r\nF_32 ( V_13 , V_42 ) ;\r\n}\r\nstatic void F_37 ( int V_13 )\r\n{\r\nstruct V_40 * V_41 = & F_26 ( V_40 , V_13 ) ;\r\nV_41 -> V_45 = 1 ;\r\nF_32 ( V_13 , V_42 ) ;\r\n}\r\nstatic void F_38 ( T_2 V_47 , T_3 V_48 , unsigned long V_49 ,\r\nunsigned long V_50 , unsigned long V_51 ,\r\nunsigned long V_52 )\r\n{\r\nif ( V_39 ) {\r\nregister int V_53 = V_54 ;\r\nunsigned long V_6 ;\r\nF_11 ( & V_55 , V_6 ) ;\r\n{\r\nregister T_2 T_4 V_56 ( L_5 ) = V_47 ;\r\nregister unsigned long T_5 V_56 ( L_6 ) = V_49 ;\r\nregister unsigned long T_6 V_56 ( L_7 ) = V_50 ;\r\nregister unsigned long T_7 V_56 ( L_8 ) = V_51 ;\r\nregister unsigned long T_8 V_56 ( L_9 ) = V_52 ;\r\nregister unsigned long T_9 V_56 ( L_10 ) = 0 ;\r\n__asm__ __volatile__(\r\n"std %0, [%6]\n\t"\r\n"std %2, [%6 + 8]\n\t"\r\n"std %4, [%6 + 16]\n\t" : :\r\n"r"(f), "r"(a1), "r"(a2), "r"(a3), "r"(a4), "r"(a5),\r\n"r" (&ccall_info.func));\r\n}\r\n{\r\nregister int V_21 ;\r\nF_39 ( F_40 () , & V_48 ) ;\r\nF_41 ( & V_48 , V_57 , & V_48 ) ;\r\nfor ( V_21 = 0 ; V_21 <= V_53 ; V_21 ++ ) {\r\nif ( F_10 ( V_21 , & V_48 ) ) {\r\nV_58 . V_59 [ V_21 ] = 0 ;\r\nV_58 . V_60 [ V_21 ] = 0 ;\r\nF_32 ( V_21 , V_61 ) ;\r\n}\r\n}\r\n}\r\n{\r\nregister int V_21 ;\r\nV_21 = 0 ;\r\ndo {\r\nif ( ! F_10 ( V_21 , & V_48 ) )\r\ncontinue;\r\nwhile ( ! V_58 . V_59 [ V_21 ] )\r\nF_8 () ;\r\n} while ( ++ V_21 <= V_53 );\r\nV_21 = 0 ;\r\ndo {\r\nif ( ! F_10 ( V_21 , & V_48 ) )\r\ncontinue;\r\nwhile ( ! V_58 . V_60 [ V_21 ] )\r\nF_8 () ;\r\n} while ( ++ V_21 <= V_53 );\r\n}\r\nF_12 ( & V_55 , V_6 ) ;\r\n}\r\n}\r\nvoid F_42 ( void )\r\n{\r\nint V_21 = F_4 () ;\r\nV_58 . V_59 [ V_21 ] = 1 ;\r\nV_58 . V_47 ( V_58 . V_49 , V_58 . V_50 , V_58 . V_51 ,\r\nV_58 . V_52 , V_58 . V_62 ) ;\r\nV_58 . V_60 [ V_21 ] = 1 ;\r\n}\r\nvoid F_43 ( struct V_63 * V_64 )\r\n{\r\nstruct V_63 * V_65 ;\r\nint V_13 = F_4 () ;\r\nstruct V_66 * V_67 ;\r\nstatic int V_68 [ V_69 ] ;\r\nstatic char V_70 [] = { 0xe , 0xd , 0xb , 0x7 , 0xb , 0xd } ;\r\nV_65 = F_44 ( V_64 ) ;\r\nF_45 ( V_13 ) ;\r\nF_46 ( 0 , 1 ) ;\r\nV_68 [ V_13 ] ++ ;\r\nif ( ! ( V_68 [ V_13 ] & 15 ) ) {\r\nif ( V_68 [ V_13 ] == 0x60 )\r\nV_68 [ V_13 ] = 0 ;\r\nV_5 [ V_13 ] = V_70 [ V_68 [ V_13 ] >> 4 ] ;\r\nF_2 ( V_13 ) ;\r\n}\r\nV_67 = & F_26 ( V_71 , V_13 ) ;\r\nF_47 () ;\r\nV_67 -> V_72 ( V_67 ) ;\r\nF_48 () ;\r\nF_44 ( V_65 ) ;\r\n}\r\nvoid T_1 F_49 ( void )\r\n{\r\nint V_21 ;\r\nV_73 [ 1 ] = V_73 [ 1 ] + ( V_74 - V_75 ) ;\r\nV_76 = & V_77 ;\r\nfor ( V_21 = 0 ; V_21 < V_69 ; V_21 ++ ) {\r\nV_58 . V_59 [ V_21 ] = 1 ;\r\nV_58 . V_60 [ V_21 ] = 1 ;\r\n}\r\n}
