$date
	Wed Feb 04 00:09:22 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PATTERN $end
$var wire 8 ! out_num0 [7:0] $end
$var wire 8 " out_num1 [7:0] $end
$var reg 7 # A [6:0] $end
$var reg 7 $ B [6:0] $end
$var reg 7 % C [6:0] $end
$var reg 7 & D [6:0] $end
$var reg 1 ' clk $end
$var reg 7 ( in_num0 [6:0] $end
$var reg 7 ) in_num1 [6:0] $end
$var reg 7 * in_num2 [6:0] $end
$var reg 7 + in_num3 [6:0] $end
$var reg 7 , large1 [6:0] $end
$var reg 7 - large2 [6:0] $end
$var reg 8 . large_add [7:0] $end
$var reg 7 / small1 [6:0] $end
$var reg 7 0 small2 [6:0] $end
$var reg 8 1 small_add [7:0] $end
$var reg 8 2 small_gray [7:0] $end
$var real 1 3 CYCLE $end
$var integer 32 4 PATNUM [31:0] $end
$var integer 32 5 patcount [31:0] $end
$var integer 32 6 seed [31:0] $end
$scope task YOU_PASS_task $end
$upscope $end
$scope task check_ans $end
$upscope $end
$scope task fail $end
$upscope $end
$scope task gen_ans $end
$upscope $end
$scope task input_task $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10010 6
b0 5
b10010110 4
r10 3
b11101 2
b10110 1
b0 0
b10110 /
b1010010 .
b11010 -
b111000 ,
b11000 +
b10 *
b100000 )
b1001001 (
0'
b11010 &
b0 %
b111000 $
b10110 #
bz "
bz !
$end
#5
1'
#10
0'
#15
1'
#20
0'
#25
1'
#30
0'
#35
1'
#40
0'
#45
1'
#50
0'
#55
1'
#60
0'
#65
1'
#70
0'
#75
1'
#80
0'
#85
1'
#90
0'
#95
1'
#100
0'
#105
1'
#110
0'
