---

# âš¡ Week 4 â€” CMOS Circuit Design using Sky130 PDK

## ðŸ§© RISC-V Reference SoC Tapeout Program

Welcome to **Week 4** of the **RISC-V SoC Tapeout Program**, where we shift from digital abstractions to the **transistor-level fundamentals** that power every gate on silicon. ðŸŒ±

This week, youâ€™ll simulate and analyze CMOS devices using **Ngspice** with the **Sky130 PDK**, exploring how **transistor physics** directly shapes **timing, power, and reliability** in real chips. Each day builds toward mastering how analog device behavior drives digital performance. âš™ï¸ðŸ’¡

---

## ðŸ“š Week 4 â€” Task Overview

| Day       | Focus Area                                                      | Folder Link                            | Description                                                                                                                                    |
| --------- | --------------------------------------------------------------- | -------------------------------------- | ---------------------------------------------------------------------------------------------------------------------------------------------- |
| **Day 1** | ðŸ” **NMOS Drain Current (Id) vs Drain-to-Source Voltage (Vds)** | [Day1](./Day1_NMOS_Id_vs_Vds)          | Simulate **Idâ€“Vds** curves for NMOS under various **Vgs**, identify linear and saturation regions, and understand channel-length modulation.   |
| **Day 2** | âš¡ **Velocity Saturation & CMOS Inverter VTC**                   | [Day2](./Day2_CMOS_VTC)                | Explore **Idâ€“Vgs** behavior, estimate **Vth**, build a CMOS inverter, and plot its **Voltage Transfer Characteristic (VTC)**.                  |
| **Day 3** | â±ï¸ **Switching Threshold & Dynamic Simulation**                 | [Day3](./Day3_CMOS_Switching_Dynamics) | Apply a pulse input to the inverter and analyze its **transient response**, extracting the **switching threshold** and **propagation delays**. |
| **Day 4** | ðŸ§® **Noise Margin & Robustness Evaluation**                     | [Day4](./Day4_Noise_Margin_Robustness) | From the VTC, compute **VOH**, **VOL**, **VIH**, **VIL** and determine **Noise Margins (NMH, NML)** to assess circuit stability.               |
| **Day 5** | âš™ï¸ **Power Supply & Device Variation Analysis**                 | [Day5](./Day5_Power_Supply_Variation)  | Analyze how **VDD** scaling and **W/L ratio changes** affect the inverterâ€™s switching point, delay, and overall robustness.                    |

---

## ðŸŒŸ Key Learnings

By the end of this week, you will:

* ðŸ§  Understand **NMOS/PMOS device characteristics** in deep-submicron technology.
* âš™ï¸ Build and analyze a **CMOS inverter** from first principles.
* ðŸ“ˆ Evaluate **switching thresholds**, **rise/fall delays**, and **noise margins**.
* ðŸ”‹ Explore **power-supply and device variation** effects on timing.
* ðŸ” Connect **analog transistor behavior** with **digital timing closure** concepts in later STA stages.

---

## ðŸ“‚ Repository Structure

```
Week4_CMOS_Circuit_Design_sky130/
â”‚
â”œâ”€â”€ Day1_NMOS_Id_vs_Vds/
â”œâ”€â”€ Day2_CMOS_VTC/
â”œâ”€â”€ Day3_CMOS_Switching_Dynamics/
â”œâ”€â”€ Day4_Noise_Margin_Robustness/
â”œâ”€â”€ Day5_Power_Supply_Variation/
â””â”€â”€ README.md
```

Each folder includes:

* ðŸ§¾ Ngspice netlist (`.cir`)
* ðŸ“Š Simulation plots (`.png`)
* ðŸ§© Analysis and conclusion notes

---

## ðŸ”œ **Next Step**

> **![In Week 5](https://github.com/Nideshkanna/Week5_STA_TimingClosure_sky130)**, we move from device-level insights to **Post-Layout STA and Timing Closure**, applying parasitic data (SPEF) extracted from **OpenROAD/OpenLane** to perform final sign-off analysis. ðŸ•’ðŸ’«

---
