{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "FLOW_ENABLE_POWER_ANALYZER OFF ON " "Assignment FLOW_ENABLE_POWER_ANALYZER changed value from OFF to ON." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1685348472190 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1685348472190 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "FLOW_ENABLE_POWER_ANALYZER OFF ON " "Assignment FLOW_ENABLE_POWER_ANALYZER changed value from OFF to ON." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1685348472378 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1685348472378 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "FLOW_ENABLE_POWER_ANALYZER OFF ON " "Assignment FLOW_ENABLE_POWER_ANALYZER changed value from OFF to ON." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1685348472591 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1685348472591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685348473062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685348473070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 16:21:12 2023 " "Processing started: Mon May 29 16:21:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685348473070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348473070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9test -c Lab9test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9test -c Lab9test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348473070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685348473905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685348473905 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "flower.sv(17) " "Verilog HDL information at flower.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685348485135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flower.sv 4 4 " "Found 4 design units, including 4 entities, in source file flower.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flower " "Found entity 1: flower" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348485140 ""} { "Info" "ISGN_ENTITY_NAME" "2 flower1_rom " "Found entity 2: flower1_rom" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348485140 ""} { "Info" "ISGN_ENTITY_NAME" "3 flower2_rom " "Found entity 3: flower2_rom" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348485140 ""} { "Info" "ISGN_ENTITY_NAME" "4 flower3_rom " "Found entity 4: flower3_rom" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348485140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348485140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map2.sv 2 2 " "Found 2 design units, including 2 entities, in source file map2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 map2 " "Found entity 1: map2" {  } { { "map2.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348485143 ""} { "Info" "ISGN_ENTITY_NAME" "2 map2_rom " "Found entity 2: map2_rom" {  } { { "map2.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348485143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348485143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map1.sv 2 2 " "Found 2 design units, including 2 entities, in source file map1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 map1 " "Found entity 1: map1" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348485145 ""} { "Info" "ISGN_ENTITY_NAME" "2 map1_rom " "Found entity 2: map1_rom" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348485145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348485145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486094 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(43) " "Verilog HDL warning at hpi_io_intf.sv(43): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/hpi_io_intf.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1685348486096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486096 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(289) " "Verilog HDL information at vga_text_avl_interface.sv(289): always construct contains both blocking and non-blocking assignments" {  } { { "vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/vga_text_avl_interface.sv" 289 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685348486098 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(305) " "Verilog HDL information at vga_text_avl_interface.sv(305): always construct contains both blocking and non-blocking assignments" {  } { { "vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/vga_text_avl_interface.sv" 305 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685348486099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/vga_text_avl_interface.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab9.sv(160) " "Verilog HDL information at lab9.sv(160): always construct contains both blocking and non-blocking assignments" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685348486105 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 lab9.sv(233) " "Verilog HDL Expression warning at lab9.sv(233): truncated literal to match 7 bits" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 233 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1685348486105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486106 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1685348486108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/lab9_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/lab9_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc " "Found entity 1: lab9_soc" {  } { { "lab9_soc/synthesis/lab9_soc.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_irq_mapper " "Found entity 1: lab9_soc_irq_mapper" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0 " "Found entity 1: lab9_soc_mm_interconnect_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486151 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_mux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux_002" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab9_soc_mm_interconnect_0_rsp_demux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux_002" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_mux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab9_soc_mm_interconnect_0_cmd_demux" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685348486170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685348486170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_004_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486171 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_004 " "Found entity 2: lab9_soc_mm_interconnect_0_router_004" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685348486172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685348486172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486173 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_002 " "Found entity 2: lab9_soc_mm_interconnect_0_router_002" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685348486175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685348486175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486176 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router_001 " "Found entity 2: lab9_soc_mm_interconnect_0_router_001" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab9_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685348486177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab9_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab9_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1685348486177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab9_soc_mm_interconnect_0_router_default_decode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486178 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_mm_interconnect_0_router " "Found entity 2: lab9_soc_mm_interconnect_0_router" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sysid_qsys_0 " "Found entity 1: lab9_soc_sysid_qsys_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab9_soc_sdram_pll_dffpipe_l2c" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486200 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab9_soc_sdram_pll_stdsync_sv6" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486200 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab9_soc_sdram_pll_altpll_lqa2" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486200 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_sdram_pll " "Found entity 4: lab9_soc_sdram_pll" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_sdram_input_efifo_module " "Found entity 1: lab9_soc_sdram_input_efifo_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486204 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_sdram " "Found entity 2: lab9_soc_sdram" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_data " "Found entity 1: lab9_soc_otg_hpi_data" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_cs " "Found entity 1: lab9_soc_otg_hpi_cs" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_otg_hpi_address " "Found entity 1: lab9_soc_otg_hpi_address" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_onchip_memory2_0 " "Found entity 1: lab9_soc_onchip_memory2_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0 " "Found entity 1: lab9_soc_nios2_gen2_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab9_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab9_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab9_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab9_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab9_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab9_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab9_soc_nios2_gen2_0_cpu " "Found entity 21: lab9_soc_nios2_gen2_0_cpu" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab9_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_keycode " "Found entity 1: lab9_soc_keycode" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_keycode.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab9_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab9_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486255 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab9_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab9_soc_jtag_uart_0_scfifo_w" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486255 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab9_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab9_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486255 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab9_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab9_soc_jtag_uart_0_scfifo_r" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486255 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab9_soc_jtag_uart_0 " "Found entity 5: lab9_soc_jtag_uart_0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486255 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(289) " "Verilog HDL information at vga_text_avl_interface.sv(289): always construct contains both blocking and non-blocking assignments" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 289 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685348486257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_text_avl_interface.sv(305) " "Verilog HDL information at vga_text_avl_interface.sv(305): always construct contains both blocking and non-blocking assignments" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 305 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685348486257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "title.sv 2 2 " "Found 2 design units, including 2 entities, in source file title.sv" { { "Info" "ISGN_ENTITY_NAME" "1 title " "Found entity 1: title" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486263 ""} { "Info" "ISGN_ENTITY_NAME" "2 title_rom " "Found entity 2: title_rom" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frisk.sv 12 12 " "Found 12 design units, including 12 entities, in source file frisk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frisk_move " "Found entity 1: frisk_move" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486274 ""} { "Info" "ISGN_ENTITY_NAME" "2 frisk_move2 " "Found entity 2: frisk_move2" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486274 ""} { "Info" "ISGN_ENTITY_NAME" "3 frisk1_rom " "Found entity 3: frisk1_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486274 ""} { "Info" "ISGN_ENTITY_NAME" "4 frisk2_rom " "Found entity 4: frisk2_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486274 ""} { "Info" "ISGN_ENTITY_NAME" "5 frisk3_rom " "Found entity 5: frisk3_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486274 ""} { "Info" "ISGN_ENTITY_NAME" "6 frisk4_rom " "Found entity 6: frisk4_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486274 ""} { "Info" "ISGN_ENTITY_NAME" "7 frisk5_rom " "Found entity 7: frisk5_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486274 ""} { "Info" "ISGN_ENTITY_NAME" "8 frisk6_rom " "Found entity 8: frisk6_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 491 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486274 ""} { "Info" "ISGN_ENTITY_NAME" "9 frisk7_rom " "Found entity 9: frisk7_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486274 ""} { "Info" "ISGN_ENTITY_NAME" "10 frisk8_rom " "Found entity 10: frisk8_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486274 ""} { "Info" "ISGN_ENTITY_NAME" "11 frisk9_rom " "Found entity 11: frisk9_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 569 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486274 ""} { "Info" "ISGN_ENTITY_NAME" "12 frisk10_rom " "Found entity 12: frisk10_rom" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state.sv 1 1 " "Found 1 design units, including 1 entities, in source file state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state " "Found entity 1: state" {  } { { "state.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486277 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "intro.sv(23) " "Verilog HDL information at intro.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685348486278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intro.sv 17 17 " "Found 17 design units, including 17 entities, in source file intro.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intro " "Found entity 1: intro" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "2 intro1_rom " "Found entity 2: intro1_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "3 intro2_rom " "Found entity 3: intro2_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "4 intro3_rom " "Found entity 4: intro3_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "5 intro4_rom " "Found entity 5: intro4_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "6 intro5_rom " "Found entity 6: intro5_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "7 intro6_rom " "Found entity 7: intro6_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "8 intro7_rom " "Found entity 8: intro7_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "9 intro8_rom " "Found entity 9: intro8_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "10 intro9_rom " "Found entity 10: intro9_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "11 intro10_rom " "Found entity 11: intro10_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "12 font1_rom " "Found entity 12: font1_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "13 font2_rom " "Found entity 13: font2_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "14 font3_rom " "Found entity 14: font3_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 531 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "15 font4_rom " "Found entity 15: font4_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "16 font5_rom " "Found entity 16: font5_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 567 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""} { "Info" "ISGN_ENTITY_NAME" "17 font6_rom " "Found entity 17: font6_rom" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door.sv 2 2 " "Found 2 design units, including 2 entities, in source file door.sv" { { "Info" "ISGN_ENTITY_NAME" "1 door " "Found entity 1: door" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486294 ""} { "Info" "ISGN_ENTITY_NAME" "2 door_rom " "Found entity 2: door_rom" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.sv 3 3 " "Found 3 design units, including 3 entities, in source file music.sv" { { "Info" "ISGN_ENTITY_NAME" "1 music1 " "Found entity 1: music1" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486297 ""} { "Info" "ISGN_ENTITY_NAME" "2 music2 " "Found entity 2: music2" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486297 ""} { "Info" "ISGN_ENTITY_NAME" "3 music3 " "Found entity 3: music3" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heart.sv 2 2 " "Found 2 design units, including 2 entities, in source file heart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heart_move " "Found entity 1: heart_move" {  } { { "heart.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/heart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486304 ""} { "Info" "ISGN_ENTITY_NAME" "2 heart_rom " "Found entity 2: heart_rom" {  } { { "heart.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/heart.sv" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "field.sv 2 2 " "Found 2 design units, including 2 entities, in source file field.sv" { { "Info" "ISGN_ENTITY_NAME" "1 field " "Found entity 1: field" {  } { { "field.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/field.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486306 ""} { "Info" "ISGN_ENTITY_NAME" "2 field_rom " "Found entity 2: field_rom" {  } { { "field.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/field.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gamelogic.sv(105) " "Verilog HDL information at gamelogic.sv(105): always construct contains both blocking and non-blocking assignments" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685348486309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamelogic.sv 4 4 " "Found 4 design units, including 4 entities, in source file gamelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullets_move " "Found entity 1: bullets_move" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486315 ""} { "Info" "ISGN_ENTITY_NAME" "2 bullet1_rom " "Found entity 2: bullet1_rom" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486315 ""} { "Info" "ISGN_ENTITY_NAME" "3 bullet2_rom " "Found entity 3: bullet2_rom" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486315 ""} { "Info" "ISGN_ENTITY_NAME" "4 rand_rom " "Found entity 4: rand_rom" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end.sv 4 4 " "Found 4 design units, including 4 entities, in source file end.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486320 ""} { "Info" "ISGN_ENTITY_NAME" "2 win_rom " "Found entity 2: win_rom" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486320 ""} { "Info" "ISGN_ENTITY_NAME" "3 lose " "Found entity 3: lose" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486320 ""} { "Info" "ISGN_ENTITY_NAME" "4 lose_rom " "Found entity 4: lose_rom" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348486320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348486320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADCDATA lab9.sv(208) " "Verilog HDL Implicit Net warning at lab9.sv(208): created implicit net for \"ADCDATA\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348486322 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1685348486428 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1685348486429 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1685348486429 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab9_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab9_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1685348486430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9 " "Elaborating entity \"lab9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685348486700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc lab9_soc:u0 " "Elaborating entity \"lab9_soc\" for hierarchy \"lab9_soc:u0\"" {  } { { "lab9.sv" "u0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348486753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "vga_text_mode_controller_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348486806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_text_avl_interface.sv(220) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(220): truncated value with size 32 to match size of target (7)" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348486812 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_text_avl_interface.sv(239) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(239): truncated value with size 32 to match size of target (7)" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348486813 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AVL_READDATA vga_text_avl_interface.sv(47) " "Output port \"AVL_READDATA\" at vga_text_avl_interface.sv(47) has no driver" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685348486844 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance " "Elaborating entity \"vga_controller\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "vga_controller_instance" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348486930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348486931 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348486931 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font1 " "Elaborating entity \"font_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font_rom:font1\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348486942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font1_rom:font1_rom " "Elaborating entity \"font1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font1_rom:font1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348486978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 intro.sv(504) " "Verilog HDL assignment warning at intro.sv(504): truncated value with size 8 to match size of target (6)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348486979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "68 0 127 intro.sv(508) " "Verilog HDL warning at intro.sv(508): number of words (68) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 508 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348486979 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(502) " "Net \"mem.data_a\" at intro.sv(502) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 502 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348486989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(502) " "Net \"mem.waddr_a\" at intro.sv(502) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 502 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348486989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(502) " "Net \"mem.we_a\" at intro.sv(502) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 502 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348486989 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font1_rom:font1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font2_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font2_rom:font2_rom " "Elaborating entity \"font2_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font2_rom:font2_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font2_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348487013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 intro.sv(522) " "Verilog HDL assignment warning at intro.sv(522): truncated value with size 8 to match size of target (6)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348487014 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "55 0 127 intro.sv(526) " "Verilog HDL warning at intro.sv(526): number of words (55) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 526 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348487014 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(520) " "Net \"mem.data_a\" at intro.sv(520) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 520 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487027 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(520) " "Net \"mem.waddr_a\" at intro.sv(520) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 520 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487027 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(520) " "Net \"mem.we_a\" at intro.sv(520) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 520 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487027 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font2_rom:font2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font3_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font3_rom:font3_rom " "Elaborating entity \"font3_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font3_rom:font3_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font3_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348487058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 intro.sv(540) " "Verilog HDL assignment warning at intro.sv(540): truncated value with size 8 to match size of target (6)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348487058 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "60 0 127 intro.sv(544) " "Verilog HDL warning at intro.sv(544): number of words (60) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 544 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348487059 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(538) " "Net \"mem.data_a\" at intro.sv(538) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 538 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487067 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(538) " "Net \"mem.waddr_a\" at intro.sv(538) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 538 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487067 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(538) " "Net \"mem.we_a\" at intro.sv(538) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 538 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487067 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font3_rom:font3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font4_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font4_rom:font4_rom " "Elaborating entity \"font4_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font4_rom:font4_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font4_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348487092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 intro.sv(558) " "Verilog HDL assignment warning at intro.sv(558): truncated value with size 8 to match size of target (6)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348487093 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "55 0 127 intro.sv(562) " "Verilog HDL warning at intro.sv(562): number of words (55) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 562 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348487093 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(556) " "Net \"mem.data_a\" at intro.sv(556) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 556 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487108 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(556) " "Net \"mem.waddr_a\" at intro.sv(556) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 556 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487108 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(556) " "Net \"mem.we_a\" at intro.sv(556) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 556 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487108 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font4_rom:font4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font5_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font5_rom:font5_rom " "Elaborating entity \"font5_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font5_rom:font5_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font5_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348487135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 intro.sv(576) " "Verilog HDL assignment warning at intro.sv(576): truncated value with size 8 to match size of target (6)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348487136 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "39 0 127 intro.sv(580) " "Verilog HDL warning at intro.sv(580): number of words (39) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 580 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348487136 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(574) " "Net \"mem.data_a\" at intro.sv(574) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 574 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487144 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(574) " "Net \"mem.waddr_a\" at intro.sv(574) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 574 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487145 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(574) " "Net \"mem.we_a\" at intro.sv(574) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 574 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487145 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font5_rom:font5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font6_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font6_rom:font6_rom " "Elaborating entity \"font6_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font6_rom:font6_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "font6_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348487170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 intro.sv(594) " "Verilog HDL assignment warning at intro.sv(594): truncated value with size 8 to match size of target (6)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348487172 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 127 intro.sv(598) " "Verilog HDL warning at intro.sv(598): number of words (62) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 598 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348487172 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(592) " "Net \"mem.data_a\" at intro.sv(592) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 592 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487180 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(592) " "Net \"mem.waddr_a\" at intro.sv(592) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 592 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487180 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(592) " "Net \"mem.we_a\" at intro.sv(592) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 592 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487180 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font6_rom:font6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title:title " "Elaborating entity \"title\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title:title\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "title" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348487204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Title.sv(18) " "Verilog HDL assignment warning at Title.sv(18): truncated value with size 32 to match size of target (20)" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348487205 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title:title"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title_rom:title_rom " "Elaborating entity \"title_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title_rom:title_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "title_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348487213 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6144 0 8191 Title.sv(44) " "Verilog HDL warning at Title.sv(44): number of words (6144) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 44 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348487228 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Title.sv(32) " "Net \"mem.data_a\" at Title.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487332 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Title.sv(32) " "Net \"mem.waddr_a\" at Title.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487332 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..4\] 0 Title.sv(34) " "Net \"col\[7..4\]\" at Title.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487332 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Title.sv(32) " "Net \"mem.we_a\" at Title.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Title.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348487332 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|title_rom:title_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map1 lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1 " "Elaborating entity \"map1\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "map1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348487342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 map1.sv(119) " "Verilog HDL assignment warning at map1.sv(119): truncated value with size 32 to match size of target (20)" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348487345 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1:map1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1_rom:map1_rom " "Elaborating entity \"map1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1_rom:map1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "map1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348487357 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90000 0 131071 map1.sv(154) " "Verilog HDL warning at map1.sv(154): number of words (90000) in memory file does not match the number of elements in the address range \[0:131071\]" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 154 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348487603 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1_rom:map1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 map1.sv(138) " "Net \"mem.data_a\" at map1.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348619964 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1_rom:map1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 map1.sv(138) " "Net \"mem.waddr_a\" at map1.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348619964 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1_rom:map1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 map1.sv(138) " "Net \"mem.we_a\" at map1.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348619965 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map1_rom:map1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map2 lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2 " "Elaborating entity \"map2\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "map2" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348620003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 map2.sv(18) " "Verilog HDL assignment warning at map2.sv(18): truncated value with size 32 to match size of target (20)" {  } { { "map2.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348620005 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map2:map2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map2_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2_rom:map2_rom " "Elaborating entity \"map2_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2_rom:map2_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "map2_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348620016 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31600 0 32767 map2.sv(49) " "Verilog HDL warning at map2.sv(49): number of words (31600) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "map2.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 49 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348620073 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map2_rom:map2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 map2.sv(32) " "Net \"mem.data_a\" at map2.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "map2.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348621735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map2_rom:map2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 map2.sv(32) " "Net \"mem.waddr_a\" at map2.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "map2.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348621735 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map2_rom:map2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 map2.sv(32) " "Net \"mem.we_a\" at map2.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "map2.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348621737 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|map2_rom:map2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door " "Elaborating entity \"door\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "door" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348621757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 door.sv(119) " "Verilog HDL assignment warning at door.sv(119): truncated value with size 32 to match size of target (20)" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348621759 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door:door"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door_rom:door_rom " "Elaborating entity \"door_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door_rom:door_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "door_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348621770 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28756 0 32767 door.sv(148) " "Verilog HDL warning at door.sv(148): number of words (28756) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 148 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348621811 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 door.sv(138) " "Net \"mem.data_a\" at door.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623421 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 door.sv(138) " "Net \"mem.waddr_a\" at door.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623421 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..2\] 0 door.sv(140) " "Net \"col\[7..2\]\" at door.sv(140) has no driver or initial value, using a default initial value '0'" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 140 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623421 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 door.sv(138) " "Net \"mem.we_a\" at door.sv(138) has no driver or initial value, using a default initial value '0'" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 138 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623423 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|door_rom:door_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk_move lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove " "Elaborating entity \"frisk_move\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "friskmove" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348623441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Frisk.sv(163) " "Verilog HDL assignment warning at Frisk.sv(163): truncated value with size 32 to match size of target (20)" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348623447 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move:friskmove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk_move2 lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2 " "Elaborating entity \"frisk_move2\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "friskmove2" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348623479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Frisk.sv(343) " "Verilog HDL assignment warning at Frisk.sv(343): truncated value with size 32 to match size of target (20)" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348623483 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk_move2:friskmove2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom " "Elaborating entity \"frisk1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348623514 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(382) " "Verilog HDL warning at Frisk.sv(382): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 382 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348623522 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(368) " "Net \"mem.data_a\" at Frisk.sv(368) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 368 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623560 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(368) " "Net \"mem.waddr_a\" at Frisk.sv(368) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 368 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623560 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(370) " "Net \"col\[7..6\]\" at Frisk.sv(370) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 370 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623560 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(368) " "Net \"mem.we_a\" at Frisk.sv(368) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 368 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623560 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk1_rom:frisk1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk2_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom " "Elaborating entity \"frisk2_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk2_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348623578 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(408) " "Verilog HDL warning at Frisk.sv(408): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 408 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348623582 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(394) " "Net \"mem.data_a\" at Frisk.sv(394) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 394 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623614 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(394) " "Net \"mem.waddr_a\" at Frisk.sv(394) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 394 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623614 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(396) " "Net \"col\[7..6\]\" at Frisk.sv(396) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 396 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623614 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(394) " "Net \"mem.we_a\" at Frisk.sv(394) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 394 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623614 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk2_rom:frisk2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk3_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom " "Elaborating entity \"frisk3_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk3_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348623631 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(434) " "Verilog HDL warning at Frisk.sv(434): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 434 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348623638 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(420) " "Net \"mem.data_a\" at Frisk.sv(420) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623668 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(420) " "Net \"mem.waddr_a\" at Frisk.sv(420) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623668 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(422) " "Net \"col\[7..6\]\" at Frisk.sv(422) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 422 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623669 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(420) " "Net \"mem.we_a\" at Frisk.sv(420) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623669 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk3_rom:frisk3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk4_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom " "Elaborating entity \"frisk4_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk4_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348623686 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(460) " "Verilog HDL warning at Frisk.sv(460): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 460 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348623693 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(446) " "Net \"mem.data_a\" at Frisk.sv(446) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 446 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623725 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(446) " "Net \"mem.waddr_a\" at Frisk.sv(446) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 446 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623725 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(448) " "Net \"col\[7..6\]\" at Frisk.sv(448) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 448 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623725 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(446) " "Net \"mem.we_a\" at Frisk.sv(446) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 446 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623725 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk4_rom:frisk4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk5_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom " "Elaborating entity \"frisk5_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk5_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348623743 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(486) " "Verilog HDL warning at Frisk.sv(486): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 486 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348623750 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(472) " "Net \"mem.data_a\" at Frisk.sv(472) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623781 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(472) " "Net \"mem.waddr_a\" at Frisk.sv(472) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623781 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(474) " "Net \"col\[7..6\]\" at Frisk.sv(474) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 474 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623781 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(472) " "Net \"mem.we_a\" at Frisk.sv(472) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623781 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk5_rom:frisk5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk6_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom " "Elaborating entity \"frisk6_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk6_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348623798 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(512) " "Verilog HDL warning at Frisk.sv(512): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 512 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348623806 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(498) " "Net \"mem.data_a\" at Frisk.sv(498) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 498 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623846 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(498) " "Net \"mem.waddr_a\" at Frisk.sv(498) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 498 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623846 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(500) " "Net \"col\[7..6\]\" at Frisk.sv(500) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 500 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623846 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(498) " "Net \"mem.we_a\" at Frisk.sv(498) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 498 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623846 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk6_rom:frisk6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk7_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom " "Elaborating entity \"frisk7_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk7_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348623864 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(538) " "Verilog HDL warning at Frisk.sv(538): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 538 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348623870 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(524) " "Net \"mem.data_a\" at Frisk.sv(524) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 524 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623903 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(524) " "Net \"mem.waddr_a\" at Frisk.sv(524) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 524 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623903 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(526) " "Net \"col\[7..6\]\" at Frisk.sv(526) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 526 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623903 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(524) " "Net \"mem.we_a\" at Frisk.sv(524) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 524 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623903 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk7_rom:frisk7_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk8_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom " "Elaborating entity \"frisk8_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk8_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348623920 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(564) " "Verilog HDL warning at Frisk.sv(564): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 564 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348623926 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(550) " "Net \"mem.data_a\" at Frisk.sv(550) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 550 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623958 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(550) " "Net \"mem.waddr_a\" at Frisk.sv(550) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 550 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623958 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(552) " "Net \"col\[7..6\]\" at Frisk.sv(552) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 552 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623958 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(550) " "Net \"mem.we_a\" at Frisk.sv(550) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 550 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348623959 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk8_rom:frisk8_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk9_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom " "Elaborating entity \"frisk9_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk9_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348623976 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(590) " "Verilog HDL warning at Frisk.sv(590): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 590 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348623982 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(576) " "Net \"mem.data_a\" at Frisk.sv(576) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 576 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348624016 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(576) " "Net \"mem.waddr_a\" at Frisk.sv(576) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 576 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348624017 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(578) " "Net \"col\[7..6\]\" at Frisk.sv(578) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 578 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348624017 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(576) " "Net \"mem.we_a\" at Frisk.sv(576) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 576 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348624017 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk9_rom:frisk9_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frisk10_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom " "Elaborating entity \"frisk10_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "frisk10_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348624034 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2204 0 4095 Frisk.sv(616) " "Verilog HDL warning at Frisk.sv(616): number of words (2204) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 616 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348624040 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Frisk.sv(602) " "Net \"mem.data_a\" at Frisk.sv(602) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 602 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348624071 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Frisk.sv(602) " "Net \"mem.waddr_a\" at Frisk.sv(602) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 602 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348624071 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..6\] 0 Frisk.sv(604) " "Net \"col\[7..6\]\" at Frisk.sv(604) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 604 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348624071 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Frisk.sv(602) " "Net \"mem.we_a\" at Frisk.sv(602) has no driver or initial value, using a default initial value '0'" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 602 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348624071 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|frisk10_rom:frisk10_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_move lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|heart_move:heartmove " "Elaborating entity \"heart_move\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|heart_move:heartmove\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "heartmove" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348624147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 heart.sv(164) " "Verilog HDL assignment warning at heart.sv(164): truncated value with size 32 to match size of target (20)" {  } { { "heart.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/heart.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348624153 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|heart_move:heartmove"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|heart_rom:heart_rom " "Elaborating entity \"heart_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|heart_rom:heart_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "heart_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348624181 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 heart.sv(183) " "Net \"mem.data_a\" at heart.sv(183) has no driver or initial value, using a default initial value '0'" {  } { { "heart.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/heart.sv" 183 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348624198 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|heart_rom:heart_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 heart.sv(183) " "Net \"mem.waddr_a\" at heart.sv(183) has no driver or initial value, using a default initial value '0'" {  } { { "heart.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/heart.sv" 183 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348624198 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|heart_rom:heart_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..2\] 0 heart.sv(185) " "Net \"col\[7..2\]\" at heart.sv(185) has no driver or initial value, using a default initial value '0'" {  } { { "heart.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/heart.sv" 185 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348624198 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|heart_rom:heart_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 heart.sv(183) " "Net \"mem.we_a\" at heart.sv(183) has no driver or initial value, using a default initial value '0'" {  } { { "heart.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/heart.sv" 183 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348624198 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|heart_rom:heart_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "field lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|field:field " "Elaborating entity \"field\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|field:field\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "field" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348624211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 field.sv(18) " "Verilog HDL assignment warning at field.sv(18): truncated value with size 32 to match size of target (20)" {  } { { "field.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/field.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348624212 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|field:field"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "field_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|field_rom:field_rom " "Elaborating entity \"field_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|field_rom:field_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "field_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348624223 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23100 0 32767 field.sv(42) " "Verilog HDL warning at field.sv(42): number of words (23100) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "field.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/field.sv" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348624274 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|field_rom:field_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 field.sv(32) " "Net \"mem.data_a\" at field.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "field.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/field.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626383 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|field_rom:field_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 field.sv(32) " "Net \"mem.waddr_a\" at field.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "field.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/field.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626383 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|field_rom:field_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[8..2\] 0 field.sv(34) " "Net \"col\[8..2\]\" at field.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "field.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/field.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626383 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|field_rom:field_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 field.sv(32) " "Net \"mem.we_a\" at field.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "field.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/field.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626384 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|field_rom:field_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flower lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower " "Elaborating entity \"flower\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "flower" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348626406 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "flower.sv(68) " "Verilog HDL Case Statement information at flower.sv(68): all case item expressions in this case statement are onehot" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 68 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1685348626408 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower:flower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 flower.sv(94) " "Verilog HDL assignment warning at flower.sv(94): truncated value with size 32 to match size of target (20)" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348626408 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower:flower"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flower1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower1_rom:flower1_rom " "Elaborating entity \"flower1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower1_rom:flower1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "flower1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348626425 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7052 0 8191 flower.sv(118) " "Verilog HDL warning at flower.sv(118): number of words (7052) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 118 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348626438 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower1_rom:flower1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 flower.sv(108) " "Net \"mem.data_a\" at flower.sv(108) has no driver or initial value, using a default initial value '0'" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626520 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower1_rom:flower1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 flower.sv(108) " "Net \"mem.waddr_a\" at flower.sv(108) has no driver or initial value, using a default initial value '0'" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626520 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower1_rom:flower1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[8..2\] 0 flower.sv(110) " "Net \"col\[8..2\]\" at flower.sv(110) has no driver or initial value, using a default initial value '0'" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626520 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower1_rom:flower1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 flower.sv(108) " "Net \"mem.we_a\" at flower.sv(108) has no driver or initial value, using a default initial value '0'" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626520 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower1_rom:flower1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flower2_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower2_rom:flower2_rom " "Elaborating entity \"flower2_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower2_rom:flower2_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "flower2_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348626534 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7052 0 8191 flower.sv(140) " "Verilog HDL warning at flower.sv(140): number of words (7052) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 140 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348626548 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower2_rom:flower2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 flower.sv(130) " "Net \"mem.data_a\" at flower.sv(130) has no driver or initial value, using a default initial value '0'" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 130 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626638 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower2_rom:flower2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 flower.sv(130) " "Net \"mem.waddr_a\" at flower.sv(130) has no driver or initial value, using a default initial value '0'" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 130 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626638 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower2_rom:flower2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[8..2\] 0 flower.sv(132) " "Net \"col\[8..2\]\" at flower.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626638 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower2_rom:flower2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 flower.sv(130) " "Net \"mem.we_a\" at flower.sv(130) has no driver or initial value, using a default initial value '0'" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 130 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626640 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower2_rom:flower2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flower3_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower3_rom:flower3_rom " "Elaborating entity \"flower3_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower3_rom:flower3_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "flower3_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348626651 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7052 0 8191 flower.sv(162) " "Verilog HDL warning at flower.sv(162): number of words (7052) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 162 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348626666 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower3_rom:flower3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 flower.sv(152) " "Net \"mem.data_a\" at flower.sv(152) has no driver or initial value, using a default initial value '0'" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower3_rom:flower3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 flower.sv(152) " "Net \"mem.waddr_a\" at flower.sv(152) has no driver or initial value, using a default initial value '0'" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower3_rom:flower3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[8..2\] 0 flower.sv(154) " "Net \"col\[8..2\]\" at flower.sv(154) has no driver or initial value, using a default initial value '0'" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 154 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower3_rom:flower3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 flower.sv(152) " "Net \"mem.we_a\" at flower.sv(152) has no driver or initial value, using a default initial value '0'" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348626746 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|flower3_rom:flower3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro " "Elaborating entity \"intro\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348626759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 intro.sv(184) " "Verilog HDL assignment warning at intro.sv(184): truncated value with size 32 to match size of target (20)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348626761 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 intro.sv(238) " "Verilog HDL assignment warning at intro.sv(238): truncated value with size 32 to match size of target (20)" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348626762 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro:intro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro1_rom:intro1_rom " "Elaborating entity \"intro1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro1_rom:intro1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348626790 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(265) " "Verilog HDL warning at intro.sv(265): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 265 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348626826 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(252) " "Net \"mem.data_a\" at intro.sv(252) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 252 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348628515 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(252) " "Net \"mem.waddr_a\" at intro.sv(252) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 252 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348628516 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(254) " "Net \"col\[7..5\]\" at intro.sv(254) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 254 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348628516 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(252) " "Net \"mem.we_a\" at intro.sv(252) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 252 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348628517 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro1_rom:intro1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro2_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro2_rom:intro2_rom " "Elaborating entity \"intro2_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro2_rom:intro2_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro2_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348628552 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(290) " "Verilog HDL warning at intro.sv(290): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 290 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348628591 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(277) " "Net \"mem.data_a\" at intro.sv(277) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 277 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348630413 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(277) " "Net \"mem.waddr_a\" at intro.sv(277) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 277 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348630413 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(279) " "Net \"col\[7..5\]\" at intro.sv(279) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 279 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348630413 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(277) " "Net \"mem.we_a\" at intro.sv(277) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 277 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348630413 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro2_rom:intro2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro3_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro3_rom:intro3_rom " "Elaborating entity \"intro3_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro3_rom:intro3_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro3_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348630442 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(315) " "Verilog HDL warning at intro.sv(315): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 315 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348630481 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(302) " "Net \"mem.data_a\" at intro.sv(302) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 302 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348631875 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(302) " "Net \"mem.waddr_a\" at intro.sv(302) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 302 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348631875 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(304) " "Net \"col\[7..5\]\" at intro.sv(304) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 304 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348631875 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(302) " "Net \"mem.we_a\" at intro.sv(302) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 302 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348631876 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro3_rom:intro3_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro4_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro4_rom:intro4_rom " "Elaborating entity \"intro4_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro4_rom:intro4_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro4_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348631918 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(340) " "Verilog HDL warning at intro.sv(340): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 340 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348631965 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(327) " "Net \"mem.data_a\" at intro.sv(327) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348633958 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(327) " "Net \"mem.waddr_a\" at intro.sv(327) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348633958 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(329) " "Net \"col\[7..5\]\" at intro.sv(329) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 329 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348633958 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(327) " "Net \"mem.we_a\" at intro.sv(327) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 327 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348633959 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro4_rom:intro4_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro5_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro5_rom:intro5_rom " "Elaborating entity \"intro5_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro5_rom:intro5_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro5_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348633988 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(365) " "Verilog HDL warning at intro.sv(365): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 365 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348634026 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(352) " "Net \"mem.data_a\" at intro.sv(352) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 352 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348635382 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(352) " "Net \"mem.waddr_a\" at intro.sv(352) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 352 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348635382 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(354) " "Net \"col\[7..5\]\" at intro.sv(354) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 354 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348635382 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(352) " "Net \"mem.we_a\" at intro.sv(352) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 352 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348635382 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro5_rom:intro5_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro6_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro6_rom:intro6_rom " "Elaborating entity \"intro6_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro6_rom:intro6_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro6_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348635413 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(390) " "Verilog HDL warning at intro.sv(390): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 390 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348635449 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(377) " "Net \"mem.data_a\" at intro.sv(377) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 377 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348636998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(377) " "Net \"mem.waddr_a\" at intro.sv(377) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 377 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348636998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(379) " "Net \"col\[7..5\]\" at intro.sv(379) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 379 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348636998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(377) " "Net \"mem.we_a\" at intro.sv(377) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 377 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348636998 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro6_rom:intro6_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro7_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro7_rom:intro7_rom " "Elaborating entity \"intro7_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro7_rom:intro7_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro7_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348637029 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(415) " "Verilog HDL warning at intro.sv(415): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 415 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348637066 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(402) " "Net \"mem.data_a\" at intro.sv(402) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 402 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348638376 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(402) " "Net \"mem.waddr_a\" at intro.sv(402) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 402 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348638376 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(404) " "Net \"col\[7..5\]\" at intro.sv(404) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 404 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348638376 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(402) " "Net \"mem.we_a\" at intro.sv(402) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 402 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348638376 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro7_rom:intro7_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro8_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro8_rom:intro8_rom " "Elaborating entity \"intro8_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro8_rom:intro8_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro8_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348638405 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(440) " "Verilog HDL warning at intro.sv(440): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 440 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348638441 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(427) " "Net \"mem.data_a\" at intro.sv(427) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 427 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348639677 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(427) " "Net \"mem.waddr_a\" at intro.sv(427) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 427 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348639678 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(429) " "Net \"col\[7..5\]\" at intro.sv(429) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 429 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348639678 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(427) " "Net \"mem.we_a\" at intro.sv(427) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 427 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348639678 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro8_rom:intro8_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro9_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro9_rom:intro9_rom " "Elaborating entity \"intro9_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro9_rom:intro9_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro9_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348639706 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(465) " "Verilog HDL warning at intro.sv(465): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 465 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348639743 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(452) " "Net \"mem.data_a\" at intro.sv(452) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 452 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348641175 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(452) " "Net \"mem.waddr_a\" at intro.sv(452) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 452 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348641175 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(454) " "Net \"col\[7..5\]\" at intro.sv(454) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 454 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348641176 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(452) " "Net \"mem.we_a\" at intro.sv(452) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 452 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348641176 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro9_rom:intro9_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intro10_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro10_rom:intro10_rom " "Elaborating entity \"intro10_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro10_rom:intro10_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "intro10_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348641206 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21293 0 32767 intro.sv(490) " "Verilog HDL warning at intro.sv(490): number of words (21293) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 490 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348641241 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 intro.sv(477) " "Net \"mem.data_a\" at intro.sv(477) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 477 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642481 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 intro.sv(477) " "Net \"mem.waddr_a\" at intro.sv(477) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 477 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642481 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[7..5\] 0 intro.sv(479) " "Net \"col\[7..5\]\" at intro.sv(479) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 479 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642481 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 intro.sv(477) " "Net \"mem.we_a\" at intro.sv(477) has no driver or initial value, using a default initial value '0'" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 477 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642481 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|intro10_rom:intro10_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullets_move lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move " "Elaborating entity \"bullets_move\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "bullets_move" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348642512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(44) " "Verilog HDL assignment warning at gamelogic.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642516 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(48) " "Verilog HDL assignment warning at gamelogic.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642516 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(52) " "Verilog HDL assignment warning at gamelogic.sv(52): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642516 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(56) " "Verilog HDL assignment warning at gamelogic.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642516 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(60) " "Verilog HDL assignment warning at gamelogic.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642516 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(64) " "Verilog HDL assignment warning at gamelogic.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642516 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(68) " "Verilog HDL assignment warning at gamelogic.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642516 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(72) " "Verilog HDL assignment warning at gamelogic.sv(72): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642517 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(76) " "Verilog HDL assignment warning at gamelogic.sv(76): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642517 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(80) " "Verilog HDL assignment warning at gamelogic.sv(80): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642517 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(84) " "Verilog HDL assignment warning at gamelogic.sv(84): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642517 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(88) " "Verilog HDL assignment warning at gamelogic.sv(88): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642517 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(92) " "Verilog HDL assignment warning at gamelogic.sv(92): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642517 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(96) " "Verilog HDL assignment warning at gamelogic.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642517 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gamelogic.sv(100) " "Verilog HDL assignment warning at gamelogic.sv(100): truncated value with size 32 to match size of target (4)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642517 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(739) " "Verilog HDL assignment warning at gamelogic.sv(739): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642528 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(743) " "Verilog HDL assignment warning at gamelogic.sv(743): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642528 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(747) " "Verilog HDL assignment warning at gamelogic.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642528 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(751) " "Verilog HDL assignment warning at gamelogic.sv(751): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642529 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(755) " "Verilog HDL assignment warning at gamelogic.sv(755): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642529 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(759) " "Verilog HDL assignment warning at gamelogic.sv(759): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642529 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(763) " "Verilog HDL assignment warning at gamelogic.sv(763): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642529 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(767) " "Verilog HDL assignment warning at gamelogic.sv(767): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642529 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(771) " "Verilog HDL assignment warning at gamelogic.sv(771): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642529 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(775) " "Verilog HDL assignment warning at gamelogic.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642530 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(779) " "Verilog HDL assignment warning at gamelogic.sv(779): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642530 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(783) " "Verilog HDL assignment warning at gamelogic.sv(783): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642530 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(787) " "Verilog HDL assignment warning at gamelogic.sv(787): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642530 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(791) " "Verilog HDL assignment warning at gamelogic.sv(791): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642531 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gamelogic.sv(795) " "Verilog HDL assignment warning at gamelogic.sv(795): truncated value with size 32 to match size of target (20)" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642531 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|rand_rom:rand_rom " "Elaborating entity \"rand_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|rand_rom:rand_rom\"" {  } { { "gamelogic.sv" "rand_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348642664 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 gamelogic.sv(1209) " "Net \"mem.data_a\" at gamelogic.sv(1209) has no driver or initial value, using a default initial value '0'" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1209 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642679 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move|rand_rom:rand_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 gamelogic.sv(1209) " "Net \"mem.waddr_a\" at gamelogic.sv(1209) has no driver or initial value, using a default initial value '0'" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1209 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642679 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move|rand_rom:rand_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 gamelogic.sv(1209) " "Net \"mem.we_a\" at gamelogic.sv(1209) has no driver or initial value, using a default initial value '0'" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1209 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642679 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullets_move:bullets_move|rand_rom:rand_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet1_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet1_rom:bullet1_rom " "Elaborating entity \"bullet1_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet1_rom:bullet1_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "bullet1_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348642689 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 gamelogic.sv(1164) " "Net \"mem.data_a\" at gamelogic.sv(1164) has no driver or initial value, using a default initial value '0'" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642699 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet1_rom:bullet1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 gamelogic.sv(1164) " "Net \"mem.waddr_a\" at gamelogic.sv(1164) has no driver or initial value, using a default initial value '0'" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642699 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet1_rom:bullet1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[8..2\] 0 gamelogic.sv(1166) " "Net \"col\[8..2\]\" at gamelogic.sv(1166) has no driver or initial value, using a default initial value '0'" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1166 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642699 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet1_rom:bullet1_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 gamelogic.sv(1164) " "Net \"mem.we_a\" at gamelogic.sv(1164) has no driver or initial value, using a default initial value '0'" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1164 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642699 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet1_rom:bullet1_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet2_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet2_rom:bullet2_rom " "Elaborating entity \"bullet2_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet2_rom:bullet2_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "bullet2_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348642710 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 gamelogic.sv(1186) " "Net \"mem.data_a\" at gamelogic.sv(1186) has no driver or initial value, using a default initial value '0'" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1186 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642720 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet2_rom:bullet2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 gamelogic.sv(1186) " "Net \"mem.waddr_a\" at gamelogic.sv(1186) has no driver or initial value, using a default initial value '0'" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1186 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642720 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet2_rom:bullet2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[8..2\] 0 gamelogic.sv(1188) " "Net \"col\[8..2\]\" at gamelogic.sv(1188) has no driver or initial value, using a default initial value '0'" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1188 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642720 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet2_rom:bullet2_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 gamelogic.sv(1186) " "Net \"mem.we_a\" at gamelogic.sv(1186) has no driver or initial value, using a default initial value '0'" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1186 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348642720 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|bullet2_rom:bullet2_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|win:win " "Elaborating entity \"win\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|win:win\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "win" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348642730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 end.sv(18) " "Verilog HDL assignment warning at end.sv(18): truncated value with size 32 to match size of target (20)" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348642730 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|win:win"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|win_rom:win_rom " "Elaborating entity \"win_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|win_rom:win_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "win_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348642741 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10512 0 16383 end.sv(44) " "Verilog HDL warning at end.sv(44): number of words (10512) in memory file does not match the number of elements in the address range \[0:16383\]" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 44 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348642764 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|win_rom:win_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 end.sv(32) " "Net \"mem.data_a\" at end.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348643196 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|win_rom:win_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 end.sv(32) " "Net \"mem.waddr_a\" at end.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348643196 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|win_rom:win_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[8..4\] 0 end.sv(34) " "Net \"col\[8..4\]\" at end.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348643196 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|win_rom:win_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 end.sv(32) " "Net \"mem.we_a\" at end.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348643196 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|win_rom:win_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lose lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose " "Elaborating entity \"lose\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "lose" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348643207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 end.sv(66) " "Verilog HDL assignment warning at end.sv(66): truncated value with size 32 to match size of target (20)" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348643208 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lose:lose"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lose_rom lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose_rom:lose_rom " "Elaborating entity \"lose_rom\" for hierarchy \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose_rom:lose_rom\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "lose_rom" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348643217 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11232 0 16383 end.sv(92) " "Verilog HDL warning at end.sv(92): number of words (11232) in memory file does not match the number of elements in the address range \[0:16383\]" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 92 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348643237 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lose_rom:lose_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 end.sv(80) " "Net \"mem.data_a\" at end.sv(80) has no driver or initial value, using a default initial value '0'" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348643512 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lose_rom:lose_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 end.sv(80) " "Net \"mem.waddr_a\" at end.sv(80) has no driver or initial value, using a default initial value '0'" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348643512 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lose_rom:lose_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "col\[8..4\] 0 end.sv(82) " "Net \"col\[8..4\]\" at end.sv(82) has no driver or initial value, using a default initial value '0'" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348643512 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lose_rom:lose_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 end.sv(80) " "Net \"mem.we_a\" at end.sv(80) has no driver or initial value, using a default initial value '0'" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348643512 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lose_rom:lose_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab9_soc_jtag_uart_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "jtag_uart_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348643526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0_scfifo_w lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab9_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "the_lab9_soc_jtag_uart_0_scfifo_w" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348643540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "wfifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348643895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348643900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348643902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348643902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348643902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348643902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348643902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348643902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348643902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348643902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348643902 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685348643902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348643982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348643982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348643985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348644002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348644002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348644022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348644022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348644079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348644079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348644146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348644146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348644206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348644206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_w:the_lab9_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_jtag_uart_0_scfifo_r lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab9_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|lab9_soc_jtag_uart_0_scfifo_r:the_lab9_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "the_lab9_soc_jtag_uart_0_scfifo_r" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "lab9_soc_jtag_uart_0_alt_jtag_atlantic" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348644567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348644567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348644567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348644567 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685348644567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab9_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_keycode lab9_soc:u0\|lab9_soc_keycode:keycode " "Elaborating entity \"lab9_soc_keycode\" for hierarchy \"lab9_soc:u0\|lab9_soc_keycode:keycode\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "keycode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab9_soc_nios2_gen2_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "nios2_gen2_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" "cpu" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348644973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_test_bench lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_test_bench:the_lab9_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_test_bench" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_register_bank_a_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_register_bank_a" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645195 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685348645195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348645248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348645248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_a_module:lab9_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_register_bank_b_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_register_bank_b_module:lab9_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_register_bank_b" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645378 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685348645378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_break lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_oci_im lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_nios2_ocimem lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645596 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685348645596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348645647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348645647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab9_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_tck lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab9_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab9_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645811 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685348645811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab9_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_onchip_memory2_0 lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab9_soc_onchip_memory2_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "onchip_memory2_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" "the_altsyncram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab9_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab9_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685348645884 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_onchip_memory2_0.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685348645884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4g32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4g32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4g32 " "Found entity 1: altsyncram_4g32" {  } { { "db/altsyncram_4g32.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_4g32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685348645937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685348645937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4g32 lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4g32:auto_generated " "Elaborating entity \"altsyncram_4g32\" for hierarchy \"lab9_soc:u0\|lab9_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4g32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348645938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_address lab9_soc:u0\|lab9_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"lab9_soc_otg_hpi_address\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "otg_hpi_address" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_cs lab9_soc:u0\|lab9_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"lab9_soc_otg_hpi_cs\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "otg_hpi_cs" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_otg_hpi_data lab9_soc:u0\|lab9_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"lab9_soc_otg_hpi_data\" for hierarchy \"lab9_soc:u0\|lab9_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "otg_hpi_data" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram lab9_soc:u0\|lab9_soc_sdram:sdram " "Elaborating entity \"lab9_soc_sdram\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram:sdram\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "sdram" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_input_efifo_module lab9_soc:u0\|lab9_soc_sdram:sdram\|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module " "Elaborating entity \"lab9_soc_sdram_input_efifo_module\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram:sdram\|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "the_lab9_soc_sdram_input_efifo_module" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab9_soc_sdram_pll\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "sdram_pll" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_stdsync_sv6 lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab9_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "stdsync2" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_dffpipe_l2c lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab9_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_stdsync_sv6:stdsync2\|lab9_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "dffpipe3" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sdram_pll_altpll_lqa2 lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab9_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "sd1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_sysid_qsys_0 lab9_soc:u0\|lab9_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab9_soc_sysid_qsys_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "sysid_qsys_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab9_soc_mm_interconnect_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "mm_interconnect_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348646995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 1757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 3242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 3283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab9_soc_mm_interconnect_0_router\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router:router\|lab9_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router_001" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_001_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_001:router_001\|lab9_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_001.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router_002" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_002_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_002:router_002\|lab9_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_004 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_004\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "router_004" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_router_004_default_decode lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab9_soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_router_004:router_004\|lab9_soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_demux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_demux" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_demux_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_mux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_mux" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_cmd_mux_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "cmd_mux_002" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 4760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_demux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_demux" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_demux_002 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_demux_002" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_mux lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_mux" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_rsp_mux_001 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab9_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_rsp_mux_001.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "crosser" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348647997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_avalon_st_adapter lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab9_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0.v" 5598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348648040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|lab9_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab9_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348648048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9_soc_irq_mapper lab9_soc:u0\|lab9_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab9_soc_irq_mapper\" for hierarchy \"lab9_soc:u0\|lab9_soc_irq_mapper:irq_mapper\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "irq_mapper" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348648109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "rst_controller" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348648116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348648127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348648133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "rst_controller_001" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348648143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab9_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab9_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "lab9_soc/synthesis/lab9_soc.v" "rst_controller_002" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/lab9_soc.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348648158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab9.sv" "hpi_io_inst" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348648170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio audio:audio " "Elaborating entity \"audio\" for hierarchy \"audio:audio\"" {  } { { "lab9.sv" "audio" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348648181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 audio.sv(49) " "Verilog HDL assignment warning at audio.sv(49): truncated value with size 4 to match size of target (1)" {  } { { "audio.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348648182 "|lab9|audio:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 audio.sv(56) " "Verilog HDL assignment warning at audio.sv(56): truncated value with size 4 to match size of target (1)" {  } { { "audio.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348648182 "|lab9|audio:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 audio.sv(66) " "Verilog HDL assignment warning at audio.sv(66): truncated value with size 4 to match size of target (1)" {  } { { "audio.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685348648182 "|lab9|audio:audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music1 music1:music1 " "Elaborating entity \"music1\" for hierarchy \"music1:music1\"" {  } { { "lab9.sv" "music1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348648191 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "43114 0 65535 music.sv(21) " "Verilog HDL warning at music.sv(21): number of words (43114) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348648629 "|lab9|music1:music1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.data_a 0 music.sv(16) " "Net \"music_memory.data_a\" at music.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348889076 "|lab9|music1:music1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.waddr_a 0 music.sv(16) " "Net \"music_memory.waddr_a\" at music.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348889076 "|lab9|music1:music1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.we_a 0 music.sv(16) " "Net \"music_memory.we_a\" at music.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685348889080 "|lab9|music1:music1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music2 music2:music2 " "Elaborating entity \"music2\" for hierarchy \"music2:music2\"" {  } { { "lab9.sv" "music2" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685348889178 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "46095 0 65535 music.sv(74) " "Verilog HDL warning at music.sv(74): number of words (46095) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 74 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685348889701 "|lab9|music2:music2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.data_a 0 music.sv(65) " "Net \"music_memory.data_a\" at music.sv(65) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685349122460 "|lab9|music2:music2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.waddr_a 0 music.sv(65) " "Net \"music_memory.waddr_a\" at music.sv(65) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685349122460 "|lab9|music2:music2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.we_a 0 music.sv(65) " "Net \"music_memory.we_a\" at music.sv(65) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685349122470 "|lab9|music2:music2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music3 music3:music3 " "Elaborating entity \"music3\" for hierarchy \"music3:music3\"" {  } { { "lab9.sv" "music3" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685349122574 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "41297 0 65535 music.sv(127) " "Verilog HDL warning at music.sv(127): number of words (41297) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 127 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1685349122956 "|lab9|music3:music3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.data_a 0 music.sv(114) " "Net \"music_memory.data_a\" at music.sv(114) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 114 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685349377143 "|lab9|music3:music3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.waddr_a 0 music.sv(114) " "Net \"music_memory.waddr_a\" at music.sv(114) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 114 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685349377143 "|lab9|music3:music3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.we_a 0 music.sv(114) " "Net \"music_memory.we_a\" at music.sv(114) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/music.sv" 114 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1685349377152 "|lab9|music3:music3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:audio_interface " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:audio_interface\"" {  } { { "lab9.sv" "audio_interface" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685349377248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state state:states " "Elaborating entity \"state\" for hierarchy \"state:states\"" {  } { { "lab9.sv" "states" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685349377280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "lab9.sv" "hex_inst_0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685349377290 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685349379849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.29.16:36:25 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2023.05.29.16:36:25 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349385585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349390632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349390904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349397630 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349397775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349397914 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349398071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349398090 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349398092 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1685349398804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685349399076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349399076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685349399195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349399195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685349399214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349399214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685349399305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349399305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685349399421 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685349399421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349399421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685349399519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685349399519 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "50 " "Found 50 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose_rom:lose_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose_rom:lose_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "end.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 80 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|win_rom:win_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|win_rom:win_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "end.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower3_rom:flower3_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower3_rom:flower3_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "flower.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 152 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower2_rom:flower2_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower2_rom:flower2_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "flower.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 130 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower1_rom:flower1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower1_rom:flower1_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "flower.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 108 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|field_rom:field_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|field_rom:field_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "field.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/field.sv" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|heart_rom:heart_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|heart_rom:heart_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "heart.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/heart.sv" 183 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet2_rom:bullet2_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet2_rom:bullet2_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "gamelogic.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1186 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet1_rom:bullet1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullet1_rom:bullet1_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "gamelogic.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1164 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2_rom:map2_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2_rom:map2_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "map2.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door_rom:door_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door_rom:door_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "door.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 138 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1_rom:map1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1_rom:map1_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "map1.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 138 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font2_rom:font2_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font2_rom:font2_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 520 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font4_rom:font4_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font4_rom:font4_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 556 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font6_rom:font6_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font6_rom:font6_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 592 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font1_rom:font1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font1_rom:font1_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 502 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font3_rom:font3_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font3_rom:font3_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 538 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font5_rom:font5_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|font5_rom:font5_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 574 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro10_rom:intro10_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro10_rom:intro10_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 477 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro9_rom:intro9_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro9_rom:intro9_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 452 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro8_rom:intro8_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro8_rom:intro8_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 427 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro7_rom:intro7_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro7_rom:intro7_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 402 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro6_rom:intro6_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro6_rom:intro6_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 377 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro5_rom:intro5_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro5_rom:intro5_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 352 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro4_rom:intro4_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro4_rom:intro4_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 327 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro3_rom:intro3_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro3_rom:intro3_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 302 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro2_rom:intro2_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro2_rom:intro2_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 277 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro1_rom:intro1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro1_rom:intro1_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "intro.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 252 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title_rom:title_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|title_rom:title_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Title.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Title.sv" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom2\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom2\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 498 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom2\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom2\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 368 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom2\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom2\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 472 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom2\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom2\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 524 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom2\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom2\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 394 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom2\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom2\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 550 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom2\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom2\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 420 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom2\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom2\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 576 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom2\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom2\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 446 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom2\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom2\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 602 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk6_rom:frisk6_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 498 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk1_rom:frisk1_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 368 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk5_rom:frisk5_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 472 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk7_rom:frisk7_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 524 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk2_rom:frisk2_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 394 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk8_rom:frisk8_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 550 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk3_rom:frisk3_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 420 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk9_rom:frisk9_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 576 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk4_rom:frisk4_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 446 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom\|mem " "RAM logic \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk10_rom:frisk10_rom\|mem\" is uninferred due to asynchronous read logic" {  } { { "Frisk.sv" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 602 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685349409866 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab9_soc:u0\|lab9_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1685349409866 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685349409866 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_lose_rom_a5ab43a6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_lose_rom_a5ab43a6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349409941 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_win_rom_87a2ea47.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_win_rom_87a2ea47.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349410007 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_flower3_rom_ea244a1d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_flower3_rom_ea244a1d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349410044 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_flower2_rom_e97f863e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_flower2_rom_e97f863e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349410076 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_flower1_rom_ea2da202.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_flower1_rom_ea2da202.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349410107 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_field_rom_157cd2dc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_field_rom_157cd2dc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349410236 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 144 F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_bullet2_rom_18f46a0.hdl.mif " "Memory depth (256) in the design file differs from memory depth (144) in the Memory Initialization File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_bullet2_rom_18f46a0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685349410247 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 144 F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_bullet1_rom_1fdb265.hdl.mif " "Memory depth (256) in the design file differs from memory depth (144) in the Memory Initialization File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_bullet1_rom_1fdb265.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1685349410248 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_map2_rom_da5e0163.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_map2_rom_da5e0163.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349410370 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_door_rom_97c9d698.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_door_rom_97c9d698.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349410501 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_map1_rom_dab84946.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_map1_rom_dab84946.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411016 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font2_rom_652dc3c6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font2_rom_652dc3c6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411056 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font4_rom_654ddcb5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font4_rom_654ddcb5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411057 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font6_rom_64adf3bc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font6_rom_64adf3bc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411058 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font1_rom_649e053a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font1_rom_649e053a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411060 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font3_rom_64b66c1f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font3_rom_64b66c1f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411061 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font5_rom_64d6d141.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_font5_rom_64d6d141.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411062 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro10_rom_1ececdea.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro10_rom_1ececdea.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411188 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro9_rom_cc0411e7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro9_rom_cc0411e7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411324 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro8_rom_cdfe9d73.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro8_rom_cdfe9d73.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411464 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro7_rom_cf719c5a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro7_rom_cf719c5a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411605 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro6_rom_d2d2c781.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro6_rom_d2d2c781.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411754 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro5_rom_d2ad22dd.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro5_rom_d2ad22dd.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349411901 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro4_rom_cd3b48d8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro4_rom_cd3b48d8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412049 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro3_rom_d2cf3c76.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro3_rom_d2cf3c76.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412197 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro2_rom_cc90119a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro2_rom_cc90119a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412346 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro1_rom_cc9e8632.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_intro1_rom_cc9e8632.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412494 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_title_rom_1f30683e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_title_rom_1f30683e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412541 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk6_rom_3b8d1c10.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk6_rom_3b8d1c10.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412561 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk1_rom_3a7d1247.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk1_rom_3a7d1247.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412581 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk5_rom_3bbabf81.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk5_rom_3bbabf81.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412600 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk7_rom_3addaae9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk7_rom_3addaae9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412620 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk2_rom_3a47cfb6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk2_rom_3a47cfb6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412640 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk8_rom_3aae8fab.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk8_rom_3aae8fab.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412659 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk3_rom_3a1318bc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk3_rom_3a1318bc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412678 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk9_rom_3bff6b76.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk9_rom_3bff6b76.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412697 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk4_rom_3b63e609.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk4_rom_3b63e609.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412717 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk10_rom_5f5ea985.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk10_rom_5f5ea985.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412737 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk6_rom_3b8d1c10.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk6_rom_3b8d1c10.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412741 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk1_rom_3a7d1247.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk1_rom_3a7d1247.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412746 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk5_rom_3bbabf81.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk5_rom_3bbabf81.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412749 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk7_rom_3addaae9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk7_rom_3addaae9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412753 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk2_rom_3a47cfb6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk2_rom_3a47cfb6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412757 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk8_rom_3aae8fab.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk8_rom_3aae8fab.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412761 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk3_rom_3a1318bc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk3_rom_3a1318bc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412765 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk9_rom_3bff6b76.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk9_rom_3bff6b76.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412769 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk4_rom_3b63e609.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk4_rom_3b63e609.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412772 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk10_rom_5f5ea985.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_frisk10_rom_5f5ea985.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685349412776 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "music1:music1\|music_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"music1:music1\|music_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab9test.ram0_music1_e56f973e.hdl.mif " "Parameter INIT_FILE set to db/Lab9test.ram0_music1_e56f973e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "music2:music2\|music_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"music2:music2\|music_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab9test.ram0_music2_e56f973f.hdl.mif " "Parameter INIT_FILE set to db/Lab9test.ram0_music2_e56f973f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "music3:music3\|music_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"music3:music3\|music_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Lab9test.ram0_music3_e56f973c.hdl.mif " "Parameter INIT_FILE set to db/Lab9test.ram0_music3_e56f973c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1685350028089 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1685350028089 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685350028089 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "39 " "Inferred 39 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|Mult1\"" {  } { { "intro.sv" "Mult1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|Mult0\"" {  } { { "Frisk.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 343 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|Mult1\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "Mult1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 239 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|Mult0\"" {  } { { "end.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 66 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|win:win\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|win:win\|Mult0\"" {  } { { "end.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|Mult0\"" {  } { { "flower.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|field:field\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|field:field\|Mult0\"" {  } { { "field.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/field.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|Mult0\"" {  } { { "map2.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move:friskmove\|Mult0\"" {  } { { "Frisk.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\|Mult0\"" {  } { { "map1.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\|Mult0\"" {  } { { "door.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult0\"" {  } { { "gamelogic.sv" "Mult0" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 854 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult1\"" {  } { { "gamelogic.sv" "Mult1" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 854 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult3\"" {  } { { "gamelogic.sv" "Mult3" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 872 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult4\"" {  } { { "gamelogic.sv" "Mult4" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 872 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult5\"" {  } { { "gamelogic.sv" "Mult5" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 890 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult6\"" {  } { { "gamelogic.sv" "Mult6" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 890 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult7\"" {  } { { "gamelogic.sv" "Mult7" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 909 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult9\"" {  } { { "gamelogic.sv" "Mult9" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 928 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult10\"" {  } { { "gamelogic.sv" "Mult10" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 928 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult11\"" {  } { { "gamelogic.sv" "Mult11" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 947 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult14\"" {  } { { "gamelogic.sv" "Mult14" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 966 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult13\"" {  } { { "gamelogic.sv" "Mult13" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 966 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult16\"" {  } { { "gamelogic.sv" "Mult16" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 985 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult15\"" {  } { { "gamelogic.sv" "Mult15" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 985 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult18\"" {  } { { "gamelogic.sv" "Mult18" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1004 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult17\"" {  } { { "gamelogic.sv" "Mult17" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1004 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult19\"" {  } { { "gamelogic.sv" "Mult19" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1023 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult20\"" {  } { { "gamelogic.sv" "Mult20" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1023 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult21\"" {  } { { "gamelogic.sv" "Mult21" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1042 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult22\"" {  } { { "gamelogic.sv" "Mult22" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1042 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult23\"" {  } { { "gamelogic.sv" "Mult23" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1061 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult24\"" {  } { { "gamelogic.sv" "Mult24" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1061 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult25\"" {  } { { "gamelogic.sv" "Mult25" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1080 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult26\"" {  } { { "gamelogic.sv" "Mult26" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1080 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult27\"" {  } { { "gamelogic.sv" "Mult27" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1099 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult28\"" {  } { { "gamelogic.sv" "Mult28" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1099 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult29\"" {  } { { "gamelogic.sv" "Mult29" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|Mult30\"" {  } { { "gamelogic.sv" "Mult30" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 1118 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350028113 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685350028113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music1:music1\|altsyncram:music_memory_rtl_0 " "Elaborated megafunction instantiation \"music1:music1\|altsyncram:music_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350028201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music1:music1\|altsyncram:music_memory_rtl_0 " "Instantiated megafunction \"music1:music1\|altsyncram:music_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350028202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350028202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350028202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350028202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350028202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350028202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350028202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350028202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350028202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab9test.ram0_music1_e56f973e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab9test.ram0_music1_e56f973e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350028202 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350028202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c271 " "Found entity 1: altsyncram_c271" {  } { { "db/altsyncram_c271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_c271.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350028273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350028273 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music1_e56f973e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music1_e56f973e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350028993 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music1_e56f973e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music1_e56f973e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350028996 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music1_e56f973e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music1_e56f973e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350029056 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music1_e56f973e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music1_e56f973e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350029060 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music1_e56f973e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music1_e56f973e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350029117 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music1_e56f973e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music1_e56f973e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350029120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350029246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350029246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rob " "Found entity 1: mux_rob" {  } { { "db/mux_rob.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/mux_rob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350029310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350029310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music2:music2\|altsyncram:music_memory_rtl_0 " "Elaborated megafunction instantiation \"music2:music2\|altsyncram:music_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350029348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music2:music2\|altsyncram:music_memory_rtl_0 " "Instantiated megafunction \"music2:music2\|altsyncram:music_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350029348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350029348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350029348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350029348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350029348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350029348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350029348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350029348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350029348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab9test.ram0_music2_e56f973f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab9test.ram0_music2_e56f973f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350029348 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350029348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e271 " "Found entity 1: altsyncram_e271" {  } { { "db/altsyncram_e271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_e271.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350029414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350029414 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music2_e56f973f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music2_e56f973f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350030115 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music2_e56f973f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music2_e56f973f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350030120 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music2_e56f973f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music2_e56f973f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350030184 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music2_e56f973f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music2_e56f973f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350030188 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music2_e56f973f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music2_e56f973f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350030245 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music2_e56f973f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music2_e56f973f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350030249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music3:music3\|altsyncram:music_memory_rtl_0 " "Elaborated megafunction instantiation \"music3:music3\|altsyncram:music_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350030345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music3:music3\|altsyncram:music_memory_rtl_0 " "Instantiated megafunction \"music3:music3\|altsyncram:music_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350030347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350030347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350030347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350030347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350030347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350030347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350030347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350030347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350030347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Lab9test.ram0_music3_e56f973c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Lab9test.ram0_music3_e56f973c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350030347 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350030347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d271 " "Found entity 1: altsyncram_d271" {  } { { "db/altsyncram_d271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_d271.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350030413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350030413 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music3_e56f973c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music3_e56f973c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350031135 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music3_e56f973c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music3_e56f973c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350031139 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music3_e56f973c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music3_e56f973c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350031199 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music3_e56f973c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music3_e56f973c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350031203 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music3_e56f973c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music3_e56f973c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350031269 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music3_e56f973c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/Lab9test.ram0_music3_e56f973c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1685350031273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350031463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031463 ""}  } { { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350031463 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350031545 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350031581 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350031638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350031695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350031695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350031753 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350031774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_pgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350031822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350031822 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|intro:intro\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "intro.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/intro.sv" 238 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350031852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\"" {  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 343 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350031895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350031895 ""}  } { { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 343 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350031895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350031920 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350031940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350031961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350032011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350032011 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032032 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350032098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350032098 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|frisk_move2:friskmove2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Frisk.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/Frisk.sv" 343 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 239 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032145 ""}  } { { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 239 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350032145 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 239 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 239 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 239 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350032252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350032252 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/vga_text_avl_interface.sv" 239 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\"" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032296 ""}  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350032296 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032323 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350032410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350032410 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032449 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|lose:lose\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 66 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350032522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350032522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|win:win\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|win:win\|lpm_mult:Mult0\"" {  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|win:win\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|win:win\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032561 ""}  } { { "end.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/end.sv" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350032561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\"" {  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032682 ""}  } { { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350032682 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350032804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350032804 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350032915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350032915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|flower:flower\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "flower.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/flower.sv" 94 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|field:field\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|field:field\|lpm_mult:Mult0\"" {  } { { "field.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/field.sv" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350032963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|field:field\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|field:field\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350032963 ""}  } { { "field.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/field.sv" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350032963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0\"" {  } { { "map2.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350033081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033081 ""}  } { { "map2.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350033081 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0\|multcore:mult_core lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "map2.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 18 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350033107 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "map2.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 18 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350033127 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0\|altshift:external_latency_ffs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map2:map2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "map2.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map2.sv" 18 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350033198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\|lpm_mult:Mult0\"" {  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350033296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|map1:map1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033296 ""}  } { { "map1.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/map1.sv" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350033296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgt " "Found entity 1: mult_pgt" {  } { { "db/mult_pgt.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/mult_pgt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350033353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350033353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\|lpm_mult:Mult0\"" {  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350033390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|door:door\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033390 ""}  } { { "door.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/door.sv" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350033390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|lpm_mult:Mult0\"" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 854 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350033513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|lpm_mult:Mult0 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033513 ""}  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 854 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350033513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/mult_p5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685350033562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350033562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|lpm_mult:Mult1\"" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 854 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350033586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|lpm_mult:Mult1 " "Instantiated megafunction \"lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685350033587 ""}  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 854 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685350033587 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a16 " "Synthesized away node \"music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_d271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_d271.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music3:music3|altsyncram:music_memory_rtl_0|altsyncram_d271:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a33 " "Synthesized away node \"music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_d271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_d271.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music3:music3|altsyncram:music_memory_rtl_0|altsyncram_d271:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a50 " "Synthesized away node \"music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_d271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_d271.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music3:music3|altsyncram:music_memory_rtl_0|altsyncram_d271:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a67 " "Synthesized away node \"music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_d271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_d271.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music3:music3|altsyncram:music_memory_rtl_0|altsyncram_d271:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a84 " "Synthesized away node \"music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_d271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_d271.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music3:music3|altsyncram:music_memory_rtl_0|altsyncram_d271:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a101 " "Synthesized away node \"music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_d271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_d271.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music3:music3|altsyncram:music_memory_rtl_0|altsyncram_d271:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a118 " "Synthesized away node \"music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_d271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_d271.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music3:music3|altsyncram:music_memory_rtl_0|altsyncram_d271:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a135 " "Synthesized away node \"music3:music3\|altsyncram:music_memory_rtl_0\|altsyncram_d271:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_d271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_d271.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 156 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music3:music3|altsyncram:music_memory_rtl_0|altsyncram_d271:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a16 " "Synthesized away node \"music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_e271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_e271.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music2:music2|altsyncram:music_memory_rtl_0|altsyncram_e271:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a33 " "Synthesized away node \"music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_e271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_e271.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music2:music2|altsyncram:music_memory_rtl_0|altsyncram_e271:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a50 " "Synthesized away node \"music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_e271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_e271.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music2:music2|altsyncram:music_memory_rtl_0|altsyncram_e271:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a67 " "Synthesized away node \"music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_e271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_e271.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music2:music2|altsyncram:music_memory_rtl_0|altsyncram_e271:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a84 " "Synthesized away node \"music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_e271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_e271.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music2:music2|altsyncram:music_memory_rtl_0|altsyncram_e271:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a101 " "Synthesized away node \"music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_e271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_e271.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music2:music2|altsyncram:music_memory_rtl_0|altsyncram_e271:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a118 " "Synthesized away node \"music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_e271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_e271.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music2:music2|altsyncram:music_memory_rtl_0|altsyncram_e271:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a135 " "Synthesized away node \"music2:music2\|altsyncram:music_memory_rtl_0\|altsyncram_e271:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_e271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_e271.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 155 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music2:music2|altsyncram:music_memory_rtl_0|altsyncram_e271:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a16 " "Synthesized away node \"music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_c271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_c271.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music1:music1|altsyncram:music_memory_rtl_0|altsyncram_c271:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a33 " "Synthesized away node \"music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_c271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_c271.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music1:music1|altsyncram:music_memory_rtl_0|altsyncram_c271:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a50 " "Synthesized away node \"music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_c271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_c271.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music1:music1|altsyncram:music_memory_rtl_0|altsyncram_c271:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a67 " "Synthesized away node \"music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_c271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_c271.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music1:music1|altsyncram:music_memory_rtl_0|altsyncram_c271:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a84 " "Synthesized away node \"music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_c271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_c271.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music1:music1|altsyncram:music_memory_rtl_0|altsyncram_c271:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a101 " "Synthesized away node \"music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_c271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_c271.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music1:music1|altsyncram:music_memory_rtl_0|altsyncram_c271:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a118 " "Synthesized away node \"music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_c271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_c271.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music1:music1|altsyncram:music_memory_rtl_0|altsyncram_c271:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a135 " "Synthesized away node \"music1:music1\|altsyncram:music_memory_rtl_0\|altsyncram_c271:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_c271.tdf" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/db/altsyncram_c271.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 154 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350034580 "|lab9|music1:music1|altsyncram:music_memory_rtl_0|altsyncram_c271:auto_generated|ram_block1a135"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1685350034580 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1685350034580 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 0 " "Ignored assignment(s) for \"OTG_INT\[0\]\" because \"OTG_INT\" is not a bus or array" {  } { { "lab9.sv" "OTG_INT" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 36 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1685350047263 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 1 " "Ignored assignment(s) for \"OTG_INT\[1\]\" because \"OTG_INT\" is not a bus or array" {  } { { "lab9.sv" "OTG_INT" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 36 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1685350047263 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685350047619 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 442 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 356 -1 0 } } { "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 306 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_jtag_uart_0.v" 398 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685350048676 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685350048676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685350126460 "|lab9|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685350126460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350128476 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio_interface\|Bcount\[1\] High " "Register audio_interface:audio_interface\|Bcount\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1685350223095 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio_interface\|Bcount\[0\] High " "Register audio_interface:audio_interface\|Bcount\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1685350223095 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio_interface\|Bcount\[3\] High " "Register audio_interface:audio_interface\|Bcount\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1685350223095 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audio_interface\|Bcount\[2\] High " "Register audio_interface:audio_interface\|Bcount\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1685350223095 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1685350223095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "119 " "119 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685350382515 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1685350383465 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab8 24 " "Ignored 24 assignments for entity \"lab8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383465 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1685350383465 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab9_top 562 " "Ignored 562 assignments for entity \"lab9_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_INPUT_REGISTER ON -to * -entity lab9_top " "Assignment for entity set_instance_assignment -name FAST_INPUT_REGISTER ON -to * -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to * -entity lab9_top " "Assignment for entity set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to * -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX0 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX0 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to KEY -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to KEY -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to SW -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to SW -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name TSU_REQUIREMENT \"10 ns\" -from * -to * -entity lab9_top " "Assignment for entity set_instance_assignment -name TSU_REQUIREMENT \"10 ns\" -from * -to * -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[20\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[20\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[21\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[21\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[22\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[22\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[23\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[23\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[24\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[24\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[25\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[25\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[26\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[26\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[27\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[27\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[28\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[28\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[29\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[29\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[30\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[30\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[31\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[31\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_GTX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_GTX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_INT_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_INT_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET0_LINK100 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET0_LINK100 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDC -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDC -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDIO -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDIO -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_COL -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_COL -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CRS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CRS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DV -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DV -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_EN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_EN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_GTX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_GTX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_INT_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_INT_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET1_LINK100 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET1_LINK100 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDC -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDC -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDIO -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDIO -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_COL -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_COL -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CRS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CRS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DV -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DV -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_EN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_EN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENETCLK_25 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENETCLK_25 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[20\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[20\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[21\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[21\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[22\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[22\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_CE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_CE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_OE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_OE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RY -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RY -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WP_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WP_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.0-V LVTTL\" -to HSMC_CLKIN0 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.0-V LVTTL\" -to HSMC_CLKIN0 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_BLON -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_BLON -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_EN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_EN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_ON -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_ON -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RW -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RW -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_CS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_CS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_FSPEED -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_FSPEED -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_LSPEED -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_LSPEED -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_OE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_OE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_RST_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_RST_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_WP_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_WP_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKIN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKIN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKOUT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKOUT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_CE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_CE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_LB_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_LB_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_OE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_OE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_UB_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_UB_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_CTS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_CTS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RTS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RTS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RXD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RXD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_TXD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_TXD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity lab9_top -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab9_top -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab9_top -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab9_top -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity lab9_top -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity lab9_top -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab9_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685350383474 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1685350383474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/output_files/Lab9test.map.smsg " "Generated suppressed messages file F:/Quartus-lite-18.1.0.625-windows/labs/Final/output_files/Lab9test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350384031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685350388559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685350388559 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350390960 "|lab9|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350390960 "|lab9|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350390960 "|lab9|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350390960 "|lab9|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350390960 "|lab9|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1685350390960 "|lab9|AUD_ADCLRCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1685350390960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46178 " "Implemented 46178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685350390961 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685350390961 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1685350390961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45436 " "Implemented 45436 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685350390961 ""} { "Info" "ICUT_CUT_TM_RAMS" "528 " "Implemented 528 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685350390961 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1685350390961 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "58 " "Implemented 58 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1685350390961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685350390961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1010 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1010 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5597 " "Peak virtual memory: 5597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685350391117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 16:53:11 2023 " "Processing ended: Mon May 29 16:53:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685350391117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:31:59 " "Elapsed time: 00:31:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685350391117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:28:52 " "Total CPU time (on all processors): 00:28:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685350391117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685350391117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685350393000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685350393007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 16:53:12 2023 " "Processing started: Mon May 29 16:53:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685350393007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685350393007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab9test -c Lab9test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab9test -c Lab9test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685350393007 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685350393113 ""}
{ "Info" "0" "" "Project  = Lab9test" {  } {  } 0 0 "Project  = Lab9test" 0 0 "Fitter" 0 0 1685350393113 ""}
{ "Info" "0" "" "Revision = Lab9test" {  } {  } 0 0 "Revision = Lab9test" 0 0 "Fitter" 0 0 1685350393113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685350393630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685350393631 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab9test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lab9test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685350393856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685350393923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685350393923 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1685350394100 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1685350394100 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1685350394100 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685350394775 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685350394793 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685350395676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685350395676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685350395676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685350395676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685350395676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685350395676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685350395676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685350395676 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685350395676 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685350395676 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 64645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685350395782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 64647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685350395782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 64649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685350395782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 64651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685350395782 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 64653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685350395782 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685350395782 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685350395810 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1685350401255 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685350407755 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1685350407755 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9.sdc " "Reading SDC File: 'lab9.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685350407877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab9.sdc 3 lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\] pin " "Ignored filter at lab9.sdc(3): lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685350407881 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab9.sdc 3 lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\] pin " "Ignored filter at lab9.sdc(3): lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\] could not be matched with a pin" {  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1685350407886 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab9.sdc 3 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab9.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\} -source \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\} -source \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\}\] " {  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685350407886 ""}  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685350407886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab9.sdc 3 Argument -source is an empty collection " "Ignored create_generated_clock at lab9.sdc(3): Argument -source is an empty collection" {  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1685350407886 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685350407891 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685350407937 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1685350407944 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|HP\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|HP\[0\] is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685350408089 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685350408089 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685350408089 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685350408089 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio_interface\|i2c_counter\[9\] " "Node: audio_interface:audio_interface\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:audio_interface\|word_count\[1\] audio_interface:audio_interface\|i2c_counter\[9\] " "Register audio_interface:audio_interface\|word_count\[1\] is being clocked by audio_interface:audio_interface\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685350408089 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1685350408089 "|lab9|audio_interface:audio_interface|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685350408615 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685350408615 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1685350408615 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685350408615 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685350408615 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685350408615 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685350408615 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685350408615 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1685350408615 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1685350408619 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685350408619 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685350408619 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685350408619 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          Clk " "  20.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1685350408619 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1685350408619 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv" {  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 5754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface\|i2c_counter\[9\] " "Destination node audio_interface:audio_interface\|i2c_counter\[9\]" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface\|state.b_stop1 " "Destination node audio_interface:audio_interface\|state.b_stop1" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface\|state.b_end " "Destination node audio_interface:audio_interface\|state.b_end" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685350413133 ""}  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 64629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413134 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|lab9_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413134 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413134 ""}  } { { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 64040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs  " "Automatically promoted node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|frame_clk_delayed " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|frame_clk_delayed" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 329 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 4785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|frame_clk_rising_edge~0 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|frame_clk_rising_edge~0" {  } { { "gamelogic.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/gamelogic.sv" 329 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 49229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 64542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413134 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685350413134 ""}  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 5759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv  " "Automatically promoted node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs" {  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 5759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv~0 " "Destination node lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 55218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 24 0 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 64539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685350413135 ""}  } { { "VGA_controller.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 5754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_interface:audio_interface\|I2C_SCLK  " "Automatically promoted node audio_interface:audio_interface\|I2C_SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface\|next_state.b_stop1~0 " "Destination node audio_interface:audio_interface\|next_state.b_stop1~0" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 50734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface\|sck0 " "Destination node audio_interface:audio_interface\|sck0" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface\|Selector0~1 " "Destination node audio_interface:audio_interface\|Selector0~1" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 205 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 50739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface\|Selector29~0 " "Destination node audio_interface:audio_interface\|Selector29~0" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 205 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 51776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_interface:audio_interface\|Selector1~0 " "Destination node audio_interface:audio_interface\|Selector1~0" {  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 205 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 52697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_SCLK~output " "Destination node I2C_SCLK~output" {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 54 0 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 64578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685350413135 ""}  } { { "audio_interface.vhd" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/audio_interface.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node lab9_soc:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node lab9_soc:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 51775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 3680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "f:/quartus-lite-18.1.0.625-windows/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 2903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685350413135 ""}  } { { "lab9_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab9_soc:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram:sdram\|active_rnw~3 " "Destination node lab9_soc:u0\|lab9_soc_sdram:sdram\|active_rnw~3" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 50650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram:sdram\|active_cs_n~0 " "Destination node lab9_soc:u0\|lab9_soc_sdram:sdram\|active_cs_n~0" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 50662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram:sdram\|active_cs_n~1 " "Destination node lab9_soc:u0\|lab9_soc_sdram:sdram\|active_cs_n~1" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 50663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram:sdram\|i_refs\[0\] " "Destination node lab9_soc:u0\|lab9_soc_sdram:sdram\|i_refs\[0\]" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 2129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram:sdram\|i_refs\[2\] " "Destination node lab9_soc:u0\|lab9_soc_sdram:sdram\|i_refs\[2\]" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 2127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram:sdram\|i_refs\[1\] " "Destination node lab9_soc:u0\|lab9_soc_sdram:sdram\|i_refs\[1\]" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 2128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413135 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685350413135 ""}  } { { "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 5869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node lab9_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413137 ""}  } { { "lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413137 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lab9_soc:u0\|lab9_soc_nios2_gen2_0:nios2_gen2_0\|lab9_soc_nios2_gen2_0_cpu:cpu\|lab9_soc_nios2_gen2_0_cpu_nios2_oci:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci\|lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 2908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_interface:audio_interface\|word_counter~0  " "Automatically promoted node audio_interface:audio_interface\|word_counter~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413137 ""}  } { { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 50735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685350413137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|readdata\[0\]~2 " "Destination node lab9_soc:u0\|lab9_soc_sdram_pll:sdram_pll\|readdata\[0\]~2" {  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 52783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1685350413137 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1685350413137 ""}  } { { "lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9_soc/synthesis/submodules/lab9_soc_sdram_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 0 { 0 ""} 0 1890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685350413137 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685350417032 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685350417048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685350417052 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685350417079 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685350417137 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1685350417137 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1685350417137 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685350417139 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685350417163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685350422579 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1685350422597 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1685350422597 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1685350422597 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1685350422597 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685350422597 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1685350428545 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1685350428545 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685350428558 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1685350428627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685350434383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685350444355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685350444789 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685350599530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:35 " "Fitter placement operations ending: elapsed time is 00:02:35" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685350599530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685350606353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "67 X81_Y37 X91_Y48 " "Router estimated peak interconnect usage is 67% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48" {  } { { "loc" "" { Generic "F:/Quartus-lite-18.1.0.625-windows/labs/Final/" { { 1 { 0 "Router estimated peak interconnect usage is 67% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} { { 12 { 0 ""} 81 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1685350680061 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685350680061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1685351204257 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685351204257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:09:53 " "Fitter routing operations ending: elapsed time is 00:09:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685351204271 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 68.82 " "Total time spent on timing analysis during the Fitter is 68.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1685351206843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685351207283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685351212260 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685351212307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685351216897 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:30 " "Fitter post-fit operations ending: elapsed time is 00:00:30" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685351236814 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1685351244807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Quartus-lite-18.1.0.625-windows/labs/Final/output_files/Lab9test.fit.smsg " "Generated suppressed messages file F:/Quartus-lite-18.1.0.625-windows/labs/Final/output_files/Lab9test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685351250131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 413 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 413 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7253 " "Peak virtual memory: 7253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685351263698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 17:07:43 2023 " "Processing ended: Mon May 29 17:07:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685351263698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:31 " "Elapsed time: 00:14:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685351263698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:05 " "Total CPU time (on all processors): 00:13:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685351263698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685351263698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685351265405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685351265414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 17:07:45 2023 " "Processing started: Mon May 29 17:07:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685351265414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685351265414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab9test -c Lab9test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab9test -c Lab9test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685351265414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1685351266951 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1685351272921 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685351273098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685351274008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 17:07:54 2023 " "Processing ended: Mon May 29 17:07:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685351274008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685351274008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685351274008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685351274008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685351275613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685351275624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 17:07:55 2023 " "Processing started: Mon May 29 17:07:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685351275624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1685351275624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Lab9test -c Lab9test " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Lab9test -c Lab9test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1685351275624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1685351277193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1685351277426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1685351277426 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685351281681 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1685351281681 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9.sdc " "Reading SDC File: 'lab9.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1685351281837 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab9.sdc 3 lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\] pin " "Ignored filter at lab9.sdc(3): lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1685351281843 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab9.sdc 3 lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\] pin " "Ignored filter at lab9.sdc(3): lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\] could not be matched with a pin" {  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1685351281848 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab9.sdc 3 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab9.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\} -source \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\} -source \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\}\] " {  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685351281849 ""}  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1685351281849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab9.sdc 3 Argument -source is an empty collection " "Ignored create_generated_clock at lab9.sdc(3): Argument -source is an empty collection" {  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1685351281849 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1685351281862 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1685351281920 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1685351281927 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|HP\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|HP\[0\] is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685351282127 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1685351282127 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685351282127 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1685351282127 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio_interface\|i2c_counter\[9\] " "Node: audio_interface:audio_interface\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:audio_interface\|word_count\[3\] audio_interface:audio_interface\|i2c_counter\[9\] " "Register audio_interface:audio_interface\|word_count\[3\] is being clocked by audio_interface:audio_interface\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685351282127 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1685351282127 "|lab9|audio_interface:audio_interface|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685351283157 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685351283157 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1685351283157 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351283158 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351283158 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351283158 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351283158 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351283158 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1685351283158 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1685351283714 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1685351283824 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1685351284863 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1685351285562 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1685351286627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1685351291329 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "24.774 millions of transitions / sec " "Average toggle rate for this design is 24.774 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1685351327976 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "748.21 mW " "Total thermal power estimate for the design is 748.21 mW" {  } { { "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Report_Window_01.qrpt" "" { Report "f:/quartus-lite-18.1.0.625-windows/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1685351328423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5404 " "Peak virtual memory: 5404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685351329451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 17:08:49 2023 " "Processing ended: Mon May 29 17:08:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685351329451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685351329451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685351329451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1685351329451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1685351331210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685351331225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 17:08:50 2023 " "Processing started: Mon May 29 17:08:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685351331225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685351331225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab9test -c Lab9test " "Command: quartus_sta Lab9test -c Lab9test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685351331225 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1685351331376 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "OTG_INT\[0\] 0 " "Incompatible bus dimensions on node name \"OTG_INT\[0\]\", expecting <= 0 dimension(s) " {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 36 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1685351332381 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "OTG_INT\[1\] 0 " "Incompatible bus dimensions on node name \"OTG_INT\[1\]\", expecting <= 0 dimension(s) " {  } { { "lab9.sv" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sv" 36 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1685351332381 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332698 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1685351332698 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab8 24 " "Ignored 24 assignments for entity \"lab8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332702 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1685351332702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab9_top 562 " "Ignored 562 assignments for entity \"lab9_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_INPUT_REGISTER ON -to * -entity lab9_top " "Assignment for entity set_instance_assignment -name FAST_INPUT_REGISTER ON -to * -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to * -entity lab9_top " "Assignment for entity set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to * -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX0 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX0 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to KEY -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to KEY -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to SW -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to SW -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name TSU_REQUIREMENT \"10 ns\" -from * -to * -entity lab9_top " "Assignment for entity set_instance_assignment -name TSU_REQUIREMENT \"10 ns\" -from * -to * -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[20\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[20\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[21\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[21\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[22\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[22\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[23\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[23\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[24\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[24\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[25\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[25\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[26\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[26\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[27\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[27\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[28\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[28\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[29\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[29\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[30\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[30\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[31\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[31\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_GTX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_GTX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_INT_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_INT_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET0_LINK100 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET0_LINK100 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDC -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDC -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDIO -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDIO -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_COL -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_COL -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CRS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CRS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DV -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DV -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_EN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_EN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_GTX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_GTX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_INT_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_INT_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET1_LINK100 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET1_LINK100 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDC -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDC -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDIO -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDIO -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_COL -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_COL -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CRS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CRS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DV -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DV -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_EN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_EN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_ER -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_ER -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENETCLK_25 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENETCLK_25 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[20\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[20\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[21\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[21\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[22\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[22\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_CE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_CE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_OE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_OE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RY -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RY -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WP_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WP_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.0-V LVTTL\" -to HSMC_CLKIN0 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.0-V LVTTL\" -to HSMC_CLKIN0 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P1 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P1 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P2 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P2 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_BLON -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_BLON -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_EN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_EN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_ON -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_ON -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RW -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RW -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_CS_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_CS_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_FSPEED -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_FSPEED -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_LSPEED -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_LSPEED -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_OE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_OE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_RST_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_RST_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSCLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSCLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSDAT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSDAT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_WP_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_WP_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKIN -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKIN -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKOUT -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKOUT -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[18\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[18\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[19\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[19\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_CE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_CE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_LB_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_LB_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_OE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_OE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_UB_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_UB_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_WE_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_WE_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[10\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[10\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[11\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[11\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[12\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[12\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[13\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[13\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[14\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[14\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[15\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[15\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[16\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[16\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[17\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[17\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_CTS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_CTS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RTS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RTS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RXD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RXD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_TXD -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_TXD -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity lab9_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity lab9_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity lab9_top -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab9_top -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab9_top -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab9_top -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity lab9_top -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity lab9_top -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab9_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab9_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab9_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1685351332711 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1685351332711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685351333090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685351333091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351333226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351333226 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1685351336852 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1685351336852 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9.sdc " "Reading SDC File: 'lab9.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1685351337003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab9.sdc 3 lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\] pin " "Ignored filter at lab9.sdc(3): lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1685351337007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab9.sdc 3 lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\] pin " "Ignored filter at lab9.sdc(3): lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\] could not be matched with a pin" {  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1685351337015 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab9.sdc 3 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab9.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\} -source \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\} -source \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{CLOCK_50\} \[get_pins \{lab9_qsystem\|altpll_0\|sd1\|pll\|clk\[0\]\}\] " {  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1685351337016 ""}  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685351337016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab9.sdc 3 Argument -source is an empty collection " "Ignored create_generated_clock at lab9.sdc(3): Argument -source is an empty collection" {  } { { "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" "" { Text "F:/Quartus-lite-18.1.0.625-windows/labs/Final/lab9.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1685351337016 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1685351337038 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1685351337102 ""}
{ "Info" "ISTA_SDC_FOUND" "lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab9_soc/synthesis/submodules/lab9_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1685351337111 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|HP\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|HP\[0\] is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685351337313 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685351337313 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685351337313 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685351337313 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio_interface\|i2c_counter\[9\] " "Node: audio_interface:audio_interface\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:audio_interface\|word_count\[3\] audio_interface:audio_interface\|i2c_counter\[9\] " "Register audio_interface:audio_interface\|word_count\[3\] is being clocked by audio_interface:audio_interface\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685351337313 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685351337313 "|lab9|audio_interface:audio_interface|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685351338114 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685351338114 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685351338114 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351338118 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351338118 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351338118 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351338118 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351338118 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1685351338118 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685351338134 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685351338238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685351339897 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685351339897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.808 " "Worst-case setup slack is -11.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351339901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351339901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.808            -262.424 Clk  " "  -11.808            -262.424 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351339901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.952               0.000 altera_reserved_tck  " "   45.952               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351339901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351339901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 Clk  " "    0.385               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351340269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.470 " "Worst-case recovery slack is 12.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.470               0.000 Clk  " "   12.470               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.407               0.000 altera_reserved_tck  " "   47.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351340374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.024 " "Worst-case removal slack is 1.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.024               0.000 Clk  " "    1.024               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.174               0.000 altera_reserved_tck  " "    1.174               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351340481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.622 " "Worst-case minimum pulse width slack is 9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 Clk  " "    9.622               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.625               0.000 altera_reserved_tck  " "   49.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351340489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351340489 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351341576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351341576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351341576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351341576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.281 ns " "Worst Case Available Settling Time: 33.281 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351341576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351341576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351341576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351341576 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685351341576 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685351341584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685351341859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685351346592 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|HP\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|HP\[0\] is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685351350156 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685351350156 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685351350156 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685351350156 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio_interface\|i2c_counter\[9\] " "Node: audio_interface:audio_interface\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:audio_interface\|word_count\[3\] audio_interface:audio_interface\|i2c_counter\[9\] " "Register audio_interface:audio_interface\|word_count\[3\] is being clocked by audio_interface:audio_interface\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685351350157 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685351350157 "|lab9|audio_interface:audio_interface|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685351350192 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685351350192 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685351350192 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351350192 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351350192 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351350192 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351350192 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351350192 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1685351350192 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1685351351216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685351351216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.246 " "Worst-case setup slack is -9.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.246            -202.931 Clk  " "   -9.246            -202.931 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.315               0.000 altera_reserved_tck  " "   46.315               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351351224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 Clk  " "    0.337               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351351559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.135 " "Worst-case recovery slack is 13.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.135               0.000 Clk  " "   13.135               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.706               0.000 altera_reserved_tck  " "   47.706               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351351660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.926 " "Worst-case removal slack is 0.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 Clk  " "    0.926               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 altera_reserved_tck  " "    1.072               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351351778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.643 " "Worst-case minimum pulse width slack is 9.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 Clk  " "    9.643               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.567               0.000 altera_reserved_tck  " "   49.567               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351351786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351351786 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351352801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351352801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351352801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351352801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.863 ns " "Worst Case Available Settling Time: 33.863 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351352801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351352801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351352801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351352801 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685351352801 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685351352814 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|HP\[0\] lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|bullets_move:bullets_move\|HP\[0\] is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685351354508 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685351354508 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv " "Node: lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv " "Register lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|vs is being clocked by lab9_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller_instance\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685351354508 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685351354508 "|lab9|lab9_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller_instance|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_interface:audio_interface\|i2c_counter\[9\] " "Node: audio_interface:audio_interface\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_interface:audio_interface\|word_count\[3\] audio_interface:audio_interface\|i2c_counter\[9\] " "Register audio_interface:audio_interface\|word_count\[3\] is being clocked by audio_interface:audio_interface\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1685351354509 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1685351354509 "|lab9|audio_interface:audio_interface|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685351354539 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1685351354539 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685351354539 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351354539 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351354539 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351354539 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351354539 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Fall) Clk (Rise) setup and hold " "From Clk (Fall) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1685351354539 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1685351354539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.600 " "Worst-case setup slack is 2.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351354882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351354882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.600               0.000 Clk  " "    2.600               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351354882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.080               0.000 altera_reserved_tck  " "   48.080               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351354882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351354882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 Clk  " "    0.173               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351355220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.879 " "Worst-case recovery slack is 15.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.879               0.000 Clk  " "   15.879               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.857               0.000 altera_reserved_tck  " "   48.857               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351355331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.501 " "Worst-case removal slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 Clk  " "    0.501               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 altera_reserved_tck  " "    0.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351355431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.356 " "Worst-case minimum pulse width slack is 9.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.356               0.000 Clk  " "    9.356               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.478               0.000 altera_reserved_tck  " "   49.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685351355445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685351355445 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351356524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351356524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351356524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351356524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.825 ns " "Worst Case Available Settling Time: 36.825 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351356524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351356524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351356524 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1685351356524 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685351356524 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685351357313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685351357318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 661 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 661 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5486 " "Peak virtual memory: 5486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685351358206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 17:09:18 2023 " "Processing ended: Mon May 29 17:09:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685351358206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685351358206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685351358206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685351358206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1685351359967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685351359980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 17:09:19 2023 " "Processing started: Mon May 29 17:09:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685351359980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685351359980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab9test -c Lab9test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab9test -c Lab9test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1685351359980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1685351361837 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab9test_7_1200mv_85c_slow.svo F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/ simulation " "Generated file Lab9test_7_1200mv_85c_slow.svo in folder \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685351372437 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab9test_7_1200mv_0c_slow.svo F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/ simulation " "Generated file Lab9test_7_1200mv_0c_slow.svo in folder \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685351378872 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab9test_min_1200mv_0c_fast.svo F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/ simulation " "Generated file Lab9test_min_1200mv_0c_fast.svo in folder \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685351385058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab9test.svo F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/ simulation " "Generated file Lab9test.svo in folder \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685351391065 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab9test_7_1200mv_85c_v_slow.sdo F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/ simulation " "Generated file Lab9test_7_1200mv_85c_v_slow.sdo in folder \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685351395693 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab9test_7_1200mv_0c_v_slow.sdo F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/ simulation " "Generated file Lab9test_7_1200mv_0c_v_slow.sdo in folder \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685351400530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab9test_min_1200mv_0c_v_fast.sdo F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/ simulation " "Generated file Lab9test_min_1200mv_0c_v_fast.sdo in folder \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685351405470 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab9test_v.sdo F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/ simulation " "Generated file Lab9test_v.sdo in folder \"F:/Quartus-lite-18.1.0.625-windows/labs/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1685351410331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5166 " "Peak virtual memory: 5166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685351413878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 17:10:13 2023 " "Processing ended: Mon May 29 17:10:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685351413878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685351413878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685351413878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685351413878 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "EDA Netlist Writer" 0 -1 1685351415571 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2104 s " "Quartus Prime Full Compilation was successful. 0 errors, 2104 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1685351415574 ""}
