# VeriLaygo

- Conversion of Verilog file to Layouts
(Behavioral Level Verilog code -> Synthesized Verilog netlists : utilize Yosys)
(Synthesized Verilog netlists -> Layouts : Utilize the suggested flow)
- This is the extended version of the result in 23VLSI travel grant awards
(https://github.com/sscs-ose/sscs-ose-code-a-chip.github.io)
- Codes are available at my private github repo.
(https://github.com/brianlsy98/tsmcN45_laygo/tree/main/automation/laygo_digital/halfadder_2x)