<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1743281531">
  <File Type="PA-TCL" Name="dualCore_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="dualCore_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="dualCore_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="dualCore_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="dualCore_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="dualCore_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="dualCore_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="dualCore_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="dualCore_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/dualCore/dualCore.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/dualCore/hdl/dualCore_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="dualCore_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/ENSC894/Lab/VGA/vga_tutorial_students/zedboard_master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Grad/23SP/ENSC894/Lab/VGA/vga_tutorial_students/zedboard_master.xdc"/>
        <Attr Name="ImportTime" Val="1579118820"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/ENSC894/Proj/ip_repo/ringO_loop.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../ip_repo/ringO_loop.xdc"/>
        <Attr Name="ImportTime" Val="1677570474"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/adventures_with_ip.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Grad/23SP/ENSC894/Lab/Zynq_Book/sources/zedboard/adventures_with_ip_integrator/constraints/adventures_with_ip.xdc"/>
        <Attr Name="ImportTime" Val="1434653114"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="dualCore_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dualCore_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dualCore_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dualCore_axi_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dualCore_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dualCore_vga_controller_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dualCore_axi_gpio_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="dualCore_rst_ps7_0_125M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dualCore_trng_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="dualCore_zed_audio_ctrl_0_0"/>
</GenRun>
