WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Markov branch predictor	Maximum value mode enabled
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500128 heartbeat IPC: 3.9998 cumulative IPC: 3.9998 (Simulation time: 0 hr 0 min 39 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500129 cumulative IPC: 3.9998 (Simulation time: 0 hr 0 min 39 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500129 (Simulation time: 0 hr 0 min 39 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 8217750 heartbeat IPC: 1.74898 cumulative IPC: 1.74898 (Simulation time: 0 hr 1 min 42 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 13931404 heartbeat IPC: 1.7502 cumulative IPC: 1.74959 (Simulation time: 0 hr 2 min 45 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19654542 heartbeat IPC: 1.7473 cumulative IPC: 1.74883 (Simulation time: 0 hr 3 min 48 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 25392450 heartbeat IPC: 1.7428 cumulative IPC: 1.74732 (Simulation time: 0 hr 4 min 30 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 31143167 heartbeat IPC: 1.73892 cumulative IPC: 1.74563 (Simulation time: 0 hr 5 min 4 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 28643039 cumulative IPC: 1.74563 (Simulation time: 0 hr 5 min 4 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 28643039 (Simulation time: 0 hr 5 min 4 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/621.wrf_s-575B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74563 instructions: 50000001 cycles: 28643039
CPU 0 Branch Prediction Accuracy: 92.2635% MPKI: 10.3101 Average ROB Occupancy at Mispredict: 50.3366
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.2955
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.01462

LLC TOTAL       ACCESS:       1239  HIT:          0  MISS:       1239
LLC LOAD         ACCESS:        457  HIT:          0  MISS:        457
LLC RFO          ACCESS:        746  HIT:          0  MISS:        746
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         36  HIT:          0  MISS:         36
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 157.816 cycles
cpu0_DTLB TOTAL       ACCESS:    8119884  HIT:    8117463  MISS:       2421
cpu0_DTLB LOAD         ACCESS:    8119884  HIT:    8117463  MISS:       2421
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.347 cycles
cpu0_ITLB TOTAL       ACCESS:     241083  HIT:     241083  MISS:          0
cpu0_ITLB LOAD         ACCESS:     241083  HIT:     241083  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    9706116  HIT:    9702997  MISS:       3119
cpu0_L1D LOAD         ACCESS:    7770943  HIT:    7769713  MISS:       1230
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    1935125  HIT:    1933278  MISS:       1847
cpu0_L1D TRANSLATION  ACCESS:         48  HIT:          6  MISS:         42
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 75.5788 cycles
cpu0_L1I TOTAL       ACCESS:     281736  HIT:     281199  MISS:        537
cpu0_L1I LOAD         ACCESS:     281736  HIT:     281199  MISS:        537
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.19181 cycles
cpu0_L2C TOTAL       ACCESS:       2133  HIT:        894  MISS:       1239
cpu0_L2C LOAD         ACCESS:        810  HIT:        353  MISS:        457
cpu0_L2C RFO          ACCESS:        765  HIT:         19  MISS:        746
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        516  HIT:        516  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         42  HIT:          6  MISS:         36
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 178.816 cycles
cpu0_STLB TOTAL       ACCESS:       1756  HIT:       1708  MISS:         48
cpu0_STLB LOAD         ACCESS:       1756  HIT:       1708  MISS:         48
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 379.521 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        456
  ROW_BUFFER_MISS:        783
 AVG DBUS CONGESTED CYCLE:    3.85328
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

