0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/eliu/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/eliu/final_project/final_project.srcs/sim_1/new/datapath_testbench.v,1686248807,verilog,,,,datapath_testbench,,,,,,,,
C:/Users/eliu/final_project/final_project.srcs/sources_1/new/alu.v,1685056504,verilog,,C:/Users/eliu/final_project/final_project.srcs/sources_1/new/control_unit.v,,adder;adder_32;alu;negate;threeToOne;twoToOne,,,,,,,,
C:/Users/eliu/final_project/final_project.srcs/sources_1/new/control_unit.v,1685745966,verilog,,C:/Users/eliu/final_project/final_project.srcs/sources_1/new/imm_gen.v,,control_unit,,,,,,,,
C:/Users/eliu/final_project/final_project.srcs/sources_1/new/imm_gen.v,1685052642,verilog,,C:/Users/eliu/final_project/final_project.srcs/sources_1/new/logic_gate.v,,imm_gen,,,,,,,,
C:/Users/eliu/final_project/final_project.srcs/sources_1/new/logic_gate.v,1685753700,verilog,,C:/Users/eliu/final_project/final_project.srcs/sources_1/new/memory.v,,and_gate;or_gate,,,,,,,,
C:/Users/eliu/final_project/final_project.srcs/sources_1/new/memory.v,1686337145,verilog,,C:/Users/eliu/final_project/final_project.srcs/sources_1/new/mux2.v,,data;instruction;register,,,,,,,,
C:/Users/eliu/final_project/final_project.srcs/sources_1/new/mux2.v,1685751156,verilog,,C:/Users/eliu/final_project/final_project.srcs/sources_1/new/pipelines.v,,mux2,,,,,,,,
C:/Users/eliu/final_project/final_project.srcs/sources_1/new/pipelines.v,1685779094,verilog,,C:/Users/eliu/final_project/final_project.srcs/sources_1/new/program_counter.v,,EX_WB_buffer;ID_EX_buffer;IF_ID_buffer,,,,,,,,
C:/Users/eliu/final_project/final_project.srcs/sources_1/new/program_counter.v,1685783196,verilog,,C:/Users/eliu/final_project/final_project.srcs/sources_1/new/sign_extend.v,,program_counter,,,,,,,,
C:/Users/eliu/final_project/final_project.srcs/sources_1/new/sign_extend.v,1685781606,verilog,,C:/Users/eliu/final_project/final_project.srcs/sim_1/new/datapath_testbench.v,,sign_extend,,,,,,,,
