{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 09:58:09 2015 " "Info: Processing started: Tue Sep 08 09:58:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serial -c serial " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off serial -c serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial " "Info: Found entity 1: serial" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial " "Info: Elaborating entity \"serial\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 serial.v(59) " "Warning (10230): Verilog HDL assignment warning at serial.v(59): truncated value with size 32 to match size of target (20)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 serial.v(94) " "Warning (10230): Verilog HDL assignment warning at serial.v(94): truncated value with size 32 to match size of target (16)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial.v(112) " "Warning (10230): Verilog HDL assignment warning at serial.v(112): truncated value with size 32 to match size of target (3)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial.v(120) " "Warning (10230): Verilog HDL assignment warning at serial.v(120): truncated value with size 32 to match size of target (3)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(164) " "Warning (10230): Verilog HDL assignment warning at serial.v(164): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(176) " "Warning (10230): Verilog HDL assignment warning at serial.v(176): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(183) " "Warning (10230): Verilog HDL assignment warning at serial.v(183): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(190) " "Warning (10230): Verilog HDL assignment warning at serial.v(190): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(197) " "Warning (10230): Verilog HDL assignment warning at serial.v(197): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(204) " "Warning (10230): Verilog HDL assignment warning at serial.v(204): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(211) " "Warning (10230): Verilog HDL assignment warning at serial.v(211): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(218) " "Warning (10230): Verilog HDL assignment warning at serial.v(218): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(225) " "Warning (10230): Verilog HDL assignment warning at serial.v(225): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(232) " "Warning (10230): Verilog HDL assignment warning at serial.v(232): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(237) " "Warning (10230): Verilog HDL assignment warning at serial.v(237): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 serial.v(238) " "Warning (10230): Verilog HDL assignment warning at serial.v(238): truncated value with size 32 to match size of target (3)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(260) " "Warning (10230): Verilog HDL assignment warning at serial.v(260): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(286) " "Warning (10230): Verilog HDL assignment warning at serial.v(286): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serial.v(295) " "Warning (10230): Verilog HDL assignment warning at serial.v(295): truncated value with size 32 to match size of target (4)" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 150 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "en\[0\] GND " "Warning (13410): Pin \"en\[0\]\" is stuck at GND" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[1\] GND " "Warning (13410): Pin \"en\[1\]\" is stuck at GND" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[2\] GND " "Warning (13410): Pin \"en\[2\]\" is stuck at GND" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[3\] GND " "Warning (13410): Pin \"en\[3\]\" is stuck at GND" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[4\] GND " "Warning (13410): Pin \"en\[4\]\" is stuck at GND" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[5\] GND " "Warning (13410): Pin \"en\[5\]\" is stuck at GND" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[6\] GND " "Warning (13410): Pin \"en\[6\]\" is stuck at GND" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "en\[7\] GND " "Warning (13410): Pin \"en\[7\]\" is stuck at GND" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "lowbit GND " "Warning (13410): Pin \"lowbit\" is stuck at GND" {  } { { "serial.v" "" { Text "F:/A-C4E6/VHDL-Examples/RE232/serial.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Critical Warning: Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 0 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Info: Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Info: Implemented 170 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 09:58:13 2015 " "Info: Processing ended: Tue Sep 08 09:58:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
