cs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |  118 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.979     |  3.358      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Sun Jan 06 18:13:10 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0039> created at line 148.
    Found 8-bit comparator equal for signal <$n0058> created at line 414.
    Found 8-bit comparator equal for signal <$n0062> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 18
 8-bit register                    : 8
 4-bit register                    : 2
 1-bit register                    : 4
 24-bit register                   : 2
 3-bit register                    : 2
# Comparators                      : 4
 8-bit comparator equal            : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 1-bit 2-to-1 multiplexer          : 9
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     193  out of   1920    10%  
 Number of Slice Flip Flops:           169  out of   3840     4%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                 44  out of    173    25%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 167   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.981ns (Maximum Frequency: 66.751MHz)
   Minimum input arrival time before clock: 5.132ns
   Maximum output required time after clock: 12.953ns
   Maximum combinational path delay: 9.930ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
g:\profibus\test_ctrl_telegram_check/_ngo -uc test_ctrl_telegram_check.ucf -p
xc3s200-ft256-5 test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_check.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting .untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in
Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in
Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd
in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd
in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0039> created at line 148.
    Found 8-bit comparator equal for signal <$n0058> created at line 414.
    Found 8-bit comparator equal for signal <$n0062> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 18
 8-bit register                    : 8
 4-bit register                    : 2
 1-bit register                    : 4
 24-bit register                   : 2
 3-bit register                    : 2
# Comparators                      : 4
 8-bit comparator equal            : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 1-bit 2-to-1 multiplexer          : 9
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     193  out of   1920    10%  
 Number of Slice Flip Flops:           169  out of   3840     4%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                 44  out of    173    25%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 167   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.981ns (Maximum Frequency: 66.751MHz)
   Minimum input arrival time before clock: 5.132ns
   Maximum output required time after clock: 12.953ns
   Maximum combinational path delay: 9.930ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
g:\profibus\test_ctrl_telegram_check/_ngo -uc test_ctrl_telegram_check.ucf -p
xc3s200-ft256-5 test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_check.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0039> created at line 148.
    Found 8-bit comparator equal for signal <$n0058> created at line 414.
    Found 8-bit comparator equal for signal <$n0062> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 18
 8-bit register                    : 8
 4-bit register                    : 2
 1-bit register                    : 4
 24-bit register                   : 2
 3-bit register                    : 2
# Comparators                      : 4
 8-bit comparator equal            : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 1-bit 2-to-1 multiplexer          : 9
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     193  out of   1920    10%  
 Number of Slice Flip Flops:           169  out of   3840     4%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                 44  out of    173    25%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 167   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.981ns (Maximum Frequency: 66.751MHz)
   Minimum input arrival time before clock: 5.132ns
   Maximum output required time after clock: 12.953ns
   Maximum combinational path delay: 9.930ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
g:\profibus\test_ctrl_telegram_check/_ngo -uc test_ctrl_telegram_check.ucf -p
xc3s200-ft256-5 test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_check.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         151 out of   3,840    3%
  Number of 4 input LUTs:             296 out of   3,840    7%
Logic Distribution:
  Number of occupied Slices:                          219 out of   1,920   11%
    Number of Slices containing only related logic:     219 out of     219  100%
    Number of Slices containing unrelated logic:          0 out of     219    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            335 out of   3,840    8%
  Number used as logic:                296
  Number used as a route-thru:          39
  Number of bonded IOBs:               45 out of     173   26%
    IOB Flip Flops:                    18
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  3,767
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 173    26%
      Number of LOCed External IOBs   32 out of 45     71%

   Number of Slices                  219 out of 1920   11%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d27) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.........................
Phase 5.8 (Checksum:9c11b5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1300 unrouted;       REAL time: 0 secs 

Phase 2: 1171 unrouted;       REAL time: 0 secs 

Phase 3: 464 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |  118 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.979     |  3.358      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Sun Jan 06 18:24:20 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0039> created at line 148.
    Found 8-bit comparator equal for signal <$n0058> created at line 414.
    Found 8-bit comparator equal for signal <$n0062> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 18
 8-bit register                    : 8
 4-bit register                    : 2
 1-bit register                    : 4
 24-bit register                   : 2
 3-bit register                    : 2
# Comparators                      : 4
 8-bit comparator equal            : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 1-bit 2-to-1 multiplexer          : 9
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     193  out of   1920    10%  
 Number of Slice Flip Flops:           169  out of   3840     4%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                 44  out of    173    25%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 167   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.981ns (Maximum Frequency: 66.751MHz)
   Minimum input arrival time before clock: 5.132ns
   Maximum output required time after clock: 12.953ns
   Maximum combinational path delay: 9.930ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
g:\profibus\test_ctrl_telegram_check/_ngo -uc test_ctrl_telegram_check.ucf -p
xc3s200-ft256-5 test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_check.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         151 out of   3,840    3%
  Number of 4 input LUTs:             296 out of   3,840    7%
Logic Distribution:
  Number of occupied Slices:                          219 out of   1,920   11%
    Number of Slices containing only related logic:     219 out of     219  100%
    Number of Slices containing unrelated logic:          0 out of     219    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            335 out of   3,840    8%
  Number used as logic:                296
  Number used as a route-thru:          39
  Number of bonded IOBs:               45 out of     173   26%
    IOB Flip Flops:                    18
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  3,767
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 173    26%
      Number of LOCed External IOBs   32 out of 45     71%

   Number of Slices                  219 out of 1920   11%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d27) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.........................
Phase 5.8 (Checksum:9c11b5) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1300 unrouted;       REAL time: 0 secs 

Phase 2: 1171 unrouted;       REAL time: 0 secs 

Phase 3: 464 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |  118 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.979     |  3.358      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Sun Jan 06 18:24:49 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0039> created at line 148.
    Found 8-bit comparator equal for signal <$n0058> created at line 414.
    Found 8-bit comparator equal for signal <$n0062> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 18
 8-bit register                    : 8
 4-bit register                    : 2
 1-bit register                    : 4
 24-bit register                   : 2
 3-bit register                    : 2
# Comparators                      : 4
 8-bit comparator equal            : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 1-bit 2-to-1 multiplexer          : 9
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     193  out of   1920    10%  
 Number of Slice Flip Flops:           169  out of   3840     4%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                 44  out of    173    25%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 167   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.981ns (Maximum Frequency: 66.751MHz)
   Minimum input arrival time before clock: 5.132ns
   Maximum output required time after clock: 12.953ns
   Maximum combinational path delay: 9.930ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
g:\profibus\test_ctrl_telegram_check/_ngo -uc test_ctrl_telegram_check.ucf -p
xc3s200-ft256-5 test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_check.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting nib4_7seg_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting f_div50000.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting deb_50mz_100ms_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting clock_single_run_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd
in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd
in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in
Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in
Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0039> created at line 148.
    Found 8-bit comparator equal for signal <$n0058> created at line 414.
    Found 8-bit comparator equal for signal <$n0062> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 18
 8-bit register                    : 8
 4-bit register                    : 2
 1-bit register                    : 4
 24-bit register                   : 2
 3-bit register                    : 2
# Comparators                      : 4
 8-bit comparator equal            : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 1-bit 2-to-1 multiplexer          : 9
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     193  out of   1920    10%  
 Number of Slice Flip Flops:           169  out of   3840     4%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                 44  out of    173    25%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 167   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.981ns (Maximum Frequency: 66.751MHz)
   Minimum input arrival time before clock: 5.132ns
   Maximum output required time after clock: 12.953ns
   Maximum combinational path delay: 9.930ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
g:\profibus\test_ctrl_telegram_check/_ngo -uc test_ctrl_telegram_check.ucf -p
xc3s200-ft256-5 test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_check.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting clock_single_run_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting deb_50mz_100ms_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting f_div50000.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting nib4_7seg_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0039> created at line 148.
    Found 8-bit comparator equal for signal <$n0058> created at line 414.
    Found 8-bit comparator equal for signal <$n0062> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 18
 8-bit register                    : 8
 4-bit register                    : 2
 1-bit register                    : 4
 24-bit register                   : 2
 3-bit register                    : 2
# Comparators                      : 4
 8-bit comparator equal            : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 1-bit 2-to-1 multiplexer          : 9
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     193  out of   1920    10%  
 Number of Slice Flip Flops:           169  out of   3840     4%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                 44  out of    173    25%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 167   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.981ns (Maximum Frequency: 66.751MHz)
   Minimum input arrival time before clock: 5.132ns
   Maximum output required time after clock: 12.953ns
   Maximum combinational path delay: 9.930ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
g:\profibus\test_ctrl_telegram_check/_ngo -i -p xc3s200-ft256-5
test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_check.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39652 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0039> created at line 148.
    Found 8-bit comparator equal for signal <$n0058> created at line 414.
    Found 8-bit comparator equal for signal <$n0062> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 18
 8-bit register                    : 8
 4-bit register                    : 2
 1-bit register                    : 4
 24-bit register                   : 2
 3-bit register                    : 2
# Comparators                      : 4
 8-bit comparator equal            : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 1-bit 2-to-1 multiplexer          : 9
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 2 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     193  out of   1920    10%  
 Number of Slice Flip Flops:           169  out of   3840     4%  
 Number of 4 input LUTs:               336  out of   3840     8%  
 Number of bonded IOBs:                 44  out of    173    25%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 167   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.981ns (Maximum Frequency: 66.751MHz)
   Minimum input arrival time before clock: 5.132ns
   Maximum output required time after clock: 12.953ns
   Maximum combinational path delay: 9.930ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
g:\profibus\test_ctrl_telegram_check/_ngo -uc test_ctrl_telegram_check.ucf -p
xc3s200-ft256-5 test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_check.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         151 out of   3,840    3%
  Number of 4 input LUTs:             296 out of   3,840    7%
Logic Distribution:
  Number of occupied Slices:                          219 out of   1,920   11%
    Number of Slices containing only related logic:     219 out of     219  100%
    Number of Slices containing unrelated logic:          0 out of     219    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            335 out of   3,840    8%
  Number used as logic:                296
  Number used as a route-thru:          39
  Number of bonded IOBs:               45 out of     173   26%
    IOB Flip Flops:                    18
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  3,767
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 173    26%
      Number of LOCed External IOBs   32 out of 45     71%

   Number of Slices                  219 out of 1920   11%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d27) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.................
Phase 5.8 (Checksum:9be1f4) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1300 unrouted;       REAL time: 0 secs 

Phase 2: 1171 unrouted;       REAL time: 0 secs 

Phase 3: 469 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |  118 |  0.037     |  0.917      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.000     |  2.078      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jan 08 15:52:08 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0039> created at line 148.
    Found 8-bit comparator equal for signal <$n0058> created at line 414.
    Found 8-bit comparator equal for signal <$n0062> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 10
 8-bit register                    : 8
 4-bit register                    : 2
# Comparators                      : 2
 8-bit comparator equal            : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      79  out of   1920     4%  
 Number of Slice Flip Flops:            77  out of   3840     2%  
 Number of 4 input LUTs:               145  out of   3840     3%  
 Number of bonded IOBs:                 48  out of    173    27%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 61    |
CLK_IO                             | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.982ns (Maximum Frequency: 91.058MHz)
   Minimum input arrival time before clock: 4.920ns
   Maximum output required time after clock: 11.505ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
g:\profibus\test_ctrl_telegram_check/_ngo -i -p xc3s200-ft256-5
ctrl_telegram_check.ngc ctrl_telegram_check.ngd 

Reading NGO file "G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/ctrl_telegram_check.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:478 - clock net 'CLK_IO_BUFGP' drives no clock pins

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 38628 kilobytes

Writing NGD file "ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          61 out of   3,840    1%
  Number of 4 input LUTs:             135 out of   3,840    3%
Logic Distribution:
  Number of occupied Slices:                           93 out of   1,920    4%
    Number of Slices containing only related logic:      93 out of      93  100%
    Number of Slices containing unrelated logic:          0 out of      93    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            142 out of   3,840    3%
  Number used as logic:                135
  Number used as a route-thru:           7
  Number of bonded IOBs:               50 out of     173   28%
    IOB Flip Flops:                    16
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  1,528
Additional JTAG gate count for IOBs:  2,400
Peak Memory Usage:  69 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o ctrl_telegram_check_map.ncd ctrl_telegram_check.ngd ctrl_telegram_check.pcf
Mapping Module ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: ctrl_telegram_check.pcf

Loading device database for application Par from file
"ctrl_telegram_check_map.ncd".
   "ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package ft256,
speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            50 out of 173    28%
      Number of LOCed External IOBs    0 out of 50      0%

   Number of Slices                   93 out of 1920    4%

   Number of BUFGMUXs                  2 out of 8      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98993b) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a8138) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 688 unrouted;       REAL time: 0 secs 

Phase 2: 619 unrouted;       REAL time: 0 secs 

Phase 3: 326 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|      CLK_IO_BUFGP       |  BUFGMUX7| No   |   16 |  0.001     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|         CLK_BUFGP       |  BUFGMUX2| No   |   42 |  0.001     |  0.882      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  60 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jan 08 15:59:32 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 ctrl_telegram_check_map.ncd ctrl_telegram_check.ncd ctrl_telegram_check.pcf
PAR completed successfully



Project Navigator Auto-Make Log File
-------------------------------------

deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting .untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting ctrl_telegram_check.ngd
deleting ctrl_telegram_check_ngdbuild.nav
deleting ctrl_telegram_check.bld
deleting .untf
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check_map.ncd
deleting ctrl_telegram_check.ngm
deleting ctrl_telegram_check.pcf
deleting ctrl_telegram_check.nc1
deleting ctrl_telegram_check.mrp
deleting ctrl_telegram_check_map.mrp
deleting ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting ctrl_telegram_check.twr
deleting ctrl_telegram_check.twx
deleting ctrl_telegram_check.tsi
deleting ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting ctrl_telegram_check.ncd
deleting ctrl_telegram_check.par
deleting ctrl_telegram_check.pad
deleting ctrl_telegram_check_pad.txt
deleting ctrl_telegram_check_pad.csv
deleting ctrl_telegram_check.pad_txt
deleting ctrl_telegram_check.dly
deleting reportgen.log
deleting ctrl_telegram_check.xpi
deleting ctrl_telegram_check.grf
deleting ctrl_telegram_check.itr
deleting ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting ctrl_telegram_check.placed_ncd_tracker
deleting ctrl_telegram_check.routed_ncd_tracker
deleting ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0039> created at line 148.
    Found 8-bit comparator equal for signal <$n0058> created at line 414.
    Found 8-bit comparator equal for signal <$n0062> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 10
 8-bit register                    : 8
 4-bit register                    : 2
# Comparators                      : 2
 8-bit comparator equal            : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      79  out of   1920     4%  
 Number of Slice Flip Flops:            77  out of   3840     2%  
 Number of 4 input LUTs:               145  out of   3840     3%  
 Number of bonded IOBs:                 48  out of    173    27%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 61    |
CLK_IO                             | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.982ns (Maximum Frequency: 91.058MHz)
   Minimum input arrival time before clock: 4.920ns
   Maximum output required time after clock: 11.505ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd
in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0039> created at line 148.
    Found 8-bit comparator equal for signal <$n0058> created at line 414.
    Found 8-bit comparator equal for signal <$n0062> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 18
 8-bit register                    : 8
 4-bit register                    : 2
 1-bit register                    : 4
 24-bit register                   : 2
 3-bit register                    : 2
# Comparators                      : 4
 8-bit comparator equal            : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 1-bit 2-to-1 multiplexer          : 9
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     194  out of   1920    10%  
 Number of Slice Flip Flops:           169  out of   3840     4%  
 Number of 4 input LUTs:               338  out of   3840     8%  
 Number of bonded IOBs:                 44  out of    173    25%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 167   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 5.132ns
   Maximum output required time after clock: 12.812ns
   Maximum combinational path delay: 9.930ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
g:\profibus\test_ctrl_telegram_check/_ngo -uc test_ctrl_telegram_check.ucf -p
xc3s200-ft256-5 test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_check.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0039> created at line 148.
    Found 8-bit comparator equal for signal <$n0058> created at line 414.
    Found 8-bit comparator equal for signal <$n0062> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 8-bit adder                       : 1
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 18
 8-bit register                    : 8
 4-bit register                    : 2
 1-bit register                    : 4
 24-bit register                   : 2
 3-bit register                    : 2
# Comparators                      : 4
 8-bit comparator equal            : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 1-bit 2-to-1 multiplexer          : 9
 4-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_1_SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     194  out of   1920    10%  
 Number of Slice Flip Flops:           169  out of   3840     4%  
 Number of 4 input LUTs:               338  out of   3840     8%  
 Number of bonded IOBs:                 44  out of    173    25%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 167   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 5.132ns
   Maximum output required time after clock: 12.812ns
   Maximum combinational path delay: 9.930ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
g:\profibus\test_ctrl_telegram_check/_ngo -uc test_ctrl_telegram_check.ucf -p
xc3s200-ft256-5 test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_check.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 41700 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         151 out of   3,840    3%
  Number of 4 input LUTs:             298 out of   3,840    7%
Logic Distribution:
  Number of occupied Slices:                          219 out of   1,920   11%
    Number of Slices containing only related logic:     219 out of     219  100%
    Number of Slices containing unrelated logic:          0 out of     219    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            337 out of   3,840    8%
  Number used as logic:                298
  Number used as a route-thru:          39
  Number of bonded IOBs:               45 out of     173   26%
    IOB Flip Flops:                    18
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  3,776
Additional JTAG gate count for IOBs:  2,160
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Xilinx.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            45 out of 173    26%
      Number of LOCed External IOBs   32 out of 45     71%

   Number of Slices                  219 out of 1920   11%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989d27) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
......................
Phase 5.8 (Checksum:9c1d6d) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 1324 unrouted;       REAL time: 0 secs 

Phase 2: 1194 unrouted;       REAL time: 2 secs 

Phase 3: 509 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |  119 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.101     |  2.600      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 2 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Tue Jan 08 16:05:21 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:646 - Signal <NEXT_TELEGRAM_S> is assigned but never used.
    Found 8-bit adder for signal <$n0043> created at line 148.
    Found 8-bit comparator equal for signal <$n0064> created at line 414.
    Found 8-bit comparator equal for signal <$n0066> created at line 436.
    Found 8-bit register for signal <BYTE_IN_S>.
    Found 8-bit register for signal <BYTE_NUM_S>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8-bit register for signal <TELE_COUNT>.
    Found 8-bit register for signal <TELE_COUNT_M>.
    Found 8-bit register for signal <TELEGRAM_LE>.
    Found 8-bit register for signal <TELEGRAM_LE_M>.
    Found 8-bit register for signal <TELEGRAM_LEr>.
    Found 8-bit register for signal <TELEGRAM_LEr_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 10
 8-bit register                    : 8
 4-bit register                    : 2
# Comparators                      : 2
 8-bit comparator equal            : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 4.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      82  out of   1920     4%  
 Number of Slice Flip Flops:            77  out of   3840     2%  
 Number of 4 input LUTs:               150  out of   3840     3%  
 Number of bonded IOBs:                 48  out of    173    27%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 61    |
CLK_IO                             | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.559ns (Maximum Frequency: 86.513MHz)
   Minimum input arrival time before clock: 4.920ns
   Maximum output required time after clock: 12.629ns
   Maximum combinational path delay: 7.385ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting g:\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd
in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

WARNING:HDLParsers:3215 - Unit work/CTRL_TELEGRAM_CHECK is now defined in a
   different file: was
   G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd, now is
   C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK
   .vhd
WARNING:HDLParsers:3215 - Unit work/CTRL_TELEGRAM_CHECK/BEHAVIORAL is now
   defined in a different file: was
   G:/PROFIBUS/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd, now is
   C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK
   .vhd
Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vh
d in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
ERROR:HDLParsers:856 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf Line 196. No default value for unconnected port <BYTE_IN>.
--> 

Total memory usage is 49128 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     176  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               300  out of   3840     7%  
 Number of bonded IOBs:                 47  out of    173    27%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.836ns
   Maximum output required time after clock: 11.124ns
   Maximum combinational path delay: 16.280ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -i -p
xc3s200-ft256-5 test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39908 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting .untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     176  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               300  out of   3840     7%  
 Number of bonded IOBs:                 47  out of    173    27%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.836ns
   Maximum output required time after clock: 11.124ns
   Maximum combinational path delay: 16.280ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         100 out of   3,840    2%
  Number of 4 input LUTs:             268 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          183 out of   1,920    9%
    Number of Slices containing only related logic:     183 out of     183  100%
    Number of Slices containing unrelated logic:          0 out of     183    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            300 out of   3,840    7%
  Number used as logic:                268
  Number used as a route-thru:          32
  Number of bonded IOBs:               48 out of     173   27%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  2,976
Additional JTAG gate count for IOBs:  2,304
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            48 out of 173    27%
      Number of LOCed External IOBs   31 out of 48     64%

   Number of Slices                  183 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989ad5) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.................
Phase 5.8 (Checksum:9aee34) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1064 unrouted;       REAL time: 0 secs 

Phase 2: 981 unrouted;       REAL time: 0 secs 

Phase 3: 346 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |   68 |  0.034     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.001     |  2.076      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jan 28 11:33:51 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     176  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               300  out of   3840     7%  
 Number of bonded IOBs:                 47  out of    173    27%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.836ns
   Maximum output required time after clock: 11.124ns
   Maximum combinational path delay: 16.280ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         100 out of   3,840    2%
  Number of 4 input LUTs:             268 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          183 out of   1,920    9%
    Number of Slices containing only related logic:     183 out of     183  100%
    Number of Slices containing unrelated logic:          0 out of     183    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            300 out of   3,840    7%
  Number used as logic:                268
  Number used as a route-thru:          32
  Number of bonded IOBs:               48 out of     173   27%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  2,976
Additional JTAG gate count for IOBs:  2,304
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            48 out of 173    27%
      Number of LOCed External IOBs   29 out of 48     60%

   Number of Slices                  183 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989ad5) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..............
Phase 5.8 (Checksum:9add36) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1064 unrouted;       REAL time: 0 secs 

Phase 2: 981 unrouted;       REAL time: 0 secs 

Phase 3: 375 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |   68 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.305     |  2.125      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jan 28 11:51:34 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     176  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               300  out of   3840     7%  
 Number of bonded IOBs:                 47  out of    173    27%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.836ns
   Maximum output required time after clock: 11.124ns
   Maximum combinational path delay: 16.280ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     176  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               300  out of   3840     7%  
 Number of bonded IOBs:                 47  out of    173    27%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.836ns
   Maximum output required time after clock: 11.124ns
   Maximum combinational path delay: 16.280ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     176  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               300  out of   3840     7%  
 Number of bonded IOBs:                 47  out of    173    27%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.836ns
   Maximum output required time after clock: 11.124ns
   Maximum combinational path delay: 16.280ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         100 out of   3,840    2%
  Number of 4 input LUTs:             268 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          183 out of   1,920    9%
    Number of Slices containing only related logic:     183 out of     183  100%
    Number of Slices containing unrelated logic:          0 out of     183    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            300 out of   3,840    7%
  Number used as logic:                268
  Number used as a route-thru:          32
  Number of bonded IOBs:               48 out of     173   27%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  2,976
Additional JTAG gate count for IOBs:  2,304
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            48 out of 173    27%
      Number of LOCed External IOBs   28 out of 48     58%

   Number of Slices                  183 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989ad5) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
................
Phase 5.8 (Checksum:9b0e23) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1064 unrouted;       REAL time: 2 secs 

Phase 2: 981 unrouted;       REAL time: 2 secs 

Phase 3: 417 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |   68 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.317     |  2.512      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jan 28 12:01:07 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     176  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               300  out of   3840     7%  
 Number of bonded IOBs:                 47  out of    173    27%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.836ns
   Maximum output required time after clock: 11.124ns
   Maximum combinational path delay: 16.280ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     176  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               300  out of   3840     7%  
 Number of bonded IOBs:                 47  out of    173    27%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.836ns
   Maximum output required time after clock: 11.124ns
   Maximum combinational path delay: 16.280ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     176  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               300  out of   3840     7%  
 Number of bonded IOBs:                 47  out of    173    27%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.836ns
   Maximum output required time after clock: 11.124ns
   Maximum combinational path delay: 16.280ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         100 out of   3,840    2%
  Number of 4 input LUTs:             268 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          183 out of   1,920    9%
    Number of Slices containing only related logic:     183 out of     183  100%
    Number of Slices containing unrelated logic:          0 out of     183    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            300 out of   3,840    7%
  Number used as logic:                268
  Number used as a route-thru:          32
  Number of bonded IOBs:               48 out of     173   27%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  2,976
Additional JTAG gate count for IOBs:  2,304
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            48 out of 173    27%
      Number of LOCed External IOBs   31 out of 48     64%

   Number of Slices                  183 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989ad5) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.................
Phase 5.8 (Checksum:9aee34) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1064 unrouted;       REAL time: 0 secs 

Phase 2: 981 unrouted;       REAL time: 0 secs 

Phase 3: 346 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |   68 |  0.034     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.001     |  2.076      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jan 28 13:03:55 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     176  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               300  out of   3840     7%  
 Number of bonded IOBs:                 47  out of    173    27%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.836ns
   Maximum output required time after clock: 11.124ns
   Maximum combinational path delay: 16.280ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 4-bit register                    : 2
 1-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      59  out of   1920     3%  
 Number of Slice Flip Flops:            14  out of   3840     0%  
 Number of 4 input LUTs:               107  out of   3840     2%  
 Number of bonded IOBs:                 51  out of    173    29%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.894ns (Maximum Frequency: 126.678MHz)
   Minimum input arrival time before clock: 9.471ns
   Maximum output required time after clock: 9.069ns
   Maximum combinational path delay: 13.775ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vh
d in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     176  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               300  out of   3840     7%  
 Number of bonded IOBs:                 47  out of    173    27%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.836ns
   Maximum output required time after clock: 11.124ns
   Maximum combinational path delay: 16.280ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     176  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               300  out of   3840     7%  
 Number of bonded IOBs:                 47  out of    173    27%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.836ns
   Maximum output required time after clock: 11.124ns
   Maximum combinational path delay: 16.280ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         100 out of   3,840    2%
  Number of 4 input LUTs:             268 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          183 out of   1,920    9%
    Number of Slices containing only related logic:     183 out of     183  100%
    Number of Slices containing unrelated logic:          0 out of     183    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            300 out of   3,840    7%
  Number used as logic:                268
  Number used as a route-thru:          32
  Number of bonded IOBs:               48 out of     173   27%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  2,976
Additional JTAG gate count for IOBs:  2,304
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            48 out of 173    27%
      Number of LOCed External IOBs   31 out of 48     64%

   Number of Slices                  183 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989ad5) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.................
Phase 5.8 (Checksum:9aee34) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1064 unrouted;       REAL time: 0 secs 

Phase 2: 981 unrouted;       REAL time: 0 secs 

Phase 3: 346 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |   68 |  0.034     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.001     |  2.076      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jan 28 13:17:24 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 57                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0137 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     181  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               310  out of   3840     8%  
 Number of bonded IOBs:                 46  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.288ns
   Maximum output required time after clock: 10.493ns
   Maximum combinational path delay: 14.656ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...
ERROR:NgdBuild:755 - Line 25 in 'test_ctrl_telegram_check.ucf': Could not find
   net(s) 'PAUSE_END' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "test_ctrl_telegram_check.ucf".

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 57                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0137 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 4-bit register                    : 2
 1-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      61  out of   1920     3%  
 Number of Slice Flip Flops:            14  out of   3840     0%  
 Number of 4 input LUTs:               111  out of   3840     2%  
 Number of bonded IOBs:                 50  out of    173    28%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.220ns (Maximum Frequency: 138.504MHz)
   Minimum input arrival time before clock: 9.239ns
   Maximum output required time after clock: 8.914ns
   Maximum combinational path delay: 13.503ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vh
d in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 57                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0137 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     181  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               310  out of   3840     8%  
 Number of bonded IOBs:                 46  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.288ns
   Maximum output required time after clock: 10.493ns
   Maximum combinational path delay: 14.656ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...
ERROR:NgdBuild:755 - Line 25 in 'test_ctrl_telegram_check.ucf': Could not find
   net(s) 'PAUSE_END' in the design.  To suppress this error specify the correct
   net name or remove the constraint.  The 'Ignore I\O constraints on Invalid
   Object Names' property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file
   "test_ctrl_telegram_check.ucf".

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 3
 1-bit register                    : 1
 3-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <clock_single_run_src> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clock_single_run_src, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       4  out of   1920     0%  
 Number of Slice Flip Flops:             7  out of   3840     0%  
 Number of 4 input LUTs:                 5  out of   3840     0%  
 Number of bonded IOBs:                  4  out of    173     2%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.820ns (Maximum Frequency: 261.780MHz)
   Minimum input arrival time before clock: 2.963ns
   Maximum output required time after clock: 6.214ns
   Maximum combinational path delay: 7.267ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -i -p
xc3s200-ft256-5 clock_single_run_src.ngc clock_single_run_src.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/clock_single_run_src.
ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38884 kilobytes

Writing NGD file "clock_single_run_src.ngd" ...

Writing NGDBUILD log file "clock_single_run_src.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting clock_single_run_src.lso
deleting clock_single_run_src.syr
deleting clock_single_run_src.prj
deleting clock_single_run_src.sprj
deleting clock_single_run_src.ana
deleting clock_single_run_src.stx
deleting clock_single_run_src.cmd_log
deleting clock_single_run_src.ngc
deleting clock_single_run_src.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting clock_single_run_src.ngd
deleting clock_single_run_src_ngdbuild.nav
deleting clock_single_run_src.bld
deleting .untf
deleting clock_single_run_src.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting clock_single_run_src.prj
deleting clock_single_run_src.prj
deleting __projnav/clock_single_run_src.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 57                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0137 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     181  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               310  out of   3840     8%  
 Number of bonded IOBs:                 46  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.288ns
   Maximum output required time after clock: 10.493ns
   Maximum combinational path delay: 14.656ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -i -p
xc3s200-ft256-5 test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39908 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 57                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0137 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     181  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               310  out of   3840     8%  
 Number of bonded IOBs:                 46  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.288ns
   Maximum output required time after clock: 10.493ns
   Maximum combinational path delay: 14.656ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         100 out of   3,840    2%
  Number of 4 input LUTs:             277 out of   3,840    7%
Logic Distribution:
  Number of occupied Slices:                          189 out of   1,920    9%
    Number of Slices containing only related logic:     189 out of     189  100%
    Number of Slices containing unrelated logic:          0 out of     189    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            309 out of   3,840    8%
  Number used as logic:                277
  Number used as a route-thru:          32
  Number of bonded IOBs:               47 out of     173   27%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  3,057
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            47 out of 173    27%
      Number of LOCed External IOBs   30 out of 47     63%

   Number of Slices                  189 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989af3) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..........................
Phase 5.8 (Checksum:9b4906) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1099 unrouted;       REAL time: 0 secs 

Phase 2: 1016 unrouted;       REAL time: 0 secs 

Phase 3: 370 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |   68 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.300     |  1.961      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jan 28 13:43:06 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 55                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0130 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 4-bit register                    : 2
 1-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      53  out of   1920     2%  
 Number of Slice Flip Flops:            15  out of   3840     0%  
 Number of 4 input LUTs:                95  out of   3840     2%  
 Number of bonded IOBs:                 50  out of    173    28%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 15    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.948ns (Maximum Frequency: 143.926MHz)
   Minimum input arrival time before clock: 9.673ns
   Maximum output required time after clock: 8.879ns
   Maximum combinational path delay: 13.398ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vh
d in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting .untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 55                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0130 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 2
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 10.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     171  out of   1920     8%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               292  out of   3840     7%  
 Number of bonded IOBs:                 46  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.408ns
   Maximum output required time after clock: 10.704ns
   Maximum combinational path delay: 14.963ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         100 out of   3,840    2%
  Number of 4 input LUTs:             260 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          179 out of   1,920    9%
    Number of Slices containing only related logic:     179 out of     179  100%
    Number of Slices containing unrelated logic:          0 out of     179    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            292 out of   3,840    7%
  Number used as logic:                260
  Number used as a route-thru:          32
  Number of bonded IOBs:               47 out of     173   27%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  2,946
Additional JTAG gate count for IOBs:  2,256
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            47 out of 173    27%
      Number of LOCed External IOBs   30 out of 47     63%

   Number of Slices                  179 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989ab7) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....................
Phase 5.8 (Checksum:9b39ca) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1042 unrouted;       REAL time: 0 secs 

Phase 2: 959 unrouted;       REAL time: 2 secs 

Phase 3: 352 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |   68 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.000     |  1.939      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jan 28 13:45:57 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully





Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 4-bit register                    : 2
 1-bit register                    : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      59  out of   1920     3%  
 Number of Slice Flip Flops:            14  out of   3840     0%  
 Number of 4 input LUTs:               107  out of   3840     2%  
 Number of bonded IOBs:                 51  out of    173    29%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.894ns (Maximum Frequency: 126.678MHz)
   Minimum input arrival time before clock: 9.471ns
   Maximum output required time after clock: 9.069ns
   Maximum combinational path delay: 13.775ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vh
d in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vh
d in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
WARNING:Xst:647 - Input <BYTE_CMPLT> is never used.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 39                                             |
    | Inputs             | 19                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0078 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 9.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     172  out of   1920     8%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               292  out of   3840     7%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.168ns
   Maximum output required time after clock: 11.533ns
   Maximum combinational path delay: 14.182ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
WARNING:Xst:647 - Input <BYTE_CMPLT> is never used.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 39                                             |
    | Inputs             | 19                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0078 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 9.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     172  out of   1920     8%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               292  out of   3840     7%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.168ns
   Maximum output required time after clock: 11.533ns
   Maximum combinational path delay: 14.182ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         100 out of   3,840    2%
  Number of 4 input LUTs:             259 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          180 out of   1,920    9%
    Number of Slices containing only related logic:     180 out of     180  100%
    Number of Slices containing unrelated logic:          0 out of     180    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            291 out of   3,840    7%
  Number used as logic:                259
  Number used as a route-thru:          32
  Number of bonded IOBs:               46 out of     173   26%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  2,919
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 173    26%
      Number of LOCed External IOBs   30 out of 46     65%

   Number of Slices                  180 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989ab7) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
......................
Phase 5.8 (Checksum:9ac323) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1026 unrouted;       REAL time: 0 secs 

Phase 2: 943 unrouted;       REAL time: 0 secs 

Phase 3: 347 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |   68 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.295     |  2.361      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  60 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jan 28 17:31:49 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
WARNING:Xst:647 - Input <PAUSE_END> is never used.
WARNING:Xst:647 - Input <BYTE_CMPLT> is never used.
WARNING:Xst:647 - Input <PARITY_OK> is never used.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 39                                             |
    | Inputs             | 19                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0078 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 9.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     172  out of   1920     8%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               292  out of   3840     7%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.168ns
   Maximum output required time after clock: 11.533ns
   Maximum combinational path delay: 14.182ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 123. parse error, unexpected IDENTIFIER, expecting THEN
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 151. parse error, unexpected ELSE, expecting WHEN or END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 164. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 185. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 200. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 215. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 230. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 245. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 260. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 273. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 292. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 306. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 329. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 342. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 356. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 370. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 384. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 405. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 420. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 433. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 448. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 462. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 485. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 498. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 512. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 526. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 540. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 561. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 574. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 588. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 602. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 619. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 632. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 649. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 662. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 679. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 692. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 709. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 722. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 739. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 752. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 769. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 782. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 797. parse error, unexpected CASE, expecting PROCESS
--> 

Total memory usage is 49128 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------

deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 123. parse error, unexpected IDENTIFIER, expecting THEN
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 151. parse error, unexpected ELSE, expecting WHEN or END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 164. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 185. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 200. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 215. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 230. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 245. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 260. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 273. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 292. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 306. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 329. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 342. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 356. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 370. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 384. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 405. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 420. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 433. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 448. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 462. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 485. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 498. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 512. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 526. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 540. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 561. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 574. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 588. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 602. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 619. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 632. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 649. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 662. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 679. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 692. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 709. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 722. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 739. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 752. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 769. parse error, unexpected ELSE, expecting END
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 782. parse error, unexpected IF, expecting PROCESS
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 797. parse error, unexpected CASE, expecting PROCESS
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 4-bit register                    : 2
 1-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      63  out of   1920     3%  
 Number of Slice Flip Flops:            14  out of   3840     0%  
 Number of 4 input LUTs:               113  out of   3840     2%  
 Number of bonded IOBs:                 52  out of    173    30%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.008ns (Maximum Frequency: 142.694MHz)
   Minimum input arrival time before clock: 8.488ns
   Maximum output required time after clock: 8.962ns
   Maximum combinational path delay: 13.314ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vh
d in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 9.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     175  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               297  out of   3840     7%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 8.598ns
   Maximum output required time after clock: 11.812ns
   Maximum combinational path delay: 14.087ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -i -p
xc3s200-ft256-5 test_ctrl_telegram_check.ngc test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'PAUSE_END' has no load
WARNING:NgdBuild:454 - logical net 'PARITY_OK' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 39908 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 9.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     175  out of   1920     9%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               297  out of   3840     7%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 8.598ns
   Maximum output required time after clock: 11.812ns
   Maximum combinational path delay: 14.087ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'PAUSE_END' has no load
WARNING:NgdBuild:454 - logical net 'PARITY_OK' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         100 out of   3,840    2%
  Number of 4 input LUTs:             265 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          182 out of   1,920    9%
    Number of Slices containing only related logic:     182 out of     182  100%
    Number of Slices containing unrelated logic:          0 out of     182    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            297 out of   3,840    7%
  Number used as logic:                265
  Number used as a route-thru:          32
  Number of bonded IOBs:               46 out of     173   26%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  2,952
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 173    26%
      Number of LOCed External IOBs   31 out of 46     67%

   Number of Slices                  182 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989ac3) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....................
Phase 5.8 (Checksum:9b22f0) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1040 unrouted;       REAL time: 2 secs 

Phase 2: 957 unrouted;       REAL time: 2 secs 

Phase 3: 389 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |   68 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.058     |  2.416      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jan 28 18:37:43 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 4-bit register                    : 2
 1-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      60  out of   1920     3%  
 Number of Slice Flip Flops:            14  out of   3840     0%  
 Number of 4 input LUTs:               108  out of   3840     2%  
 Number of bonded IOBs:                 52  out of    173    30%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.926ns (Maximum Frequency: 126.167MHz)
   Minimum input arrival time before clock: 8.736ns
   Maximum output required time after clock: 9.033ns
   Maximum combinational path delay: 13.494ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting .untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vh
d in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 9.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     167  out of   1920     8%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               284  out of   3840     7%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.035ns
   Maximum output required time after clock: 12.176ns
   Maximum combinational path delay: 14.408ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'PAUSE_END' has no load
WARNING:NgdBuild:454 - logical net 'PARITY_OK' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 2
 24-bit subtractor                 : 1
 24-bit adder                      : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 6
 24-bit register                   : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 9.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     167  out of   1920     8%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               284  out of   3840     7%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 100   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.035ns
   Maximum output required time after clock: 12.176ns
   Maximum combinational path delay: 14.408ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'PAUSE_END' has no load
WARNING:NgdBuild:454 - logical net 'PARITY_OK' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 40932 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         100 out of   3,840    2%
  Number of 4 input LUTs:             252 out of   3,840    6%
Logic Distribution:
  Number of occupied Slices:                          176 out of   1,920    9%
    Number of Slices containing only related logic:     176 out of     176  100%
    Number of Slices containing unrelated logic:          0 out of     176    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            284 out of   3,840    7%
  Number used as logic:                252
  Number used as a route-thru:          32
  Number of bonded IOBs:               46 out of     173   26%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  2,874
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  70 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 173    26%
      Number of LOCed External IOBs   31 out of 46     67%

   Number of Slices                  176 out of 1920    9%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989a9f) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.....................
Phase 5.8 (Checksum:9afee7) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 999 unrouted;       REAL time: 0 secs 

Phase 2: 916 unrouted;       REAL time: 0 secs 

Phase 3: 349 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |   68 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.384     |  1.874      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jan 28 18:52:24 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 815. parse error, unexpected IF
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 827. parse error, unexpected ELSE
ERROR:HDLParsers:164 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd Line 838. parse error, unexpected IF, expecting SEMICOLON
--> 

Total memory usage is 48104 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <COUNT_M> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================
INFO:Xst:1304 - Contents of register <COUNT> in unit <ctrl_telegram_check> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
INFO:Xst:1799 - State 00000110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 11111111 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00001110 is never reached in FSM <COUNT>.
INFO:Xst:1799 - State 00000011 is never reached in FSM <COUNT>.
    Found finite state machine <FSM_0> for signal <COUNT>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 59                                             |
    | Inputs             | 21                                             |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | $n0148 (positive)                              |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <COUNT> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 4-bit register                    : 2
 1-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 3.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 1 time(s)
FlipFlop SV_0 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      60  out of   1920     3%  
 Number of Slice Flip Flops:            14  out of   3840     0%  
 Number of 4 input LUTs:               108  out of   3840     2%  
 Number of bonded IOBs:                 52  out of    173    30%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.926ns (Maximum Frequency: 126.167MHz)
   Minimum input arrival time before clock: 8.736ns
   Maximum output required time after clock: 9.033ns
   Maximum combinational path delay: 13.494ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrl_telegram_check> (Architecture <Behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0148> created at line 119.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 8-bit adder                       : 1
# Registers                        : 4
 8-bit register                    : 2
 4-bit register                    : 2
# Multiplexers                     : 8
 1-bit 2-to-1 multiplexer          : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrl_telegram_check> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrl_telegram_check, actual ratio is 5.
FlipFlop SV_1 has been replicated 1 time(s)
FlipFlop SV_2 has been replicated 1 time(s)
FlipFlop SV_3 has been replicated 2 time(s)
FlipFlop SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     113  out of   1920     5%  
 Number of Slice Flip Flops:            29  out of   3840     0%  
 Number of 4 input LUTs:               209  out of   3840     5%  
 Number of bonded IOBs:                 52  out of    173    30%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.960ns (Maximum Frequency: 83.612MHz)
   Minimum input arrival time before clock: 10.949ns
   Maximum output required time after clock: 11.426ns
   Maximum combinational path delay: 14.650ns

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vh
d in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------

deleting ctrl_telegram_check.lso
deleting ctrl_telegram_check.syr
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.sprj
deleting ctrl_telegram_check.ana
deleting ctrl_telegram_check.stx
deleting ctrl_telegram_check.cmd_log
deleting ctrl_telegram_check.ngc
deleting ctrl_telegram_check.ngr
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting ctrl_telegram_check.prj
deleting ctrl_telegram_check.prj
deleting __projnav/ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in
Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting __projnav/tb.rsp
deleting nib4_7seg_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in
Library work.
Entity <nib4_7seg_src> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in
Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd
in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vh
d in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.v
hd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0148> created at line 119.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 24-bit subtractor                 : 1
 24-bit adder                      : 1
 8-bit adder                       : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 4
 24-bit register                   : 2
 8-bit register                    : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 12.
FlipFlop XLXI_10_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     206  out of   1920    10%  
 Number of Slice Flip Flops:           119  out of   3840     3%  
 Number of 4 input LUTs:               357  out of   3840     9%  
 Number of bonded IOBs:                 45  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 117   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.763ns
   Maximum output required time after clock: 14.122ns
   Maximum combinational path delay: 15.865ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'PAUSE_END' has no load
WARNING:NgdBuild:454 - logical net 'PARITY_OK' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 41956 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         117 out of   3,840    3%
  Number of 4 input LUTs:             316 out of   3,840    8%
Logic Distribution:
  Number of occupied Slices:                          219 out of   1,920   11%
    Number of Slices containing only related logic:     219 out of     219  100%
    Number of Slices containing unrelated logic:          0 out of     219    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            355 out of   3,840    9%
  Number used as logic:                316
  Number used as a route-thru:          39
  Number of bonded IOBs:               46 out of     173   26%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  3,439
Additional JTAG gate count for IOBs:  2,208
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            46 out of 173    26%
      Number of LOCed External IOBs   31 out of 46     67%

   Number of Slices                  219 out of 1920   11%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c67) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
...........................
Phase 5.8 (Checksum:9c006c) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1283 unrouted;       REAL time: 0 secs 

Phase 2: 1193 unrouted;       REAL time: 0 secs 

Phase 3: 490 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |   81 |  0.036     |  0.916      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.007     |  2.411      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jan 28 19:03:22 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0148> created at line 119.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 24-bit subtractor                 : 1
 24-bit adder                      : 1
 8-bit adder                       : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 4
 24-bit register                   : 2
 8-bit register                    : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 12.
FlipFlop XLXI_10_SV_0 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     206  out of   1920    10%  
 Number of Slice Flip Flops:           119  out of   3840     3%  
 Number of 4 input LUTs:               357  out of   3840     9%  
 Number of bonded IOBs:                 46  out of    173    26%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 117   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.763ns
   Maximum output required time after clock: 14.122ns
   Maximum combinational path delay: 15.865ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'PAUSE_END' has no load
WARNING:NgdBuild:454 - logical net 'BYTE_CMPLT' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Total memory usage is 41956 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0148> created at line 119.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 24-bit subtractor                 : 1
 24-bit adder                      : 1
 8-bit adder                       : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 4
 24-bit register                   : 2
 8-bit register                    : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_10_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_3 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     198  out of   1920    10%  
 Number of Slice Flip Flops:           120  out of   3840     3%  
 Number of 4 input LUTs:               343  out of   3840     8%  
 Number of bonded IOBs:                 43  out of    173    24%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 118   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.733ns
   Maximum output required time after clock: 11.398ns
   Maximum combinational path delay: 14.732ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'TELEGRAM_STOP' has no load
WARNING:NgdBuild:454 - logical net 'PAUSE_END' has no load
WARNING:NgdBuild:454 - logical net 'ERROR_CTRL' has no load
WARNING:NgdBuild:454 - logical net 'PARITY_OK' has no load
WARNING:NgdBuild:454 - logical net 'BYTE_CMPLT' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Total memory usage is 41956 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Compiling vhdl file
C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vh
d in Library work.
Entity <ctrl_telegram_check> (Architecture <behavioral>) compiled.
tdtfi(vhdl) completed successfully.


Release 6.3.03i - spl2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Architecture behavioral of Entity nib4_7seg_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Architecture behavioral of Entity f_div50000 is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Architecture behavioral of Entity clock_single_run_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Architecture behavioral of Entity deb_50mz_100ms_src is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Architecture behavioral of Entity ctrl_telegram_check is up to date.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <behavioral>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0148> created at line 119.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 24-bit subtractor                 : 1
 24-bit adder                      : 1
 8-bit adder                       : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 4
 24-bit register                   : 2
 8-bit register                    : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_10_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_3 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     198  out of   1920    10%  
 Number of Slice Flip Flops:           120  out of   3840     3%  
 Number of 4 input LUTs:               343  out of   3840     8%  
 Number of bonded IOBs:                 43  out of    173    24%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 118   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_0)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.733ns
   Maximum output required time after clock: 11.398ns
   Maximum combinational path delay: 14.732ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'TELEGRAM_STOP' has no load
WARNING:NgdBuild:454 - logical net 'PAUSE_END' has no load
WARNING:NgdBuild:454 - logical net 'ERROR_CTRL' has no load
WARNING:NgdBuild:454 - logical net 'PARITY_OK' has no load
WARNING:NgdBuild:454 - logical net 'BYTE_CMPLT' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Total memory usage is 41956 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "3s200ft256-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         118 out of   3,840    3%
  Number of 4 input LUTs:             304 out of   3,840    7%
Logic Distribution:
  Number of occupied Slices:                          213 out of   1,920   11%
    Number of Slices containing only related logic:     213 out of     213  100%
    Number of Slices containing unrelated logic:          0 out of     213    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:            343 out of   3,840    8%
  Number used as logic:                304
  Number used as a route-thru:          39
  Number of bonded IOBs:               44 out of     173   25%
    IOB Flip Flops:                     2
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  3,372
Additional JTAG gate count for IOBs:  2,112
Peak Memory Usage:  71 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "test_ctrl_telegram_check_map.mrp" for details.
Completed process "Map".

Mapping Module test_ctrl_telegram_check . . .
MAP command line:
map -intstyle ise -p xc3s200-ft256-5 -cm area -pr b -k 4 -c 100 -tx off -o test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ngd test_ctrl_telegram_check.pcf
Mapping Module test_ctrl_telegram_check: DONE



Started process "Place & Route".





Constraints file: test_ctrl_telegram_check.pcf

Loading device database for application Par from file
"test_ctrl_telegram_check_map.ncd".
   "test_ctrl_telegram_check" is an NCD, version 2.38, device xc3s200, package
ft256, speed -5
Loading device for application Par from file '3s200.nph' in environment
C:/Programme/XILINX/WEBPACK_6P3.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            44 out of 173    25%
      Number of LOCed External IOBs   32 out of 44     72%

   Number of Slices                  213 out of 1920   11%

   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989c2f) REAL time: 0 secs 

.
Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
....................................................
Phase 5.8 (Checksum:9c1cd7) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file test_ctrl_telegram_check.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1251 unrouted;       REAL time: 0 secs 

Phase 2: 1160 unrouted;       REAL time: 0 secs 

Phase 3: 525 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|  F_50MHZ_T9_BUFGP       |  BUFGMUX0| No   |   82 |  0.035     |  0.915      |
+-------------------------+----------+------+------+------------+-------------+
|     XLXI_3_GE_stage_cyo |   Local  |      |    2 |  0.007     |  2.455      |
+-------------------------+----------+------+------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  61 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_ctrl_telegram_check.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Jan 28 19:43:34 2013
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module test_ctrl_telegram_check . . .
PAR command line: par -w -intstyle ise -ol std -t 1 test_ctrl_telegram_check_map.ncd test_ctrl_telegram_check.ncd test_ctrl_telegram_check.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------

deleting __projnav/tb.rsp
deleting nib4_7seg_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting f_div50000.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting deb_50mz_100ms_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/tb.rsp
deleting clock_single_run_src.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting __projnav/tb.rsp
deleting ctrl_telegram_check.spl
deleting __projnav/vhd2spl.err
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_jhdparse_tcl.rsp
deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check_map.ncd
deleting test_ctrl_telegram_check.ngm
deleting test_ctrl_telegram_check.pcf
deleting test_ctrl_telegram_check.nc1
deleting test_ctrl_telegram_check.mrp
deleting test_ctrl_telegram_check_map.mrp
deleting test_ctrl_telegram_check.mdf
deleting __projnav/map.log
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting test_ctrl_telegram_check.twr
deleting test_ctrl_telegram_check.twx
deleting test_ctrl_telegram_check.tsi
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting test_ctrl_telegram_check.ncd
deleting test_ctrl_telegram_check.par
deleting test_ctrl_telegram_check.pad
deleting test_ctrl_telegram_check_pad.txt
deleting test_ctrl_telegram_check_pad.csv
deleting test_ctrl_telegram_check.pad_txt
deleting test_ctrl_telegram_check.dly
deleting reportgen.log
deleting test_ctrl_telegram_check.xpi
deleting test_ctrl_telegram_check.grf
deleting test_ctrl_telegram_check.itr
deleting test_ctrl_telegram_check_last_par.ncd
deleting __projnav/par.log
deleting test_ctrl_telegram_check.placed_ncd_tracker
deleting test_ctrl_telegram_check.routed_ncd_tracker
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/test_ctrl_telegram_check_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting test_ctrl_telegram_check.ut
deleting test_ctrl_telegram_check.bgn
deleting test_ctrl_telegram_check.rbt
deleting test_ctrl_telegram_check.ll
deleting test_ctrl_telegram_check.msk
deleting test_ctrl_telegram_check.drc
deleting test_ctrl_telegram_check.nky
deleting test_ctrl_telegram_check.bit
deleting test_ctrl_telegram_check.bin
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.prm
deleting test_ctrl_telegram_check.isc
deleting test_ctrl_telegram_check.svf
deleting xilinx.sys
deleting test_ctrl_telegram_check.mcs
deleting test_ctrl_telegram_check.exo
deleting test_ctrl_telegram_check.hex
deleting test_ctrl_telegram_check.tek
deleting test_ctrl_telegram_check.dst
deleting test_ctrl_telegram_check.dst_compressed
deleting test_ctrl_telegram_check.mpm
deleting _impact.cmd
deleting _impact.log
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd in Library work.
Entity <NIB4_7SEG_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd in Library work.
Entity <F_DIV50000> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd in Library work.
Entity <CLOCK_SINGLE_RUN_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd in Library work.
Entity <DEB_50MZ_100MS_SRC> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd in Library work.
Entity <CTRL_TELEGRAM_CHECK> (Architecture <Behavioral>) compiled.
Compiling vhdl file C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf in Library work.
Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ctrl_telegram_check> (Architecture <BEHAVIORAL>).
Entity <test_ctrl_telegram_check> analyzed. Unit <test_ctrl_telegram_check> generated.

Analyzing Entity <nib4_7seg_src> (Architecture <behavioral>).
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 74: Mux is complete : default of case is discarded
INFO:Xst:1561 - C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd line 100: Mux is complete : default of case is discarded
Entity <nib4_7seg_src> analyzed. Unit <nib4_7seg_src> generated.

Analyzing Entity <f_div50000> (Architecture <behavioral>).
Entity <f_div50000> analyzed. Unit <f_div50000> generated.

Analyzing Entity <clock_single_run_src> (Architecture <behavioral>).
Entity <clock_single_run_src> analyzed. Unit <clock_single_run_src> generated.

Analyzing Entity <deb_50mz_100ms_src> (Architecture <behavioral>).
Entity <deb_50mz_100ms_src> analyzed. Unit <deb_50mz_100ms_src> generated.

Analyzing Entity <ctrl_telegram_check> (Architecture <behavioral>).
Entity <ctrl_telegram_check> analyzed. Unit <ctrl_telegram_check> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CTRL_TELEGRAM_CHECK.vhd.
    Found 8-bit adder for signal <$n0148> created at line 119.
    Found 8-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_M>.
    Found 4-bit register for signal <SV>.
    Found 4-bit register for signal <SV_M>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   8 Multiplexer(s).
Unit <ctrl_telegram_check> synthesized.


Synthesizing Unit <deb_50mz_100ms_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/DEB_50MZ_100MS_SRC.vhd.
    Found 24-bit adder for signal <$n0009> created at line 61.
    Found 24-bit comparator greatequal for signal <$n0014> created at line 65.
    Found 24-bit subtractor for signal <$n0016> created at line 83.
    Found 24-bit register for signal <COUNT_DEB>.
    Found 24-bit register for signal <COUNT_DEB_M>.
    Found 1-bit register for signal <IN_DEB_S>.
    Found 1-bit register for signal <SV<0>>.
    Found 1-bit register for signal <SV_M<0>>.
    Found 1 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <deb_50mz_100ms_src> synthesized.


Synthesizing Unit <clock_single_run_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/CLOCK_SINGLE_RUN_SRC.vhd.
    Using one-hot encoding for signal <SV>.
    Found 1-bit register for signal <RUN_S>.
    Found 3-bit register for signal <SV>.
    Found 3-bit register for signal <SV_M>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <clock_single_run_src> synthesized.


Synthesizing Unit <f_div50000>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/F_DIV50000_SRC.vhd.
    Found 32-bit comparator less for signal <$n0002> created at line 28.
    Found 32-bit down counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <f_div50000> synthesized.


Synthesizing Unit <nib4_7seg_src>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/NIB4_7SEG_SRC.vhd.
    Found 16x7-bit ROM for signal <$n0004>.
    Found 2-bit up counter for signal <COUNTER>.
    Found 4-bit 4-to-1 multiplexer for signal <NIB_ANZ>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <nib4_7seg_src> synthesized.


Synthesizing Unit <test_ctrl_telegram_check>.
    Related source file is C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/TEST_CTRL_TELEGRAM_CHECK.vhf.
Unit <test_ctrl_telegram_check> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 1
 16x7-bit ROM                      : 1
# Adders/Subtractors               : 3
 24-bit subtractor                 : 1
 24-bit adder                      : 1
 8-bit adder                       : 1
# Counters                         : 2
 2-bit up counter                  : 1
 32-bit down counter               : 1
# Registers                        : 12
 1-bit register                    : 4
 24-bit register                   : 2
 8-bit register                    : 2
 4-bit register                    : 2
 3-bit register                    : 2
# Comparators                      : 2
 32-bit comparator less            : 1
 24-bit comparator greatequal      : 1
# Multiplexers                     : 10
 4-bit 4-to-1 multiplexer          : 1
 1-bit 2-to-1 multiplexer          : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <test_ctrl_telegram_check> ...

Optimizing unit <deb_50mz_100ms_src> ...

Optimizing unit <ctrl_telegram_check> ...

Optimizing unit <clock_single_run_src> ...

Optimizing unit <f_div50000> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programme/XILINX/WEBPACK_6P3.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ctrl_telegram_check, actual ratio is 11.
FlipFlop XLXI_10_SV_2 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_3 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_1 has been replicated 1 time(s)
FlipFlop XLXI_10_SV_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                     198  out of   1920    10%  
 Number of Slice Flip Flops:           120  out of   3840     3%  
 Number of 4 input LUTs:               343  out of   3840     8%  
 Number of bonded IOBs:                 43  out of    173    24%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
F_50MHZ_T9                         | BUFGP                  | 118   |
XLXI_3_GE_stage_cyo(XLXI_3_GE_stagecy:O)| NONE(*)(XLXI_2_COUNTER_1)| 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.913ns (Maximum Frequency: 67.056MHz)
   Minimum input arrival time before clock: 9.733ns
   Maximum output required time after clock: 11.398ns
   Maximum combinational path delay: 14.732ns

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo -uc
test_ctrl_telegram_check.ucf -p xc3s200-ft256-5 test_ctrl_telegram_check.ngc
test_ctrl_telegram_check.ngd 

Reading NGO file
"C:/STUDY/UEBUNG/Studium/Profibus/TEST_CTRL_TELEGRAM_CHECK/test_ctrl_telegram_ch
eck.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "test_ctrl_telegram_check.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'TELEGRAM_STOP' has no load
WARNING:NgdBuild:454 - logical net 'PAUSE_END' has no load
WARNING:NgdBuild:454 - logical net 'ERROR_CTRL' has no load
WARNING:NgdBuild:454 - logical net 'PARITY_OK' has no load
WARNING:NgdBuild:454 - logical net 'BYTE_CMPLT' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Total memory usage is 41956 kilobytes

Writing NGD file "test_ctrl_telegram_check.ngd" ...

Writing NGDBUILD log file "test_ctrl_telegram_check.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------

deleting test_ctrl_telegram_check.vhf
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.lso
deleting test_ctrl_telegram_check.syr
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.sprj
deleting test_ctrl_telegram_check.ana
deleting test_ctrl_telegram_check.stx
deleting test_ctrl_telegram_check.cmd_log
deleting test_ctrl_telegram_check.ngc
deleting test_ctrl_telegram_check.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting c:\study\uebung\studium\profibus\test_ctrl_telegram_check/_ngo
deleting test_ctrl_telegram_check.ngd
deleting test_ctrl_telegram_check_ngdbuild.nav
deleting test_ctrl_telegram_check.bld
deleting test_ctrl_telegram_check.ucf.untf
deleting test_ctrl_telegram_check.cmd_log
deleting __projnav/parentAssignPackagePinsApp_tcl.rsp
deleting test_ctrl_telegram_check.prj
deleting test_ctrl_telegram_check.prj
deleting __projnav/test_ctrl_telegram_check.xst
deleting ./xst
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK.gfl
deleting __projnav/TEST_CTRL_TELEGRAM_CHECK_flowplus.gfl
Finished cleaning up project

