
*** Running vivado
    with args -log MicroBlazeDemo1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MicroBlazeDemo1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MicroBlazeDemo1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/digital_system_design/ip_repo/my_pwm_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'MicroBlazeDemo1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
MicroBlazeDemo1_my_pwm_ip_0_0

Command: synth_design -top MicroBlazeDemo1_wrapper -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 492.977 ; gain = 103.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_wrapper' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/hdl/MicroBlazeDemo1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:13]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_axi_uartlite_0_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_axi_uartlite_0_0' (1#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'MicroBlazeDemo1_axi_uartlite_0_0' requires 22 connections, but only 21 given [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:128]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_clk_wiz_1_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_clk_wiz_1_0' (2#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_mdm_1_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_mdm_1_0' (3#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_microblaze_0_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_microblaze_0_0' (4#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'MicroBlazeDemo1_microblaze_0_0' requires 52 connections, but only 51 given [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:166]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_microblaze_0_axi_periph_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:349]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1ANKYGI' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:959]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1ANKYGI' (5#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:959]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_3SNJI4' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:1105]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_3SNJI4' (6#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:1105]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_FM0RAN' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_FM0RAN' (7#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:1237]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_11VVZVU' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:1617]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_11VVZVU' (8#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:1617]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_xbar_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_xbar_0' (9#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_microblaze_0_axi_periph_0' (10#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:349]
WARNING: [Synth 8-350] instance 'microblaze_0_axi_periph' of module 'MicroBlazeDemo1_microblaze_0_axi_periph_0' requires 84 connections, but only 73 given [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:218]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1WUY5YH' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:1383]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_dlmb_bram_if_cntlr_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_dlmb_bram_if_cntlr_0' (11#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_dlmb_v10_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_dlmb_v10_0' (12#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'MicroBlazeDemo1_dlmb_v10_0' requires 25 connections, but only 24 given [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:1529]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_ilmb_bram_if_cntlr_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_ilmb_bram_if_cntlr_0' (13#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_ilmb_v10_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_ilmb_v10_0' (14#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'MicroBlazeDemo1_ilmb_v10_0' requires 25 connections, but only 24 given [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:1575]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_lmb_bram_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_lmb_bram_0' (15#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'MicroBlazeDemo1_lmb_bram_0' requires 16 connections, but only 14 given [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:1600]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1WUY5YH' (16#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:1383]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_my_pwm_ip_0_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_my_pwm_ip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_my_pwm_ip_0_0' (17#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_my_pwm_ip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MicroBlazeDemo1_rst_clk_wiz_1_100M_0' [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_rst_clk_wiz_1_100M_0' (18#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/.Xil/Vivado-4584-DESKTOP-37A9H0N/realtime/MicroBlazeDemo1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'MicroBlazeDemo1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 8 given [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:338]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1' (19#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlazeDemo1_wrapper' (20#1) [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/hdl/MicroBlazeDemo1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_11VVZVU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_11VVZVU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_11VVZVU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_11VVZVU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_FM0RAN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_FM0RAN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_FM0RAN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_FM0RAN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_3SNJI4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_3SNJI4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_3SNJI4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_3SNJI4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1ANKYGI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1ANKYGI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1ANKYGI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1ANKYGI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 548.816 ; gain = 158.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 548.816 ; gain = 158.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 548.816 ; gain = 158.855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_microblaze_0_0/MicroBlazeDemo1_microblaze_0_0/MicroBlazeDemo1_microblaze_0_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_microblaze_0_0/MicroBlazeDemo1_microblaze_0_0/MicroBlazeDemo1_microblaze_0_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0'
Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_uartlite_0_0/MicroBlazeDemo1_axi_uartlite_0_0/MicroBlazeDemo1_axi_uartlite_0_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/axi_uartlite_0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_axi_uartlite_0_0/MicroBlazeDemo1_axi_uartlite_0_0/MicroBlazeDemo1_axi_uartlite_0_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/axi_uartlite_0'
Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_dlmb_v10_0/MicroBlazeDemo1_dlmb_v10_0/MicroBlazeDemo1_dlmb_v10_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_dlmb_v10_0/MicroBlazeDemo1_dlmb_v10_0/MicroBlazeDemo1_dlmb_v10_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_ilmb_v10_0/MicroBlazeDemo1_ilmb_v10_0/MicroBlazeDemo1_dlmb_v10_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_ilmb_v10_0/MicroBlazeDemo1_ilmb_v10_0/MicroBlazeDemo1_dlmb_v10_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_dlmb_bram_if_cntlr_0/MicroBlazeDemo1_dlmb_bram_if_cntlr_0/MicroBlazeDemo1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_dlmb_bram_if_cntlr_0/MicroBlazeDemo1_dlmb_bram_if_cntlr_0/MicroBlazeDemo1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_ilmb_bram_if_cntlr_0/MicroBlazeDemo1_ilmb_bram_if_cntlr_0/MicroBlazeDemo1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_ilmb_bram_if_cntlr_0/MicroBlazeDemo1_ilmb_bram_if_cntlr_0/MicroBlazeDemo1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_lmb_bram_0/MicroBlazeDemo1_lmb_bram_0/MicroBlazeDemo1_lmb_bram_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_lmb_bram_0/MicroBlazeDemo1_lmb_bram_0/MicroBlazeDemo1_lmb_bram_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_mdm_1_0/MicroBlazeDemo1_mdm_1_0/MicroBlazeDemo1_mdm_1_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/mdm_1'
Finished Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_mdm_1_0/MicroBlazeDemo1_mdm_1_0/MicroBlazeDemo1_mdm_1_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/mdm_1'
Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/clk_wiz_1'
Finished Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/clk_wiz_1'
Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_rst_clk_wiz_1_100M_0/MicroBlazeDemo1_rst_clk_wiz_1_100M_0/MicroBlazeDemo1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_rst_clk_wiz_1_100M_0/MicroBlazeDemo1_rst_clk_wiz_1_100M_0/MicroBlazeDemo1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/rst_clk_wiz_1_100M'
Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_xbar_0/MicroBlazeDemo1_xbar_0/MicroBlazeDemo1_xbar_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_xbar_0/MicroBlazeDemo1_xbar_0/MicroBlazeDemo1_xbar_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_my_pwm_ip_0_0/MicroBlazeDemo1_my_pwm_ip_0_0/MicroBlazeDemo1_my_pwm_ip_0_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/my_pwm_ip_0'
Finished Parsing XDC File [e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_my_pwm_ip_0_0/MicroBlazeDemo1_my_pwm_ip_0_0/MicroBlazeDemo1_my_pwm_ip_0_0_in_context.xdc] for cell 'MicroBlazeDemo1_i/my_pwm_ip_0'
Parsing XDC File [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[7]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[6]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[5]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[4]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[3]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[2]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[1]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[0]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[0]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[1]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[2]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[3]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[4]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[5]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[6]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'led_tri_o[7]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[7]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[6]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[5]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[4]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[3]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[2]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[1]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[0]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[7]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[6]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[5]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[4]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[3]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[2]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[1]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[0]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[0]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[1]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[2]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[3]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[4]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[5]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[6]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led_tri_io[7]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[0]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[1]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[2]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[3]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[4]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[5]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[6]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'switch_tri_io[7]'. [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc:58]
Finished Parsing XDC File [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/MicroBlazeDemo1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/constrs_1/new/microblaze.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MicroBlazeDemo1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MicroBlazeDemo1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 841.523 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 841.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 841.523 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 841.523 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 841.523 ; gain = 451.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 841.523 ; gain = 451.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.srcs/sources_1/bd/MicroBlazeDemo1/ip/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0/MicroBlazeDemo1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MicroBlazeDemo1_i/my_pwm_ip_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 841.523 ; gain = 451.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 841.523 ; gain = 451.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design MicroBlazeDemo1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 841.523 ; gain = 451.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'MicroBlazeDemo1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'MicroBlazeDemo1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MicroBlazeDemo1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'MicroBlazeDemo1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MicroBlazeDemo1_i/mdm_1/Dbg_Clk_0' to pin 'MicroBlazeDemo1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MicroBlazeDemo1_i/mdm_1/Dbg_Update_0' to pin 'MicroBlazeDemo1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MicroBlazeDemo1_i/clk_wiz_1/clk_out1' to pin 'MicroBlazeDemo1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 862.348 ; gain = 472.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 862.496 ; gain = 472.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 872.832 ; gain = 482.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 872.832 ; gain = 482.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 872.832 ; gain = 482.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 872.832 ; gain = 482.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 872.832 ; gain = 482.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 872.832 ; gain = 482.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 872.832 ; gain = 482.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |MicroBlazeDemo1_xbar_0               |         1|
|2     |MicroBlazeDemo1_axi_uartlite_0_0     |         1|
|3     |MicroBlazeDemo1_clk_wiz_1_0          |         1|
|4     |MicroBlazeDemo1_mdm_1_0              |         1|
|5     |MicroBlazeDemo1_microblaze_0_0       |         1|
|6     |MicroBlazeDemo1_my_pwm_ip_0_0        |         1|
|7     |MicroBlazeDemo1_rst_clk_wiz_1_100M_0 |         1|
|8     |MicroBlazeDemo1_dlmb_bram_if_cntlr_0 |         1|
|9     |MicroBlazeDemo1_dlmb_v10_0           |         1|
|10    |MicroBlazeDemo1_ilmb_bram_if_cntlr_0 |         1|
|11    |MicroBlazeDemo1_ilmb_v10_0           |         1|
|12    |MicroBlazeDemo1_lmb_bram_0           |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |MicroBlazeDemo1_axi_uartlite_0_0     |     1|
|2     |MicroBlazeDemo1_clk_wiz_1_0          |     1|
|3     |MicroBlazeDemo1_dlmb_bram_if_cntlr_0 |     1|
|4     |MicroBlazeDemo1_dlmb_v10_0           |     1|
|5     |MicroBlazeDemo1_ilmb_bram_if_cntlr_0 |     1|
|6     |MicroBlazeDemo1_ilmb_v10_0           |     1|
|7     |MicroBlazeDemo1_lmb_bram_0           |     1|
|8     |MicroBlazeDemo1_mdm_1_0              |     1|
|9     |MicroBlazeDemo1_microblaze_0_0       |     1|
|10    |MicroBlazeDemo1_my_pwm_ip_0_0        |     1|
|11    |MicroBlazeDemo1_rst_clk_wiz_1_100M_0 |     1|
|12    |MicroBlazeDemo1_xbar_0               |     1|
|13    |IBUF                                 |     2|
|14    |OBUF                                 |     3|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+------------------------------------------+------+
|      |Instance                      |Module                                    |Cells |
+------+------------------------------+------------------------------------------+------+
|1     |top                           |                                          |  1202|
|2     |  MicroBlazeDemo1_i           |MicroBlazeDemo1                           |  1197|
|3     |    microblaze_0_axi_periph   |MicroBlazeDemo1_microblaze_0_axi_periph_0 |   374|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1WUY5YH     |   496|
+------+------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 872.832 ; gain = 482.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 872.832 ; gain = 190.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 872.832 ; gain = 482.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 882.219 ; gain = 499.141
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/digital_system_design/MicroBlaze_custom_ip/MicroBlaze_custom_ip.runs/synth_1/MicroBlazeDemo1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MicroBlazeDemo1_wrapper_utilization_synth.rpt -pb MicroBlazeDemo1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 20:15:37 2022...
