==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'SA_propagating/src/mmult_explicit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.02 seconds. CPU system time: 0.45 seconds. Elapsed time: 1.79 seconds; current allocated memory: 462.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_7' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:120:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_8' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:121:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_9' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:126:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_10' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:127:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_11' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:135:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_12' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:142:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_13' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:151:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_14' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:152:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_5' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:104:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_7' (SA_propagating/src/mmult_explicit.cpp:120:20) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_8' (SA_propagating/src/mmult_explicit.cpp:121:39) in function 'mmult' completely with a factor of 3 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_9' (SA_propagating/src/mmult_explicit.cpp:126:35) in function 'mmult' completely with a factor of 3 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_10' (SA_propagating/src/mmult_explicit.cpp:127:40) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_11' (SA_propagating/src/mmult_explicit.cpp:135:36) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_12' (SA_propagating/src/mmult_explicit.cpp:142:36) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_13' (SA_propagating/src/mmult_explicit.cpp:151:36) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_14' (SA_propagating/src/mmult_explicit.cpp:152:40) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_5' (SA_propagating/src/mmult_explicit.cpp:104:20) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 1. (SA_propagating/src/mmult_explicit.cpp:47:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:57:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.98 seconds; current allocated memory: 463.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 465.852 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA' (SA_propagating/src/mmult_explicit.cpp:63) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB' (SA_propagating/src/mmult_explicit.cpp:82) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC' (SA_propagating/src/mmult_explicit.cpp:163) in function 'mmult' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA' (SA_propagating/src/mmult_explicit.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.1' (SA_propagating/src/mmult_explicit.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.2' (SA_propagating/src/mmult_explicit.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.3' (SA_propagating/src/mmult_explicit.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localB' (SA_propagating/src/mmult_explicit.cpp:47) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localB.1' (SA_propagating/src/mmult_explicit.cpp:47) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localB.2' (SA_propagating/src/mmult_explicit.cpp:47) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localB.3' (SA_propagating/src/mmult_explicit.cpp:47) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'localA' (SA_propagating/src/mmult_explicit.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.1' (SA_propagating/src/mmult_explicit.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.2' (SA_propagating/src/mmult_explicit.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.3' (SA_propagating/src/mmult_explicit.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (SA_propagating/src/mmult_explicit.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB.1' (SA_propagating/src/mmult_explicit.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB.2' (SA_propagating/src/mmult_explicit.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB.3' (SA_propagating/src/mmult_explicit.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SA_propagating/src/mmult_explicit.cpp:116:9) to (SA_propagating/src/mmult_explicit.cpp:115:31) in function 'mmult'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 490.691 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem2' (SA_propagating/src/mmult_explicit.cpp:169:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem1' (SA_propagating/src/mmult_explicit.cpp:89:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem0' (SA_propagating/src/mmult_explicit.cpp:70:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 532.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 534.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 534.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 535.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 535.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 536.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 536.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_115_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_115_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 539.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 539.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 539.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 539.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 540.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 540.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 540.879 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'SA_propagating/src/mmult_explicit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.03 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.65 seconds; current allocated memory: 462.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_7' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:120:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_8' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:121:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_9' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:126:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_10' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:127:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_11' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:135:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_12' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:142:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_13' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:151:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_14' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:152:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_5' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:104:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_7' (SA_propagating/src/mmult_explicit.cpp:120:20) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_8' (SA_propagating/src/mmult_explicit.cpp:121:39) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_9' (SA_propagating/src/mmult_explicit.cpp:126:35) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_10' (SA_propagating/src/mmult_explicit.cpp:127:40) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_11' (SA_propagating/src/mmult_explicit.cpp:135:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_12' (SA_propagating/src/mmult_explicit.cpp:142:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_13' (SA_propagating/src/mmult_explicit.cpp:151:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_14' (SA_propagating/src/mmult_explicit.cpp:152:40) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_5' (SA_propagating/src/mmult_explicit.cpp:104:20) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 1. (SA_propagating/src/mmult_explicit.cpp:47:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:57:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.8 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.3 seconds; current allocated memory: 463.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.02 seconds. CPU system time: 0.52 seconds. Elapsed time: 1.54 seconds; current allocated memory: 484.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.44 seconds; current allocated memory: 487.168 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA' (SA_propagating/src/mmult_explicit.cpp:63) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB' (SA_propagating/src/mmult_explicit.cpp:82) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC' (SA_propagating/src/mmult_explicit.cpp:163) in function 'mmult' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SA_propagating/src/mmult_explicit.cpp:116:9) to (SA_propagating/src/mmult_explicit.cpp:115:31) in function 'mmult'... converting 65 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.92 seconds. CPU system time: 0.6 seconds. Elapsed time: 2.41 seconds; current allocated memory: 526.145 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'localA' (SA_propagating/src/mmult_explicit.cpp:70:22)
INFO: [HLS 200-472] Inferring partial write operation for 'localB' (SA_propagating/src/mmult_explicit.cpp:89:22)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem2' (SA_propagating/src/mmult_explicit.cpp:169:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem1' (SA_propagating/src/mmult_explicit.cpp:89:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem0' (SA_propagating/src/mmult_explicit.cpp:70:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.39 seconds; current allocated memory: 577.254 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.51 seconds; current allocated memory: 581.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 581.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 582.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 582.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 583.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 583.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_115_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_115_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.06 seconds. CPU system time: 0 seconds. Elapsed time: 5.06 seconds; current allocated memory: 622.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 622.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.01 seconds. CPU system time: 0 seconds. Elapsed time: 2.01 seconds; current allocated memory: 622.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 622.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0 seconds. Elapsed time: 1.58 seconds; current allocated memory: 628.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.56 seconds. CPU system time: 0 seconds. Elapsed time: 2.56 seconds; current allocated memory: 628.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.86 seconds. CPU system time: 0 seconds. Elapsed time: 2.87 seconds; current allocated memory: 628.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 629.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_systolic1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 631.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_VITIS_LOOP_115_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_VITIS_LOOP_115_6' pipeline 'VITIS_LOOP_115_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_Pipeline_VITIS_LOOP_115_6' is 23558, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln115_fu_14872_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_166_32_1_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'SA_propagating/src/mmult_explicit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.92 seconds. CPU system time: 0.31 seconds. Elapsed time: 1.56 seconds; current allocated memory: 462.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_7' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:120:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_8' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:121:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_9' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:126:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_10' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:127:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_11' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:135:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_12' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:142:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_13' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:151:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_14' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:152:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_5' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:104:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_7' (SA_propagating/src/mmult_explicit.cpp:120:20) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_8' (SA_propagating/src/mmult_explicit.cpp:121:39) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_9' (SA_propagating/src/mmult_explicit.cpp:126:35) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_10' (SA_propagating/src/mmult_explicit.cpp:127:40) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_11' (SA_propagating/src/mmult_explicit.cpp:135:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_12' (SA_propagating/src/mmult_explicit.cpp:142:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_13' (SA_propagating/src/mmult_explicit.cpp:151:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_14' (SA_propagating/src/mmult_explicit.cpp:152:40) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_5' (SA_propagating/src/mmult_explicit.cpp:104:20) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 1. (SA_propagating/src/mmult_explicit.cpp:47:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:57:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.3 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.95 seconds; current allocated memory: 463.582 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.98 seconds; current allocated memory: 484.637 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 486.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA' (SA_propagating/src/mmult_explicit.cpp:63) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB' (SA_propagating/src/mmult_explicit.cpp:82) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC' (SA_propagating/src/mmult_explicit.cpp:163) in function 'mmult' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SA_propagating/src/mmult_explicit.cpp:116:9) to (SA_propagating/src/mmult_explicit.cpp:115:31) in function 'mmult'... converting 65 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.02 seconds. CPU system time: 0 seconds. Elapsed time: 3.06 seconds; current allocated memory: 526.188 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'localA' (SA_propagating/src/mmult_explicit.cpp:70:22)
INFO: [HLS 200-472] Inferring partial write operation for 'localB' (SA_propagating/src/mmult_explicit.cpp:89:22)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem2' (SA_propagating/src/mmult_explicit.cpp:169:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem1' (SA_propagating/src/mmult_explicit.cpp:89:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem0' (SA_propagating/src/mmult_explicit.cpp:70:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 577.277 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 581.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 581.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 582.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 582.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 583.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 583.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_115_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_115_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.04 seconds. CPU system time: 0 seconds. Elapsed time: 5.05 seconds; current allocated memory: 622.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 622.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0 seconds. Elapsed time: 2.18 seconds; current allocated memory: 622.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 622.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0 seconds. Elapsed time: 1.7 seconds; current allocated memory: 628.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.62 seconds. CPU system time: 0 seconds. Elapsed time: 2.62 seconds; current allocated memory: 628.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.98 seconds. CPU system time: 0 seconds. Elapsed time: 2.99 seconds; current allocated memory: 628.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 629.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_systolic1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 631.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_VITIS_LOOP_115_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_VITIS_LOOP_115_6' pipeline 'VITIS_LOOP_115_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_Pipeline_VITIS_LOOP_115_6' is 23558, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln115_fu_14872_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_166_32_1_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'SA_propagating/src/mmult_explicit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.59 seconds. CPU system time: 0.58 seconds. Elapsed time: 1.62 seconds; current allocated memory: 462.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_5' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:120:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_6' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:121:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_7' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:126:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_8' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:127:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_9' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:135:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_10' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:142:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_11' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:151:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_12' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:152:40)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_5' (SA_propagating/src/mmult_explicit.cpp:120:20) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_6' (SA_propagating/src/mmult_explicit.cpp:121:39) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_7' (SA_propagating/src/mmult_explicit.cpp:126:35) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_8' (SA_propagating/src/mmult_explicit.cpp:127:39) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_9' (SA_propagating/src/mmult_explicit.cpp:135:35) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_10' (SA_propagating/src/mmult_explicit.cpp:142:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_11' (SA_propagating/src/mmult_explicit.cpp:151:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_12' (SA_propagating/src/mmult_explicit.cpp:152:40) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 1. (SA_propagating/src/mmult_explicit.cpp:47:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:57:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.36 seconds. CPU system time: 0.37 seconds. Elapsed time: 7.78 seconds; current allocated memory: 463.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.512 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 471.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 472.273 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA' (SA_propagating/src/mmult_explicit.cpp:63) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB' (SA_propagating/src/mmult_explicit.cpp:82) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC' (SA_propagating/src/mmult_explicit.cpp:163) in function 'mmult' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SA_propagating/src/mmult_explicit.cpp:116:9) to (SA_propagating/src/mmult_explicit.cpp:115:13) in function 'mmult'... converting 65 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.27 seconds. CPU system time: 0 seconds. Elapsed time: 2.28 seconds; current allocated memory: 509.141 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'localA' (SA_propagating/src/mmult_explicit.cpp:70:22)
INFO: [HLS 200-472] Inferring partial write operation for 'localB' (SA_propagating/src/mmult_explicit.cpp:89:22)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem2' (SA_propagating/src/mmult_explicit.cpp:169:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem1' (SA_propagating/src/mmult_explicit.cpp:89:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem0' (SA_propagating/src/mmult_explicit.cpp:70:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 555.660 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 559.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 559.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 559.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.77 seconds. CPU system time: 0 seconds. Elapsed time: 4.77 seconds; current allocated memory: 591.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.85 seconds. CPU system time: 0 seconds. Elapsed time: 1.85 seconds; current allocated memory: 591.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0 seconds. Elapsed time: 1.96 seconds; current allocated memory: 591.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 591.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.59 seconds. CPU system time: 0 seconds. Elapsed time: 1.58 seconds; current allocated memory: 598.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.52 seconds. CPU system time: 0 seconds. Elapsed time: 2.51 seconds; current allocated memory: 598.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.83 seconds. CPU system time: 0 seconds. Elapsed time: 2.84 seconds; current allocated memory: 598.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 599.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_Pipeline_systolic1' is 23583 from HDL expression: ((ap_start_int == 1'b1) & (icmp_ln115_fu_10808_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_166_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_systolic1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 622.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_writeC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.49 seconds. CPU system time: 0 seconds. Elapsed time: 4.49 seconds; current allocated memory: 696.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'a_row', 'a_col', 'b_col' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'SA_propagating/src/mmult_explicit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.48 seconds. CPU system time: 0.47 seconds. Elapsed time: 1.46 seconds; current allocated memory: 462.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_5' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:120:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_6' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:121:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_7' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:126:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_8' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:127:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_9' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:135:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_10' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:142:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_11' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:151:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_12' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:152:40)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_5' (SA_propagating/src/mmult_explicit.cpp:120:20) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_6' (SA_propagating/src/mmult_explicit.cpp:121:39) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_7' (SA_propagating/src/mmult_explicit.cpp:126:35) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_8' (SA_propagating/src/mmult_explicit.cpp:127:39) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_9' (SA_propagating/src/mmult_explicit.cpp:135:35) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_10' (SA_propagating/src/mmult_explicit.cpp:142:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_11' (SA_propagating/src/mmult_explicit.cpp:151:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_12' (SA_propagating/src/mmult_explicit.cpp:152:40) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 1. (SA_propagating/src/mmult_explicit.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:47:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:57:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.26 seconds. CPU system time: 0.59 seconds. Elapsed time: 6.87 seconds; current allocated memory: 463.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.512 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 469.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 470.266 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA' (SA_propagating/src/mmult_explicit.cpp:63) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB' (SA_propagating/src/mmult_explicit.cpp:82) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC' (SA_propagating/src/mmult_explicit.cpp:163) in function 'mmult' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SA_propagating/src/mmult_explicit.cpp:116:9) to (SA_propagating/src/mmult_explicit.cpp:115:13) in function 'mmult'... converting 65 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.28 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 503.875 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'localA' (SA_propagating/src/mmult_explicit.cpp:70:22)
INFO: [HLS 200-472] Inferring partial write operation for 'localB' (SA_propagating/src/mmult_explicit.cpp:89:22)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem2' (SA_propagating/src/mmult_explicit.cpp:169:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem1' (SA_propagating/src/mmult_explicit.cpp:89:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem0' (SA_propagating/src/mmult_explicit.cpp:70:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 544.559 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 547.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 547.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 548.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 548.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.99 seconds. CPU system time: 0 seconds. Elapsed time: 2.99 seconds; current allocated memory: 575.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0 seconds. Elapsed time: 2.04 seconds; current allocated memory: 575.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0 seconds. Elapsed time: 2.14 seconds; current allocated memory: 575.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 575.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 575.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 575.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 575.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 577.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_systolic1' pipeline 'systolic1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_Pipeline_systolic1' is 23583 from HDL expression: ((icmp_ln115_reg_21320 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_systolic1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 597.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_writeC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.63 seconds. CPU system time: 0 seconds. Elapsed time: 4.63 seconds; current allocated memory: 657.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'a_row', 'a_col', 'b_col' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'SA_propagating/src/mmult_explicit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.43 seconds. Elapsed time: 1.55 seconds; current allocated memory: 462.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_5' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:120:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_6' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:121:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_7' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:126:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_8' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:127:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_9' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:135:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_10' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:142:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_11' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:151:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_12' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:152:40)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_5' (SA_propagating/src/mmult_explicit.cpp:120:20) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_6' (SA_propagating/src/mmult_explicit.cpp:121:39) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_7' (SA_propagating/src/mmult_explicit.cpp:126:35) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_8' (SA_propagating/src/mmult_explicit.cpp:127:39) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_9' (SA_propagating/src/mmult_explicit.cpp:135:35) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_10' (SA_propagating/src/mmult_explicit.cpp:142:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_11' (SA_propagating/src/mmult_explicit.cpp:151:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_12' (SA_propagating/src/mmult_explicit.cpp:152:40) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 1. (SA_propagating/src/mmult_explicit.cpp:47:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:57:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.29 seconds. CPU system time: 0.36 seconds. Elapsed time: 7.69 seconds; current allocated memory: 463.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.512 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 471.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 472.270 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA' (SA_propagating/src/mmult_explicit.cpp:63) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB' (SA_propagating/src/mmult_explicit.cpp:82) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC' (SA_propagating/src/mmult_explicit.cpp:163) in function 'mmult' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SA_propagating/src/mmult_explicit.cpp:116:9) to (SA_propagating/src/mmult_explicit.cpp:115:13) in function 'mmult'... converting 65 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 509.141 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'localA' (SA_propagating/src/mmult_explicit.cpp:70:22)
INFO: [HLS 200-472] Inferring partial write operation for 'localB' (SA_propagating/src/mmult_explicit.cpp:89:22)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem2' (SA_propagating/src/mmult_explicit.cpp:169:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem1' (SA_propagating/src/mmult_explicit.cpp:89:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem0' (SA_propagating/src/mmult_explicit.cpp:70:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 555.664 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 559.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 559.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 559.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 559.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.84 seconds. CPU system time: 0 seconds. Elapsed time: 4.84 seconds; current allocated memory: 591.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 591.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0 seconds. Elapsed time: 2.21 seconds; current allocated memory: 591.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 591.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.64 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 598.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.62 seconds. CPU system time: 0 seconds. Elapsed time: 2.61 seconds; current allocated memory: 598.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3 seconds; current allocated memory: 598.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 599.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_Pipeline_systolic1' is 23583 from HDL expression: ((ap_start_int == 1'b1) & (icmp_ln115_fu_10808_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_166_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_systolic1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 622.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_writeC'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.58 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.66 seconds; current allocated memory: 691.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'a_row', 'a_col', 'b_col' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'SA_propagating/src/mmult_explicit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.76 seconds. CPU system time: 0.37 seconds. Elapsed time: 1.55 seconds; current allocated memory: 462.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_7' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:120:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_8' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:121:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_9' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:126:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_10' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:127:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_11' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:135:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_12' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:142:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_13' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:151:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_14' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:152:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_5' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:104:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_7' (SA_propagating/src/mmult_explicit.cpp:120:20) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_8' (SA_propagating/src/mmult_explicit.cpp:121:39) in function 'mmult' completely with a factor of 3 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_9' (SA_propagating/src/mmult_explicit.cpp:126:35) in function 'mmult' completely with a factor of 3 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_10' (SA_propagating/src/mmult_explicit.cpp:127:40) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_11' (SA_propagating/src/mmult_explicit.cpp:135:36) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_12' (SA_propagating/src/mmult_explicit.cpp:142:36) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_13' (SA_propagating/src/mmult_explicit.cpp:151:36) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_14' (SA_propagating/src/mmult_explicit.cpp:152:40) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_5' (SA_propagating/src/mmult_explicit.cpp:104:20) in function 'mmult' completely with a factor of 4 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 1. (SA_propagating/src/mmult_explicit.cpp:47:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:57:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.35 seconds; current allocated memory: 463.188 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 463.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 465.844 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA' (SA_propagating/src/mmult_explicit.cpp:63) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB' (SA_propagating/src/mmult_explicit.cpp:82) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC' (SA_propagating/src/mmult_explicit.cpp:163) in function 'mmult' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA' (SA_propagating/src/mmult_explicit.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.1' (SA_propagating/src/mmult_explicit.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.2' (SA_propagating/src/mmult_explicit.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localA.3' (SA_propagating/src/mmult_explicit.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localB' (SA_propagating/src/mmult_explicit.cpp:47) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localB.1' (SA_propagating/src/mmult_explicit.cpp:47) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localB.2' (SA_propagating/src/mmult_explicit.cpp:47) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'localB.3' (SA_propagating/src/mmult_explicit.cpp:47) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'localA' (SA_propagating/src/mmult_explicit.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.1' (SA_propagating/src/mmult_explicit.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.2' (SA_propagating/src/mmult_explicit.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.3' (SA_propagating/src/mmult_explicit.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB' (SA_propagating/src/mmult_explicit.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB.1' (SA_propagating/src/mmult_explicit.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB.2' (SA_propagating/src/mmult_explicit.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB.3' (SA_propagating/src/mmult_explicit.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SA_propagating/src/mmult_explicit.cpp:116:9) to (SA_propagating/src/mmult_explicit.cpp:115:31) in function 'mmult'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 490.746 MB.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem2' (SA_propagating/src/mmult_explicit.cpp:169:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem1' (SA_propagating/src/mmult_explicit.cpp:89:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem0' (SA_propagating/src/mmult_explicit.cpp:70:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 532.629 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 534.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 534.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 535.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 535.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 536.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 536.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_115_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_115_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 539.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 539.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 539.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 539.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 540.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 540.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 540.949 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'SA_propagating/src/mmult_explicit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 0.4 seconds. Elapsed time: 1.68 seconds; current allocated memory: 462.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_7' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:120:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_8' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:121:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_9' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:126:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_10' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:127:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_11' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:135:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_12' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:142:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_13' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:151:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_14' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:152:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_5' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:104:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_7' (SA_propagating/src/mmult_explicit.cpp:120:20) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_8' (SA_propagating/src/mmult_explicit.cpp:121:39) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_9' (SA_propagating/src/mmult_explicit.cpp:126:35) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_10' (SA_propagating/src/mmult_explicit.cpp:127:40) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_11' (SA_propagating/src/mmult_explicit.cpp:135:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_12' (SA_propagating/src/mmult_explicit.cpp:142:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_13' (SA_propagating/src/mmult_explicit.cpp:151:36) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_14' (SA_propagating/src/mmult_explicit.cpp:152:40) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_5' (SA_propagating/src/mmult_explicit.cpp:104:20) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 1. (SA_propagating/src/mmult_explicit.cpp:47:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:57:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0.43 seconds. Elapsed time: 6.46 seconds; current allocated memory: 463.582 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.66 seconds. CPU system time: 0 seconds. Elapsed time: 1.68 seconds; current allocated memory: 484.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 487.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA' (SA_propagating/src/mmult_explicit.cpp:63) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB' (SA_propagating/src/mmult_explicit.cpp:82) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC' (SA_propagating/src/mmult_explicit.cpp:163) in function 'mmult' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SA_propagating/src/mmult_explicit.cpp:116:9) to (SA_propagating/src/mmult_explicit.cpp:115:31) in function 'mmult'... converting 65 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.67 seconds. CPU system time: 0 seconds. Elapsed time: 2.68 seconds; current allocated memory: 526.152 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'localA' (SA_propagating/src/mmult_explicit.cpp:70:22)
INFO: [HLS 200-472] Inferring partial write operation for 'localB' (SA_propagating/src/mmult_explicit.cpp:89:22)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem2' (SA_propagating/src/mmult_explicit.cpp:169:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem1' (SA_propagating/src/mmult_explicit.cpp:89:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem0' (SA_propagating/src/mmult_explicit.cpp:70:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 577.277 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.4 seconds; current allocated memory: 581.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 581.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 582.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 582.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 583.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 583.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_115_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_115_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_115_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.84 seconds. CPU system time: 0 seconds. Elapsed time: 4.84 seconds; current allocated memory: 622.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.95 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 622.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.98 seconds; current allocated memory: 622.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 622.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.55 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 628.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.54 seconds. CPU system time: 0 seconds. Elapsed time: 2.54 seconds; current allocated memory: 628.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.92 seconds. CPU system time: 0 seconds. Elapsed time: 2.93 seconds; current allocated memory: 628.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 629.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_systolic1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 631.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_VITIS_LOOP_115_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_VITIS_LOOP_115_6' pipeline 'VITIS_LOOP_115_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_Pipeline_VITIS_LOOP_115_6' is 23558, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln115_fu_14872_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_166_32_1_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'SA_propagating/src/mmult_explicit.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 0.46 seconds. Elapsed time: 1.52 seconds; current allocated memory: 462.602 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_117_6' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:117:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_118_7' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:118:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_8' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:123:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_9' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:124:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_10' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:132:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_139_11' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:139:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_148_12' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:148:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_149_13' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:149:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_1' is marked as complete unroll implied by the pipeline pragma (SA_propagating/src/mmult_explicit.cpp:64:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_6' (SA_propagating/src/mmult_explicit.cpp:117:20) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_7' (SA_propagating/src/mmult_explicit.cpp:118:22) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_8' (SA_propagating/src/mmult_explicit.cpp:123:21) in function 'mmult' completely with a factor of 15 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_9' (SA_propagating/src/mmult_explicit.cpp:124:22) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_10' (SA_propagating/src/mmult_explicit.cpp:132:22) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_11' (SA_propagating/src/mmult_explicit.cpp:139:22) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_12' (SA_propagating/src/mmult_explicit.cpp:148:22) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_149_13' (SA_propagating/src/mmult_explicit.cpp:149:23) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (SA_propagating/src/mmult_explicit.cpp:64:19) in function 'mmult' completely with a factor of 16 (SA_propagating/src/mmult_explicit.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 1. (SA_propagating/src/mmult_explicit.cpp:47:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:54:6)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_propagating/src/mmult_explicit.cpp:57:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.84 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.42 seconds; current allocated memory: 463.582 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.73 seconds. CPU system time: 0 seconds. Elapsed time: 1.74 seconds; current allocated memory: 484.508 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 487.289 MB.
INFO: [XFORM 203-510] Pipelining loop 'readA' (SA_propagating/src/mmult_explicit.cpp:74) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readB' (SA_propagating/src/mmult_explicit.cpp:93) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'writeC' (SA_propagating/src/mmult_explicit.cpp:158) in function 'mmult' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SA_propagating/src/mmult_explicit.cpp:113:9) to (SA_propagating/src/mmult_explicit.cpp:112:2) in function 'mmult'... converting 65 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.02 seconds; current allocated memory: 526.340 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'localA' (SA_propagating/src/mmult_explicit.cpp:81:22)
INFO: [HLS 200-472] Inferring partial write operation for 'localB' (SA_propagating/src/mmult_explicit.cpp:100:22)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem2' (SA_propagating/src/mmult_explicit.cpp:164:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem1' (SA_propagating/src/mmult_explicit.cpp:100:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem0' (SA_propagating/src/mmult_explicit.cpp:81:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 577.289 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.69 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.79 seconds; current allocated memory: 582.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 582.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 583.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 583.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 584.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 584.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'systolic1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'systolic1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.14 seconds; current allocated memory: 622.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.08 seconds. CPU system time: 0 seconds. Elapsed time: 2.07 seconds; current allocated memory: 622.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 622.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 622.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.66 seconds; current allocated memory: 628.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.72 seconds; current allocated memory: 628.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_init'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.94 seconds; current allocated memory: 628.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 630.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 633.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_systolic1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_systolic1' pipeline 'systolic1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_Pipeline_systolic1' is 23558, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln112_fu_14872_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_166_32_1_1': 2 instance(s).
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
