
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={5,rS,rT,offset}
	F3= ICache[addr]={5,rS,rT,offset}

IF	F4= CP0.ASID=>IMMU.PID
	F5= PC.Out=>IMMU.IEA
	F6= IMMU.Addr=>IAddrReg.In
	F7= IMMU.Hit=>CU_IF.IMMUHit
	F8= PC.Out=>ICache.IEA
	F9= ICache.Out=>IR_IMMU.In
	F10= ICache.Out=>ICacheReg.In
	F11= ICache.Hit=>CU_IF.ICacheHit
	F12= ICache.Out=>IR_ID.In
	F13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F14= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F15= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F16= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F17= ICache.Hit=>FU.ICacheHit
	F18= FU.Halt_IF=>CU_IF.Halt
	F19= FU.Bub_IF=>CU_IF.Bub
	F20= CtrlASIDIn=0
	F21= CtrlCP0=0
	F22= CtrlEPCIn=0
	F23= CtrlExCodeIn=0
	F24= CtrlIMMU=0
	F25= CtrlPC=0
	F26= CtrlPCInc=1
	F27= CtrlIAddrReg=0
	F28= CtrlICache=0
	F29= CtrlIR_IMMU=0
	F30= CtrlICacheReg=0
	F31= CtrlIR_ID=1
	F32= CtrlIMem=0
	F33= CtrlIRMux=0
	F34= CtrlGPR=0
	F35= CtrlA_EX=0
	F36= CtrlB_EX=0
	F37= CtrlIR_EX=0
	F38= CtrlALUOut_MEM=0
	F39= CtrlConditionReg_MEM=0
	F40= CtrlIR_MEM=0
	F41= CtrlIR_DMMU1=0
	F42= CtrlIR_WB=0
	F43= CtrlA_MEM=0
	F44= CtrlA_WB=0
	F45= CtrlB_MEM=0
	F46= CtrlB_WB=0
	F47= CtrlALUOut_WB=0
	F48= CtrlConditionReg_DMMU1=0
	F49= CtrlConditionReg_WB=0
	F50= CtrlIR_DMMU2=0
	F51= CtrlConditionReg_DMMU2=0
	F52= GPR[rS]=a
	F53= GPR[rT]=b

ID	F86= IR_ID.Out=>FU.IR_ID
	F87= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F88= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F89= IR_ID.Out31_26=>CU_ID.Op
	F90= IR_ID.Out25_21=>GPR.RReg1
	F91= IR_ID.Out20_16=>GPR.RReg2
	F92= GPR.Rdata1=>FU.InID1
	F93= IR_ID.Out25_21=>FU.InID1_RReg
	F94= FU.OutID1=>A_EX.In
	F95= GPR.Rdata2=>FU.InID2
	F96= IR_ID.Out20_16=>FU.InID2_RReg
	F97= FU.OutID2=>B_EX.In
	F98= IR_ID.Out=>IR_EX.In
	F99= FU.Halt_ID=>CU_ID.Halt
	F100= FU.Bub_ID=>CU_ID.Bub
	F101= CtrlASIDIn=0
	F102= CtrlCP0=0
	F103= CtrlEPCIn=0
	F104= CtrlExCodeIn=0
	F105= CtrlIMMU=0
	F106= CtrlPC=0
	F107= CtrlPCInc=0
	F108= CtrlIAddrReg=0
	F109= CtrlICache=0
	F110= CtrlIR_IMMU=0
	F111= CtrlICacheReg=0
	F112= CtrlIR_ID=0
	F113= CtrlIMem=0
	F114= CtrlIRMux=0
	F115= CtrlGPR=0
	F116= CtrlA_EX=1
	F117= CtrlB_EX=1
	F118= CtrlIR_EX=1
	F119= CtrlALUOut_MEM=0
	F120= CtrlConditionReg_MEM=0
	F121= CtrlIR_MEM=0
	F122= CtrlIR_DMMU1=0
	F123= CtrlIR_WB=0
	F124= CtrlA_MEM=0
	F125= CtrlA_WB=0
	F126= CtrlB_MEM=0
	F127= CtrlB_WB=0
	F128= CtrlALUOut_WB=0
	F129= CtrlConditionReg_DMMU1=0
	F130= CtrlConditionReg_WB=0
	F131= CtrlIR_DMMU2=0
	F132= CtrlConditionReg_DMMU2=0

EX	F133= IR_EX.Out=>FU.IR_EX
	F134= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F135= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F136= IR_EX.Out31_26=>CU_EX.Op
	F137= IR_EX.Out15_0=>SEXT.In
	F138= PC.CIA=>ALU.A
	F139= SEXT.Out=>ALU.B
	F140= ALU.Func=6'b010010
	F141= ALU.Out=>ALUOut_MEM.In
	F142= A_EX.Out=>CMPU.A
	F143= B_EX.Out=>CMPU.B
	F144= CMPU.Func=6'b000011
	F145= CMPU.zero=>ConditionReg_MEM.In
	F146= IR_EX.Out=>IR_MEM.In
	F147= FU.InEX_WReg=5'b00000
	F148= CtrlASIDIn=0
	F149= CtrlCP0=0
	F150= CtrlEPCIn=0
	F151= CtrlExCodeIn=0
	F152= CtrlIMMU=0
	F153= CtrlPC=0
	F154= CtrlPCInc=0
	F155= CtrlIAddrReg=0
	F156= CtrlICache=0
	F157= CtrlIR_IMMU=0
	F158= CtrlICacheReg=0
	F159= CtrlIR_ID=0
	F160= CtrlIMem=0
	F161= CtrlIRMux=0
	F162= CtrlGPR=0
	F163= CtrlA_EX=0
	F164= CtrlB_EX=0
	F165= CtrlIR_EX=0
	F166= CtrlALUOut_MEM=1
	F167= CtrlConditionReg_MEM=1
	F168= CtrlIR_MEM=1
	F169= CtrlIR_DMMU1=0
	F170= CtrlIR_WB=0
	F171= CtrlA_MEM=0
	F172= CtrlA_WB=0
	F173= CtrlB_MEM=0
	F174= CtrlB_WB=0
	F175= CtrlALUOut_WB=0
	F176= CtrlConditionReg_DMMU1=0
	F177= CtrlConditionReg_WB=0
	F178= CtrlIR_DMMU2=0
	F179= CtrlConditionReg_DMMU2=0

MEM	F180= IR_MEM.Out=>FU.IR_MEM
	F181= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F182= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F183= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F184= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F185= IR_MEM.Out31_26=>CU_MEM.Op
	F186= ALUOut_MEM.Out=>PC.In
	F187= ConditionReg_MEM.Out=>CU_MEM.zero
	F188= IR_MEM.Out=>IR_DMMU1.In
	F189= IR_MEM.Out=>IR_WB.In
	F190= A_MEM.Out=>A_WB.In
	F191= B_MEM.Out=>B_WB.In
	F192= ALUOut_MEM.Out=>ALUOut_WB.In
	F193= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In
	F194= ConditionReg_MEM.Out=>ConditionReg_WB.In
	F195= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F196= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F197= FU.InMEM_WReg=5'b00000
	F198= CtrlASIDIn=0
	F199= CtrlCP0=0
	F200= CtrlEPCIn=0
	F201= CtrlExCodeIn=0
	F202= CtrlIMMU=0
	F203= CtrlPC=0
	F204= CtrlPCInc=0
	F205= CtrlIAddrReg=0
	F206= CtrlICache=0
	F207= CtrlIR_IMMU=0
	F208= CtrlICacheReg=0
	F209= CtrlIR_ID=0
	F210= CtrlIMem=0
	F211= CtrlIRMux=0
	F212= CtrlGPR=0
	F213= CtrlA_EX=0
	F214= CtrlB_EX=0
	F215= CtrlIR_EX=0
	F216= CtrlALUOut_MEM=0
	F217= CtrlConditionReg_MEM=0
	F218= CtrlIR_MEM=0
	F219= CtrlIR_DMMU1=1
	F220= CtrlIR_WB=1
	F221= CtrlA_MEM=0
	F222= CtrlA_WB=1
	F223= CtrlB_MEM=0
	F224= CtrlB_WB=1
	F225= CtrlALUOut_WB=1
	F226= CtrlConditionReg_DMMU1=1
	F227= CtrlConditionReg_WB=1
	F228= CtrlIR_DMMU2=0
	F229= CtrlConditionReg_DMMU2=0

WB	F311= IR_WB.Out=>FU.IR_WB
	F312= IR_WB.Out31_26=>CU_WB.Op
	F313= FU.InWB_WReg=5'b00000
	F314= CtrlASIDIn=0
	F315= CtrlCP0=0
	F316= CtrlEPCIn=0
	F317= CtrlExCodeIn=0
	F318= CtrlIMMU=0
	F319= CtrlPC=0
	F320= CtrlPCInc=0
	F321= CtrlIAddrReg=0
	F322= CtrlICache=0
	F323= CtrlIR_IMMU=0
	F324= CtrlICacheReg=0
	F325= CtrlIR_ID=0
	F326= CtrlIMem=0
	F327= CtrlIRMux=0
	F328= CtrlGPR=0
	F329= CtrlA_EX=0
	F330= CtrlB_EX=0
	F331= CtrlIR_EX=0
	F332= CtrlALUOut_MEM=0
	F333= CtrlConditionReg_MEM=0
	F334= CtrlIR_MEM=0
	F335= CtrlIR_DMMU1=0
	F336= CtrlIR_WB=0
	F337= CtrlA_MEM=0
	F338= CtrlA_WB=0
	F339= CtrlB_MEM=0
	F340= CtrlB_WB=0
	F341= CtrlALUOut_WB=0
	F342= CtrlConditionReg_DMMU1=0
	F343= CtrlConditionReg_WB=0
	F344= CtrlIR_DMMU2=0
	F345= CtrlConditionReg_DMMU2=0

POST	F346= [ConditionReg_WB]=CompareS(FU(a),FU(b))

