Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Oct 29 17:55:45 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1024/default_mul12/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (23)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 144 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src21_reg[0]/C
src21_reg[1]/C
src22_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src21_reg[0]/D
src21_reg[1]/D
src22_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  168          inf        0.000                      0                  168           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.504ns  (logic 7.539ns (48.628%)  route 7.965ns (51.372%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.723     1.116    compressor/gpc4/lut6_2_inst0/I0
    SLICE_X6Y72                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I0
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.100     1.216 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.875     2.091    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X6Y73                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.617     2.708 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.419     3.127    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X5Y76                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.225     3.352 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     3.969    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X4Y76                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     4.635 r  compressor/gpc72/carry4_inst0/O[3]
                         net (fo=4, routed)           0.531     5.165    compressor/gpc113/lut6_2_inst0/I3
    SLICE_X3Y75                                                       r  compressor/gpc113/lut6_2_inst0/LUT6/I3
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.234     5.399 r  compressor/gpc113/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.360     5.760    compressor/gpc113/lut6_2_inst0_n_1
    SLICE_X2Y75                                                       r  compressor/gpc113/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.287     6.047 r  compressor/gpc113/carry4_inst0/O[0]
                         net (fo=1, routed)           0.463     6.510    compressor/gpc153/lut6_2_inst3/I5
    SLICE_X3Y72                                                       r  compressor/gpc153/lut6_2_inst3/LUT6/I5
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.209     6.719 r  compressor/gpc153/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.719    compressor/gpc153/lut6_2_inst3_n_1
    SLICE_X3Y72                                                       r  compressor/gpc153/carry4_inst0/S[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.018 r  compressor/gpc153/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.640     7.657    compressor/gpc192/lut6_2_inst0/I4
    SLICE_X3Y74                                                       r  compressor/gpc192/lut6_2_inst0/LUT5/I4
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.105     7.762 r  compressor/gpc192/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.658     8.420    compressor/gpc192/lut6_2_inst0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc192/carry4_inst0/DI[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     9.042 r  compressor/gpc192/carry4_inst0/O[2]
                         net (fo=2, routed)           0.584     9.626    compressor/gpc225/lut5_prop3_0[0]
    SLICE_X0Y73                                                       r  compressor/gpc225/lut4_prop1/I3
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.217     9.843 r  compressor/gpc225/lut4_prop1/O
                         net (fo=1, routed)           0.000     9.843    compressor/gpc225/lut4_prop1_n_0
    SLICE_X0Y73                                                       r  compressor/gpc225/carry4_inst0/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    10.320 r  compressor/gpc225/carry4_inst0/O[3]
                         net (fo=2, routed)           0.600    10.920    compressor/gpc251/src0[2]
    SLICE_X0Y74                                                       r  compressor/gpc251/lut2_prop0/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.234    11.154 r  compressor/gpc251/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.154    compressor/gpc251/lut2_prop0_n_0
    SLICE_X0Y74                                                       r  compressor/gpc251/carry4_inst0/S[0]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452    11.606 r  compressor/gpc251/carry4_inst0/O[3]
                         net (fo=1, routed)           1.496    13.102    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.402    15.504 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.504    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.462ns  (logic 7.497ns (48.484%)  route 7.966ns (51.516%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.723     1.116    compressor/gpc4/lut6_2_inst0/I0
    SLICE_X6Y72                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I0
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.100     1.216 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.875     2.091    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X6Y73                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.617     2.708 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.419     3.127    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X5Y76                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.225     3.352 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     3.969    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X4Y76                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     4.635 r  compressor/gpc72/carry4_inst0/O[3]
                         net (fo=4, routed)           0.531     5.165    compressor/gpc113/lut6_2_inst0/I3
    SLICE_X3Y75                                                       r  compressor/gpc113/lut6_2_inst0/LUT6/I3
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.234     5.399 r  compressor/gpc113/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.360     5.760    compressor/gpc113/lut6_2_inst0_n_1
    SLICE_X2Y75                                                       r  compressor/gpc113/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.287     6.047 r  compressor/gpc113/carry4_inst0/O[0]
                         net (fo=1, routed)           0.463     6.510    compressor/gpc153/lut6_2_inst3/I5
    SLICE_X3Y72                                                       r  compressor/gpc153/lut6_2_inst3/LUT6/I5
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.209     6.719 r  compressor/gpc153/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.719    compressor/gpc153/lut6_2_inst3_n_1
    SLICE_X3Y72                                                       r  compressor/gpc153/carry4_inst0/S[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.018 r  compressor/gpc153/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.640     7.657    compressor/gpc192/lut6_2_inst0/I4
    SLICE_X3Y74                                                       r  compressor/gpc192/lut6_2_inst0/LUT5/I4
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.105     7.762 r  compressor/gpc192/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.658     8.420    compressor/gpc192/lut6_2_inst0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc192/carry4_inst0/DI[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     9.042 r  compressor/gpc192/carry4_inst0/O[2]
                         net (fo=2, routed)           0.584     9.626    compressor/gpc225/lut5_prop3_0[0]
    SLICE_X0Y73                                                       r  compressor/gpc225/lut4_prop1/I3
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.217     9.843 r  compressor/gpc225/lut4_prop1/O
                         net (fo=1, routed)           0.000     9.843    compressor/gpc225/lut4_prop1_n_0
    SLICE_X0Y73                                                       r  compressor/gpc225/carry4_inst0/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    10.320 r  compressor/gpc225/carry4_inst0/O[3]
                         net (fo=2, routed)           0.600    10.920    compressor/gpc251/src0[2]
    SLICE_X0Y74                                                       r  compressor/gpc251/lut2_prop0/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.234    11.154 r  compressor/gpc251/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.154    compressor/gpc251/lut2_prop0_n_0
    SLICE_X0Y74                                                       r  compressor/gpc251/carry4_inst0/S[0]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407    11.561 r  compressor/gpc251/carry4_inst0/O[2]
                         net (fo=1, routed)           1.496    13.058    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.405    15.462 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.462    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.401ns  (logic 7.350ns (47.728%)  route 8.050ns (52.272%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.723     1.116    compressor/gpc4/lut6_2_inst0/I0
    SLICE_X6Y72                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I0
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.100     1.216 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.875     2.091    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X6Y73                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.617     2.708 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.419     3.127    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X5Y76                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.225     3.352 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     3.969    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X4Y76                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     4.635 r  compressor/gpc72/carry4_inst0/O[3]
                         net (fo=4, routed)           0.531     5.165    compressor/gpc113/lut6_2_inst0/I3
    SLICE_X3Y75                                                       r  compressor/gpc113/lut6_2_inst0/LUT6/I3
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.234     5.399 r  compressor/gpc113/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.360     5.760    compressor/gpc113/lut6_2_inst0_n_1
    SLICE_X2Y75                                                       r  compressor/gpc113/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.287     6.047 r  compressor/gpc113/carry4_inst0/O[0]
                         net (fo=1, routed)           0.463     6.510    compressor/gpc153/lut6_2_inst3/I5
    SLICE_X3Y72                                                       r  compressor/gpc153/lut6_2_inst3/LUT6/I5
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.209     6.719 r  compressor/gpc153/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.719    compressor/gpc153/lut6_2_inst3_n_1
    SLICE_X3Y72                                                       r  compressor/gpc153/carry4_inst0/S[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.018 r  compressor/gpc153/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.640     7.657    compressor/gpc192/lut6_2_inst0/I4
    SLICE_X3Y74                                                       r  compressor/gpc192/lut6_2_inst0/LUT5/I4
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.105     7.762 r  compressor/gpc192/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.658     8.420    compressor/gpc192/lut6_2_inst0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc192/carry4_inst0/DI[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     9.042 r  compressor/gpc192/carry4_inst0/O[2]
                         net (fo=2, routed)           0.584     9.626    compressor/gpc225/lut5_prop3_0[0]
    SLICE_X0Y73                                                       r  compressor/gpc225/lut4_prop1/I3
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.217     9.843 r  compressor/gpc225/lut4_prop1/O
                         net (fo=1, routed)           0.000     9.843    compressor/gpc225/lut4_prop1_n_0
    SLICE_X0Y73                                                       r  compressor/gpc225/carry4_inst0/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    10.320 r  compressor/gpc225/carry4_inst0/O[3]
                         net (fo=2, routed)           0.600    10.920    compressor/gpc251/src0[2]
    SLICE_X0Y74                                                       r  compressor/gpc251/lut2_prop0/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.234    11.154 r  compressor/gpc251/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.154    compressor/gpc251/lut2_prop0_n_0
    SLICE_X0Y74                                                       r  compressor/gpc251/carry4_inst0/S[0]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.549 r  compressor/gpc251/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.581    13.130    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.270    15.401 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.401    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.348ns  (logic 7.384ns (48.111%)  route 7.964ns (51.889%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.723     1.116    compressor/gpc4/lut6_2_inst0/I0
    SLICE_X6Y72                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I0
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.100     1.216 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.875     2.091    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X6Y73                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.617     2.708 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.419     3.127    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X5Y76                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.225     3.352 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     3.969    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X4Y76                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     4.635 r  compressor/gpc72/carry4_inst0/O[3]
                         net (fo=4, routed)           0.531     5.165    compressor/gpc113/lut6_2_inst0/I3
    SLICE_X3Y75                                                       r  compressor/gpc113/lut6_2_inst0/LUT6/I3
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.234     5.399 r  compressor/gpc113/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.360     5.760    compressor/gpc113/lut6_2_inst0_n_1
    SLICE_X2Y75                                                       r  compressor/gpc113/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.287     6.047 r  compressor/gpc113/carry4_inst0/O[0]
                         net (fo=1, routed)           0.463     6.510    compressor/gpc153/lut6_2_inst3/I5
    SLICE_X3Y72                                                       r  compressor/gpc153/lut6_2_inst3/LUT6/I5
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.209     6.719 r  compressor/gpc153/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.719    compressor/gpc153/lut6_2_inst3_n_1
    SLICE_X3Y72                                                       r  compressor/gpc153/carry4_inst0/S[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.018 r  compressor/gpc153/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.640     7.657    compressor/gpc192/lut6_2_inst0/I4
    SLICE_X3Y74                                                       r  compressor/gpc192/lut6_2_inst0/LUT5/I4
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.105     7.762 r  compressor/gpc192/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.658     8.420    compressor/gpc192/lut6_2_inst0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc192/carry4_inst0/DI[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     9.042 r  compressor/gpc192/carry4_inst0/O[2]
                         net (fo=2, routed)           0.584     9.626    compressor/gpc225/lut5_prop3_0[0]
    SLICE_X0Y73                                                       r  compressor/gpc225/lut4_prop1/I3
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.217     9.843 r  compressor/gpc225/lut4_prop1/O
                         net (fo=1, routed)           0.000     9.843    compressor/gpc225/lut4_prop1_n_0
    SLICE_X0Y73                                                       r  compressor/gpc225/carry4_inst0/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    10.320 r  compressor/gpc225/carry4_inst0/O[3]
                         net (fo=2, routed)           0.600    10.920    compressor/gpc251/src0[2]
    SLICE_X0Y74                                                       r  compressor/gpc251/lut2_prop0/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.234    11.154 r  compressor/gpc251/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.154    compressor/gpc251/lut2_prop0_n_0
    SLICE_X0Y74                                                       r  compressor/gpc251/carry4_inst0/S[0]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    11.457 r  compressor/gpc251/carry4_inst0/O[1]
                         net (fo=1, routed)           1.495    12.952    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396    15.348 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.348    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.264ns  (logic 7.280ns (47.694%)  route 7.984ns (52.306%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.723     1.116    compressor/gpc4/lut6_2_inst0/I0
    SLICE_X6Y72                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I0
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.100     1.216 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.875     2.091    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X6Y73                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.617     2.708 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.419     3.127    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X5Y76                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.225     3.352 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     3.969    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X4Y76                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     4.635 r  compressor/gpc72/carry4_inst0/O[3]
                         net (fo=4, routed)           0.531     5.165    compressor/gpc113/lut6_2_inst0/I3
    SLICE_X3Y75                                                       r  compressor/gpc113/lut6_2_inst0/LUT6/I3
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.234     5.399 r  compressor/gpc113/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.360     5.760    compressor/gpc113/lut6_2_inst0_n_1
    SLICE_X2Y75                                                       r  compressor/gpc113/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.287     6.047 r  compressor/gpc113/carry4_inst0/O[0]
                         net (fo=1, routed)           0.463     6.510    compressor/gpc153/lut6_2_inst3/I5
    SLICE_X3Y72                                                       r  compressor/gpc153/lut6_2_inst3/LUT6/I5
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.209     6.719 r  compressor/gpc153/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.719    compressor/gpc153/lut6_2_inst3_n_1
    SLICE_X3Y72                                                       r  compressor/gpc153/carry4_inst0/S[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.018 r  compressor/gpc153/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.640     7.657    compressor/gpc192/lut6_2_inst0/I4
    SLICE_X3Y74                                                       r  compressor/gpc192/lut6_2_inst0/LUT5/I4
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.105     7.762 r  compressor/gpc192/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.658     8.420    compressor/gpc192/lut6_2_inst0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc192/carry4_inst0/DI[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     9.042 r  compressor/gpc192/carry4_inst0/O[2]
                         net (fo=2, routed)           0.584     9.626    compressor/gpc225/lut5_prop3_0[0]
    SLICE_X0Y73                                                       r  compressor/gpc225/lut4_prop1/I3
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.217     9.843 r  compressor/gpc225/lut4_prop1/O
                         net (fo=1, routed)           0.000     9.843    compressor/gpc225/lut4_prop1_n_0
    SLICE_X0Y73                                                       r  compressor/gpc225/carry4_inst0/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477    10.320 r  compressor/gpc225/carry4_inst0/O[3]
                         net (fo=2, routed)           0.600    10.920    compressor/gpc251/src0[2]
    SLICE_X0Y74                                                       r  compressor/gpc251/lut2_prop0/I1
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.234    11.154 r  compressor/gpc251/lut2_prop0/O
                         net (fo=1, routed)           0.000    11.154    compressor/gpc251/lut2_prop0_n_0
    SLICE_X0Y74                                                       r  compressor/gpc251/carry4_inst0/S[0]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187    11.341 r  compressor/gpc251/carry4_inst0/O[0]
                         net (fo=1, routed)           1.515    12.856    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.408    15.264 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.264    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.208ns  (logic 6.834ns (48.096%)  route 7.375ns (51.904%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.723     1.116    compressor/gpc4/lut6_2_inst0/I0
    SLICE_X6Y72                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I0
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.100     1.216 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.875     2.091    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X6Y73                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.617     2.708 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.419     3.127    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X5Y76                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.225     3.352 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     3.969    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X4Y76                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     4.635 r  compressor/gpc72/carry4_inst0/O[3]
                         net (fo=4, routed)           0.531     5.165    compressor/gpc113/lut6_2_inst0/I3
    SLICE_X3Y75                                                       r  compressor/gpc113/lut6_2_inst0/LUT6/I3
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.234     5.399 r  compressor/gpc113/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.360     5.760    compressor/gpc113/lut6_2_inst0_n_1
    SLICE_X2Y75                                                       r  compressor/gpc113/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.287     6.047 r  compressor/gpc113/carry4_inst0/O[0]
                         net (fo=1, routed)           0.463     6.510    compressor/gpc153/lut6_2_inst3/I5
    SLICE_X3Y72                                                       r  compressor/gpc153/lut6_2_inst3/LUT6/I5
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.209     6.719 r  compressor/gpc153/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.719    compressor/gpc153/lut6_2_inst3_n_1
    SLICE_X3Y72                                                       r  compressor/gpc153/carry4_inst0/S[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.018 r  compressor/gpc153/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.640     7.657    compressor/gpc192/lut6_2_inst0/I4
    SLICE_X3Y74                                                       r  compressor/gpc192/lut6_2_inst0/LUT5/I4
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.105     7.762 r  compressor/gpc192/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.658     8.420    compressor/gpc192/lut6_2_inst0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc192/carry4_inst0/DI[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.622     9.042 r  compressor/gpc192/carry4_inst0/O[2]
                         net (fo=2, routed)           0.584     9.626    compressor/gpc225/lut5_prop3_0[0]
    SLICE_X0Y73                                                       r  compressor/gpc225/lut4_prop1/I3
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.217     9.843 r  compressor/gpc225/lut4_prop1/O
                         net (fo=1, routed)           0.000     9.843    compressor/gpc225/lut4_prop1_n_0
    SLICE_X0Y73                                                       r  compressor/gpc225/carry4_inst0/S[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    10.275 r  compressor/gpc225/carry4_inst0/O[2]
                         net (fo=1, routed)           1.506    11.781    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428    14.208 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.208    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.080ns  (logic 6.570ns (46.660%)  route 7.510ns (53.340%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.723     1.116    compressor/gpc4/lut6_2_inst0/I0
    SLICE_X6Y72                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I0
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.100     1.216 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.875     2.091    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X6Y73                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.617     2.708 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.419     3.127    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X5Y76                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.225     3.352 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     3.969    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X4Y76                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     4.635 r  compressor/gpc72/carry4_inst0/O[3]
                         net (fo=4, routed)           0.531     5.165    compressor/gpc113/lut6_2_inst0/I3
    SLICE_X3Y75                                                       r  compressor/gpc113/lut6_2_inst0/LUT6/I3
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.234     5.399 r  compressor/gpc113/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.360     5.760    compressor/gpc113/lut6_2_inst0_n_1
    SLICE_X2Y75                                                       r  compressor/gpc113/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.287     6.047 r  compressor/gpc113/carry4_inst0/O[0]
                         net (fo=1, routed)           0.463     6.510    compressor/gpc153/lut6_2_inst3/I5
    SLICE_X3Y72                                                       r  compressor/gpc153/lut6_2_inst3/LUT6/I5
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.209     6.719 r  compressor/gpc153/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.719    compressor/gpc153/lut6_2_inst3_n_1
    SLICE_X3Y72                                                       r  compressor/gpc153/carry4_inst0/S[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.018 r  compressor/gpc153/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.640     7.657    compressor/gpc192/lut6_2_inst0/I4
    SLICE_X3Y74                                                       r  compressor/gpc192/lut6_2_inst0/LUT5/I4
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.105     7.762 r  compressor/gpc192/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.658     8.420    compressor/gpc192/lut6_2_inst0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc192/carry4_inst0/DI[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     8.921 r  compressor/gpc192/carry4_inst0/O[1]
                         net (fo=2, routed)           0.602     9.523    compressor/gpc225/src0[4]
    SLICE_X0Y73                                                       r  compressor/gpc225/lut4_prop0/I3
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.216     9.739 r  compressor/gpc225/lut4_prop0/O
                         net (fo=1, routed)           0.000     9.739    compressor/gpc225/lut4_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc225/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303    10.042 r  compressor/gpc225/carry4_inst0/O[1]
                         net (fo=1, routed)           1.624    11.665    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    14.080 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.080    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.001ns  (logic 6.461ns (46.148%)  route 7.540ns (53.852%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.723     1.116    compressor/gpc4/lut6_2_inst0/I0
    SLICE_X6Y72                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I0
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.100     1.216 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.875     2.091    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X6Y73                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.617     2.708 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.419     3.127    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X5Y76                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.225     3.352 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     3.969    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X4Y76                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     4.635 r  compressor/gpc72/carry4_inst0/O[3]
                         net (fo=4, routed)           0.531     5.165    compressor/gpc113/lut6_2_inst0/I3
    SLICE_X3Y75                                                       r  compressor/gpc113/lut6_2_inst0/LUT6/I3
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.234     5.399 r  compressor/gpc113/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.360     5.760    compressor/gpc113/lut6_2_inst0_n_1
    SLICE_X2Y75                                                       r  compressor/gpc113/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.287     6.047 r  compressor/gpc113/carry4_inst0/O[0]
                         net (fo=1, routed)           0.463     6.510    compressor/gpc153/lut6_2_inst3/I5
    SLICE_X3Y72                                                       r  compressor/gpc153/lut6_2_inst3/LUT6/I5
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.209     6.719 r  compressor/gpc153/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.719    compressor/gpc153/lut6_2_inst3_n_1
    SLICE_X3Y72                                                       r  compressor/gpc153/carry4_inst0/S[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.018 r  compressor/gpc153/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.640     7.657    compressor/gpc192/lut6_2_inst0/I4
    SLICE_X3Y74                                                       r  compressor/gpc192/lut6_2_inst0/LUT5/I4
    SLICE_X3Y74          LUT5 (Prop_lut5_I4_O)        0.105     7.762 r  compressor/gpc192/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.658     8.420    compressor/gpc192/lut6_2_inst0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc192/carry4_inst0/DI[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     8.921 r  compressor/gpc192/carry4_inst0/O[1]
                         net (fo=2, routed)           0.602     9.523    compressor/gpc225/src0[4]
    SLICE_X0Y73                                                       r  compressor/gpc225/lut4_prop0/I3
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.216     9.739 r  compressor/gpc225/lut4_prop0/O
                         net (fo=1, routed)           0.000     9.739    compressor/gpc225/lut4_prop0_n_0
    SLICE_X0Y73                                                       r  compressor/gpc225/carry4_inst0/S[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     9.926 r  compressor/gpc225/carry4_inst0/O[0]
                         net (fo=1, routed)           1.653    11.579    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    14.001 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.001    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.457ns  (logic 5.811ns (46.652%)  route 6.645ns (53.348%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.723     1.116    compressor/gpc4/lut6_2_inst0/I0
    SLICE_X6Y72                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I0
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.100     1.216 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.875     2.091    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X6Y73                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.617     2.708 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.419     3.127    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X5Y76                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.225     3.352 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     3.969    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X4Y76                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     4.635 r  compressor/gpc72/carry4_inst0/O[3]
                         net (fo=4, routed)           0.531     5.165    compressor/gpc113/lut6_2_inst0/I3
    SLICE_X3Y75                                                       r  compressor/gpc113/lut6_2_inst0/LUT6/I3
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.234     5.399 r  compressor/gpc113/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.360     5.760    compressor/gpc113/lut6_2_inst0_n_1
    SLICE_X2Y75                                                       r  compressor/gpc113/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.287     6.047 r  compressor/gpc113/carry4_inst0/O[0]
                         net (fo=1, routed)           0.463     6.510    compressor/gpc153/lut6_2_inst3/I5
    SLICE_X3Y72                                                       r  compressor/gpc153/lut6_2_inst3/LUT6/I5
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.209     6.719 r  compressor/gpc153/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.719    compressor/gpc153/lut6_2_inst3_n_1
    SLICE_X3Y72                                                       r  compressor/gpc153/carry4_inst0/S[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.018 r  compressor/gpc153/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.640     7.657    compressor/gpc192/lut6_2_inst0/I4
    SLICE_X3Y74                                                       r  compressor/gpc192/lut6_2_inst0/LUT6/I4
    SLICE_X3Y74          LUT6 (Prop_lut6_I4_O)        0.097     7.754 r  compressor/gpc192/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.360     8.115    compressor/gpc192/lut6_2_inst0_n_1
    SLICE_X2Y74                                                       r  compressor/gpc192/carry4_inst0/S[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.287     8.402 r  compressor/gpc192/carry4_inst0/O[0]
                         net (fo=1, routed)           1.658    10.059    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.397    12.457 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.457    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.959ns  (logic 5.324ns (48.581%)  route 5.635ns (51.419%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src9_reg[6]/Q
                         net (fo=5, routed)           0.723     1.116    compressor/gpc4/lut6_2_inst0/I0
    SLICE_X6Y72                                                       r  compressor/gpc4/lut6_2_inst0/LUT5/I0
    SLICE_X6Y72          LUT5 (Prop_lut5_I0_O)        0.100     1.216 r  compressor/gpc4/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.875     2.091    compressor/gpc4/lut6_2_inst0_n_0
    SLICE_X6Y73                                                       r  compressor/gpc4/carry4_inst0/DI[0]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.617     2.708 r  compressor/gpc4/carry4_inst0/O[2]
                         net (fo=4, routed)           0.419     3.127    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X5Y76                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X5Y76          LUT5 (Prop_lut5_I4_O)        0.225     3.352 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.617     3.969    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X4Y76                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X4Y76          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.666     4.635 r  compressor/gpc72/carry4_inst0/O[3]
                         net (fo=4, routed)           0.531     5.165    compressor/gpc113/lut6_2_inst0/I3
    SLICE_X3Y75                                                       r  compressor/gpc113/lut6_2_inst0/LUT6/I3
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.234     5.399 r  compressor/gpc113/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.360     5.760    compressor/gpc113/lut6_2_inst0_n_1
    SLICE_X2Y75                                                       r  compressor/gpc113/carry4_inst0/S[0]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.287     6.047 r  compressor/gpc113/carry4_inst0/O[0]
                         net (fo=1, routed)           0.463     6.510    compressor/gpc153/lut6_2_inst3/I5
    SLICE_X3Y72                                                       r  compressor/gpc153/lut6_2_inst3/LUT6/I5
    SLICE_X3Y72          LUT6 (Prop_lut6_I5_O)        0.209     6.719 r  compressor/gpc153/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     6.719    compressor/gpc153/lut6_2_inst3_n_1
    SLICE_X3Y72                                                       r  compressor/gpc153/carry4_inst0/S[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     6.906 r  compressor/gpc153/carry4_inst0/O[3]
                         net (fo=1, routed)           1.647     8.553    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.406    10.959 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.959    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.128ns (54.625%)  route 0.106ns (45.375%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  src8_reg[1]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[1]/Q
                         net (fo=2, routed)           0.106     0.234    src8[1]
    SLICE_X3Y74          FDRE                                         r  src8_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.467%)  route 0.109ns (43.533%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE                         0.000     0.000 r  src11_reg[10]/C
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[10]/Q
                         net (fo=2, routed)           0.109     0.250    src11[10]
    SLICE_X5Y76          FDRE                                         r  src11_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.077%)  route 0.123ns (48.923%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[8]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src10_reg[8]/Q
                         net (fo=5, routed)           0.123     0.251    src10[8]
    SLICE_X4Y73          FDRE                                         r  src10_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.850%)  route 0.111ns (44.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  src4_reg[1]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[1]/Q
                         net (fo=3, routed)           0.111     0.252    src4[1]
    SLICE_X1Y76          FDRE                                         r  src4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[6]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src10_reg[6]/Q
                         net (fo=5, routed)           0.126     0.254    src10[6]
    SLICE_X4Y73          FDRE                                         r  src10_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[1]/Q
                         net (fo=3, routed)           0.126     0.254    src9[1]
    SLICE_X5Y73          FDRE                                         r  src9_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  src16_reg[1]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src16_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src16[1]
    SLICE_X1Y75          FDRE                                         r  src16_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE                         0.000     0.000 r  src4_reg[3]/C
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[3]/Q
                         net (fo=5, routed)           0.126     0.254    src4[3]
    SLICE_X1Y75          FDRE                                         r  src4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.415%)  route 0.126ns (49.585%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  src8_reg[5]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[5]/Q
                         net (fo=5, routed)           0.126     0.254    src8[5]
    SLICE_X5Y74          FDRE                                         r  src8_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE                         0.000     0.000 r  src8_reg[7]/C
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[7]/Q
                         net (fo=2, routed)           0.115     0.256    src8[7]
    SLICE_X5Y73          FDRE                                         r  src8_reg[8]/D
  -------------------------------------------------------------------    -------------------





