/****************************************************************************
 Name          : sgx543_debug_defs.h
 Author        : Autogenerated
 Copyright     : 2001-2009 by Imagination Technologies Limited. All rights
                 reserved. No part of this software, either material or
                 conceptual may be copied or distributed, transmitted,
                 transcribed, stored in a retrieval system or translated into
                 any human or computer language in any form by any means,
                 electronic, mechanical, manual or otherwise, or
                 disclosed to third parties without the express written
                 permission of Imagination Technologies Limited, Home Park
                 Estate, Kings Langley, Hertfordshire, WD4 8LZ, U.K.
 Description   : 

 Program Type  : Autogenerated C -- do not edit

****************************************************************************/


#ifndef _SGX543_DEBUG_DEFS_H_
#define _SGX543_DEBUG_DEFS_H_

/* register PERF_OVERVIEW_0 */
#define PERF_OVERVIEW_0 0

#define MASK_PERF_OVERVIEW_0_PERF_TA_PROCESSING 0x00000001
#define SHIFT_PERF_OVERVIEW_0_PERF_TA_PROCESSING 0
#define REGNUM_PERF_OVERVIEW_0_PERF_TA_PROCESSING 0
#define SIGNED_PERF_OVERVIEW_0_PERF_TA_PROCESSING 0

#define MASK_PERF_OVERVIEW_0_PERF_3D_PROCESSING 0x00000002
#define SHIFT_PERF_OVERVIEW_0_PERF_3D_PROCESSING 1
#define REGNUM_PERF_OVERVIEW_0_PERF_3D_PROCESSING 0
#define SIGNED_PERF_OVERVIEW_0_PERF_3D_PROCESSING 0

#define MASK_PERF_OVERVIEW_0_PERF_UKERNEL_RUNNING 0x00000004
#define SHIFT_PERF_OVERVIEW_0_PERF_UKERNEL_RUNNING 2
#define REGNUM_PERF_OVERVIEW_0_PERF_UKERNEL_RUNNING 0
#define SIGNED_PERF_OVERVIEW_0_PERF_UKERNEL_RUNNING 0

#define MASK_PERF_OVERVIEW_0_PERF_USSE_PROCESSING_PIPE0 0x00000030
#define SHIFT_PERF_OVERVIEW_0_PERF_USSE_PROCESSING_PIPE0 4
#define REGNUM_PERF_OVERVIEW_0_PERF_USSE_PROCESSING_PIPE0 0
#define SIGNED_PERF_OVERVIEW_0_PERF_USSE_PROCESSING_PIPE0 0

#define MASK_PERF_OVERVIEW_0_PERF_USSE_PROCESSING_PIPE1 0x000000C0
#define SHIFT_PERF_OVERVIEW_0_PERF_USSE_PROCESSING_PIPE1 6
#define REGNUM_PERF_OVERVIEW_0_PERF_USSE_PROCESSING_PIPE1 0
#define SIGNED_PERF_OVERVIEW_0_PERF_USSE_PROCESSING_PIPE1 0

#define MASK_PERF_OVERVIEW_0_PERF_TA_ABORTING 0x00000100
#define SHIFT_PERF_OVERVIEW_0_PERF_TA_ABORTING 8
#define REGNUM_PERF_OVERVIEW_0_PERF_TA_ABORTING 0
#define SIGNED_PERF_OVERVIEW_0_PERF_TA_ABORTING 0

#define MASK_PERF_OVERVIEW_0_PERF_3D_PARTIAL_PROCESSING 0x00000200
#define SHIFT_PERF_OVERVIEW_0_PERF_3D_PARTIAL_PROCESSING 9
#define REGNUM_PERF_OVERVIEW_0_PERF_3D_PARTIAL_PROCESSING 0
#define SIGNED_PERF_OVERVIEW_0_PERF_3D_PARTIAL_PROCESSING 0

#define MASK_PERF_OVERVIEW_0_PERF_TA_START 0x00000400
#define SHIFT_PERF_OVERVIEW_0_PERF_TA_START 10
#define REGNUM_PERF_OVERVIEW_0_PERF_TA_START 0
#define SIGNED_PERF_OVERVIEW_0_PERF_TA_START 0

#define MASK_PERF_OVERVIEW_0_PERF_3D_START 0x00000800
#define SHIFT_PERF_OVERVIEW_0_PERF_3D_START 11
#define REGNUM_PERF_OVERVIEW_0_PERF_3D_START 0
#define SIGNED_PERF_OVERVIEW_0_PERF_3D_START 0

#define MASK_PERF_OVERVIEW_0_PERF_3D_PARTIAL_START 0x00001000
#define SHIFT_PERF_OVERVIEW_0_PERF_3D_PARTIAL_START 12
#define REGNUM_PERF_OVERVIEW_0_PERF_3D_PARTIAL_START 0
#define SIGNED_PERF_OVERVIEW_0_PERF_3D_PARTIAL_START 0

#define MASK_PERF_OVERVIEW_0_PERF_TA_FINISHED 0x00002000
#define SHIFT_PERF_OVERVIEW_0_PERF_TA_FINISHED 13
#define REGNUM_PERF_OVERVIEW_0_PERF_TA_FINISHED 0
#define SIGNED_PERF_OVERVIEW_0_PERF_TA_FINISHED 0

#define MASK_PERF_OVERVIEW_0_PERF_TA_RESTART 0x00004000
#define SHIFT_PERF_OVERVIEW_0_PERF_TA_RESTART 14
#define REGNUM_PERF_OVERVIEW_0_PERF_TA_RESTART 0
#define SIGNED_PERF_OVERVIEW_0_PERF_TA_RESTART 0

#define MASK_PERF_OVERVIEW_0_PERF_TA_TERMINATE 0x00008000
#define SHIFT_PERF_OVERVIEW_0_PERF_TA_TERMINATE 15
#define REGNUM_PERF_OVERVIEW_0_PERF_TA_TERMINATE 0
#define SIGNED_PERF_OVERVIEW_0_PERF_TA_TERMINATE 0

#define MASK_PERF_OVERVIEW_0_PERF_3D_FINISHED_PARTIAL 0x00010000
#define SHIFT_PERF_OVERVIEW_0_PERF_3D_FINISHED_PARTIAL 16
#define REGNUM_PERF_OVERVIEW_0_PERF_3D_FINISHED_PARTIAL 0
#define SIGNED_PERF_OVERVIEW_0_PERF_3D_FINISHED_PARTIAL 0

#define MASK_PERF_OVERVIEW_0_PERF_3D_FINISHED 0x00020000
#define SHIFT_PERF_OVERVIEW_0_PERF_3D_FINISHED 17
#define REGNUM_PERF_OVERVIEW_0_PERF_3D_FINISHED 0
#define SIGNED_PERF_OVERVIEW_0_PERF_3D_FINISHED 0

#define MASK_PERF_OVERVIEW_0_PERF_TA_OUTOFMEMORY 0x00040000
#define SHIFT_PERF_OVERVIEW_0_PERF_TA_OUTOFMEMORY 18
#define REGNUM_PERF_OVERVIEW_0_PERF_TA_OUTOFMEMORY 0
#define SIGNED_PERF_OVERVIEW_0_PERF_TA_OUTOFMEMORY 0

#define MASK_PERF_OVERVIEW_0_PERF_VDM_CONTEXT_SWITCH 0x00080000
#define SHIFT_PERF_OVERVIEW_0_PERF_VDM_CONTEXT_SWITCH 19
#define REGNUM_PERF_OVERVIEW_0_PERF_VDM_CONTEXT_SWITCH 0
#define SIGNED_PERF_OVERVIEW_0_PERF_VDM_CONTEXT_SWITCH 0

#define MASK_PERF_OVERVIEW_0_PERF_3D_CONTEXT_SWITCH 0x00100000
#define SHIFT_PERF_OVERVIEW_0_PERF_3D_CONTEXT_SWITCH 20
#define REGNUM_PERF_OVERVIEW_0_PERF_3D_CONTEXT_SWITCH 0
#define SIGNED_PERF_OVERVIEW_0_PERF_3D_CONTEXT_SWITCH 0

#define MASK_PERF_OVERVIEW_0_PERF_TA_FINISHED_LAST 0x00200000
#define SHIFT_PERF_OVERVIEW_0_PERF_TA_FINISHED_LAST 21
#define REGNUM_PERF_OVERVIEW_0_PERF_TA_FINISHED_LAST 0
#define SIGNED_PERF_OVERVIEW_0_PERF_TA_FINISHED_LAST 0

#define MASK_PERF_OVERVIEW_0_PERF_VDM_BATCH_CHANGE 0x00400000
#define SHIFT_PERF_OVERVIEW_0_PERF_VDM_BATCH_CHANGE 22
#define REGNUM_PERF_OVERVIEW_0_PERF_VDM_BATCH_CHANGE 0
#define SIGNED_PERF_OVERVIEW_0_PERF_VDM_BATCH_CHANGE 0

#define MASK_PERF_OVERVIEW_0_PERF_3D_MEM_FREE 0x00800000
#define SHIFT_PERF_OVERVIEW_0_PERF_3D_MEM_FREE 23
#define REGNUM_PERF_OVERVIEW_0_PERF_3D_MEM_FREE 0
#define SIGNED_PERF_OVERVIEW_0_PERF_3D_MEM_FREE 0

#define MASK_PERF_OVERVIEW_0_PERF_VDM_VERTEX_FETCH 0x01000000
#define SHIFT_PERF_OVERVIEW_0_PERF_VDM_VERTEX_FETCH 24
#define REGNUM_PERF_OVERVIEW_0_PERF_VDM_VERTEX_FETCH 0
#define SIGNED_PERF_OVERVIEW_0_PERF_VDM_VERTEX_FETCH 0

#define MASK_PERF_OVERVIEW_0_PERF_VDM_PRIM_FETCH 0x02000000
#define SHIFT_PERF_OVERVIEW_0_PERF_VDM_PRIM_FETCH 25
#define REGNUM_PERF_OVERVIEW_0_PERF_VDM_PRIM_FETCH 0
#define SIGNED_PERF_OVERVIEW_0_PERF_VDM_PRIM_FETCH 0

#define MASK_PERF_OVERVIEW_0_PERF_MTE_VERTEX_OUTPUT 0x04000000
#define SHIFT_PERF_OVERVIEW_0_PERF_MTE_VERTEX_OUTPUT 26
#define REGNUM_PERF_OVERVIEW_0_PERF_MTE_VERTEX_OUTPUT 0
#define SIGNED_PERF_OVERVIEW_0_PERF_MTE_VERTEX_OUTPUT 0

#define MASK_PERF_OVERVIEW_0_PERF_MTE_PRIM_OUTPUT 0x08000000
#define SHIFT_PERF_OVERVIEW_0_PERF_MTE_PRIM_OUTPUT 27
#define REGNUM_PERF_OVERVIEW_0_PERF_MTE_PRIM_OUTPUT 0
#define SIGNED_PERF_OVERVIEW_0_PERF_MTE_PRIM_OUTPUT 0

#define MASK_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_0_PIPE0 0x10000000
#define SHIFT_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_0_PIPE0 28
#define REGNUM_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_0_PIPE0 0
#define SIGNED_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_0_PIPE0 0

#define MASK_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_1_PIPE0 0x20000000
#define SHIFT_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_1_PIPE0 29
#define REGNUM_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_1_PIPE0 0
#define SIGNED_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_1_PIPE0 0

#define MASK_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_0_PIPE1 0x40000000
#define SHIFT_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_0_PIPE1 30
#define REGNUM_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_0_PIPE1 0
#define SIGNED_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_0_PIPE1 0

#define MASK_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_1_PIPE1 0x80000000
#define SHIFT_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_1_PIPE1 31
#define REGNUM_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_1_PIPE1 0
#define SIGNED_PERF_OVERVIEW_0_PERF_USE_NOP_TRIGGER_1_PIPE1 0



/* register PERF_OVERVIEW_1 */
#define PERF_OVERVIEW_1 1

#define MASK_PERF_OVERVIEW_1_PERF_USE_PIXEL_PROCESSING_PIPE0 0x00000003
#define SHIFT_PERF_OVERVIEW_1_PERF_USE_PIXEL_PROCESSING_PIPE0 0
#define REGNUM_PERF_OVERVIEW_1_PERF_USE_PIXEL_PROCESSING_PIPE0 1
#define SIGNED_PERF_OVERVIEW_1_PERF_USE_PIXEL_PROCESSING_PIPE0 0

#define MASK_PERF_OVERVIEW_1_PERF_USE_PIXEL_PROCESSING_PIPE1 0x0000000C
#define SHIFT_PERF_OVERVIEW_1_PERF_USE_PIXEL_PROCESSING_PIPE1 2
#define REGNUM_PERF_OVERVIEW_1_PERF_USE_PIXEL_PROCESSING_PIPE1 1
#define SIGNED_PERF_OVERVIEW_1_PERF_USE_PIXEL_PROCESSING_PIPE1 0

#define MASK_PERF_OVERVIEW_1_PERF_USE_VERTEX_PROCESSING_PIPE0 0x00000030
#define SHIFT_PERF_OVERVIEW_1_PERF_USE_VERTEX_PROCESSING_PIPE0 4
#define REGNUM_PERF_OVERVIEW_1_PERF_USE_VERTEX_PROCESSING_PIPE0 1
#define SIGNED_PERF_OVERVIEW_1_PERF_USE_VERTEX_PROCESSING_PIPE0 0

#define MASK_PERF_OVERVIEW_1_PERF_USE_VERTEX_PROCESSING_PIPE1 0x000000C0
#define SHIFT_PERF_OVERVIEW_1_PERF_USE_VERTEX_PROCESSING_PIPE1 6
#define REGNUM_PERF_OVERVIEW_1_PERF_USE_VERTEX_PROCESSING_PIPE1 1
#define SIGNED_PERF_OVERVIEW_1_PERF_USE_VERTEX_PROCESSING_PIPE1 0

#define MASK_PERF_OVERVIEW_1_PERF_USE_EDM_PROCESSING_PIPE0 0x00000300
#define SHIFT_PERF_OVERVIEW_1_PERF_USE_EDM_PROCESSING_PIPE0 8
#define REGNUM_PERF_OVERVIEW_1_PERF_USE_EDM_PROCESSING_PIPE0 1
#define SIGNED_PERF_OVERVIEW_1_PERF_USE_EDM_PROCESSING_PIPE0 0

#define MASK_PERF_OVERVIEW_1_PERF_USE_EDM_PROCESSING_PIPE1 0x00000C00
#define SHIFT_PERF_OVERVIEW_1_PERF_USE_EDM_PROCESSING_PIPE1 10
#define REGNUM_PERF_OVERVIEW_1_PERF_USE_EDM_PROCESSING_PIPE1 1
#define SIGNED_PERF_OVERVIEW_1_PERF_USE_EDM_PROCESSING_PIPE1 0

#define MASK_PERF_OVERVIEW_1_PERF_TA_PROCESSING 0x00001000
#define SHIFT_PERF_OVERVIEW_1_PERF_TA_PROCESSING 12
#define REGNUM_PERF_OVERVIEW_1_PERF_TA_PROCESSING 1
#define SIGNED_PERF_OVERVIEW_1_PERF_TA_PROCESSING 0

#define MASK_PERF_OVERVIEW_1_PERF_3D_PROCESSING 0x00002000
#define SHIFT_PERF_OVERVIEW_1_PERF_3D_PROCESSING 13
#define REGNUM_PERF_OVERVIEW_1_PERF_3D_PROCESSING 1
#define SIGNED_PERF_OVERVIEW_1_PERF_3D_PROCESSING 0

#define MASK_PERF_OVERVIEW_1_PERF_3D_TILE_COMPLETE 0x00004000
#define SHIFT_PERF_OVERVIEW_1_PERF_3D_TILE_COMPLETE 14
#define REGNUM_PERF_OVERVIEW_1_PERF_3D_TILE_COMPLETE 1
#define SIGNED_PERF_OVERVIEW_1_PERF_3D_TILE_COMPLETE 0

#define MASK_PERF_OVERVIEW_1_PERF_TITR_PIXELS_PROCESSED_PIPE0 0x00008000
#define SHIFT_PERF_OVERVIEW_1_PERF_TITR_PIXELS_PROCESSED_PIPE0 15
#define REGNUM_PERF_OVERVIEW_1_PERF_TITR_PIXELS_PROCESSED_PIPE0 1
#define SIGNED_PERF_OVERVIEW_1_PERF_TITR_PIXELS_PROCESSED_PIPE0 0

#define MASK_PERF_OVERVIEW_1_PERF_TITR_PIXELS_PROCESSED_PIPE1 0x00010000
#define SHIFT_PERF_OVERVIEW_1_PERF_TITR_PIXELS_PROCESSED_PIPE1 16
#define REGNUM_PERF_OVERVIEW_1_PERF_TITR_PIXELS_PROCESSED_PIPE1 1
#define SIGNED_PERF_OVERVIEW_1_PERF_TITR_PIXELS_PROCESSED_PIPE1 0

#define MASK_PERF_OVERVIEW_1_PERF_UITR_PIXELS_PROCESSED_PIPE0 0x00020000
#define SHIFT_PERF_OVERVIEW_1_PERF_UITR_PIXELS_PROCESSED_PIPE0 17
#define REGNUM_PERF_OVERVIEW_1_PERF_UITR_PIXELS_PROCESSED_PIPE0 1
#define SIGNED_PERF_OVERVIEW_1_PERF_UITR_PIXELS_PROCESSED_PIPE0 0

#define MASK_PERF_OVERVIEW_1_PERF_UITR_PIXELS_PROCESSED_PIPE1 0x00040000
#define SHIFT_PERF_OVERVIEW_1_PERF_UITR_PIXELS_PROCESSED_PIPE1 18
#define REGNUM_PERF_OVERVIEW_1_PERF_UITR_PIXELS_PROCESSED_PIPE1 1
#define SIGNED_PERF_OVERVIEW_1_PERF_UITR_PIXELS_PROCESSED_PIPE1 0

#define MASK_PERF_OVERVIEW_1_PERF_TSP_PIXELS_PROCESSED 0x00F80000
#define SHIFT_PERF_OVERVIEW_1_PERF_TSP_PIXELS_PROCESSED 19
#define REGNUM_PERF_OVERVIEW_1_PERF_TSP_PIXELS_PROCESSED 1
#define SIGNED_PERF_OVERVIEW_1_PERF_TSP_PIXELS_PROCESSED 0

#define MASK_PERF_OVERVIEW_1_PERF_TA_VBLOCK_WRITE 0x07000000
#define SHIFT_PERF_OVERVIEW_1_PERF_TA_VBLOCK_WRITE 24
#define REGNUM_PERF_OVERVIEW_1_PERF_TA_VBLOCK_WRITE 1
#define SIGNED_PERF_OVERVIEW_1_PERF_TA_VBLOCK_WRITE 0

#define MASK_PERF_OVERVIEW_1_PERF_ISP_PIXELS_PROCESSED 0xF8000000
#define SHIFT_PERF_OVERVIEW_1_PERF_ISP_PIXELS_PROCESSED 27
#define REGNUM_PERF_OVERVIEW_1_PERF_ISP_PIXELS_PROCESSED 1
#define SIGNED_PERF_OVERVIEW_1_PERF_ISP_PIXELS_PROCESSED 0



/* register PERF_OVERVIEW_2 */
#define PERF_OVERVIEW_2 2

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_TA_CLK 0x00000001
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_TA_CLK 0
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_TA_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_TA_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_IDXFIFO_CLK 0x00000002
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_IDXFIFO_CLK 1
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_IDXFIFO_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_IDXFIFO_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_DCU_CLK_PIPE0 0x00000004
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_DCU_CLK_PIPE0 2
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_DCU_CLK_PIPE0 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_DCU_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_TEX_CLK_PIPE0 0x00000008
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_TEX_CLK_PIPE0 3
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_TEX_CLK_PIPE0 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_TEX_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_ITR_CLK_PIPE0 0x00000010
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_ITR_CLK_PIPE0 4
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_ITR_CLK_PIPE0 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_ITR_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_USEC0_CLK_PIPE0 0x00000020
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_USEC0_CLK_PIPE0 5
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_USEC0_CLK_PIPE0 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_USEC0_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_USEPD0_CLK_PIPE0 0x00000040
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_USEPD0_CLK_PIPE0 6
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_USEPD0_CLK_PIPE0 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_USEPD0_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_USE0_CLK_PIPE0 0x00000080
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_USE0_CLK_PIPE0 7
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_USE0_CLK_PIPE0 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_USE0_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_USEC1_CLK_PIPE0 0x00000100
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_USEC1_CLK_PIPE0 8
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_USEC1_CLK_PIPE0 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_USEC1_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_USEPD1_CLK_PIPE0 0x00000200
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_USEPD1_CLK_PIPE0 9
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_USEPD1_CLK_PIPE0 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_USEPD1_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_USE1_CLK_PIPE0 0x00000400
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_USE1_CLK_PIPE0 10
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_USE1_CLK_PIPE0 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_USE1_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_DCU_CLK_PIPE1 0x00000800
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_DCU_CLK_PIPE1 11
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_DCU_CLK_PIPE1 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_DCU_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_TEX_CLK_PIPE1 0x00001000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_TEX_CLK_PIPE1 12
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_TEX_CLK_PIPE1 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_TEX_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_ITR_CLK_PIPE1 0x00002000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_ITR_CLK_PIPE1 13
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_ITR_CLK_PIPE1 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_ITR_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_USEC0_CLK_PIPE1 0x00004000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_USEC0_CLK_PIPE1 14
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_USEC0_CLK_PIPE1 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_USEC0_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_USEPD0_CLK_PIPE1 0x00008000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_USEPD0_CLK_PIPE1 15
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_USEPD0_CLK_PIPE1 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_USEPD0_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_USE0_CLK_PIPE1 0x00010000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_USE0_CLK_PIPE1 16
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_USE0_CLK_PIPE1 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_USE0_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_USEC1_CLK_PIPE1 0x00020000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_USEC1_CLK_PIPE1 17
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_USEC1_CLK_PIPE1 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_USEC1_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_USEPD1_CLK_PIPE1 0x00040000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_USEPD1_CLK_PIPE1 18
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_USEPD1_CLK_PIPE1 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_USEPD1_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_USE1_CLK_PIPE1 0x00080000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_USE1_CLK_PIPE1 19
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_USE1_CLK_PIPE1 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_USE1_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_TSP_CLK 0x00100000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_TSP_CLK 20
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_TSP_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_TSP_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_TCUL2_CLK 0x00200000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_TCUL2_CLK 21
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_TCUL2_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_TCUL2_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_UCACHEL2_CLK 0x00400000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_UCACHEL2_CLK 22
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_UCACHEL2_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_UCACHEL2_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_PBE_CLK 0x00800000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_PBE_CLK 23
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_PBE_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_PBE_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_PDS_CLK 0x01000000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_PDS_CLK 24
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_PDS_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_PDS_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_DPM_CLK 0x02000000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_DPM_CLK 25
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_DPM_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_DPM_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_MTE_CLK 0x04000000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_MTE_CLK 26
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_MTE_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_MTE_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_TE_CLK 0x08000000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_TE_CLK 27
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_TE_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_TE_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_ISP2_CLK 0x10000000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_ISP2_CLK 28
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_ISP2_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_ISP2_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_VDM_CLK 0x20000000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_VDM_CLK 29
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_VDM_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_VDM_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_ISP_CLK 0x40000000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_ISP_CLK 30
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_ISP_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_ISP_CLK 0

#define MASK_PERF_OVERVIEW_2_PERF_IDLE_DCUL2_CLK 0x80000000
#define SHIFT_PERF_OVERVIEW_2_PERF_IDLE_DCUL2_CLK 31
#define REGNUM_PERF_OVERVIEW_2_PERF_IDLE_DCUL2_CLK 2
#define SIGNED_PERF_OVERVIEW_2_PERF_IDLE_DCUL2_CLK 0



/* register PERF_OVERVIEW_3 */
#define PERF_OVERVIEW_3 3

#define MASK_PERF_OVERVIEW_3_PERF_3D_TOTAL_PAGES 0x0000FFFF
#define SHIFT_PERF_OVERVIEW_3_PERF_3D_TOTAL_PAGES 0
#define REGNUM_PERF_OVERVIEW_3_PERF_3D_TOTAL_PAGES 3
#define SIGNED_PERF_OVERVIEW_3_PERF_3D_TOTAL_PAGES 0

#define MASK_PERF_OVERVIEW_3_PERF_3D_GLOBAL_PAGES 0xFFFF0000
#define SHIFT_PERF_OVERVIEW_3_PERF_3D_GLOBAL_PAGES 16
#define REGNUM_PERF_OVERVIEW_3_PERF_3D_GLOBAL_PAGES 3
#define SIGNED_PERF_OVERVIEW_3_PERF_3D_GLOBAL_PAGES 0



/* register PERF_PDS_0 */
#define PERF_PDS_0 4

#define MASK_PERF_PDS_0_PERF_PDS_VERTEX_PROCESSING 0x00000001
#define SHIFT_PERF_PDS_0_PERF_PDS_VERTEX_PROCESSING 0
#define REGNUM_PERF_PDS_0_PERF_PDS_VERTEX_PROCESSING 4
#define SIGNED_PERF_PDS_0_PERF_PDS_VERTEX_PROCESSING 0

#define MASK_PERF_PDS_0_PERF_PDS_PIXEL_PROCESSING 0x00000002
#define SHIFT_PERF_PDS_0_PERF_PDS_PIXEL_PROCESSING 1
#define REGNUM_PERF_PDS_0_PERF_PDS_PIXEL_PROCESSING 4
#define SIGNED_PERF_PDS_0_PERF_PDS_PIXEL_PROCESSING 0

#define MASK_PERF_PDS_0_PERF_PDS_EVENT_PROCESSING 0x00000004
#define SHIFT_PERF_PDS_0_PERF_PDS_EVENT_PROCESSING 2
#define REGNUM_PERF_PDS_0_PERF_PDS_EVENT_PROCESSING 4
#define SIGNED_PERF_PDS_0_PERF_PDS_EVENT_PROCESSING 0

#define MASK_PERF_PDS_0_PERF_PDS_STALLED_USSE 0x00000008
#define SHIFT_PERF_PDS_0_PERF_PDS_STALLED_USSE 3
#define REGNUM_PERF_PDS_0_PERF_PDS_STALLED_USSE 4
#define SIGNED_PERF_PDS_0_PERF_PDS_STALLED_USSE 0

#define MASK_PERF_PDS_0_PERF_PDS_STALLED_TPF 0x00000010
#define SHIFT_PERF_PDS_0_PERF_PDS_STALLED_TPF 4
#define REGNUM_PERF_PDS_0_PERF_PDS_STALLED_TPF 4
#define SIGNED_PERF_PDS_0_PERF_PDS_STALLED_TPF 0

#define MASK_PERF_PDS_0_PERF_PDS_STALLED_ITR 0x00000020
#define SHIFT_PERF_PDS_0_PERF_PDS_STALLED_ITR 5
#define REGNUM_PERF_PDS_0_PERF_PDS_STALLED_ITR 4
#define SIGNED_PERF_PDS_0_PERF_PDS_STALLED_ITR 0

#define MASK_PERF_PDS_0_PERF_PDS_STALLED_DOUTI 0x00000040
#define SHIFT_PERF_PDS_0_PERF_PDS_STALLED_DOUTI 6
#define REGNUM_PERF_PDS_0_PERF_PDS_STALLED_DOUTI 4
#define SIGNED_PERF_PDS_0_PERF_PDS_STALLED_DOUTI 0

#define MASK_PERF_PDS_0_PERF_PDS_STALLED_DOUTD0 0x00000080
#define SHIFT_PERF_PDS_0_PERF_PDS_STALLED_DOUTD0 7
#define REGNUM_PERF_PDS_0_PERF_PDS_STALLED_DOUTD0 4
#define SIGNED_PERF_PDS_0_PERF_PDS_STALLED_DOUTD0 0

#define MASK_PERF_PDS_0_PERF_PDS_STALLED_DOUTD1 0x00000100
#define SHIFT_PERF_PDS_0_PERF_PDS_STALLED_DOUTD1 8
#define REGNUM_PERF_PDS_0_PERF_PDS_STALLED_DOUTD1 4
#define SIGNED_PERF_PDS_0_PERF_PDS_STALLED_DOUTD1 0

#define MASK_PERF_PDS_0_PERF_PDS_STALLED_DOUTD2 0x00000200
#define SHIFT_PERF_PDS_0_PERF_PDS_STALLED_DOUTD2 9
#define REGNUM_PERF_PDS_0_PERF_PDS_STALLED_DOUTD2 4
#define SIGNED_PERF_PDS_0_PERF_PDS_STALLED_DOUTD2 0

#define MASK_PERF_PDS_0_PERF_PDS_STALLED_DOUTD3 0x00000400
#define SHIFT_PERF_PDS_0_PERF_PDS_STALLED_DOUTD3 10
#define REGNUM_PERF_PDS_0_PERF_PDS_STALLED_DOUTD3 4
#define SIGNED_PERF_PDS_0_PERF_PDS_STALLED_DOUTD3 0

#define MASK_PERF_PDS_0_PERF_PDS_STALLED_DOUTU 0x00000800
#define SHIFT_PERF_PDS_0_PERF_PDS_STALLED_DOUTU 11
#define REGNUM_PERF_PDS_0_PERF_PDS_STALLED_DOUTU 4
#define SIGNED_PERF_PDS_0_PERF_PDS_STALLED_DOUTU 0

#define MASK_PERF_PDS_0_PERF_PDS_DATA_CACHE_MISS 0x00001000
#define SHIFT_PERF_PDS_0_PERF_PDS_DATA_CACHE_MISS 12
#define REGNUM_PERF_PDS_0_PERF_PDS_DATA_CACHE_MISS 4
#define SIGNED_PERF_PDS_0_PERF_PDS_DATA_CACHE_MISS 0

#define MASK_PERF_PDS_0_PERF_PDS_DATA_CACHE_HIT 0x00002000
#define SHIFT_PERF_PDS_0_PERF_PDS_DATA_CACHE_HIT 13
#define REGNUM_PERF_PDS_0_PERF_PDS_DATA_CACHE_HIT 4
#define SIGNED_PERF_PDS_0_PERF_PDS_DATA_CACHE_HIT 0

#define MASK_PERF_PDS_0_PERF_PDS_CODE_CACHE_MISS 0x00004000
#define SHIFT_PERF_PDS_0_PERF_PDS_CODE_CACHE_MISS 14
#define REGNUM_PERF_PDS_0_PERF_PDS_CODE_CACHE_MISS 4
#define SIGNED_PERF_PDS_0_PERF_PDS_CODE_CACHE_MISS 0

#define MASK_PERF_PDS_0_PERF_PDS_CODE_CACHE_HIT 0x00008000
#define SHIFT_PERF_PDS_0_PERF_PDS_CODE_CACHE_HIT 15
#define REGNUM_PERF_PDS_0_PERF_PDS_CODE_CACHE_HIT 4
#define SIGNED_PERF_PDS_0_PERF_PDS_CODE_CACHE_HIT 0

#define MASK_PERF_PDS_0_PERF_PDS_DATA_CACHE_WAIT 0x00010000
#define SHIFT_PERF_PDS_0_PERF_PDS_DATA_CACHE_WAIT 16
#define REGNUM_PERF_PDS_0_PERF_PDS_DATA_CACHE_WAIT 4
#define SIGNED_PERF_PDS_0_PERF_PDS_DATA_CACHE_WAIT 0

#define MASK_PERF_PDS_0_PERF_PDS_CODE_CACHE_WAIT 0x00020000
#define SHIFT_PERF_PDS_0_PERF_PDS_CODE_CACHE_WAIT 17
#define REGNUM_PERF_PDS_0_PERF_PDS_CODE_CACHE_WAIT 4
#define SIGNED_PERF_PDS_0_PERF_PDS_CODE_CACHE_WAIT 0

#define MASK_PERF_PDS_0_PERF_PDS_PIXEL_STALL_SD 0x00040000
#define SHIFT_PERF_PDS_0_PERF_PDS_PIXEL_STALL_SD 18
#define REGNUM_PERF_PDS_0_PERF_PDS_PIXEL_STALL_SD 4
#define SIGNED_PERF_PDS_0_PERF_PDS_PIXEL_STALL_SD 0

#define MASK_PERF_PDS_0_PERF_PDS_VERTEX_STALL_SD 0x00080000
#define SHIFT_PERF_PDS_0_PERF_PDS_VERTEX_STALL_SD 19
#define REGNUM_PERF_PDS_0_PERF_PDS_VERTEX_STALL_SD 4
#define SIGNED_PERF_PDS_0_PERF_PDS_VERTEX_STALL_SD 0

#define MASK_PERF_PDS_0_PERF_PDS_EVENT_STALL_SD 0x00100000
#define SHIFT_PERF_PDS_0_PERF_PDS_EVENT_STALL_SD 20
#define REGNUM_PERF_PDS_0_PERF_PDS_EVENT_STALL_SD 4
#define SIGNED_PERF_PDS_0_PERF_PDS_EVENT_STALL_SD 0

#define MASK_PERF_PDS_0_PERF_PDS_PIXEL_STALL_PARTITION 0x00200000
#define SHIFT_PERF_PDS_0_PERF_PDS_PIXEL_STALL_PARTITION 21
#define REGNUM_PERF_PDS_0_PERF_PDS_PIXEL_STALL_PARTITION 4
#define SIGNED_PERF_PDS_0_PERF_PDS_PIXEL_STALL_PARTITION 0

#define MASK_PERF_PDS_0_PERF_PDS_VERTEX_STALL_PARTITION 0x00400000
#define SHIFT_PERF_PDS_0_PERF_PDS_VERTEX_STALL_PARTITION 22
#define REGNUM_PERF_PDS_0_PERF_PDS_VERTEX_STALL_PARTITION 4
#define SIGNED_PERF_PDS_0_PERF_PDS_VERTEX_STALL_PARTITION 0

#define MASK_PERF_PDS_0_PERF_PDS_VERTEX_ALLOCATE_PARTITION 0x01800000
#define SHIFT_PERF_PDS_0_PERF_PDS_VERTEX_ALLOCATE_PARTITION 23
#define REGNUM_PERF_PDS_0_PERF_PDS_VERTEX_ALLOCATE_PARTITION 4
#define SIGNED_PERF_PDS_0_PERF_PDS_VERTEX_ALLOCATE_PARTITION 0

#define MASK_PERF_PDS_0_PERF_PDS_PIXEL_ALLOCATE_2PARTITION 0x02000000
#define SHIFT_PERF_PDS_0_PERF_PDS_PIXEL_ALLOCATE_2PARTITION 25
#define REGNUM_PERF_PDS_0_PERF_PDS_PIXEL_ALLOCATE_2PARTITION 4
#define SIGNED_PERF_PDS_0_PERF_PDS_PIXEL_ALLOCATE_2PARTITION 0

#define MASK_PERF_PDS_0_PERF_PDS_PIXEL_ALLOCATE_4PARTITION 0x04000000
#define SHIFT_PERF_PDS_0_PERF_PDS_PIXEL_ALLOCATE_4PARTITION 26
#define REGNUM_PERF_PDS_0_PERF_PDS_PIXEL_ALLOCATE_4PARTITION 4
#define SIGNED_PERF_PDS_0_PERF_PDS_PIXEL_ALLOCATE_4PARTITION 0

#define MASK_PERF_PDS_0_PERF_PDS_PIXEL_DEALLOCATE_8PARTITION 0x08000000
#define SHIFT_PERF_PDS_0_PERF_PDS_PIXEL_DEALLOCATE_8PARTITION 27
#define REGNUM_PERF_PDS_0_PERF_PDS_PIXEL_DEALLOCATE_8PARTITION 4
#define SIGNED_PERF_PDS_0_PERF_PDS_PIXEL_DEALLOCATE_8PARTITION 0

#define MASK_PERF_PDS_0_PERF_PDS_VERTEX_DEALLOCATE_PARTITION 0x70000000
#define SHIFT_PERF_PDS_0_PERF_PDS_VERTEX_DEALLOCATE_PARTITION 28
#define REGNUM_PERF_PDS_0_PERF_PDS_VERTEX_DEALLOCATE_PARTITION 4
#define SIGNED_PERF_PDS_0_PERF_PDS_VERTEX_DEALLOCATE_PARTITION 0

#define MASK_PERF_PDS_0_PERF_PDS_PIXEL_DEALLOCATE_16PARTITION 0x80000000
#define SHIFT_PERF_PDS_0_PERF_PDS_PIXEL_DEALLOCATE_16PARTITION 31
#define REGNUM_PERF_PDS_0_PERF_PDS_PIXEL_DEALLOCATE_16PARTITION 4
#define SIGNED_PERF_PDS_0_PERF_PDS_PIXEL_DEALLOCATE_16PARTITION 0



/* register PERF_PDS_1_0 */
#define PERF_PDS_1_0 5

#define MASK_PERF_PDS_1_0_PERF_PDS_PA_VERTEX_ALLOCATED_0 0x0000001F
#define SHIFT_PERF_PDS_1_0_PERF_PDS_PA_VERTEX_ALLOCATED_0 0
#define REGNUM_PERF_PDS_1_0_PERF_PDS_PA_VERTEX_ALLOCATED_0 5
#define SIGNED_PERF_PDS_1_0_PERF_PDS_PA_VERTEX_ALLOCATED_0 0

#define MASK_PERF_PDS_1_0_PERF_PDS_PA_PIXEL_ALLOCATED_0 0x000003E0
#define SHIFT_PERF_PDS_1_0_PERF_PDS_PA_PIXEL_ALLOCATED_0 5
#define REGNUM_PERF_PDS_1_0_PERF_PDS_PA_PIXEL_ALLOCATED_0 5
#define SIGNED_PERF_PDS_1_0_PERF_PDS_PA_PIXEL_ALLOCATED_0 0

#define MASK_PERF_PDS_1_0_PERF_PDS_PA_EVENT_ALLOCATED_0 0x00007C00
#define SHIFT_PERF_PDS_1_0_PERF_PDS_PA_EVENT_ALLOCATED_0 10
#define REGNUM_PERF_PDS_1_0_PERF_PDS_PA_EVENT_ALLOCATED_0 5
#define SIGNED_PERF_PDS_1_0_PERF_PDS_PA_EVENT_ALLOCATED_0 0

#define MASK_PERF_PDS_1_0_PERF_PDS_PA_VERTEX_DEALLOCATED_0 0x000F8000
#define SHIFT_PERF_PDS_1_0_PERF_PDS_PA_VERTEX_DEALLOCATED_0 15
#define REGNUM_PERF_PDS_1_0_PERF_PDS_PA_VERTEX_DEALLOCATED_0 5
#define SIGNED_PERF_PDS_1_0_PERF_PDS_PA_VERTEX_DEALLOCATED_0 0

#define MASK_PERF_PDS_1_0_PERF_PDS_PA_PIXEL_DEALLOCATED_0 0x01F00000
#define SHIFT_PERF_PDS_1_0_PERF_PDS_PA_PIXEL_DEALLOCATED_0 20
#define REGNUM_PERF_PDS_1_0_PERF_PDS_PA_PIXEL_DEALLOCATED_0 5
#define SIGNED_PERF_PDS_1_0_PERF_PDS_PA_PIXEL_DEALLOCATED_0 0

#define MASK_PERF_PDS_1_0_PERF_PDS_PA_EVENT_DEALLOCATED_0 0x3E000000
#define SHIFT_PERF_PDS_1_0_PERF_PDS_PA_EVENT_DEALLOCATED_0 25
#define REGNUM_PERF_PDS_1_0_PERF_PDS_PA_EVENT_DEALLOCATED_0 5
#define SIGNED_PERF_PDS_1_0_PERF_PDS_PA_EVENT_DEALLOCATED_0 0

#define MASK_PERF_PDS_1_0_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_0 0x40000000
#define SHIFT_PERF_PDS_1_0_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_0 30
#define REGNUM_PERF_PDS_1_0_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_0 5
#define SIGNED_PERF_PDS_1_0_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_0 0

#define MASK_PERF_PDS_1_0_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_0 0x80000000
#define SHIFT_PERF_PDS_1_0_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_0 31
#define REGNUM_PERF_PDS_1_0_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_0 5
#define SIGNED_PERF_PDS_1_0_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_0 0



/* register PERF_PDS_1_1 */
#define PERF_PDS_1_1 6

#define MASK_PERF_PDS_1_1_PERF_PDS_PA_VERTEX_ALLOCATED_1 0x0000001F
#define SHIFT_PERF_PDS_1_1_PERF_PDS_PA_VERTEX_ALLOCATED_1 0
#define REGNUM_PERF_PDS_1_1_PERF_PDS_PA_VERTEX_ALLOCATED_1 6
#define SIGNED_PERF_PDS_1_1_PERF_PDS_PA_VERTEX_ALLOCATED_1 0

#define MASK_PERF_PDS_1_1_PERF_PDS_PA_PIXEL_ALLOCATED_1 0x000003E0
#define SHIFT_PERF_PDS_1_1_PERF_PDS_PA_PIXEL_ALLOCATED_1 5
#define REGNUM_PERF_PDS_1_1_PERF_PDS_PA_PIXEL_ALLOCATED_1 6
#define SIGNED_PERF_PDS_1_1_PERF_PDS_PA_PIXEL_ALLOCATED_1 0

#define MASK_PERF_PDS_1_1_PERF_PDS_PA_EVENT_ALLOCATED_1 0x00007C00
#define SHIFT_PERF_PDS_1_1_PERF_PDS_PA_EVENT_ALLOCATED_1 10
#define REGNUM_PERF_PDS_1_1_PERF_PDS_PA_EVENT_ALLOCATED_1 6
#define SIGNED_PERF_PDS_1_1_PERF_PDS_PA_EVENT_ALLOCATED_1 0

#define MASK_PERF_PDS_1_1_PERF_PDS_PA_VERTEX_DEALLOCATED_1 0x000F8000
#define SHIFT_PERF_PDS_1_1_PERF_PDS_PA_VERTEX_DEALLOCATED_1 15
#define REGNUM_PERF_PDS_1_1_PERF_PDS_PA_VERTEX_DEALLOCATED_1 6
#define SIGNED_PERF_PDS_1_1_PERF_PDS_PA_VERTEX_DEALLOCATED_1 0

#define MASK_PERF_PDS_1_1_PERF_PDS_PA_PIXEL_DEALLOCATED_1 0x01F00000
#define SHIFT_PERF_PDS_1_1_PERF_PDS_PA_PIXEL_DEALLOCATED_1 20
#define REGNUM_PERF_PDS_1_1_PERF_PDS_PA_PIXEL_DEALLOCATED_1 6
#define SIGNED_PERF_PDS_1_1_PERF_PDS_PA_PIXEL_DEALLOCATED_1 0

#define MASK_PERF_PDS_1_1_PERF_PDS_PA_EVENT_DEALLOCATED_1 0x3E000000
#define SHIFT_PERF_PDS_1_1_PERF_PDS_PA_EVENT_DEALLOCATED_1 25
#define REGNUM_PERF_PDS_1_1_PERF_PDS_PA_EVENT_DEALLOCATED_1 6
#define SIGNED_PERF_PDS_1_1_PERF_PDS_PA_EVENT_DEALLOCATED_1 0

#define MASK_PERF_PDS_1_1_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_1 0x40000000
#define SHIFT_PERF_PDS_1_1_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_1 30
#define REGNUM_PERF_PDS_1_1_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_1 6
#define SIGNED_PERF_PDS_1_1_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_1 0

#define MASK_PERF_PDS_1_1_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_1 0x80000000
#define SHIFT_PERF_PDS_1_1_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_1 31
#define REGNUM_PERF_PDS_1_1_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_1 6
#define SIGNED_PERF_PDS_1_1_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_1 0



/* register PERF_PDS_1_2 */
#define PERF_PDS_1_2 7

#define MASK_PERF_PDS_1_2_PERF_PDS_PA_VERTEX_ALLOCATED_2 0x0000001F
#define SHIFT_PERF_PDS_1_2_PERF_PDS_PA_VERTEX_ALLOCATED_2 0
#define REGNUM_PERF_PDS_1_2_PERF_PDS_PA_VERTEX_ALLOCATED_2 7
#define SIGNED_PERF_PDS_1_2_PERF_PDS_PA_VERTEX_ALLOCATED_2 0

#define MASK_PERF_PDS_1_2_PERF_PDS_PA_PIXEL_ALLOCATED_2 0x000003E0
#define SHIFT_PERF_PDS_1_2_PERF_PDS_PA_PIXEL_ALLOCATED_2 5
#define REGNUM_PERF_PDS_1_2_PERF_PDS_PA_PIXEL_ALLOCATED_2 7
#define SIGNED_PERF_PDS_1_2_PERF_PDS_PA_PIXEL_ALLOCATED_2 0

#define MASK_PERF_PDS_1_2_PERF_PDS_PA_EVENT_ALLOCATED_2 0x00007C00
#define SHIFT_PERF_PDS_1_2_PERF_PDS_PA_EVENT_ALLOCATED_2 10
#define REGNUM_PERF_PDS_1_2_PERF_PDS_PA_EVENT_ALLOCATED_2 7
#define SIGNED_PERF_PDS_1_2_PERF_PDS_PA_EVENT_ALLOCATED_2 0

#define MASK_PERF_PDS_1_2_PERF_PDS_PA_VERTEX_DEALLOCATED_2 0x000F8000
#define SHIFT_PERF_PDS_1_2_PERF_PDS_PA_VERTEX_DEALLOCATED_2 15
#define REGNUM_PERF_PDS_1_2_PERF_PDS_PA_VERTEX_DEALLOCATED_2 7
#define SIGNED_PERF_PDS_1_2_PERF_PDS_PA_VERTEX_DEALLOCATED_2 0

#define MASK_PERF_PDS_1_2_PERF_PDS_PA_PIXEL_DEALLOCATED_2 0x01F00000
#define SHIFT_PERF_PDS_1_2_PERF_PDS_PA_PIXEL_DEALLOCATED_2 20
#define REGNUM_PERF_PDS_1_2_PERF_PDS_PA_PIXEL_DEALLOCATED_2 7
#define SIGNED_PERF_PDS_1_2_PERF_PDS_PA_PIXEL_DEALLOCATED_2 0

#define MASK_PERF_PDS_1_2_PERF_PDS_PA_EVENT_DEALLOCATED_2 0x3E000000
#define SHIFT_PERF_PDS_1_2_PERF_PDS_PA_EVENT_DEALLOCATED_2 25
#define REGNUM_PERF_PDS_1_2_PERF_PDS_PA_EVENT_DEALLOCATED_2 7
#define SIGNED_PERF_PDS_1_2_PERF_PDS_PA_EVENT_DEALLOCATED_2 0

#define MASK_PERF_PDS_1_2_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_2 0x40000000
#define SHIFT_PERF_PDS_1_2_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_2 30
#define REGNUM_PERF_PDS_1_2_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_2 7
#define SIGNED_PERF_PDS_1_2_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_2 0

#define MASK_PERF_PDS_1_2_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_2 0x80000000
#define SHIFT_PERF_PDS_1_2_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_2 31
#define REGNUM_PERF_PDS_1_2_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_2 7
#define SIGNED_PERF_PDS_1_2_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_2 0



/* register PERF_PDS_1_3 */
#define PERF_PDS_1_3 8

#define MASK_PERF_PDS_1_3_PERF_PDS_PA_VERTEX_ALLOCATED_3 0x0000001F
#define SHIFT_PERF_PDS_1_3_PERF_PDS_PA_VERTEX_ALLOCATED_3 0
#define REGNUM_PERF_PDS_1_3_PERF_PDS_PA_VERTEX_ALLOCATED_3 8
#define SIGNED_PERF_PDS_1_3_PERF_PDS_PA_VERTEX_ALLOCATED_3 0

#define MASK_PERF_PDS_1_3_PERF_PDS_PA_PIXEL_ALLOCATED_3 0x000003E0
#define SHIFT_PERF_PDS_1_3_PERF_PDS_PA_PIXEL_ALLOCATED_3 5
#define REGNUM_PERF_PDS_1_3_PERF_PDS_PA_PIXEL_ALLOCATED_3 8
#define SIGNED_PERF_PDS_1_3_PERF_PDS_PA_PIXEL_ALLOCATED_3 0

#define MASK_PERF_PDS_1_3_PERF_PDS_PA_EVENT_ALLOCATED_3 0x00007C00
#define SHIFT_PERF_PDS_1_3_PERF_PDS_PA_EVENT_ALLOCATED_3 10
#define REGNUM_PERF_PDS_1_3_PERF_PDS_PA_EVENT_ALLOCATED_3 8
#define SIGNED_PERF_PDS_1_3_PERF_PDS_PA_EVENT_ALLOCATED_3 0

#define MASK_PERF_PDS_1_3_PERF_PDS_PA_VERTEX_DEALLOCATED_3 0x000F8000
#define SHIFT_PERF_PDS_1_3_PERF_PDS_PA_VERTEX_DEALLOCATED_3 15
#define REGNUM_PERF_PDS_1_3_PERF_PDS_PA_VERTEX_DEALLOCATED_3 8
#define SIGNED_PERF_PDS_1_3_PERF_PDS_PA_VERTEX_DEALLOCATED_3 0

#define MASK_PERF_PDS_1_3_PERF_PDS_PA_PIXEL_DEALLOCATED_3 0x01F00000
#define SHIFT_PERF_PDS_1_3_PERF_PDS_PA_PIXEL_DEALLOCATED_3 20
#define REGNUM_PERF_PDS_1_3_PERF_PDS_PA_PIXEL_DEALLOCATED_3 8
#define SIGNED_PERF_PDS_1_3_PERF_PDS_PA_PIXEL_DEALLOCATED_3 0

#define MASK_PERF_PDS_1_3_PERF_PDS_PA_EVENT_DEALLOCATED_3 0x3E000000
#define SHIFT_PERF_PDS_1_3_PERF_PDS_PA_EVENT_DEALLOCATED_3 25
#define REGNUM_PERF_PDS_1_3_PERF_PDS_PA_EVENT_DEALLOCATED_3 8
#define SIGNED_PERF_PDS_1_3_PERF_PDS_PA_EVENT_DEALLOCATED_3 0

#define MASK_PERF_PDS_1_3_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_3 0x40000000
#define SHIFT_PERF_PDS_1_3_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_3 30
#define REGNUM_PERF_PDS_1_3_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_3 8
#define SIGNED_PERF_PDS_1_3_PERF_PDS_PA_PIXEL_ALLOCATION_FAIL_3 0

#define MASK_PERF_PDS_1_3_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_3 0x80000000
#define SHIFT_PERF_PDS_1_3_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_3 31
#define REGNUM_PERF_PDS_1_3_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_3 8
#define SIGNED_PERF_PDS_1_3_PERF_PDS_PA_VERTEX_ALLOCATION_FAIL_3 0



/* register PERF_PDS_2_0 */
#define PERF_PDS_2_0 9

#define MASK_PERF_PDS_2_0_PERF_PDS_SA_VERTEX_ALLOCATED_0 0x0000001F
#define SHIFT_PERF_PDS_2_0_PERF_PDS_SA_VERTEX_ALLOCATED_0 0
#define REGNUM_PERF_PDS_2_0_PERF_PDS_SA_VERTEX_ALLOCATED_0 9
#define SIGNED_PERF_PDS_2_0_PERF_PDS_SA_VERTEX_ALLOCATED_0 0

#define MASK_PERF_PDS_2_0_PERF_PDS_SA_PIXEL_ALLOCATED_0 0x000003E0
#define SHIFT_PERF_PDS_2_0_PERF_PDS_SA_PIXEL_ALLOCATED_0 5
#define REGNUM_PERF_PDS_2_0_PERF_PDS_SA_PIXEL_ALLOCATED_0 9
#define SIGNED_PERF_PDS_2_0_PERF_PDS_SA_PIXEL_ALLOCATED_0 0

#define MASK_PERF_PDS_2_0_PERF_PDS_SA_EVENT_ALLOCATED_0 0x00007C00
#define SHIFT_PERF_PDS_2_0_PERF_PDS_SA_EVENT_ALLOCATED_0 10
#define REGNUM_PERF_PDS_2_0_PERF_PDS_SA_EVENT_ALLOCATED_0 9
#define SIGNED_PERF_PDS_2_0_PERF_PDS_SA_EVENT_ALLOCATED_0 0

#define MASK_PERF_PDS_2_0_PERF_PDS_SA_VERTEX_DEALLOCATED_0 0x000F8000
#define SHIFT_PERF_PDS_2_0_PERF_PDS_SA_VERTEX_DEALLOCATED_0 15
#define REGNUM_PERF_PDS_2_0_PERF_PDS_SA_VERTEX_DEALLOCATED_0 9
#define SIGNED_PERF_PDS_2_0_PERF_PDS_SA_VERTEX_DEALLOCATED_0 0

#define MASK_PERF_PDS_2_0_PERF_PDS_SA_PIXEL_DEALLOCATED_0 0x01F00000
#define SHIFT_PERF_PDS_2_0_PERF_PDS_SA_PIXEL_DEALLOCATED_0 20
#define REGNUM_PERF_PDS_2_0_PERF_PDS_SA_PIXEL_DEALLOCATED_0 9
#define SIGNED_PERF_PDS_2_0_PERF_PDS_SA_PIXEL_DEALLOCATED_0 0

#define MASK_PERF_PDS_2_0_PERF_PDS_SA_EVENT_DEALLOCATED_0 0x3E000000
#define SHIFT_PERF_PDS_2_0_PERF_PDS_SA_EVENT_DEALLOCATED_0 25
#define REGNUM_PERF_PDS_2_0_PERF_PDS_SA_EVENT_DEALLOCATED_0 9
#define SIGNED_PERF_PDS_2_0_PERF_PDS_SA_EVENT_DEALLOCATED_0 0

#define MASK_PERF_PDS_2_0_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_0 0x40000000
#define SHIFT_PERF_PDS_2_0_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_0 30
#define REGNUM_PERF_PDS_2_0_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_0 9
#define SIGNED_PERF_PDS_2_0_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_0 0

#define MASK_PERF_PDS_2_0_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_0 0x80000000
#define SHIFT_PERF_PDS_2_0_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_0 31
#define REGNUM_PERF_PDS_2_0_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_0 9
#define SIGNED_PERF_PDS_2_0_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_0 0



/* register PERF_PDS_2_1 */
#define PERF_PDS_2_1 10

#define MASK_PERF_PDS_2_1_PERF_PDS_SA_VERTEX_ALLOCATED_1 0x0000001F
#define SHIFT_PERF_PDS_2_1_PERF_PDS_SA_VERTEX_ALLOCATED_1 0
#define REGNUM_PERF_PDS_2_1_PERF_PDS_SA_VERTEX_ALLOCATED_1 10
#define SIGNED_PERF_PDS_2_1_PERF_PDS_SA_VERTEX_ALLOCATED_1 0

#define MASK_PERF_PDS_2_1_PERF_PDS_SA_PIXEL_ALLOCATED_1 0x000003E0
#define SHIFT_PERF_PDS_2_1_PERF_PDS_SA_PIXEL_ALLOCATED_1 5
#define REGNUM_PERF_PDS_2_1_PERF_PDS_SA_PIXEL_ALLOCATED_1 10
#define SIGNED_PERF_PDS_2_1_PERF_PDS_SA_PIXEL_ALLOCATED_1 0

#define MASK_PERF_PDS_2_1_PERF_PDS_SA_EVENT_ALLOCATED_1 0x00007C00
#define SHIFT_PERF_PDS_2_1_PERF_PDS_SA_EVENT_ALLOCATED_1 10
#define REGNUM_PERF_PDS_2_1_PERF_PDS_SA_EVENT_ALLOCATED_1 10
#define SIGNED_PERF_PDS_2_1_PERF_PDS_SA_EVENT_ALLOCATED_1 0

#define MASK_PERF_PDS_2_1_PERF_PDS_SA_VERTEX_DEALLOCATED_1 0x000F8000
#define SHIFT_PERF_PDS_2_1_PERF_PDS_SA_VERTEX_DEALLOCATED_1 15
#define REGNUM_PERF_PDS_2_1_PERF_PDS_SA_VERTEX_DEALLOCATED_1 10
#define SIGNED_PERF_PDS_2_1_PERF_PDS_SA_VERTEX_DEALLOCATED_1 0

#define MASK_PERF_PDS_2_1_PERF_PDS_SA_PIXEL_DEALLOCATED_1 0x01F00000
#define SHIFT_PERF_PDS_2_1_PERF_PDS_SA_PIXEL_DEALLOCATED_1 20
#define REGNUM_PERF_PDS_2_1_PERF_PDS_SA_PIXEL_DEALLOCATED_1 10
#define SIGNED_PERF_PDS_2_1_PERF_PDS_SA_PIXEL_DEALLOCATED_1 0

#define MASK_PERF_PDS_2_1_PERF_PDS_SA_EVENT_DEALLOCATED_1 0x3E000000
#define SHIFT_PERF_PDS_2_1_PERF_PDS_SA_EVENT_DEALLOCATED_1 25
#define REGNUM_PERF_PDS_2_1_PERF_PDS_SA_EVENT_DEALLOCATED_1 10
#define SIGNED_PERF_PDS_2_1_PERF_PDS_SA_EVENT_DEALLOCATED_1 0

#define MASK_PERF_PDS_2_1_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_1 0x40000000
#define SHIFT_PERF_PDS_2_1_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_1 30
#define REGNUM_PERF_PDS_2_1_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_1 10
#define SIGNED_PERF_PDS_2_1_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_1 0

#define MASK_PERF_PDS_2_1_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_1 0x80000000
#define SHIFT_PERF_PDS_2_1_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_1 31
#define REGNUM_PERF_PDS_2_1_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_1 10
#define SIGNED_PERF_PDS_2_1_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_1 0



/* register PERF_PDS_2_2 */
#define PERF_PDS_2_2 11

#define MASK_PERF_PDS_2_2_PERF_PDS_SA_VERTEX_ALLOCATED_2 0x0000001F
#define SHIFT_PERF_PDS_2_2_PERF_PDS_SA_VERTEX_ALLOCATED_2 0
#define REGNUM_PERF_PDS_2_2_PERF_PDS_SA_VERTEX_ALLOCATED_2 11
#define SIGNED_PERF_PDS_2_2_PERF_PDS_SA_VERTEX_ALLOCATED_2 0

#define MASK_PERF_PDS_2_2_PERF_PDS_SA_PIXEL_ALLOCATED_2 0x000003E0
#define SHIFT_PERF_PDS_2_2_PERF_PDS_SA_PIXEL_ALLOCATED_2 5
#define REGNUM_PERF_PDS_2_2_PERF_PDS_SA_PIXEL_ALLOCATED_2 11
#define SIGNED_PERF_PDS_2_2_PERF_PDS_SA_PIXEL_ALLOCATED_2 0

#define MASK_PERF_PDS_2_2_PERF_PDS_SA_EVENT_ALLOCATED_2 0x00007C00
#define SHIFT_PERF_PDS_2_2_PERF_PDS_SA_EVENT_ALLOCATED_2 10
#define REGNUM_PERF_PDS_2_2_PERF_PDS_SA_EVENT_ALLOCATED_2 11
#define SIGNED_PERF_PDS_2_2_PERF_PDS_SA_EVENT_ALLOCATED_2 0

#define MASK_PERF_PDS_2_2_PERF_PDS_SA_VERTEX_DEALLOCATED_2 0x000F8000
#define SHIFT_PERF_PDS_2_2_PERF_PDS_SA_VERTEX_DEALLOCATED_2 15
#define REGNUM_PERF_PDS_2_2_PERF_PDS_SA_VERTEX_DEALLOCATED_2 11
#define SIGNED_PERF_PDS_2_2_PERF_PDS_SA_VERTEX_DEALLOCATED_2 0

#define MASK_PERF_PDS_2_2_PERF_PDS_SA_PIXEL_DEALLOCATED_2 0x01F00000
#define SHIFT_PERF_PDS_2_2_PERF_PDS_SA_PIXEL_DEALLOCATED_2 20
#define REGNUM_PERF_PDS_2_2_PERF_PDS_SA_PIXEL_DEALLOCATED_2 11
#define SIGNED_PERF_PDS_2_2_PERF_PDS_SA_PIXEL_DEALLOCATED_2 0

#define MASK_PERF_PDS_2_2_PERF_PDS_SA_EVENT_DEALLOCATED_2 0x3E000000
#define SHIFT_PERF_PDS_2_2_PERF_PDS_SA_EVENT_DEALLOCATED_2 25
#define REGNUM_PERF_PDS_2_2_PERF_PDS_SA_EVENT_DEALLOCATED_2 11
#define SIGNED_PERF_PDS_2_2_PERF_PDS_SA_EVENT_DEALLOCATED_2 0

#define MASK_PERF_PDS_2_2_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_2 0x40000000
#define SHIFT_PERF_PDS_2_2_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_2 30
#define REGNUM_PERF_PDS_2_2_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_2 11
#define SIGNED_PERF_PDS_2_2_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_2 0

#define MASK_PERF_PDS_2_2_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_2 0x80000000
#define SHIFT_PERF_PDS_2_2_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_2 31
#define REGNUM_PERF_PDS_2_2_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_2 11
#define SIGNED_PERF_PDS_2_2_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_2 0



/* register PERF_PDS_2_3 */
#define PERF_PDS_2_3 12

#define MASK_PERF_PDS_2_3_PERF_PDS_SA_VERTEX_ALLOCATED_3 0x0000001F
#define SHIFT_PERF_PDS_2_3_PERF_PDS_SA_VERTEX_ALLOCATED_3 0
#define REGNUM_PERF_PDS_2_3_PERF_PDS_SA_VERTEX_ALLOCATED_3 12
#define SIGNED_PERF_PDS_2_3_PERF_PDS_SA_VERTEX_ALLOCATED_3 0

#define MASK_PERF_PDS_2_3_PERF_PDS_SA_PIXEL_ALLOCATED_3 0x000003E0
#define SHIFT_PERF_PDS_2_3_PERF_PDS_SA_PIXEL_ALLOCATED_3 5
#define REGNUM_PERF_PDS_2_3_PERF_PDS_SA_PIXEL_ALLOCATED_3 12
#define SIGNED_PERF_PDS_2_3_PERF_PDS_SA_PIXEL_ALLOCATED_3 0

#define MASK_PERF_PDS_2_3_PERF_PDS_SA_EVENT_ALLOCATED_3 0x00007C00
#define SHIFT_PERF_PDS_2_3_PERF_PDS_SA_EVENT_ALLOCATED_3 10
#define REGNUM_PERF_PDS_2_3_PERF_PDS_SA_EVENT_ALLOCATED_3 12
#define SIGNED_PERF_PDS_2_3_PERF_PDS_SA_EVENT_ALLOCATED_3 0

#define MASK_PERF_PDS_2_3_PERF_PDS_SA_VERTEX_DEALLOCATED_3 0x000F8000
#define SHIFT_PERF_PDS_2_3_PERF_PDS_SA_VERTEX_DEALLOCATED_3 15
#define REGNUM_PERF_PDS_2_3_PERF_PDS_SA_VERTEX_DEALLOCATED_3 12
#define SIGNED_PERF_PDS_2_3_PERF_PDS_SA_VERTEX_DEALLOCATED_3 0

#define MASK_PERF_PDS_2_3_PERF_PDS_SA_PIXEL_DEALLOCATED_3 0x01F00000
#define SHIFT_PERF_PDS_2_3_PERF_PDS_SA_PIXEL_DEALLOCATED_3 20
#define REGNUM_PERF_PDS_2_3_PERF_PDS_SA_PIXEL_DEALLOCATED_3 12
#define SIGNED_PERF_PDS_2_3_PERF_PDS_SA_PIXEL_DEALLOCATED_3 0

#define MASK_PERF_PDS_2_3_PERF_PDS_SA_EVENT_DEALLOCATED_3 0x3E000000
#define SHIFT_PERF_PDS_2_3_PERF_PDS_SA_EVENT_DEALLOCATED_3 25
#define REGNUM_PERF_PDS_2_3_PERF_PDS_SA_EVENT_DEALLOCATED_3 12
#define SIGNED_PERF_PDS_2_3_PERF_PDS_SA_EVENT_DEALLOCATED_3 0

#define MASK_PERF_PDS_2_3_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_3 0x40000000
#define SHIFT_PERF_PDS_2_3_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_3 30
#define REGNUM_PERF_PDS_2_3_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_3 12
#define SIGNED_PERF_PDS_2_3_PERF_PDS_SA_PIXEL_ALLOCATION_FAIL_3 0

#define MASK_PERF_PDS_2_3_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_3 0x80000000
#define SHIFT_PERF_PDS_2_3_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_3 31
#define REGNUM_PERF_PDS_2_3_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_3 12
#define SIGNED_PERF_PDS_2_3_PERF_PDS_SA_VERTEX_ALLOCATION_FAIL_3 0



/* register PERF_PDS_3_0 */
#define PERF_PDS_3_0 13

#define MASK_PERF_PDS_3_0_PERF_PDS_ATTRIBUTE_ALLOCATED_0 0x0000001F
#define SHIFT_PERF_PDS_3_0_PERF_PDS_ATTRIBUTE_ALLOCATED_0 0
#define REGNUM_PERF_PDS_3_0_PERF_PDS_ATTRIBUTE_ALLOCATED_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_ATTRIBUTE_ALLOCATED_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_ATTRIBUTE_DEALLOCATED_0 0x000003E0
#define SHIFT_PERF_PDS_3_0_PERF_PDS_ATTRIBUTE_DEALLOCATED_0 5
#define REGNUM_PERF_PDS_3_0_PERF_PDS_ATTRIBUTE_DEALLOCATED_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_ATTRIBUTE_DEALLOCATED_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_VERTEX_TASK_ALLOCATED_0 0x00000400
#define SHIFT_PERF_PDS_3_0_PERF_PDS_VERTEX_TASK_ALLOCATED_0 10
#define REGNUM_PERF_PDS_3_0_PERF_PDS_VERTEX_TASK_ALLOCATED_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_VERTEX_TASK_ALLOCATED_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_PIXEL_TASK_ALLOCATED_0 0x00000800
#define SHIFT_PERF_PDS_3_0_PERF_PDS_PIXEL_TASK_ALLOCATED_0 11
#define REGNUM_PERF_PDS_3_0_PERF_PDS_PIXEL_TASK_ALLOCATED_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_PIXEL_TASK_ALLOCATED_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_EVENT_TASK_ALLOCATED_0 0x00001000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_EVENT_TASK_ALLOCATED_0 12
#define REGNUM_PERF_PDS_3_0_PERF_PDS_EVENT_TASK_ALLOCATED_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_EVENT_TASK_ALLOCATED_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_VERTEX_TASK_DEALLOCATED_0 0x00002000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_VERTEX_TASK_DEALLOCATED_0 13
#define REGNUM_PERF_PDS_3_0_PERF_PDS_VERTEX_TASK_DEALLOCATED_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_VERTEX_TASK_DEALLOCATED_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_PIXEL_TASK_DEALLOCATED_0 0x00004000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_PIXEL_TASK_DEALLOCATED_0 14
#define REGNUM_PERF_PDS_3_0_PERF_PDS_PIXEL_TASK_DEALLOCATED_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_PIXEL_TASK_DEALLOCATED_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_EVENT_TASK_DEALLOCATED_0 0x00008000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_EVENT_TASK_DEALLOCATED_0 15
#define REGNUM_PERF_PDS_3_0_PERF_PDS_EVENT_TASK_DEALLOCATED_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_EVENT_TASK_DEALLOCATED_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_VERTEX_PROCESSING_0 0x00010000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_VERTEX_PROCESSING_0 16
#define REGNUM_PERF_PDS_3_0_PERF_PDS_VERTEX_PROCESSING_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_VERTEX_PROCESSING_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_PIXEL_PROCESSING_0 0x00020000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_PIXEL_PROCESSING_0 17
#define REGNUM_PERF_PDS_3_0_PERF_PDS_PIXEL_PROCESSING_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_PIXEL_PROCESSING_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_EVENT_PROCESSING_0 0x00040000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_EVENT_PROCESSING_0 18
#define REGNUM_PERF_PDS_3_0_PERF_PDS_EVENT_PROCESSING_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_EVENT_PROCESSING_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_STALLED_DOUTD_0 0x00080000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_STALLED_DOUTD_0 19
#define REGNUM_PERF_PDS_3_0_PERF_PDS_STALLED_DOUTD_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_STALLED_DOUTD_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_STALLED_DCU_0 0x00100000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_STALLED_DCU_0 20
#define REGNUM_PERF_PDS_3_0_PERF_PDS_STALLED_DCU_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_STALLED_DCU_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_REQUEST_DCU_0 0x00200000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_REQUEST_DCU_0 21
#define REGNUM_PERF_PDS_3_0_PERF_PDS_REQUEST_DCU_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_REQUEST_DCU_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_TA_START_BATCH_0 0x00400000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_TA_START_BATCH_0 22
#define REGNUM_PERF_PDS_3_0_PERF_PDS_TA_START_BATCH_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_TA_START_BATCH_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_TA_END_BATCH_0 0x00800000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_TA_END_BATCH_0 23
#define REGNUM_PERF_PDS_3_0_PERF_PDS_TA_END_BATCH_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_TA_END_BATCH_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_3D_START_BATCH_0 0x01000000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_3D_START_BATCH_0 24
#define REGNUM_PERF_PDS_3_0_PERF_PDS_3D_START_BATCH_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_3D_START_BATCH_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_3D_END_BATCH_0 0x02000000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_3D_END_BATCH_0 25
#define REGNUM_PERF_PDS_3_0_PERF_PDS_3D_END_BATCH_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_3D_END_BATCH_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_NEW_TILE_0 0x04000000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_NEW_TILE_0 26
#define REGNUM_PERF_PDS_3_0_PERF_PDS_NEW_TILE_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_NEW_TILE_0 0

#define MASK_PERF_PDS_3_0_PERF_PDS_END_TILE_0 0x08000000
#define SHIFT_PERF_PDS_3_0_PERF_PDS_END_TILE_0 27
#define REGNUM_PERF_PDS_3_0_PERF_PDS_END_TILE_0 13
#define SIGNED_PERF_PDS_3_0_PERF_PDS_END_TILE_0 0



/* register PERF_PDS_3_1 */
#define PERF_PDS_3_1 14

#define MASK_PERF_PDS_3_1_PERF_PDS_ATTRIBUTE_ALLOCATED_1 0x0000001F
#define SHIFT_PERF_PDS_3_1_PERF_PDS_ATTRIBUTE_ALLOCATED_1 0
#define REGNUM_PERF_PDS_3_1_PERF_PDS_ATTRIBUTE_ALLOCATED_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_ATTRIBUTE_ALLOCATED_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_ATTRIBUTE_DEALLOCATED_1 0x000003E0
#define SHIFT_PERF_PDS_3_1_PERF_PDS_ATTRIBUTE_DEALLOCATED_1 5
#define REGNUM_PERF_PDS_3_1_PERF_PDS_ATTRIBUTE_DEALLOCATED_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_ATTRIBUTE_DEALLOCATED_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_VERTEX_TASK_ALLOCATED_1 0x00000400
#define SHIFT_PERF_PDS_3_1_PERF_PDS_VERTEX_TASK_ALLOCATED_1 10
#define REGNUM_PERF_PDS_3_1_PERF_PDS_VERTEX_TASK_ALLOCATED_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_VERTEX_TASK_ALLOCATED_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_PIXEL_TASK_ALLOCATED_1 0x00000800
#define SHIFT_PERF_PDS_3_1_PERF_PDS_PIXEL_TASK_ALLOCATED_1 11
#define REGNUM_PERF_PDS_3_1_PERF_PDS_PIXEL_TASK_ALLOCATED_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_PIXEL_TASK_ALLOCATED_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_EVENT_TASK_ALLOCATED_1 0x00001000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_EVENT_TASK_ALLOCATED_1 12
#define REGNUM_PERF_PDS_3_1_PERF_PDS_EVENT_TASK_ALLOCATED_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_EVENT_TASK_ALLOCATED_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_VERTEX_TASK_DEALLOCATED_1 0x00002000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_VERTEX_TASK_DEALLOCATED_1 13
#define REGNUM_PERF_PDS_3_1_PERF_PDS_VERTEX_TASK_DEALLOCATED_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_VERTEX_TASK_DEALLOCATED_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_PIXEL_TASK_DEALLOCATED_1 0x00004000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_PIXEL_TASK_DEALLOCATED_1 14
#define REGNUM_PERF_PDS_3_1_PERF_PDS_PIXEL_TASK_DEALLOCATED_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_PIXEL_TASK_DEALLOCATED_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_EVENT_TASK_DEALLOCATED_1 0x00008000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_EVENT_TASK_DEALLOCATED_1 15
#define REGNUM_PERF_PDS_3_1_PERF_PDS_EVENT_TASK_DEALLOCATED_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_EVENT_TASK_DEALLOCATED_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_VERTEX_PROCESSING_1 0x00010000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_VERTEX_PROCESSING_1 16
#define REGNUM_PERF_PDS_3_1_PERF_PDS_VERTEX_PROCESSING_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_VERTEX_PROCESSING_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_PIXEL_PROCESSING_1 0x00020000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_PIXEL_PROCESSING_1 17
#define REGNUM_PERF_PDS_3_1_PERF_PDS_PIXEL_PROCESSING_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_PIXEL_PROCESSING_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_EVENT_PROCESSING_1 0x00040000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_EVENT_PROCESSING_1 18
#define REGNUM_PERF_PDS_3_1_PERF_PDS_EVENT_PROCESSING_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_EVENT_PROCESSING_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_STALLED_DOUTD_1 0x00080000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_STALLED_DOUTD_1 19
#define REGNUM_PERF_PDS_3_1_PERF_PDS_STALLED_DOUTD_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_STALLED_DOUTD_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_STALLED_DCU_1 0x00100000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_STALLED_DCU_1 20
#define REGNUM_PERF_PDS_3_1_PERF_PDS_STALLED_DCU_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_STALLED_DCU_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_REQUEST_DCU_1 0x00200000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_REQUEST_DCU_1 21
#define REGNUM_PERF_PDS_3_1_PERF_PDS_REQUEST_DCU_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_REQUEST_DCU_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_TA_START_BATCH_1 0x00400000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_TA_START_BATCH_1 22
#define REGNUM_PERF_PDS_3_1_PERF_PDS_TA_START_BATCH_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_TA_START_BATCH_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_TA_END_BATCH_1 0x00800000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_TA_END_BATCH_1 23
#define REGNUM_PERF_PDS_3_1_PERF_PDS_TA_END_BATCH_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_TA_END_BATCH_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_3D_START_BATCH_1 0x01000000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_3D_START_BATCH_1 24
#define REGNUM_PERF_PDS_3_1_PERF_PDS_3D_START_BATCH_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_3D_START_BATCH_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_3D_END_BATCH_1 0x02000000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_3D_END_BATCH_1 25
#define REGNUM_PERF_PDS_3_1_PERF_PDS_3D_END_BATCH_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_3D_END_BATCH_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_NEW_TILE_1 0x04000000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_NEW_TILE_1 26
#define REGNUM_PERF_PDS_3_1_PERF_PDS_NEW_TILE_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_NEW_TILE_1 0

#define MASK_PERF_PDS_3_1_PERF_PDS_END_TILE_1 0x08000000
#define SHIFT_PERF_PDS_3_1_PERF_PDS_END_TILE_1 27
#define REGNUM_PERF_PDS_3_1_PERF_PDS_END_TILE_1 14
#define SIGNED_PERF_PDS_3_1_PERF_PDS_END_TILE_1 0



/* register PERF_PDS_3_2 */
#define PERF_PDS_3_2 15

#define MASK_PERF_PDS_3_2_PERF_PDS_ATTRIBUTE_ALLOCATED_2 0x0000001F
#define SHIFT_PERF_PDS_3_2_PERF_PDS_ATTRIBUTE_ALLOCATED_2 0
#define REGNUM_PERF_PDS_3_2_PERF_PDS_ATTRIBUTE_ALLOCATED_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_ATTRIBUTE_ALLOCATED_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_ATTRIBUTE_DEALLOCATED_2 0x000003E0
#define SHIFT_PERF_PDS_3_2_PERF_PDS_ATTRIBUTE_DEALLOCATED_2 5
#define REGNUM_PERF_PDS_3_2_PERF_PDS_ATTRIBUTE_DEALLOCATED_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_ATTRIBUTE_DEALLOCATED_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_VERTEX_TASK_ALLOCATED_2 0x00000400
#define SHIFT_PERF_PDS_3_2_PERF_PDS_VERTEX_TASK_ALLOCATED_2 10
#define REGNUM_PERF_PDS_3_2_PERF_PDS_VERTEX_TASK_ALLOCATED_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_VERTEX_TASK_ALLOCATED_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_PIXEL_TASK_ALLOCATED_2 0x00000800
#define SHIFT_PERF_PDS_3_2_PERF_PDS_PIXEL_TASK_ALLOCATED_2 11
#define REGNUM_PERF_PDS_3_2_PERF_PDS_PIXEL_TASK_ALLOCATED_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_PIXEL_TASK_ALLOCATED_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_EVENT_TASK_ALLOCATED_2 0x00001000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_EVENT_TASK_ALLOCATED_2 12
#define REGNUM_PERF_PDS_3_2_PERF_PDS_EVENT_TASK_ALLOCATED_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_EVENT_TASK_ALLOCATED_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_VERTEX_TASK_DEALLOCATED_2 0x00002000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_VERTEX_TASK_DEALLOCATED_2 13
#define REGNUM_PERF_PDS_3_2_PERF_PDS_VERTEX_TASK_DEALLOCATED_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_VERTEX_TASK_DEALLOCATED_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_PIXEL_TASK_DEALLOCATED_2 0x00004000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_PIXEL_TASK_DEALLOCATED_2 14
#define REGNUM_PERF_PDS_3_2_PERF_PDS_PIXEL_TASK_DEALLOCATED_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_PIXEL_TASK_DEALLOCATED_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_EVENT_TASK_DEALLOCATED_2 0x00008000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_EVENT_TASK_DEALLOCATED_2 15
#define REGNUM_PERF_PDS_3_2_PERF_PDS_EVENT_TASK_DEALLOCATED_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_EVENT_TASK_DEALLOCATED_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_VERTEX_PROCESSING_2 0x00010000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_VERTEX_PROCESSING_2 16
#define REGNUM_PERF_PDS_3_2_PERF_PDS_VERTEX_PROCESSING_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_VERTEX_PROCESSING_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_PIXEL_PROCESSING_2 0x00020000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_PIXEL_PROCESSING_2 17
#define REGNUM_PERF_PDS_3_2_PERF_PDS_PIXEL_PROCESSING_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_PIXEL_PROCESSING_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_EVENT_PROCESSING_2 0x00040000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_EVENT_PROCESSING_2 18
#define REGNUM_PERF_PDS_3_2_PERF_PDS_EVENT_PROCESSING_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_EVENT_PROCESSING_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_STALLED_DOUTD_2 0x00080000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_STALLED_DOUTD_2 19
#define REGNUM_PERF_PDS_3_2_PERF_PDS_STALLED_DOUTD_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_STALLED_DOUTD_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_STALLED_DCU_2 0x00100000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_STALLED_DCU_2 20
#define REGNUM_PERF_PDS_3_2_PERF_PDS_STALLED_DCU_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_STALLED_DCU_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_REQUEST_DCU_2 0x00200000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_REQUEST_DCU_2 21
#define REGNUM_PERF_PDS_3_2_PERF_PDS_REQUEST_DCU_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_REQUEST_DCU_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_TA_START_BATCH_2 0x00400000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_TA_START_BATCH_2 22
#define REGNUM_PERF_PDS_3_2_PERF_PDS_TA_START_BATCH_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_TA_START_BATCH_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_TA_END_BATCH_2 0x00800000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_TA_END_BATCH_2 23
#define REGNUM_PERF_PDS_3_2_PERF_PDS_TA_END_BATCH_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_TA_END_BATCH_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_3D_START_BATCH_2 0x01000000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_3D_START_BATCH_2 24
#define REGNUM_PERF_PDS_3_2_PERF_PDS_3D_START_BATCH_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_3D_START_BATCH_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_3D_END_BATCH_2 0x02000000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_3D_END_BATCH_2 25
#define REGNUM_PERF_PDS_3_2_PERF_PDS_3D_END_BATCH_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_3D_END_BATCH_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_NEW_TILE_2 0x04000000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_NEW_TILE_2 26
#define REGNUM_PERF_PDS_3_2_PERF_PDS_NEW_TILE_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_NEW_TILE_2 0

#define MASK_PERF_PDS_3_2_PERF_PDS_END_TILE_2 0x08000000
#define SHIFT_PERF_PDS_3_2_PERF_PDS_END_TILE_2 27
#define REGNUM_PERF_PDS_3_2_PERF_PDS_END_TILE_2 15
#define SIGNED_PERF_PDS_3_2_PERF_PDS_END_TILE_2 0



/* register PERF_PDS_3_3 */
#define PERF_PDS_3_3 16

#define MASK_PERF_PDS_3_3_PERF_PDS_ATTRIBUTE_ALLOCATED_3 0x0000001F
#define SHIFT_PERF_PDS_3_3_PERF_PDS_ATTRIBUTE_ALLOCATED_3 0
#define REGNUM_PERF_PDS_3_3_PERF_PDS_ATTRIBUTE_ALLOCATED_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_ATTRIBUTE_ALLOCATED_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_ATTRIBUTE_DEALLOCATED_3 0x000003E0
#define SHIFT_PERF_PDS_3_3_PERF_PDS_ATTRIBUTE_DEALLOCATED_3 5
#define REGNUM_PERF_PDS_3_3_PERF_PDS_ATTRIBUTE_DEALLOCATED_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_ATTRIBUTE_DEALLOCATED_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_VERTEX_TASK_ALLOCATED_3 0x00000400
#define SHIFT_PERF_PDS_3_3_PERF_PDS_VERTEX_TASK_ALLOCATED_3 10
#define REGNUM_PERF_PDS_3_3_PERF_PDS_VERTEX_TASK_ALLOCATED_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_VERTEX_TASK_ALLOCATED_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_PIXEL_TASK_ALLOCATED_3 0x00000800
#define SHIFT_PERF_PDS_3_3_PERF_PDS_PIXEL_TASK_ALLOCATED_3 11
#define REGNUM_PERF_PDS_3_3_PERF_PDS_PIXEL_TASK_ALLOCATED_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_PIXEL_TASK_ALLOCATED_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_EVENT_TASK_ALLOCATED_3 0x00001000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_EVENT_TASK_ALLOCATED_3 12
#define REGNUM_PERF_PDS_3_3_PERF_PDS_EVENT_TASK_ALLOCATED_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_EVENT_TASK_ALLOCATED_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_VERTEX_TASK_DEALLOCATED_3 0x00002000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_VERTEX_TASK_DEALLOCATED_3 13
#define REGNUM_PERF_PDS_3_3_PERF_PDS_VERTEX_TASK_DEALLOCATED_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_VERTEX_TASK_DEALLOCATED_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_PIXEL_TASK_DEALLOCATED_3 0x00004000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_PIXEL_TASK_DEALLOCATED_3 14
#define REGNUM_PERF_PDS_3_3_PERF_PDS_PIXEL_TASK_DEALLOCATED_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_PIXEL_TASK_DEALLOCATED_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_EVENT_TASK_DEALLOCATED_3 0x00008000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_EVENT_TASK_DEALLOCATED_3 15
#define REGNUM_PERF_PDS_3_3_PERF_PDS_EVENT_TASK_DEALLOCATED_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_EVENT_TASK_DEALLOCATED_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_VERTEX_PROCESSING_3 0x00010000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_VERTEX_PROCESSING_3 16
#define REGNUM_PERF_PDS_3_3_PERF_PDS_VERTEX_PROCESSING_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_VERTEX_PROCESSING_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_PIXEL_PROCESSING_3 0x00020000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_PIXEL_PROCESSING_3 17
#define REGNUM_PERF_PDS_3_3_PERF_PDS_PIXEL_PROCESSING_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_PIXEL_PROCESSING_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_EVENT_PROCESSING_3 0x00040000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_EVENT_PROCESSING_3 18
#define REGNUM_PERF_PDS_3_3_PERF_PDS_EVENT_PROCESSING_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_EVENT_PROCESSING_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_STALLED_DOUTD_3 0x00080000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_STALLED_DOUTD_3 19
#define REGNUM_PERF_PDS_3_3_PERF_PDS_STALLED_DOUTD_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_STALLED_DOUTD_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_STALLED_DCU_3 0x00100000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_STALLED_DCU_3 20
#define REGNUM_PERF_PDS_3_3_PERF_PDS_STALLED_DCU_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_STALLED_DCU_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_REQUEST_DCU_3 0x00200000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_REQUEST_DCU_3 21
#define REGNUM_PERF_PDS_3_3_PERF_PDS_REQUEST_DCU_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_REQUEST_DCU_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_TA_START_BATCH_3 0x00400000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_TA_START_BATCH_3 22
#define REGNUM_PERF_PDS_3_3_PERF_PDS_TA_START_BATCH_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_TA_START_BATCH_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_TA_END_BATCH_3 0x00800000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_TA_END_BATCH_3 23
#define REGNUM_PERF_PDS_3_3_PERF_PDS_TA_END_BATCH_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_TA_END_BATCH_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_3D_START_BATCH_3 0x01000000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_3D_START_BATCH_3 24
#define REGNUM_PERF_PDS_3_3_PERF_PDS_3D_START_BATCH_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_3D_START_BATCH_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_3D_END_BATCH_3 0x02000000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_3D_END_BATCH_3 25
#define REGNUM_PERF_PDS_3_3_PERF_PDS_3D_END_BATCH_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_3D_END_BATCH_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_NEW_TILE_3 0x04000000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_NEW_TILE_3 26
#define REGNUM_PERF_PDS_3_3_PERF_PDS_NEW_TILE_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_NEW_TILE_3 0

#define MASK_PERF_PDS_3_3_PERF_PDS_END_TILE_3 0x08000000
#define SHIFT_PERF_PDS_3_3_PERF_PDS_END_TILE_3 27
#define REGNUM_PERF_PDS_3_3_PERF_PDS_END_TILE_3 16
#define SIGNED_PERF_PDS_3_3_PERF_PDS_END_TILE_3 0



/* register PERF_PDS_4 */
#define PERF_PDS_4 17

#define MASK_PERF_PDS_4_PERF_PDS_TILEXY 0x0000FFFF
#define SHIFT_PERF_PDS_4_PERF_PDS_TILEXY 0
#define REGNUM_PERF_PDS_4_PERF_PDS_TILEXY 17
#define SIGNED_PERF_PDS_4_PERF_PDS_TILEXY 0

#define MASK_PERF_PDS_4_PERF_PDS_PIXEL_BATCH_NUMBER 0x1FFF0000
#define SHIFT_PERF_PDS_4_PERF_PDS_PIXEL_BATCH_NUMBER 16
#define REGNUM_PERF_PDS_4_PERF_PDS_PIXEL_BATCH_NUMBER 17
#define SIGNED_PERF_PDS_4_PERF_PDS_PIXEL_BATCH_NUMBER 0

#define MASK_PERF_PDS_4_PERF_3D_PROCESSING 0x20000000
#define SHIFT_PERF_PDS_4_PERF_3D_PROCESSING 29
#define REGNUM_PERF_PDS_4_PERF_3D_PROCESSING 17
#define SIGNED_PERF_PDS_4_PERF_3D_PROCESSING 0

#define MASK_PERF_PDS_4_PERF_PDS_TILE_INCREMENT 0x40000000
#define SHIFT_PERF_PDS_4_PERF_PDS_TILE_INCREMENT 30
#define REGNUM_PERF_PDS_4_PERF_PDS_TILE_INCREMENT 17
#define SIGNED_PERF_PDS_4_PERF_PDS_TILE_INCREMENT 0



/* register PERF_PDS_5_0 */
#define PERF_PDS_5_0 18

#define MASK_PERF_PDS_5_0_PERF_PDS_ATTRIBUTE_0 0x0000FFFF
#define SHIFT_PERF_PDS_5_0_PERF_PDS_ATTRIBUTE_0 0
#define REGNUM_PERF_PDS_5_0_PERF_PDS_ATTRIBUTE_0 18
#define SIGNED_PERF_PDS_5_0_PERF_PDS_ATTRIBUTE_0 0

#define MASK_PERF_PDS_5_0_PERF_PDS_VERTEX_BATCH_NUMBER_0 0x1FFF0000
#define SHIFT_PERF_PDS_5_0_PERF_PDS_VERTEX_BATCH_NUMBER_0 16
#define REGNUM_PERF_PDS_5_0_PERF_PDS_VERTEX_BATCH_NUMBER_0 18
#define SIGNED_PERF_PDS_5_0_PERF_PDS_VERTEX_BATCH_NUMBER_0 0

#define MASK_PERF_PDS_5_0_PERF_TA_PROCESSING_0 0x20000000
#define SHIFT_PERF_PDS_5_0_PERF_TA_PROCESSING_0 29
#define REGNUM_PERF_PDS_5_0_PERF_TA_PROCESSING_0 18
#define SIGNED_PERF_PDS_5_0_PERF_TA_PROCESSING_0 0



/* register PERF_PDS_5_1 */
#define PERF_PDS_5_1 19

#define MASK_PERF_PDS_5_1_PERF_PDS_ATTRIBUTE_1 0x0000FFFF
#define SHIFT_PERF_PDS_5_1_PERF_PDS_ATTRIBUTE_1 0
#define REGNUM_PERF_PDS_5_1_PERF_PDS_ATTRIBUTE_1 19
#define SIGNED_PERF_PDS_5_1_PERF_PDS_ATTRIBUTE_1 0

#define MASK_PERF_PDS_5_1_PERF_PDS_VERTEX_BATCH_NUMBER_1 0x1FFF0000
#define SHIFT_PERF_PDS_5_1_PERF_PDS_VERTEX_BATCH_NUMBER_1 16
#define REGNUM_PERF_PDS_5_1_PERF_PDS_VERTEX_BATCH_NUMBER_1 19
#define SIGNED_PERF_PDS_5_1_PERF_PDS_VERTEX_BATCH_NUMBER_1 0

#define MASK_PERF_PDS_5_1_PERF_TA_PROCESSING_1 0x20000000
#define SHIFT_PERF_PDS_5_1_PERF_TA_PROCESSING_1 29
#define REGNUM_PERF_PDS_5_1_PERF_TA_PROCESSING_1 19
#define SIGNED_PERF_PDS_5_1_PERF_TA_PROCESSING_1 0



/* register PERF_PDS_5_2 */
#define PERF_PDS_5_2 20

#define MASK_PERF_PDS_5_2_PERF_PDS_ATTRIBUTE_2 0x0000FFFF
#define SHIFT_PERF_PDS_5_2_PERF_PDS_ATTRIBUTE_2 0
#define REGNUM_PERF_PDS_5_2_PERF_PDS_ATTRIBUTE_2 20
#define SIGNED_PERF_PDS_5_2_PERF_PDS_ATTRIBUTE_2 0

#define MASK_PERF_PDS_5_2_PERF_PDS_VERTEX_BATCH_NUMBER_2 0x1FFF0000
#define SHIFT_PERF_PDS_5_2_PERF_PDS_VERTEX_BATCH_NUMBER_2 16
#define REGNUM_PERF_PDS_5_2_PERF_PDS_VERTEX_BATCH_NUMBER_2 20
#define SIGNED_PERF_PDS_5_2_PERF_PDS_VERTEX_BATCH_NUMBER_2 0

#define MASK_PERF_PDS_5_2_PERF_TA_PROCESSING_2 0x20000000
#define SHIFT_PERF_PDS_5_2_PERF_TA_PROCESSING_2 29
#define REGNUM_PERF_PDS_5_2_PERF_TA_PROCESSING_2 20
#define SIGNED_PERF_PDS_5_2_PERF_TA_PROCESSING_2 0



/* register PERF_PDS_5_3 */
#define PERF_PDS_5_3 21

#define MASK_PERF_PDS_5_3_PERF_PDS_ATTRIBUTE_3 0x0000FFFF
#define SHIFT_PERF_PDS_5_3_PERF_PDS_ATTRIBUTE_3 0
#define REGNUM_PERF_PDS_5_3_PERF_PDS_ATTRIBUTE_3 21
#define SIGNED_PERF_PDS_5_3_PERF_PDS_ATTRIBUTE_3 0

#define MASK_PERF_PDS_5_3_PERF_PDS_VERTEX_BATCH_NUMBER_3 0x1FFF0000
#define SHIFT_PERF_PDS_5_3_PERF_PDS_VERTEX_BATCH_NUMBER_3 16
#define REGNUM_PERF_PDS_5_3_PERF_PDS_VERTEX_BATCH_NUMBER_3 21
#define SIGNED_PERF_PDS_5_3_PERF_PDS_VERTEX_BATCH_NUMBER_3 0

#define MASK_PERF_PDS_5_3_PERF_TA_PROCESSING_3 0x20000000
#define SHIFT_PERF_PDS_5_3_PERF_TA_PROCESSING_3 29
#define REGNUM_PERF_PDS_5_3_PERF_TA_PROCESSING_3 21
#define SIGNED_PERF_PDS_5_3_PERF_TA_PROCESSING_3 0



/* register PERF_PDS_6_0 */
#define PERF_PDS_6_0 22

#define MASK_PERF_PDS_6_0_PERF_PDS_ATTRIBUTE_VDM_0 0x0000FFFF
#define SHIFT_PERF_PDS_6_0_PERF_PDS_ATTRIBUTE_VDM_0 0
#define REGNUM_PERF_PDS_6_0_PERF_PDS_ATTRIBUTE_VDM_0 22
#define SIGNED_PERF_PDS_6_0_PERF_PDS_ATTRIBUTE_VDM_0 0



/* register PERF_PDS_6_1 */
#define PERF_PDS_6_1 23

#define MASK_PERF_PDS_6_1_PERF_PDS_ATTRIBUTE_VDM_1 0x0000FFFF
#define SHIFT_PERF_PDS_6_1_PERF_PDS_ATTRIBUTE_VDM_1 0
#define REGNUM_PERF_PDS_6_1_PERF_PDS_ATTRIBUTE_VDM_1 23
#define SIGNED_PERF_PDS_6_1_PERF_PDS_ATTRIBUTE_VDM_1 0



/* register PERF_PDS_6_2 */
#define PERF_PDS_6_2 24

#define MASK_PERF_PDS_6_2_PERF_PDS_ATTRIBUTE_VDM_2 0x0000FFFF
#define SHIFT_PERF_PDS_6_2_PERF_PDS_ATTRIBUTE_VDM_2 0
#define REGNUM_PERF_PDS_6_2_PERF_PDS_ATTRIBUTE_VDM_2 24
#define SIGNED_PERF_PDS_6_2_PERF_PDS_ATTRIBUTE_VDM_2 0



/* register PERF_PDS_6_3 */
#define PERF_PDS_6_3 25

#define MASK_PERF_PDS_6_3_PERF_PDS_ATTRIBUTE_VDM_3 0x0000FFFF
#define SHIFT_PERF_PDS_6_3_PERF_PDS_ATTRIBUTE_VDM_3 0
#define REGNUM_PERF_PDS_6_3_PERF_PDS_ATTRIBUTE_VDM_3 25
#define SIGNED_PERF_PDS_6_3_PERF_PDS_ATTRIBUTE_VDM_3 0



/* register PERF_PDS_7_0 */
#define PERF_PDS_7_0 26

#define MASK_PERF_PDS_7_0_PERF_PDS_ATTRIBUTE_PDM_0 0x0000FFFF
#define SHIFT_PERF_PDS_7_0_PERF_PDS_ATTRIBUTE_PDM_0 0
#define REGNUM_PERF_PDS_7_0_PERF_PDS_ATTRIBUTE_PDM_0 26
#define SIGNED_PERF_PDS_7_0_PERF_PDS_ATTRIBUTE_PDM_0 0



/* register PERF_PDS_7_1 */
#define PERF_PDS_7_1 27

#define MASK_PERF_PDS_7_1_PERF_PDS_ATTRIBUTE_PDM_1 0x0000FFFF
#define SHIFT_PERF_PDS_7_1_PERF_PDS_ATTRIBUTE_PDM_1 0
#define REGNUM_PERF_PDS_7_1_PERF_PDS_ATTRIBUTE_PDM_1 27
#define SIGNED_PERF_PDS_7_1_PERF_PDS_ATTRIBUTE_PDM_1 0



/* register PERF_PDS_7_2 */
#define PERF_PDS_7_2 28

#define MASK_PERF_PDS_7_2_PERF_PDS_ATTRIBUTE_PDM_2 0x0000FFFF
#define SHIFT_PERF_PDS_7_2_PERF_PDS_ATTRIBUTE_PDM_2 0
#define REGNUM_PERF_PDS_7_2_PERF_PDS_ATTRIBUTE_PDM_2 28
#define SIGNED_PERF_PDS_7_2_PERF_PDS_ATTRIBUTE_PDM_2 0



/* register PERF_PDS_7_3 */
#define PERF_PDS_7_3 29

#define MASK_PERF_PDS_7_3_PERF_PDS_ATTRIBUTE_PDM_3 0x0000FFFF
#define SHIFT_PERF_PDS_7_3_PERF_PDS_ATTRIBUTE_PDM_3 0
#define REGNUM_PERF_PDS_7_3_PERF_PDS_ATTRIBUTE_PDM_3 29
#define SIGNED_PERF_PDS_7_3_PERF_PDS_ATTRIBUTE_PDM_3 0



/* register PERF_PDS_8_0 */
#define PERF_PDS_8_0 30

#define MASK_PERF_PDS_8_0_PERF_PDS_TASKS_0 0x0000FFFF
#define SHIFT_PERF_PDS_8_0_PERF_PDS_TASKS_0 0
#define REGNUM_PERF_PDS_8_0_PERF_PDS_TASKS_0 30
#define SIGNED_PERF_PDS_8_0_PERF_PDS_TASKS_0 0



/* register PERF_PDS_8_1 */
#define PERF_PDS_8_1 31

#define MASK_PERF_PDS_8_1_PERF_PDS_TASKS_1 0x0000FFFF
#define SHIFT_PERF_PDS_8_1_PERF_PDS_TASKS_1 0
#define REGNUM_PERF_PDS_8_1_PERF_PDS_TASKS_1 31
#define SIGNED_PERF_PDS_8_1_PERF_PDS_TASKS_1 0



/* register PERF_PDS_8_2 */
#define PERF_PDS_8_2 32

#define MASK_PERF_PDS_8_2_PERF_PDS_TASKS_2 0x0000FFFF
#define SHIFT_PERF_PDS_8_2_PERF_PDS_TASKS_2 0
#define REGNUM_PERF_PDS_8_2_PERF_PDS_TASKS_2 32
#define SIGNED_PERF_PDS_8_2_PERF_PDS_TASKS_2 0



/* register PERF_PDS_8_3 */
#define PERF_PDS_8_3 33

#define MASK_PERF_PDS_8_3_PERF_PDS_TASKS_3 0x0000FFFF
#define SHIFT_PERF_PDS_8_3_PERF_PDS_TASKS_3 0
#define REGNUM_PERF_PDS_8_3_PERF_PDS_TASKS_3 33
#define SIGNED_PERF_PDS_8_3_PERF_PDS_TASKS_3 0



/* register PERF_PDS_9 */
#define PERF_PDS_9 34

#define MASK_PERF_PDS_9_PERF_PDS_DMS_STATE 0x0000000F
#define SHIFT_PERF_PDS_9_PERF_PDS_DMS_STATE 0
#define REGNUM_PERF_PDS_9_PERF_PDS_DMS_STATE 34
#define SIGNED_PERF_PDS_9_PERF_PDS_DMS_STATE 0

#define MASK_PERF_PDS_9_PERF_PDS_DOUTIUT_PX_STATE 0x000001F0
#define SHIFT_PERF_PDS_9_PERF_PDS_DOUTIUT_PX_STATE 4
#define REGNUM_PERF_PDS_9_PERF_PDS_DOUTIUT_PX_STATE 34
#define SIGNED_PERF_PDS_9_PERF_PDS_DOUTIUT_PX_STATE 0

#define MASK_PERF_PDS_9_PERF_PDS_CODE_CACHE_READ_STATE 0x00001E00
#define SHIFT_PERF_PDS_9_PERF_PDS_CODE_CACHE_READ_STATE 9
#define REGNUM_PERF_PDS_9_PERF_PDS_CODE_CACHE_READ_STATE 34
#define SIGNED_PERF_PDS_9_PERF_PDS_CODE_CACHE_READ_STATE 0

#define MASK_PERF_PDS_9_PERF_PDS_DATA_CACHE_READ1_STATE 0x0001E000
#define SHIFT_PERF_PDS_9_PERF_PDS_DATA_CACHE_READ1_STATE 13
#define REGNUM_PERF_PDS_9_PERF_PDS_DATA_CACHE_READ1_STATE 34
#define SIGNED_PERF_PDS_9_PERF_PDS_DATA_CACHE_READ1_STATE 0

#define MASK_PERF_PDS_9_PERF_PDS_DATA_CACHE_READ0_STATE 0x001E0000
#define SHIFT_PERF_PDS_9_PERF_PDS_DATA_CACHE_READ0_STATE 17
#define REGNUM_PERF_PDS_9_PERF_PDS_DATA_CACHE_READ0_STATE 34
#define SIGNED_PERF_PDS_9_PERF_PDS_DATA_CACHE_READ0_STATE 0

#define MASK_PERF_PDS_9_PERF_PDS_ATTRMAN_GARBAGE_STATE 0x01E00000
#define SHIFT_PERF_PDS_9_PERF_PDS_ATTRMAN_GARBAGE_STATE 21
#define REGNUM_PERF_PDS_9_PERF_PDS_ATTRMAN_GARBAGE_STATE 34
#define SIGNED_PERF_PDS_9_PERF_PDS_ATTRMAN_GARBAGE_STATE 0

#define MASK_PERF_PDS_9_PERF_PDS_EVENT_STATE 0x0E000000
#define SHIFT_PERF_PDS_9_PERF_PDS_EVENT_STATE 25
#define REGNUM_PERF_PDS_9_PERF_PDS_EVENT_STATE 34
#define SIGNED_PERF_PDS_9_PERF_PDS_EVENT_STATE 0

#define MASK_PERF_PDS_9_PERF_PDS_PP_STATE 0xF0000000
#define SHIFT_PERF_PDS_9_PERF_PDS_PP_STATE 28
#define REGNUM_PERF_PDS_9_PERF_PDS_PP_STATE 34
#define SIGNED_PERF_PDS_9_PERF_PDS_PP_STATE 0



/* register PERF_TA_0 */
#define PERF_TA_0 35

#define MASK_PERF_TA_0_PERF_TA_MTE_READ_USSE0_0 0x00000001
#define SHIFT_PERF_TA_0_PERF_TA_MTE_READ_USSE0_0 0
#define REGNUM_PERF_TA_0_PERF_TA_MTE_READ_USSE0_0 35
#define SIGNED_PERF_TA_0_PERF_TA_MTE_READ_USSE0_0 0

#define MASK_PERF_TA_0_PERF_TA_MTE_STALL_USSE0_0 0x00000002
#define SHIFT_PERF_TA_0_PERF_TA_MTE_STALL_USSE0_0 1
#define REGNUM_PERF_TA_0_PERF_TA_MTE_STALL_USSE0_0 35
#define SIGNED_PERF_TA_0_PERF_TA_MTE_STALL_USSE0_0 0

#define MASK_PERF_TA_0_PERF_TA_MTE_READ_USSE1_0 0x00000004
#define SHIFT_PERF_TA_0_PERF_TA_MTE_READ_USSE1_0 2
#define REGNUM_PERF_TA_0_PERF_TA_MTE_READ_USSE1_0 35
#define SIGNED_PERF_TA_0_PERF_TA_MTE_READ_USSE1_0 0

#define MASK_PERF_TA_0_PERF_TA_MTE_STALL_USSE1_0 0x00000008
#define SHIFT_PERF_TA_0_PERF_TA_MTE_STALL_USSE1_0 3
#define REGNUM_PERF_TA_0_PERF_TA_MTE_STALL_USSE1_0 35
#define SIGNED_PERF_TA_0_PERF_TA_MTE_STALL_USSE1_0 0

#define MASK_PERF_TA_0_PERF_TA_MTE_READ_USSE2_0 0x00000010
#define SHIFT_PERF_TA_0_PERF_TA_MTE_READ_USSE2_0 4
#define REGNUM_PERF_TA_0_PERF_TA_MTE_READ_USSE2_0 35
#define SIGNED_PERF_TA_0_PERF_TA_MTE_READ_USSE2_0 0

#define MASK_PERF_TA_0_PERF_TA_MTE_STALL_USSE2_0 0x00000020
#define SHIFT_PERF_TA_0_PERF_TA_MTE_STALL_USSE2_0 5
#define REGNUM_PERF_TA_0_PERF_TA_MTE_STALL_USSE2_0 35
#define SIGNED_PERF_TA_0_PERF_TA_MTE_STALL_USSE2_0 0

#define MASK_PERF_TA_0_PERF_TA_MTE_READ_USSE3_0 0x00000040
#define SHIFT_PERF_TA_0_PERF_TA_MTE_READ_USSE3_0 6
#define REGNUM_PERF_TA_0_PERF_TA_MTE_READ_USSE3_0 35
#define SIGNED_PERF_TA_0_PERF_TA_MTE_READ_USSE3_0 0

#define MASK_PERF_TA_0_PERF_TA_MTE_STALL_USSE3_0 0x00000080
#define SHIFT_PERF_TA_0_PERF_TA_MTE_STALL_USSE3_0 7
#define REGNUM_PERF_TA_0_PERF_TA_MTE_STALL_USSE3_0 35
#define SIGNED_PERF_TA_0_PERF_TA_MTE_STALL_USSE3_0 0

#define MASK_PERF_TA_0_PERF_TA_CLIP_READ_USSE0_0 0x00000100
#define SHIFT_PERF_TA_0_PERF_TA_CLIP_READ_USSE0_0 8
#define REGNUM_PERF_TA_0_PERF_TA_CLIP_READ_USSE0_0 35
#define SIGNED_PERF_TA_0_PERF_TA_CLIP_READ_USSE0_0 0

#define MASK_PERF_TA_0_PERF_TA_CLIP_STALL_USSE0_0 0x00000200
#define SHIFT_PERF_TA_0_PERF_TA_CLIP_STALL_USSE0_0 9
#define REGNUM_PERF_TA_0_PERF_TA_CLIP_STALL_USSE0_0 35
#define SIGNED_PERF_TA_0_PERF_TA_CLIP_STALL_USSE0_0 0

#define MASK_PERF_TA_0_PERF_TA_CLIP_READ_USSE1_0 0x00000400
#define SHIFT_PERF_TA_0_PERF_TA_CLIP_READ_USSE1_0 10
#define REGNUM_PERF_TA_0_PERF_TA_CLIP_READ_USSE1_0 35
#define SIGNED_PERF_TA_0_PERF_TA_CLIP_READ_USSE1_0 0

#define MASK_PERF_TA_0_PERF_TA_CLIP_STALL_USSE1_0 0x00000800
#define SHIFT_PERF_TA_0_PERF_TA_CLIP_STALL_USSE1_0 11
#define REGNUM_PERF_TA_0_PERF_TA_CLIP_STALL_USSE1_0 35
#define SIGNED_PERF_TA_0_PERF_TA_CLIP_STALL_USSE1_0 0

#define MASK_PERF_TA_0_PERF_TA_CLIP_READ_USSE2_0 0x00001000
#define SHIFT_PERF_TA_0_PERF_TA_CLIP_READ_USSE2_0 12
#define REGNUM_PERF_TA_0_PERF_TA_CLIP_READ_USSE2_0 35
#define SIGNED_PERF_TA_0_PERF_TA_CLIP_READ_USSE2_0 0

#define MASK_PERF_TA_0_PERF_TA_CLIP_STALL_USSE2_0 0x00002000
#define SHIFT_PERF_TA_0_PERF_TA_CLIP_STALL_USSE2_0 13
#define REGNUM_PERF_TA_0_PERF_TA_CLIP_STALL_USSE2_0 35
#define SIGNED_PERF_TA_0_PERF_TA_CLIP_STALL_USSE2_0 0

#define MASK_PERF_TA_0_PERF_TA_CLIP_READ_USSE3_0 0x00004000
#define SHIFT_PERF_TA_0_PERF_TA_CLIP_READ_USSE3_0 14
#define REGNUM_PERF_TA_0_PERF_TA_CLIP_READ_USSE3_0 35
#define SIGNED_PERF_TA_0_PERF_TA_CLIP_READ_USSE3_0 0

#define MASK_PERF_TA_0_PERF_TA_CLIP_STALL_USSE3_0 0x00008000
#define SHIFT_PERF_TA_0_PERF_TA_CLIP_STALL_USSE3_0 15
#define REGNUM_PERF_TA_0_PERF_TA_CLIP_STALL_USSE3_0 35
#define SIGNED_PERF_TA_0_PERF_TA_CLIP_STALL_USSE3_0 0



/* register PERF_TA_1 */
#define PERF_TA_1 36

#define MASK_PERF_TA_1_PERF_TA_MTE_NEW_BATCH 0x00000001
#define SHIFT_PERF_TA_1_PERF_TA_MTE_NEW_BATCH 0
#define REGNUM_PERF_TA_1_PERF_TA_MTE_NEW_BATCH 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_NEW_BATCH 0

#define MASK_PERF_TA_1_PERF_TA_MTE_ADVANCE 0x0000000E
#define SHIFT_PERF_TA_1_PERF_TA_MTE_ADVANCE 1
#define REGNUM_PERF_TA_1_PERF_TA_MTE_ADVANCE 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_ADVANCE 0

#define MASK_PERF_TA_1_PERF_TA_MTE_PRIMITIVE 0x00000020
#define SHIFT_PERF_TA_1_PERF_TA_MTE_PRIMITIVE 5
#define REGNUM_PERF_TA_1_PERF_TA_MTE_PRIMITIVE 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_PRIMITIVE 0

#define MASK_PERF_TA_1_PERF_TA_MTE_VDM_STALL 0x00000080
#define SHIFT_PERF_TA_1_PERF_TA_MTE_VDM_STALL 7
#define REGNUM_PERF_TA_1_PERF_TA_MTE_VDM_STALL 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_VDM_STALL 0

#define MASK_PERF_TA_1_PERF_TA_MTE_STATE_UPDATE 0x00000100
#define SHIFT_PERF_TA_1_PERF_TA_MTE_STATE_UPDATE 8
#define REGNUM_PERF_TA_1_PERF_TA_MTE_STATE_UPDATE 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_STATE_UPDATE 0

#define MASK_PERF_TA_1_PERF_TA_MTE_USSE0_PARTITION 0x00000200
#define SHIFT_PERF_TA_1_PERF_TA_MTE_USSE0_PARTITION 9
#define REGNUM_PERF_TA_1_PERF_TA_MTE_USSE0_PARTITION 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_USSE0_PARTITION 0

#define MASK_PERF_TA_1_PERF_TA_MTE_USSE1_PARTITION 0x00000800
#define SHIFT_PERF_TA_1_PERF_TA_MTE_USSE1_PARTITION 11
#define REGNUM_PERF_TA_1_PERF_TA_MTE_USSE1_PARTITION 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_USSE1_PARTITION 0

#define MASK_PERF_TA_1_PERF_TA_MTE_USSE2_PARTITION 0x00002000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_USSE2_PARTITION 13
#define REGNUM_PERF_TA_1_PERF_TA_MTE_USSE2_PARTITION 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_USSE2_PARTITION 0

#define MASK_PERF_TA_1_PERF_TA_MTE_USSE3_PARTITION 0x00008000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_USSE3_PARTITION 15
#define REGNUM_PERF_TA_1_PERF_TA_MTE_USSE3_PARTITION 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_USSE3_PARTITION 0

#define MASK_PERF_TA_1_PERF_TA_MTE_XFM 0x00020000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_XFM 17
#define REGNUM_PERF_TA_1_PERF_TA_MTE_XFM 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_XFM 0

#define MASK_PERF_TA_1_PERF_TA_MTE_MEM_WRITE 0x00040000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_MEM_WRITE 18
#define REGNUM_PERF_TA_1_PERF_TA_MTE_MEM_WRITE 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_MEM_WRITE 0

#define MASK_PERF_TA_1_PERF_TA_MTE_MEM_STALL 0x00080000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_MEM_STALL 19
#define REGNUM_PERF_TA_1_PERF_TA_MTE_MEM_STALL 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_MEM_STALL 0

#define MASK_PERF_TA_1_PERF_TA_MTE_MEM_IDLE 0x00100000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_MEM_IDLE 20
#define REGNUM_PERF_TA_1_PERF_TA_MTE_MEM_IDLE 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_MEM_IDLE 0

#define MASK_PERF_TA_1_PERF_TA_MTE_CULL_TRI_BACK 0x00200000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_CULL_TRI_BACK 21
#define REGNUM_PERF_TA_1_PERF_TA_MTE_CULL_TRI_BACK 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_CULL_TRI_BACK 0

#define MASK_PERF_TA_1_PERF_TA_MTE_CULL_TRI_OFF 0x00400000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_CULL_TRI_OFF 22
#define REGNUM_PERF_TA_1_PERF_TA_MTE_CULL_TRI_OFF 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_CULL_TRI_OFF 0

#define MASK_PERF_TA_1_PERF_TA_MTE_CULL_TRI_SMALL 0x00800000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_CULL_TRI_SMALL 23
#define REGNUM_PERF_TA_1_PERF_TA_MTE_CULL_TRI_SMALL 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_CULL_TRI_SMALL 0

#define MASK_PERF_TA_1_PERF_TA_MTE_CULL_POINT_OFF 0x01000000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_CULL_POINT_OFF 24
#define REGNUM_PERF_TA_1_PERF_TA_MTE_CULL_POINT_OFF 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_CULL_POINT_OFF 0

#define MASK_PERF_TA_1_PERF_TA_MTE_CULL_LINE_OFF 0x02000000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_CULL_LINE_OFF 25
#define REGNUM_PERF_TA_1_PERF_TA_MTE_CULL_LINE_OFF 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_CULL_LINE_OFF 0

#define MASK_PERF_TA_1_PERF_TA_MTE_CLIP_TRI 0x04000000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_CLIP_TRI 26
#define REGNUM_PERF_TA_1_PERF_TA_MTE_CLIP_TRI 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_CLIP_TRI 0

#define MASK_PERF_TA_1_PERF_TA_MTE_CLIP_LINE 0x08000000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_CLIP_LINE 27
#define REGNUM_PERF_TA_1_PERF_TA_MTE_CLIP_LINE 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_CLIP_LINE 0

#define MASK_PERF_TA_1_PERF_TA_MTE_VTX_WRITE 0x20000000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_VTX_WRITE 29
#define REGNUM_PERF_TA_1_PERF_TA_MTE_VTX_WRITE 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_VTX_WRITE 0

#define MASK_PERF_TA_1_PERF_TA_MTE_VTX_WRITE_CLIPPED 0x40000000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_VTX_WRITE_CLIPPED 30
#define REGNUM_PERF_TA_1_PERF_TA_MTE_VTX_WRITE_CLIPPED 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_VTX_WRITE_CLIPPED 0

#define MASK_PERF_TA_1_PERF_TA_MTE_XFM_ACTIVE 0x80000000
#define SHIFT_PERF_TA_1_PERF_TA_MTE_XFM_ACTIVE 31
#define REGNUM_PERF_TA_1_PERF_TA_MTE_XFM_ACTIVE 36
#define SIGNED_PERF_TA_1_PERF_TA_MTE_XFM_ACTIVE 0



/* register PERF_TA_2 */
#define PERF_TA_2 37

#define MASK_PERF_TA_2_PERF_TA_MTE_NEW_BATCH 0x00000001
#define SHIFT_PERF_TA_2_PERF_TA_MTE_NEW_BATCH 0
#define REGNUM_PERF_TA_2_PERF_TA_MTE_NEW_BATCH 37
#define SIGNED_PERF_TA_2_PERF_TA_MTE_NEW_BATCH 0

#define MASK_PERF_TA_2_PERF_TA_MTE_CLIP_TRI 0x00000002
#define SHIFT_PERF_TA_2_PERF_TA_MTE_CLIP_TRI 1
#define REGNUM_PERF_TA_2_PERF_TA_MTE_CLIP_TRI 37
#define SIGNED_PERF_TA_2_PERF_TA_MTE_CLIP_TRI 0

#define MASK_PERF_TA_2_PERF_TA_MTE_CLIP_LINE 0x00000004
#define SHIFT_PERF_TA_2_PERF_TA_MTE_CLIP_LINE 2
#define REGNUM_PERF_TA_2_PERF_TA_MTE_CLIP_LINE 37
#define SIGNED_PERF_TA_2_PERF_TA_MTE_CLIP_LINE 0

#define MASK_PERF_TA_2_PERF_TA_MTE_CLIP_BARY 0x00000010
#define SHIFT_PERF_TA_2_PERF_TA_MTE_CLIP_BARY 4
#define REGNUM_PERF_TA_2_PERF_TA_MTE_CLIP_BARY 37
#define SIGNED_PERF_TA_2_PERF_TA_MTE_CLIP_BARY 0

#define MASK_PERF_TA_2_PERF_TA_MTE_CLIP_INTER 0x00000020
#define SHIFT_PERF_TA_2_PERF_TA_MTE_CLIP_INTER 5
#define REGNUM_PERF_TA_2_PERF_TA_MTE_CLIP_INTER 37
#define SIGNED_PERF_TA_2_PERF_TA_MTE_CLIP_INTER 0

#define MASK_PERF_TA_2_PERF_TA_MTE_CLIP_XFM 0x00000040
#define SHIFT_PERF_TA_2_PERF_TA_MTE_CLIP_XFM 6
#define REGNUM_PERF_TA_2_PERF_TA_MTE_CLIP_XFM 37
#define SIGNED_PERF_TA_2_PERF_TA_MTE_CLIP_XFM 0

#define MASK_PERF_TA_2_PERF_TA_MTE_CLIP_STALL_BARY 0x00000080
#define SHIFT_PERF_TA_2_PERF_TA_MTE_CLIP_STALL_BARY 7
#define REGNUM_PERF_TA_2_PERF_TA_MTE_CLIP_STALL_BARY 37
#define SIGNED_PERF_TA_2_PERF_TA_MTE_CLIP_STALL_BARY 0

#define MASK_PERF_TA_2_PERF_TA_MTE_CLIP_PASS 0x00000100
#define SHIFT_PERF_TA_2_PERF_TA_MTE_CLIP_PASS 8
#define REGNUM_PERF_TA_2_PERF_TA_MTE_CLIP_PASS 37
#define SIGNED_PERF_TA_2_PERF_TA_MTE_CLIP_PASS 0

#define MASK_PERF_TA_2_PERF_TA_MTE_CLIP_STALL_MEM 0x00000200
#define SHIFT_PERF_TA_2_PERF_TA_MTE_CLIP_STALL_MEM 9
#define REGNUM_PERF_TA_2_PERF_TA_MTE_CLIP_STALL_MEM 37
#define SIGNED_PERF_TA_2_PERF_TA_MTE_CLIP_STALL_MEM 0

#define MASK_PERF_TA_2_PERF_TA_MTE_CLIP_WRITE 0x00000400
#define SHIFT_PERF_TA_2_PERF_TA_MTE_CLIP_WRITE 10
#define REGNUM_PERF_TA_2_PERF_TA_MTE_CLIP_WRITE 37
#define SIGNED_PERF_TA_2_PERF_TA_MTE_CLIP_WRITE 0

#define MASK_PERF_TA_2_PERF_TA_MTE_CLIP_OFLOW 0x00000800
#define SHIFT_PERF_TA_2_PERF_TA_MTE_CLIP_OFLOW 11
#define REGNUM_PERF_TA_2_PERF_TA_MTE_CLIP_OFLOW 37
#define SIGNED_PERF_TA_2_PERF_TA_MTE_CLIP_OFLOW 0

#define MASK_PERF_TA_2_PERF_TA_MTE_CLIP_NEW_TRI 0x00001000
#define SHIFT_PERF_TA_2_PERF_TA_MTE_CLIP_NEW_TRI 12
#define REGNUM_PERF_TA_2_PERF_TA_MTE_CLIP_NEW_TRI 37
#define SIGNED_PERF_TA_2_PERF_TA_MTE_CLIP_NEW_TRI 0



/* register PERF_TA_3 */
#define PERF_TA_3 38

#define MASK_PERF_TA_3_PERF_TA_MTE_BATCH_NUM 0x00001FFF
#define SHIFT_PERF_TA_3_PERF_TA_MTE_BATCH_NUM 0
#define REGNUM_PERF_TA_3_PERF_TA_MTE_BATCH_NUM 38
#define SIGNED_PERF_TA_3_PERF_TA_MTE_BATCH_NUM 0

#define MASK_PERF_TA_3_PERF_TA_PROCESSING 0x00002000
#define SHIFT_PERF_TA_3_PERF_TA_PROCESSING 13
#define REGNUM_PERF_TA_3_PERF_TA_PROCESSING 38
#define SIGNED_PERF_TA_3_PERF_TA_PROCESSING 0

#define MASK_PERF_TA_3_PERF_TA_MTE_CLIP_NEW_VERT 0x00004000
#define SHIFT_PERF_TA_3_PERF_TA_MTE_CLIP_NEW_VERT 14
#define REGNUM_PERF_TA_3_PERF_TA_MTE_CLIP_NEW_VERT 38
#define SIGNED_PERF_TA_3_PERF_TA_MTE_CLIP_NEW_VERT 0



/* register PERF_TA_4 */
#define PERF_TA_4 39

#define MASK_PERF_TA_4_PERF_TA_MTE_NEW_BATCH 0x00000001
#define SHIFT_PERF_TA_4_PERF_TA_MTE_NEW_BATCH 0
#define REGNUM_PERF_TA_4_PERF_TA_MTE_NEW_BATCH 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_NEW_BATCH 0

#define MASK_PERF_TA_4_PERF_TA_MTE_IDLE 0x00000002
#define SHIFT_PERF_TA_4_PERF_TA_MTE_IDLE 1
#define REGNUM_PERF_TA_4_PERF_TA_MTE_IDLE 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_IDLE 0

#define MASK_PERF_TA_4_PERF_TA_MTE_CULL_EXEC 0x00000004
#define SHIFT_PERF_TA_4_PERF_TA_MTE_CULL_EXEC 2
#define REGNUM_PERF_TA_4_PERF_TA_MTE_CULL_EXEC 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_CULL_EXEC 0

#define MASK_PERF_TA_4_PERF_TA_MTE_CULL_STALL 0x00000008
#define SHIFT_PERF_TA_4_PERF_TA_MTE_CULL_STALL 3
#define REGNUM_PERF_TA_4_PERF_TA_MTE_CULL_STALL 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_CULL_STALL 0

#define MASK_PERF_TA_4_PERF_TA_MTE_CULL_IDLE 0x00000010
#define SHIFT_PERF_TA_4_PERF_TA_MTE_CULL_IDLE 4
#define REGNUM_PERF_TA_4_PERF_TA_MTE_CULL_IDLE 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_CULL_IDLE 0

#define MASK_PERF_TA_4_PERF_TA_MTE_CLIP_EXEC 0x00000020
#define SHIFT_PERF_TA_4_PERF_TA_MTE_CLIP_EXEC 5
#define REGNUM_PERF_TA_4_PERF_TA_MTE_CLIP_EXEC 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_CLIP_EXEC 0

#define MASK_PERF_TA_4_PERF_TA_MTE_PAGE_GRANT 0x00000040
#define SHIFT_PERF_TA_4_PERF_TA_MTE_PAGE_GRANT 6
#define REGNUM_PERF_TA_4_PERF_TA_MTE_PAGE_GRANT 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_PAGE_GRANT 0

#define MASK_PERF_TA_4_PERF_TA_MTE_CTRL_EXEC 0x00000100
#define SHIFT_PERF_TA_4_PERF_TA_MTE_CTRL_EXEC 8
#define REGNUM_PERF_TA_4_PERF_TA_MTE_CTRL_EXEC 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_CTRL_EXEC 0

#define MASK_PERF_TA_4_PERF_TA_MTE_CTRL_STALL 0x00000200
#define SHIFT_PERF_TA_4_PERF_TA_MTE_CTRL_STALL 9
#define REGNUM_PERF_TA_4_PERF_TA_MTE_CTRL_STALL 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_CTRL_STALL 0

#define MASK_PERF_TA_4_PERF_TA_MTE_CTRL_IDLE 0x00000400
#define SHIFT_PERF_TA_4_PERF_TA_MTE_CTRL_IDLE 10
#define REGNUM_PERF_TA_4_PERF_TA_MTE_CTRL_IDLE 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_CTRL_IDLE 0

#define MASK_PERF_TA_4_PERF_TA_MTE_MEM_WRITE 0x00000800
#define SHIFT_PERF_TA_4_PERF_TA_MTE_MEM_WRITE 11
#define REGNUM_PERF_TA_4_PERF_TA_MTE_MEM_WRITE 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_MEM_WRITE 0

#define MASK_PERF_TA_4_PERF_TA_MTE_MEM_STALL 0x00001000
#define SHIFT_PERF_TA_4_PERF_TA_MTE_MEM_STALL 12
#define REGNUM_PERF_TA_4_PERF_TA_MTE_MEM_STALL 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_MEM_STALL 0

#define MASK_PERF_TA_4_PERF_TA_MTE_MEM_IDLE 0x00002000
#define SHIFT_PERF_TA_4_PERF_TA_MTE_MEM_IDLE 13
#define REGNUM_PERF_TA_4_PERF_TA_MTE_MEM_IDLE 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_MEM_IDLE 0

#define MASK_PERF_TA_4_PERF_TA_MTE_TE_WRITE 0x00004000
#define SHIFT_PERF_TA_4_PERF_TA_MTE_TE_WRITE 14
#define REGNUM_PERF_TA_4_PERF_TA_MTE_TE_WRITE 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_TE_WRITE 0

#define MASK_PERF_TA_4_PERF_TA_MTE_TE_STALL 0x00008000
#define SHIFT_PERF_TA_4_PERF_TA_MTE_TE_STALL 15
#define REGNUM_PERF_TA_4_PERF_TA_MTE_TE_STALL 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_TE_STALL 0

#define MASK_PERF_TA_4_PERF_TA_MTE_TE_IDLE 0x00010000
#define SHIFT_PERF_TA_4_PERF_TA_MTE_TE_IDLE 16
#define REGNUM_PERF_TA_4_PERF_TA_MTE_TE_IDLE 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_TE_IDLE 0

#define MASK_PERF_TA_4_PERF_TA_MTE_WAIT_DPM 0x00020000
#define SHIFT_PERF_TA_4_PERF_TA_MTE_WAIT_DPM 17
#define REGNUM_PERF_TA_4_PERF_TA_MTE_WAIT_DPM 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_WAIT_DPM 0

#define MASK_PERF_TA_4_PERF_TA_NEW_MT 0x00040000
#define SHIFT_PERF_TA_4_PERF_TA_NEW_MT 18
#define REGNUM_PERF_TA_4_PERF_TA_NEW_MT 39
#define SIGNED_PERF_TA_4_PERF_TA_NEW_MT 0

#define MASK_PERF_TA_4_PERF_TA_NEW_BLOCK 0x00080000
#define SHIFT_PERF_TA_4_PERF_TA_NEW_BLOCK 19
#define REGNUM_PERF_TA_4_PERF_TA_NEW_BLOCK 39
#define SIGNED_PERF_TA_4_PERF_TA_NEW_BLOCK 0

#define MASK_PERF_TA_4_PERF_TA_MTE_CLIP_OFLOW 0x00100000
#define SHIFT_PERF_TA_4_PERF_TA_MTE_CLIP_OFLOW 20
#define REGNUM_PERF_TA_4_PERF_TA_MTE_CLIP_OFLOW 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_CLIP_OFLOW 0

#define MASK_PERF_TA_4_PERF_TA_NEW_BLOCK_GLB 0x00200000
#define SHIFT_PERF_TA_4_PERF_TA_NEW_BLOCK_GLB 21
#define REGNUM_PERF_TA_4_PERF_TA_NEW_BLOCK_GLB 39
#define SIGNED_PERF_TA_4_PERF_TA_NEW_BLOCK_GLB 0

#define MASK_PERF_TA_4_PERF_TA_NEW_VTX_GLB 0x00800000
#define SHIFT_PERF_TA_4_PERF_TA_NEW_VTX_GLB 23
#define REGNUM_PERF_TA_4_PERF_TA_NEW_VTX_GLB 39
#define SIGNED_PERF_TA_4_PERF_TA_NEW_VTX_GLB 0

#define MASK_PERF_TA_4_PERF_TA_MTE_CULL_TRI_FULL 0x01000000
#define SHIFT_PERF_TA_4_PERF_TA_MTE_CULL_TRI_FULL 24
#define REGNUM_PERF_TA_4_PERF_TA_MTE_CULL_TRI_FULL 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_CULL_TRI_FULL 0

#define MASK_PERF_TA_4_PERF_TA_MTE_CULL_POINT_FULL 0x02000000
#define SHIFT_PERF_TA_4_PERF_TA_MTE_CULL_POINT_FULL 25
#define REGNUM_PERF_TA_4_PERF_TA_MTE_CULL_POINT_FULL 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_CULL_POINT_FULL 0

#define MASK_PERF_TA_4_PERF_TA_MTE_CULL_LINE_FULL 0x04000000
#define SHIFT_PERF_TA_4_PERF_TA_MTE_CULL_LINE_FULL 26
#define REGNUM_PERF_TA_4_PERF_TA_MTE_CULL_LINE_FULL 39
#define SIGNED_PERF_TA_4_PERF_TA_MTE_CULL_LINE_FULL 0



/* register PERF_TA_5 */
#define PERF_TA_5 40

#define MASK_PERF_TA_5_PERF_TA_MTE_NEW_VB 0x0000FFFF
#define SHIFT_PERF_TA_5_PERF_TA_MTE_NEW_VB 0
#define REGNUM_PERF_TA_5_PERF_TA_MTE_NEW_VB 40
#define SIGNED_PERF_TA_5_PERF_TA_MTE_NEW_VB 0

#define MASK_PERF_TA_5_PERF_TA_MTE_NEW_VTX 0xFFFF0000
#define SHIFT_PERF_TA_5_PERF_TA_MTE_NEW_VTX 16
#define REGNUM_PERF_TA_5_PERF_TA_MTE_NEW_VTX 40
#define SIGNED_PERF_TA_5_PERF_TA_MTE_NEW_VTX 0



/* register PERF_TA_6 */
#define PERF_TA_6 41

#define MASK_PERF_TA_6_PERF_TA_TOTAL_PAGES 0x0000FFFF
#define SHIFT_PERF_TA_6_PERF_TA_TOTAL_PAGES 0
#define REGNUM_PERF_TA_6_PERF_TA_TOTAL_PAGES 41
#define SIGNED_PERF_TA_6_PERF_TA_TOTAL_PAGES 0

#define MASK_PERF_TA_6_PERF_TA_GLOBAL_PAGES 0xFFFF0000
#define SHIFT_PERF_TA_6_PERF_TA_GLOBAL_PAGES 16
#define REGNUM_PERF_TA_6_PERF_TA_GLOBAL_PAGES 41
#define SIGNED_PERF_TA_6_PERF_TA_GLOBAL_PAGES 0



/* register PERF_TA_7 */
#define PERF_TA_7 42

#define MASK_PERF_TA_7_PERF_TA_MTE_NEW_BATCH 0x00000001
#define SHIFT_PERF_TA_7_PERF_TA_MTE_NEW_BATCH 0
#define REGNUM_PERF_TA_7_PERF_TA_MTE_NEW_BATCH 42
#define SIGNED_PERF_TA_7_PERF_TA_MTE_NEW_BATCH 0

#define MASK_PERF_TA_7_PERF_TE_RG_PRIMITIVE_BLOCK 0x00000002
#define SHIFT_PERF_TA_7_PERF_TE_RG_PRIMITIVE_BLOCK 1
#define REGNUM_PERF_TA_7_PERF_TE_RG_PRIMITIVE_BLOCK 42
#define SIGNED_PERF_TA_7_PERF_TE_RG_PRIMITIVE_BLOCK 0

#define MASK_PERF_TA_7_PERF_TE_RG_PRIMITIVE 0x00000004
#define SHIFT_PERF_TA_7_PERF_TE_RG_PRIMITIVE 2
#define REGNUM_PERF_TA_7_PERF_TE_RG_PRIMITIVE 42
#define SIGNED_PERF_TA_7_PERF_TE_RG_PRIMITIVE 0

#define MASK_PERF_TA_7_PERF_TE_RG_TILE 0x00000008
#define SHIFT_PERF_TA_7_PERF_TE_RG_TILE 3
#define REGNUM_PERF_TA_7_PERF_TE_RG_TILE 42
#define SIGNED_PERF_TA_7_PERF_TE_RG_TILE 0

#define MASK_PERF_TA_7_PERF_TE_RG_IDLE 0x00000010
#define SHIFT_PERF_TA_7_PERF_TE_RG_IDLE 4
#define REGNUM_PERF_TA_7_PERF_TE_RG_IDLE 42
#define SIGNED_PERF_TA_7_PERF_TE_RG_IDLE 0

#define MASK_PERF_TA_7_PERF_TE_RG_STALL 0x00000020
#define SHIFT_PERF_TA_7_PERF_TE_RG_STALL 5
#define REGNUM_PERF_TA_7_PERF_TE_RG_STALL 42
#define SIGNED_PERF_TA_7_PERF_TE_RG_STALL 0

#define MASK_PERF_TA_7_PERF_PTE_TRI_IN 0x00000040
#define SHIFT_PERF_TA_7_PERF_PTE_TRI_IN 6
#define REGNUM_PERF_TA_7_PERF_PTE_TRI_IN 42
#define SIGNED_PERF_TA_7_PERF_PTE_TRI_IN 0

#define MASK_PERF_TA_7_PERF_PTE_TRI_OUT 0x00000080
#define SHIFT_PERF_TA_7_PERF_PTE_TRI_OUT 7
#define REGNUM_PERF_TA_7_PERF_PTE_TRI_OUT 42
#define SIGNED_PERF_TA_7_PERF_PTE_TRI_OUT 0

#define MASK_PERF_TA_7_PERF_PSG_STALL_MEM 0x00000100
#define SHIFT_PERF_TA_7_PERF_PSG_STALL_MEM 8
#define REGNUM_PERF_TA_7_PERF_PSG_STALL_MEM 42
#define SIGNED_PERF_TA_7_PERF_PSG_STALL_MEM 0

#define MASK_PERF_TA_7_PERF_PSG_WRITE_MEM 0x00000200
#define SHIFT_PERF_TA_7_PERF_PSG_WRITE_MEM 9
#define REGNUM_PERF_TA_7_PERF_PSG_WRITE_MEM 42
#define SIGNED_PERF_TA_7_PERF_PSG_WRITE_MEM 0

#define MASK_PERF_TA_7_PERF_PSG_ABORT 0x00000400
#define SHIFT_PERF_TA_7_PERF_PSG_ABORT 10
#define REGNUM_PERF_TA_7_PERF_PSG_ABORT 42
#define SIGNED_PERF_TA_7_PERF_PSG_ABORT 0

#define MASK_PERF_TA_7_PERF_PSG_TERMINATING 0x00000800
#define SHIFT_PERF_TA_7_PERF_PSG_TERMINATING 11
#define REGNUM_PERF_TA_7_PERF_PSG_TERMINATING 42
#define SIGNED_PERF_TA_7_PERF_PSG_TERMINATING 0

#define MASK_PERF_TA_7_PERF_PSG_WAIT_ALLOCATION 0x00001000
#define SHIFT_PERF_TA_7_PERF_PSG_WAIT_ALLOCATION 12
#define REGNUM_PERF_TA_7_PERF_PSG_WAIT_ALLOCATION 42
#define SIGNED_PERF_TA_7_PERF_PSG_WAIT_ALLOCATION 0

#define MASK_PERF_TA_7_PERF_TPC_HIT 0x00002000
#define SHIFT_PERF_TA_7_PERF_TPC_HIT 13
#define REGNUM_PERF_TA_7_PERF_TPC_HIT 42
#define SIGNED_PERF_TA_7_PERF_TPC_HIT 0

#define MASK_PERF_TA_7_PERF_TPC_MISS 0x00004000
#define SHIFT_PERF_TA_7_PERF_TPC_MISS 14
#define REGNUM_PERF_TA_7_PERF_TPC_MISS 42
#define SIGNED_PERF_TA_7_PERF_TPC_MISS 0

#define MASK_PERF_TA_7_PERF_TPC_WAIT_MEM 0x00008000
#define SHIFT_PERF_TA_7_PERF_TPC_WAIT_MEM 15
#define REGNUM_PERF_TA_7_PERF_TPC_WAIT_MEM 42
#define SIGNED_PERF_TA_7_PERF_TPC_WAIT_MEM 0



/* register PERF_TCU_L2 */
#define PERF_TCU_L2 43

#define MASK_PERF_TCU_L2_PERF_TCU_L2_OUTSTANDING 0x00000001
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_OUTSTANDING 0
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_OUTSTANDING 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_OUTSTANDING 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_REQUEST 0x00000002
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_REQUEST 1
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_REQUEST 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_REQUEST 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_PIPE0_REQUEST 0x00000004
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_PIPE0_REQUEST 2
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_PIPE0_REQUEST 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_PIPE0_REQUEST 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_PIPE1_REQUEST 0x00000008
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_PIPE1_REQUEST 3
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_PIPE1_REQUEST 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_PIPE1_REQUEST 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_STALL 0x00000010
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_STALL 4
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_STALL 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_STALL 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_PIPE0_STALL 0x00000020
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_PIPE0_STALL 5
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_PIPE0_STALL 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_PIPE0_STALL 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_PIPE1_STALL 0x00000040
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_PIPE1_STALL 6
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_PIPE1_STALL 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_PIPE1_STALL 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_L1_STALL 0x00000080
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_L1_STALL 7
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_L1_STALL 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_L1_STALL 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_BIF_REQUEST 0x00000100
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_BIF_REQUEST 8
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_BIF_REQUEST 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_BIF_REQUEST 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_PIPE0_BIF_REQUEST 0x00000200
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_PIPE0_BIF_REQUEST 9
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_PIPE0_BIF_REQUEST 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_PIPE0_BIF_REQUEST 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_PIPE1_BIF_REQUEST 0x00000400
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_PIPE1_BIF_REQUEST 10
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_PIPE1_BIF_REQUEST 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_PIPE1_BIF_REQUEST 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_BIF_STALL 0x00000800
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_BIF_STALL 11
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_BIF_STALL 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_BIF_STALL 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_NO_BIF_REQUEST 0x00001000
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_NO_BIF_REQUEST 12
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_NO_BIF_REQUEST 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_NO_BIF_REQUEST 0

#define MASK_PERF_TCU_L2_PERF_TCU_L2_IDLE 0x00002000
#define SHIFT_PERF_TCU_L2_PERF_TCU_L2_IDLE 13
#define REGNUM_PERF_TCU_L2_PERF_TCU_L2_IDLE 43
#define SIGNED_PERF_TCU_L2_PERF_TCU_L2_IDLE 0



/* register PERF_ISP_0 */
#define PERF_ISP_0 44

#define MASK_PERF_ISP_0_PERF_ISP_WRITE 0x00000001
#define SHIFT_PERF_ISP_0_PERF_ISP_WRITE 0
#define REGNUM_PERF_ISP_0_PERF_ISP_WRITE 44
#define SIGNED_PERF_ISP_0_PERF_ISP_WRITE 0

#define MASK_PERF_ISP_0_PERF_ISP_PIXELS_PROCESS 0x0000003E
#define SHIFT_PERF_ISP_0_PERF_ISP_PIXELS_PROCESS 1
#define REGNUM_PERF_ISP_0_PERF_ISP_PIXELS_PROCESS 44
#define SIGNED_PERF_ISP_0_PERF_ISP_PIXELS_PROCESS 0

#define MASK_PERF_ISP_0_PERF_ISP_PROCESSED_TRI 0x00000040
#define SHIFT_PERF_ISP_0_PERF_ISP_PROCESSED_TRI 6
#define REGNUM_PERF_ISP_0_PERF_ISP_PROCESSED_TRI 44
#define SIGNED_PERF_ISP_0_PERF_ISP_PROCESSED_TRI 0

#define MASK_PERF_ISP_0_PERF_ISP_2X2PIXELS_OUTPUT 0x00000380
#define SHIFT_PERF_ISP_0_PERF_ISP_2X2PIXELS_OUTPUT 7
#define REGNUM_PERF_ISP_0_PERF_ISP_2X2PIXELS_OUTPUT 44
#define SIGNED_PERF_ISP_0_PERF_ISP_2X2PIXELS_OUTPUT 0

#define MASK_PERF_ISP_0_PERF_ISP_PIXELS_OUTPUT 0x00007C00
#define SHIFT_PERF_ISP_0_PERF_ISP_PIXELS_OUTPUT 10
#define REGNUM_PERF_ISP_0_PERF_ISP_PIXELS_OUTPUT 44
#define SIGNED_PERF_ISP_0_PERF_ISP_PIXELS_OUTPUT 0

#define MASK_PERF_ISP_0_PERF_ISP_SAMPLES_OUTPUT 0x000F8000
#define SHIFT_PERF_ISP_0_PERF_ISP_SAMPLES_OUTPUT 15
#define REGNUM_PERF_ISP_0_PERF_ISP_SAMPLES_OUTPUT 44
#define SIGNED_PERF_ISP_0_PERF_ISP_SAMPLES_OUTPUT 0

#define MASK_PERF_ISP_0_PERF_ISP_TRIANGLE_OUTPUT 0x00100000
#define SHIFT_PERF_ISP_0_PERF_ISP_TRIANGLE_OUTPUT 20
#define REGNUM_PERF_ISP_0_PERF_ISP_TRIANGLE_OUTPUT 44
#define SIGNED_PERF_ISP_0_PERF_ISP_TRIANGLE_OUTPUT 0

#define MASK_PERF_ISP_0_PERF_ISP_END_TILE 0x00200000
#define SHIFT_PERF_ISP_0_PERF_ISP_END_TILE 21
#define REGNUM_PERF_ISP_0_PERF_ISP_END_TILE 44
#define SIGNED_PERF_ISP_0_PERF_ISP_END_TILE 0

#define MASK_PERF_ISP_0_PERF_ISP_PASS_SPAWN_OBJECT 0x00400000
#define SHIFT_PERF_ISP_0_PERF_ISP_PASS_SPAWN_OBJECT 22
#define REGNUM_PERF_ISP_0_PERF_ISP_PASS_SPAWN_OBJECT 44
#define SIGNED_PERF_ISP_0_PERF_ISP_PASS_SPAWN_OBJECT 0

#define MASK_PERF_ISP_0_PERF_ISP_PASS_SPAWN_OVERFLOW 0x00800000
#define SHIFT_PERF_ISP_0_PERF_ISP_PASS_SPAWN_OVERFLOW 23
#define REGNUM_PERF_ISP_0_PERF_ISP_PASS_SPAWN_OVERFLOW 44
#define SIGNED_PERF_ISP_0_PERF_ISP_PASS_SPAWN_OVERFLOW 0

#define MASK_PERF_ISP_0_PERF_ISP_WAIT_PT 0x01000000
#define SHIFT_PERF_ISP_0_PERF_ISP_WAIT_PT 24
#define REGNUM_PERF_ISP_0_PERF_ISP_WAIT_PT 44
#define SIGNED_PERF_ISP_0_PERF_ISP_WAIT_PT 0

#define MASK_PERF_ISP_0_PERF_ISP_WAIT_PDS 0x02000000
#define SHIFT_PERF_ISP_0_PERF_ISP_WAIT_PDS 25
#define REGNUM_PERF_ISP_0_PERF_ISP_WAIT_PDS 44
#define SIGNED_PERF_ISP_0_PERF_ISP_WAIT_PDS 0

#define MASK_PERF_ISP_0_PERF_ISP_PASS_SPAWN_OVERWRITE 0x04000000
#define SHIFT_PERF_ISP_0_PERF_ISP_PASS_SPAWN_OVERWRITE 26
#define REGNUM_PERF_ISP_0_PERF_ISP_PASS_SPAWN_OVERWRITE 44
#define SIGNED_PERF_ISP_0_PERF_ISP_PASS_SPAWN_OVERWRITE 0

#define MASK_PERF_ISP_0_PERF_ISP_PRIM_DREAD 0x78000000
#define SHIFT_PERF_ISP_0_PERF_ISP_PRIM_DREAD 27
#define REGNUM_PERF_ISP_0_PERF_ISP_PRIM_DREAD 44
#define SIGNED_PERF_ISP_0_PERF_ISP_PRIM_DREAD 0



/* register PERF_ISP_1 */
#define PERF_ISP_1 45

#define MASK_PERF_ISP_1_PERF_ISP_IPF_WAIT_CONTROL 0x00000001
#define SHIFT_PERF_ISP_1_PERF_ISP_IPF_WAIT_CONTROL 0
#define REGNUM_PERF_ISP_1_PERF_ISP_IPF_WAIT_CONTROL 45
#define SIGNED_PERF_ISP_1_PERF_ISP_IPF_WAIT_CONTROL 0

#define MASK_PERF_ISP_1_PERF_ISP_IPF_WAIT_PRIM_DATA 0x00000002
#define SHIFT_PERF_ISP_1_PERF_ISP_IPF_WAIT_PRIM_DATA 1
#define REGNUM_PERF_ISP_1_PERF_ISP_IPF_WAIT_PRIM_DATA 45
#define SIGNED_PERF_ISP_1_PERF_ISP_IPF_WAIT_PRIM_DATA 0

#define MASK_PERF_ISP_1_PERF_ISP_IPF_STARVE_IFPU 0x00000004
#define SHIFT_PERF_ISP_1_PERF_ISP_IPF_STARVE_IFPU 2
#define REGNUM_PERF_ISP_1_PERF_ISP_IPF_STARVE_IFPU 45
#define SIGNED_PERF_ISP_1_PERF_ISP_IPF_STARVE_IFPU 0

#define MASK_PERF_ISP_1_PERF_ISP_IFPU_PRIMITIVE 0x00000008
#define SHIFT_PERF_ISP_1_PERF_ISP_IFPU_PRIMITIVE 3
#define REGNUM_PERF_ISP_1_PERF_ISP_IFPU_PRIMITIVE 45
#define SIGNED_PERF_ISP_1_PERF_ISP_IFPU_PRIMITIVE 0

#define MASK_PERF_ISP_1_PERF_ISP_IFPU_IPF_STALL 0x00000010
#define SHIFT_PERF_ISP_1_PERF_ISP_IFPU_IPF_STALL 4
#define REGNUM_PERF_ISP_1_PERF_ISP_IFPU_IPF_STALL 45
#define SIGNED_PERF_ISP_1_PERF_ISP_IFPU_IPF_STALL 0

#define MASK_PERF_ISP_1_PERF_ISP_IFPU_STALL 0x00000020
#define SHIFT_PERF_ISP_1_PERF_ISP_IFPU_STALL 5
#define REGNUM_PERF_ISP_1_PERF_ISP_IFPU_STALL 45
#define SIGNED_PERF_ISP_1_PERF_ISP_IFPU_STALL 0

#define MASK_PERF_ISP_1_PERF_ISP_WRITE 0x00000040
#define SHIFT_PERF_ISP_1_PERF_ISP_WRITE 6
#define REGNUM_PERF_ISP_1_PERF_ISP_WRITE 45
#define SIGNED_PERF_ISP_1_PERF_ISP_WRITE 0

#define MASK_PERF_ISP_1_PERF_ISP_IFPU_IDLE 0x00000080
#define SHIFT_PERF_ISP_1_PERF_ISP_IFPU_IDLE 7
#define REGNUM_PERF_ISP_1_PERF_ISP_IFPU_IDLE 45
#define SIGNED_PERF_ISP_1_PERF_ISP_IFPU_IDLE 0

#define MASK_PERF_ISP_1_PERF_ISP_WAIT_TPF 0x00000100
#define SHIFT_PERF_ISP_1_PERF_ISP_WAIT_TPF 8
#define REGNUM_PERF_ISP_1_PERF_ISP_WAIT_TPF 45
#define SIGNED_PERF_ISP_1_PERF_ISP_WAIT_TPF 0

#define MASK_PERF_ISP_1_PERF_ISP_WAIT_TAGSORT 0x00000200
#define SHIFT_PERF_ISP_1_PERF_ISP_WAIT_TAGSORT 9
#define REGNUM_PERF_ISP_1_PERF_ISP_WAIT_TAGSORT 45
#define SIGNED_PERF_ISP_1_PERF_ISP_WAIT_TAGSORT 0

#define MASK_PERF_ISP_1_PERF_ISP_WAIT_ZLS 0x00000400
#define SHIFT_PERF_ISP_1_PERF_ISP_WAIT_ZLS 10
#define REGNUM_PERF_ISP_1_PERF_ISP_WAIT_ZLS 45
#define SIGNED_PERF_ISP_1_PERF_ISP_WAIT_ZLS 0

#define MASK_PERF_ISP_1_PERF_ISP_ZLOAD 0x00000800
#define SHIFT_PERF_ISP_1_PERF_ISP_ZLOAD 11
#define REGNUM_PERF_ISP_1_PERF_ISP_ZLOAD 45
#define SIGNED_PERF_ISP_1_PERF_ISP_ZLOAD 0

#define MASK_PERF_ISP_1_PERF_ISP_ZSTORE 0x00001000
#define SHIFT_PERF_ISP_1_PERF_ISP_ZSTORE 12
#define REGNUM_PERF_ISP_1_PERF_ISP_ZSTORE 45
#define SIGNED_PERF_ISP_1_PERF_ISP_ZSTORE 0

#define MASK_PERF_ISP_1_PERF_ISP_WAIT_MEMORY 0x00002000
#define SHIFT_PERF_ISP_1_PERF_ISP_WAIT_MEMORY 13
#define REGNUM_PERF_ISP_1_PERF_ISP_WAIT_MEMORY 45
#define SIGNED_PERF_ISP_1_PERF_ISP_WAIT_MEMORY 0

#define MASK_PERF_ISP_1_PERF_ISP_VERT_DREAD 0x0003C000
#define SHIFT_PERF_ISP_1_PERF_ISP_VERT_DREAD 14
#define REGNUM_PERF_ISP_1_PERF_ISP_VERT_DREAD 45
#define SIGNED_PERF_ISP_1_PERF_ISP_VERT_DREAD 0



/* register PERF_ISP_2 */
#define PERF_ISP_2 46

#define MASK_PERF_ISP_2_PERF_ISPBACK_TILEXY 0x0000FFFF
#define SHIFT_PERF_ISP_2_PERF_ISPBACK_TILEXY 0
#define REGNUM_PERF_ISP_2_PERF_ISPBACK_TILEXY 46
#define SIGNED_PERF_ISP_2_PERF_ISPBACK_TILEXY 0

#define MASK_PERF_ISP_2_PERF_ISP_BACK_BATCH 0x1FFF0000
#define SHIFT_PERF_ISP_2_PERF_ISP_BACK_BATCH 16
#define REGNUM_PERF_ISP_2_PERF_ISP_BACK_BATCH 46
#define SIGNED_PERF_ISP_2_PERF_ISP_BACK_BATCH 0

#define MASK_PERF_ISP_2_PERF_3D_PROCESSING 0x20000000
#define SHIFT_PERF_ISP_2_PERF_3D_PROCESSING 29
#define REGNUM_PERF_ISP_2_PERF_3D_PROCESSING 46
#define SIGNED_PERF_ISP_2_PERF_3D_PROCESSING 0

#define MASK_PERF_ISP_2_PERF_ISP_BACK_TILE_INCREMENT 0x40000000
#define SHIFT_PERF_ISP_2_PERF_ISP_BACK_TILE_INCREMENT 30
#define REGNUM_PERF_ISP_2_PERF_ISP_BACK_TILE_INCREMENT 46
#define SIGNED_PERF_ISP_2_PERF_ISP_BACK_TILE_INCREMENT 0



/* register PERF_ISP_3 */
#define PERF_ISP_3 47

#define MASK_PERF_ISP_3_PERF_ISP_FRONT_TILEXY 0x0000FFFF
#define SHIFT_PERF_ISP_3_PERF_ISP_FRONT_TILEXY 0
#define REGNUM_PERF_ISP_3_PERF_ISP_FRONT_TILEXY 47
#define SIGNED_PERF_ISP_3_PERF_ISP_FRONT_TILEXY 0

#define MASK_PERF_ISP_3_PERF_ISP_FRONT_TILE_INCREMENT 0x00010000
#define SHIFT_PERF_ISP_3_PERF_ISP_FRONT_TILE_INCREMENT 16
#define REGNUM_PERF_ISP_3_PERF_ISP_FRONT_TILE_INCREMENT 47
#define SIGNED_PERF_ISP_3_PERF_ISP_FRONT_TILE_INCREMENT 0



/* register PERF_TSP_0 */
#define PERF_TSP_0 48

#define MASK_PERF_TSP_0_PERF_TPF_STARVE_TFPU_POSITION 0x00000001
#define SHIFT_PERF_TSP_0_PERF_TPF_STARVE_TFPU_POSITION 0
#define REGNUM_PERF_TSP_0_PERF_TPF_STARVE_TFPU_POSITION 48
#define SIGNED_PERF_TSP_0_PERF_TPF_STARVE_TFPU_POSITION 0

#define MASK_PERF_TSP_0_PERF_TPF_STARVE_TFPU_VERTEX 0x00000002
#define SHIFT_PERF_TSP_0_PERF_TPF_STARVE_TFPU_VERTEX 1
#define REGNUM_PERF_TSP_0_PERF_TPF_STARVE_TFPU_VERTEX 48
#define SIGNED_PERF_TSP_0_PERF_TPF_STARVE_TFPU_VERTEX 0

#define MASK_PERF_TSP_0_PERF_TPF_STARVE_PDS 0x00000004
#define SHIFT_PERF_TSP_0_PERF_TPF_STARVE_PDS 2
#define REGNUM_PERF_TSP_0_PERF_TPF_STARVE_PDS 48
#define SIGNED_PERF_TSP_0_PERF_TPF_STARVE_PDS 0

#define MASK_PERF_TSP_0_PERF_TPF_STALL_TFPU_POSITION 0x00000008
#define SHIFT_PERF_TSP_0_PERF_TPF_STALL_TFPU_POSITION 3
#define REGNUM_PERF_TSP_0_PERF_TPF_STALL_TFPU_POSITION 48
#define SIGNED_PERF_TSP_0_PERF_TPF_STALL_TFPU_POSITION 0

#define MASK_PERF_TSP_0_PERF_TPF_STALL_TFPU_VERTEX 0x00000010
#define SHIFT_PERF_TSP_0_PERF_TPF_STALL_TFPU_VERTEX 4
#define REGNUM_PERF_TSP_0_PERF_TPF_STALL_TFPU_VERTEX 48
#define SIGNED_PERF_TSP_0_PERF_TPF_STALL_TFPU_VERTEX 0

#define MASK_PERF_TSP_0_PERF_TPF_STALL_PDS 0x00000020
#define SHIFT_PERF_TSP_0_PERF_TPF_STALL_PDS 5
#define REGNUM_PERF_TSP_0_PERF_TPF_STALL_PDS 48
#define SIGNED_PERF_TSP_0_PERF_TPF_STALL_PDS 0

#define MASK_PERF_TSP_0_PERF_TPF_WAIT_ISP2 0x00000040
#define SHIFT_PERF_TSP_0_PERF_TPF_WAIT_ISP2 6
#define REGNUM_PERF_TSP_0_PERF_TPF_WAIT_ISP2 48
#define SIGNED_PERF_TSP_0_PERF_TPF_WAIT_ISP2 0

#define MASK_PERF_TSP_0_PERF_TFPU_ADJOINT 0x00000080
#define SHIFT_PERF_TSP_0_PERF_TFPU_ADJOINT 7
#define REGNUM_PERF_TSP_0_PERF_TFPU_ADJOINT 48
#define SIGNED_PERF_TSP_0_PERF_TFPU_ADJOINT 0

#define MASK_PERF_TSP_0_PERF_TFPU_PLANE 0x00000100
#define SHIFT_PERF_TSP_0_PERF_TFPU_PLANE 8
#define REGNUM_PERF_TSP_0_PERF_TFPU_PLANE 48
#define SIGNED_PERF_TSP_0_PERF_TFPU_PLANE 0

#define MASK_PERF_TSP_0_PERF_TFPU_PRIMITIVE 0x00000200
#define SHIFT_PERF_TSP_0_PERF_TFPU_PRIMITIVE 9
#define REGNUM_PERF_TSP_0_PERF_TFPU_PRIMITIVE 48
#define SIGNED_PERF_TSP_0_PERF_TFPU_PRIMITIVE 0

#define MASK_PERF_TSP_0_PERF_TFPU_LAYER 0x00000400
#define SHIFT_PERF_TSP_0_PERF_TFPU_LAYER 10
#define REGNUM_PERF_TSP_0_PERF_TFPU_LAYER 48
#define SIGNED_PERF_TSP_0_PERF_TFPU_LAYER 0

#define MASK_PERF_TSP_0_PERF_TFPU_WAIT_PDS 0x00000800
#define SHIFT_PERF_TSP_0_PERF_TFPU_WAIT_PDS 11
#define REGNUM_PERF_TSP_0_PERF_TFPU_WAIT_PDS 48
#define SIGNED_PERF_TSP_0_PERF_TFPU_WAIT_PDS 0

#define MASK_PERF_TSP_0_PERF_TFPU_IDLE 0x00001000
#define SHIFT_PERF_TSP_0_PERF_TFPU_IDLE 12
#define REGNUM_PERF_TSP_0_PERF_TFPU_IDLE 48
#define SIGNED_PERF_TSP_0_PERF_TFPU_IDLE 0

#define MASK_PERF_TSP_0_PERF_TFPU_WAIT_ITR 0x00002000
#define SHIFT_PERF_TSP_0_PERF_TFPU_WAIT_ITR 13
#define REGNUM_PERF_TSP_0_PERF_TFPU_WAIT_ITR 48
#define SIGNED_PERF_TSP_0_PERF_TFPU_WAIT_ITR 0

#define MASK_PERF_TSP_0_PERF_TPF_PRIM_DREAD 0x00004000
#define SHIFT_PERF_TSP_0_PERF_TPF_PRIM_DREAD 14
#define REGNUM_PERF_TSP_0_PERF_TPF_PRIM_DREAD 48
#define SIGNED_PERF_TSP_0_PERF_TPF_PRIM_DREAD 0



/* register PERF_TSP_1 */
#define PERF_TSP_1 49

#define MASK_PERF_TSP_1_PERF_TFPU_TILEXY 0x0000FFFF
#define SHIFT_PERF_TSP_1_PERF_TFPU_TILEXY 0
#define REGNUM_PERF_TSP_1_PERF_TFPU_TILEXY 49
#define SIGNED_PERF_TSP_1_PERF_TFPU_TILEXY 0

#define MASK_PERF_TSP_1_PERF_TPF_BATCH 0x1FFF0000
#define SHIFT_PERF_TSP_1_PERF_TPF_BATCH 16
#define REGNUM_PERF_TSP_1_PERF_TPF_BATCH 49
#define SIGNED_PERF_TSP_1_PERF_TPF_BATCH 0

#define MASK_PERF_TSP_1_PERF_3D_PROCESSING 0x20000000
#define SHIFT_PERF_TSP_1_PERF_3D_PROCESSING 29
#define REGNUM_PERF_TSP_1_PERF_3D_PROCESSING 49
#define SIGNED_PERF_TSP_1_PERF_3D_PROCESSING 0

#define MASK_PERF_TSP_1_PERF_TPF_TILE_INCREMENT 0x40000000
#define SHIFT_PERF_TSP_1_PERF_TPF_TILE_INCREMENT 30
#define REGNUM_PERF_TSP_1_PERF_TPF_TILE_INCREMENT 49
#define SIGNED_PERF_TSP_1_PERF_TPF_TILE_INCREMENT 0



/* register PERF_PBE_0 */
#define PERF_PBE_0 50

#define MASK_PERF_PBE_0_PERF_PBE_WRITE_MEM 0x00000001
#define SHIFT_PERF_PBE_0_PERF_PBE_WRITE_MEM 0
#define REGNUM_PERF_PBE_0_PERF_PBE_WRITE_MEM 50
#define SIGNED_PERF_PBE_0_PERF_PBE_WRITE_MEM 0

#define MASK_PERF_PBE_0_PERF_PBE_WAIT_MEM 0x00000002
#define SHIFT_PERF_PBE_0_PERF_PBE_WAIT_MEM 1
#define REGNUM_PERF_PBE_0_PERF_PBE_WAIT_MEM 50
#define SIGNED_PERF_PBE_0_PERF_PBE_WAIT_MEM 0

#define MASK_PERF_PBE_0_PERF_PBE_IDLE_MEM 0x00000004
#define SHIFT_PERF_PBE_0_PERF_PBE_IDLE_MEM 2
#define REGNUM_PERF_PBE_0_PERF_PBE_IDLE_MEM 50
#define SIGNED_PERF_PBE_0_PERF_PBE_IDLE_MEM 0

#define MASK_PERF_PBE_0_PERF_PBE_WAIT_USSE0 0x00000008
#define SHIFT_PERF_PBE_0_PERF_PBE_WAIT_USSE0 3
#define REGNUM_PERF_PBE_0_PERF_PBE_WAIT_USSE0 50
#define SIGNED_PERF_PBE_0_PERF_PBE_WAIT_USSE0 0

#define MASK_PERF_PBE_0_PERF_PBE_READ_USSE0 0x00000010
#define SHIFT_PERF_PBE_0_PERF_PBE_READ_USSE0 4
#define REGNUM_PERF_PBE_0_PERF_PBE_READ_USSE0 50
#define SIGNED_PERF_PBE_0_PERF_PBE_READ_USSE0 0

#define MASK_PERF_PBE_0_PERF_PBE_WAIT_USSE1 0x00000020
#define SHIFT_PERF_PBE_0_PERF_PBE_WAIT_USSE1 5
#define REGNUM_PERF_PBE_0_PERF_PBE_WAIT_USSE1 50
#define SIGNED_PERF_PBE_0_PERF_PBE_WAIT_USSE1 0

#define MASK_PERF_PBE_0_PERF_PBE_READ_USSE1 0x00000040
#define SHIFT_PERF_PBE_0_PERF_PBE_READ_USSE1 6
#define REGNUM_PERF_PBE_0_PERF_PBE_READ_USSE1 50
#define SIGNED_PERF_PBE_0_PERF_PBE_READ_USSE1 0

#define MASK_PERF_PBE_0_PERF_PBE_WAIT_USSE2 0x00000080
#define SHIFT_PERF_PBE_0_PERF_PBE_WAIT_USSE2 7
#define REGNUM_PERF_PBE_0_PERF_PBE_WAIT_USSE2 50
#define SIGNED_PERF_PBE_0_PERF_PBE_WAIT_USSE2 0

#define MASK_PERF_PBE_0_PERF_PBE_READ_USSE2 0x00000100
#define SHIFT_PERF_PBE_0_PERF_PBE_READ_USSE2 8
#define REGNUM_PERF_PBE_0_PERF_PBE_READ_USSE2 50
#define SIGNED_PERF_PBE_0_PERF_PBE_READ_USSE2 0

#define MASK_PERF_PBE_0_PERF_PBE_WAIT_USSE3 0x00000200
#define SHIFT_PERF_PBE_0_PERF_PBE_WAIT_USSE3 9
#define REGNUM_PERF_PBE_0_PERF_PBE_WAIT_USSE3 50
#define SIGNED_PERF_PBE_0_PERF_PBE_WAIT_USSE3 0

#define MASK_PERF_PBE_0_PERF_PBE_READ_USSE3 0x00000400
#define SHIFT_PERF_PBE_0_PERF_PBE_READ_USSE3 10
#define REGNUM_PERF_PBE_0_PERF_PBE_READ_USSE3 50
#define SIGNED_PERF_PBE_0_PERF_PBE_READ_USSE3 0

#define MASK_PERF_PBE_0_PERF_PBE_PROCESSED_TILE 0x00000800
#define SHIFT_PERF_PBE_0_PERF_PBE_PROCESSED_TILE 11
#define REGNUM_PERF_PBE_0_PERF_PBE_PROCESSED_TILE 50
#define SIGNED_PERF_PBE_0_PERF_PBE_PROCESSED_TILE 0

#define MASK_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT0 0x00001000
#define SHIFT_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT0 12
#define REGNUM_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT0 50
#define SIGNED_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT0 0

#define MASK_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT1 0x00002000
#define SHIFT_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT1 13
#define REGNUM_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT1 50
#define SIGNED_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT1 0

#define MASK_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT2 0x00004000
#define SHIFT_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT2 14
#define REGNUM_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT2 50
#define SIGNED_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT2 0

#define MASK_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT3 0x00008000
#define SHIFT_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT3 15
#define REGNUM_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT3 50
#define SIGNED_PERF_PBE_0_PERF_PBE_WAIT_PIXEL_EMIT3 0

#define MASK_PERF_PBE_0_PERF_PBE_VERTEX_EMIT 0x00010000
#define SHIFT_PERF_PBE_0_PERF_PBE_VERTEX_EMIT 16
#define REGNUM_PERF_PBE_0_PERF_PBE_VERTEX_EMIT 50
#define SIGNED_PERF_PBE_0_PERF_PBE_VERTEX_EMIT 0

#define MASK_PERF_PBE_0_PERF_PBE_EDM_EMIT 0x00020000
#define SHIFT_PERF_PBE_0_PERF_PBE_EDM_EMIT 17
#define REGNUM_PERF_PBE_0_PERF_PBE_EDM_EMIT 50
#define SIGNED_PERF_PBE_0_PERF_PBE_EDM_EMIT 0

#define MASK_PERF_PBE_0_PERF_PBE_IDLE 0x00040000
#define SHIFT_PERF_PBE_0_PERF_PBE_IDLE 18
#define REGNUM_PERF_PBE_0_PERF_PBE_IDLE 50
#define SIGNED_PERF_PBE_0_PERF_PBE_IDLE 0



/* register PERF_PBE_1 */
#define PERF_PBE_1 51

#define MASK_PERF_PBE_1_PERF_PBE_TILEXY 0x0000FFFF
#define SHIFT_PERF_PBE_1_PERF_PBE_TILEXY 0
#define REGNUM_PERF_PBE_1_PERF_PBE_TILEXY 51
#define SIGNED_PERF_PBE_1_PERF_PBE_TILEXY 0

#define MASK_PERF_PBE_1_PERF_PBE_TILE_INCREMENT 0x00010000
#define SHIFT_PERF_PBE_1_PERF_PBE_TILE_INCREMENT 16
#define REGNUM_PERF_PBE_1_PERF_PBE_TILE_INCREMENT 51
#define SIGNED_PERF_PBE_1_PERF_PBE_TILE_INCREMENT 0



/* register PERF_BIF_0 */
#define PERF_BIF_0 52

#define MASK_PERF_BIF_0_PERF_BIF_DIR_HIT 0x00000001
#define SHIFT_PERF_BIF_0_PERF_BIF_DIR_HIT 0
#define REGNUM_PERF_BIF_0_PERF_BIF_DIR_HIT 52
#define SIGNED_PERF_BIF_0_PERF_BIF_DIR_HIT 0

#define MASK_PERF_BIF_0_PERF_BIF_DIR_MISS 0x00000002
#define SHIFT_PERF_BIF_0_PERF_BIF_DIR_MISS 1
#define REGNUM_PERF_BIF_0_PERF_BIF_DIR_MISS 52
#define SIGNED_PERF_BIF_0_PERF_BIF_DIR_MISS 0

#define MASK_PERF_BIF_0_PERF_BIF_PT_HIT 0x00000004
#define SHIFT_PERF_BIF_0_PERF_BIF_PT_HIT 2
#define REGNUM_PERF_BIF_0_PERF_BIF_PT_HIT 52
#define SIGNED_PERF_BIF_0_PERF_BIF_PT_HIT 0

#define MASK_PERF_BIF_0_PERF_BIF_PT_MISS 0x00000008
#define SHIFT_PERF_BIF_0_PERF_BIF_PT_MISS 3
#define REGNUM_PERF_BIF_0_PERF_BIF_PT_MISS 52
#define SIGNED_PERF_BIF_0_PERF_BIF_PT_MISS 0

#define MASK_PERF_BIF_0_PERF_BIF_STALL 0x00000010
#define SHIFT_PERF_BIF_0_PERF_BIF_STALL 4
#define REGNUM_PERF_BIF_0_PERF_BIF_STALL 52
#define SIGNED_PERF_BIF_0_PERF_BIF_STALL 0

#define MASK_PERF_BIF_0_PERF_BIF_REQUEST 0x00000020
#define SHIFT_PERF_BIF_0_PERF_BIF_REQUEST 5
#define REGNUM_PERF_BIF_0_PERF_BIF_REQUEST 52
#define SIGNED_PERF_BIF_0_PERF_BIF_REQUEST 0

#define MASK_PERF_BIF_0_PERF_BIF_PAGEBREAK 0x00000040
#define SHIFT_PERF_BIF_0_PERF_BIF_PAGEBREAK 6
#define REGNUM_PERF_BIF_0_PERF_BIF_PAGEBREAK 52
#define SIGNED_PERF_BIF_0_PERF_BIF_PAGEBREAK 0

#define MASK_PERF_BIF_0_PERF_BIF_PAGEBREAK_TEX 0x00000080
#define SHIFT_PERF_BIF_0_PERF_BIF_PAGEBREAK_TEX 7
#define REGNUM_PERF_BIF_0_PERF_BIF_PAGEBREAK_TEX 52
#define SIGNED_PERF_BIF_0_PERF_BIF_PAGEBREAK_TEX 0

#define MASK_PERF_BIF_0_PERF_BIF_PAGEBREAK_TA 0x00000100
#define SHIFT_PERF_BIF_0_PERF_BIF_PAGEBREAK_TA 8
#define REGNUM_PERF_BIF_0_PERF_BIF_PAGEBREAK_TA 52
#define SIGNED_PERF_BIF_0_PERF_BIF_PAGEBREAK_TA 0

#define MASK_PERF_BIF_0_PERF_BIF_PAGEBREAK_PBE 0x00000200
#define SHIFT_PERF_BIF_0_PERF_BIF_PAGEBREAK_PBE 9
#define REGNUM_PERF_BIF_0_PERF_BIF_PAGEBREAK_PBE 52
#define SIGNED_PERF_BIF_0_PERF_BIF_PAGEBREAK_PBE 0

#define MASK_PERF_BIF_0_PERF_BIF_PAGEBREAK_DCU 0x00000400
#define SHIFT_PERF_BIF_0_PERF_BIF_PAGEBREAK_DCU 10
#define REGNUM_PERF_BIF_0_PERF_BIF_PAGEBREAK_DCU 52
#define SIGNED_PERF_BIF_0_PERF_BIF_PAGEBREAK_DCU 0

#define MASK_PERF_BIF_0_PERF_BIF_TRANSACTION_STALL 0x00000800
#define SHIFT_PERF_BIF_0_PERF_BIF_TRANSACTION_STALL 11
#define REGNUM_PERF_BIF_0_PERF_BIF_TRANSACTION_STALL 52
#define SIGNED_PERF_BIF_0_PERF_BIF_TRANSACTION_STALL 0

#define MASK_PERF_BIF_0_PERF_BIF_MMU_MISS_STALL 0x00001000
#define SHIFT_PERF_BIF_0_PERF_BIF_MMU_MISS_STALL 12
#define REGNUM_PERF_BIF_0_PERF_BIF_MMU_MISS_STALL 52
#define SIGNED_PERF_BIF_0_PERF_BIF_MMU_MISS_STALL 0

#define MASK_PERF_BIF_0_PERF_BIF_STALLED_MISS 0x00002000
#define SHIFT_PERF_BIF_0_PERF_BIF_STALLED_MISS 13
#define REGNUM_PERF_BIF_0_PERF_BIF_STALLED_MISS 52
#define SIGNED_PERF_BIF_0_PERF_BIF_STALLED_MISS 0

#define MASK_PERF_BIF_0_PERF_BIF_RETURN 0x00004000
#define SHIFT_PERF_BIF_0_PERF_BIF_RETURN 14
#define REGNUM_PERF_BIF_0_PERF_BIF_RETURN 52
#define SIGNED_PERF_BIF_0_PERF_BIF_RETURN 0

#define MASK_PERF_BIF_0_PERF_BIF_DIR_INVAL 0x00008000
#define SHIFT_PERF_BIF_0_PERF_BIF_DIR_INVAL 15
#define REGNUM_PERF_BIF_0_PERF_BIF_DIR_INVAL 52
#define SIGNED_PERF_BIF_0_PERF_BIF_DIR_INVAL 0

#define MASK_PERF_BIF_0_PERF_BIF_PT_INVAL 0x00010000
#define SHIFT_PERF_BIF_0_PERF_BIF_PT_INVAL 16
#define REGNUM_PERF_BIF_0_PERF_BIF_PT_INVAL 52
#define SIGNED_PERF_BIF_0_PERF_BIF_PT_INVAL 0

#define MASK_PERF_BIF_0_PERF_BIF_RETURN_REQ 0x7FFE0000
#define SHIFT_PERF_BIF_0_PERF_BIF_RETURN_REQ 17
#define REGNUM_PERF_BIF_0_PERF_BIF_RETURN_REQ 52
#define SIGNED_PERF_BIF_0_PERF_BIF_RETURN_REQ 0



/* register PERF_BIF_1 */
#define PERF_BIF_1 53

#define MASK_PERF_BIF_1_PERF_BIF_READ_BURST 0x0000FFFF
#define SHIFT_PERF_BIF_1_PERF_BIF_READ_BURST 0
#define REGNUM_PERF_BIF_1_PERF_BIF_READ_BURST 53
#define SIGNED_PERF_BIF_1_PERF_BIF_READ_BURST 0

#define MASK_PERF_BIF_1_PERF_BIF_WRITE_BURST 0xFFFF0000
#define SHIFT_PERF_BIF_1_PERF_BIF_WRITE_BURST 16
#define REGNUM_PERF_BIF_1_PERF_BIF_WRITE_BURST 53
#define SIGNED_PERF_BIF_1_PERF_BIF_WRITE_BURST 0



/* register PERF_BIF_2 */
#define PERF_BIF_2 54

#define MASK_PERF_BIF_2_PERF_BIF_READ 0x00003FFF
#define SHIFT_PERF_BIF_2_PERF_BIF_READ 0
#define REGNUM_PERF_BIF_2_PERF_BIF_READ 54
#define SIGNED_PERF_BIF_2_PERF_BIF_READ 0

#define MASK_PERF_BIF_2_PERF_BIF_WRITE 0x3FFF0000
#define SHIFT_PERF_BIF_2_PERF_BIF_WRITE 16
#define REGNUM_PERF_BIF_2_PERF_BIF_WRITE 54
#define SIGNED_PERF_BIF_2_PERF_BIF_WRITE 0



/* register PERF_DCU_L2 */
#define PERF_DCU_L2 55

#define MASK_PERF_DCU_L2_PERF_DCU_L2_OUTSTANDING 0x00000001
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_OUTSTANDING 0
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_OUTSTANDING 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_OUTSTANDING 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_PIPE0_OUTSTANDING 0x00000002
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_PIPE0_OUTSTANDING 1
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_PIPE0_OUTSTANDING 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_PIPE0_OUTSTANDING 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_PIPE1_OUTSTANDING 0x00000004
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_PIPE1_OUTSTANDING 2
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_PIPE1_OUTSTANDING 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_PIPE1_OUTSTANDING 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_REQUEST 0x00000008
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_REQUEST 3
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_REQUEST 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_REQUEST 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_PDS_PIPE0_REQUEST 0x00000010
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_PDS_PIPE0_REQUEST 4
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_PDS_PIPE0_REQUEST 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_PDS_PIPE0_REQUEST 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_PDS_PIPE1_REQUEST 0x00000020
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_PDS_PIPE1_REQUEST 5
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_PDS_PIPE1_REQUEST 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_PDS_PIPE1_REQUEST 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_USE_PIPE0_REQUEST 0x00000040
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_USE_PIPE0_REQUEST 6
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_USE_PIPE0_REQUEST 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_USE_PIPE0_REQUEST 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_USE_PIPE1_REQUEST 0x00000080
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_USE_PIPE1_REQUEST 7
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_USE_PIPE1_REQUEST 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_USE_PIPE1_REQUEST 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_STALL 0x00000100
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_STALL 8
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_STALL 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_STALL 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_PIPE0_STALL 0x00000200
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_PIPE0_STALL 9
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_PIPE0_STALL 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_PIPE0_STALL 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_PIPE1_STALL 0x00000400
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_PIPE1_STALL 10
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_PIPE1_STALL 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_PIPE1_STALL 0

#define MASK_PERF_DCU_L2_PERF_DCU_L1_L2_REQUEST 0x00000800
#define SHIFT_PERF_DCU_L2_PERF_DCU_L1_L2_REQUEST 11
#define REGNUM_PERF_DCU_L2_PERF_DCU_L1_L2_REQUEST 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L1_L2_REQUEST 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_L1_STALL 0x00001000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_L1_STALL 12
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_L1_STALL 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_L1_STALL 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_BIF_REQUEST 0x00002000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_BIF_REQUEST 13
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_BIF_REQUEST 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_BIF_REQUEST 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_PIPE0_BIF_REQUEST 0x00004000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_PIPE0_BIF_REQUEST 14
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_PIPE0_BIF_REQUEST 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_PIPE0_BIF_REQUEST 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_PIPE1_BIF_REQUEST 0x00008000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_PIPE1_BIF_REQUEST 15
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_PIPE1_BIF_REQUEST 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_PIPE1_BIF_REQUEST 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_PDS_BIF_REQUEST 0x00010000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_PDS_BIF_REQUEST 16
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_PDS_BIF_REQUEST 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_PDS_BIF_REQUEST 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_USE_BIF_REQUEST 0x00020000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_USE_BIF_REQUEST 17
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_USE_BIF_REQUEST 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_USE_BIF_REQUEST 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_BIF_STALL 0x00040000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_BIF_STALL 18
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_BIF_STALL 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_BIF_STALL 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_NO_BIF_REQUEST 0x00080000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_NO_BIF_REQUEST 19
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_NO_BIF_REQUEST 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_NO_BIF_REQUEST 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_IDLE 0x00100000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_IDLE 20
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_IDLE 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_IDLE 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_PIXEL_HIT 0x00200000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_PIXEL_HIT 21
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_PIXEL_HIT 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_PIXEL_HIT 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_PIXEL_MISS 0x00400000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_PIXEL_MISS 22
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_PIXEL_MISS 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_PIXEL_MISS 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_VERTEX_HIT 0x00800000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_VERTEX_HIT 23
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_VERTEX_HIT 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_VERTEX_HIT 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_VERTEX_MISS 0x01000000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_VERTEX_MISS 24
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_VERTEX_MISS 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_VERTEX_MISS 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_EVENT_HIT 0x02000000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_EVENT_HIT 25
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_EVENT_HIT 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_EVENT_HIT 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_EVENT_MISS 0x04000000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_EVENT_MISS 26
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_EVENT_MISS 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_EVENT_MISS 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_DATA_RETURN 0x08000000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_DATA_RETURN 27
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_DATA_RETURN 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_DATA_RETURN 0

#define MASK_PERF_DCU_L2_PERF_DCU_L2_DATA_STALL 0x10000000
#define SHIFT_PERF_DCU_L2_PERF_DCU_L2_DATA_STALL 28
#define REGNUM_PERF_DCU_L2_PERF_DCU_L2_DATA_STALL 55
#define SIGNED_PERF_DCU_L2_PERF_DCU_L2_DATA_STALL 0



/* register PERF_PWR_PART */
#define PERF_PWR_PART 56

#define MASK_PERF_PWR_PART_PERF_PWR_TA_CLK_WAKE 0x00000001
#define SHIFT_PERF_PWR_PART_PERF_PWR_TA_CLK_WAKE 0
#define REGNUM_PERF_PWR_PART_PERF_PWR_TA_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_TA_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_TE_CLK_WAKE 0x00000002
#define SHIFT_PERF_PWR_PART_PERF_PWR_TE_CLK_WAKE 1
#define REGNUM_PERF_PWR_PART_PERF_PWR_TE_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_TE_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_MTE_CLK_WAKE 0x00000004
#define SHIFT_PERF_PWR_PART_PERF_PWR_MTE_CLK_WAKE 2
#define REGNUM_PERF_PWR_PART_PERF_PWR_MTE_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_MTE_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_IDXFIFO_CLK_WAKE 0x00000008
#define SHIFT_PERF_PWR_PART_PERF_PWR_IDXFIFO_CLK_WAKE 3
#define REGNUM_PERF_PWR_PART_PERF_PWR_IDXFIFO_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_IDXFIFO_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_DPM_CLK_WAKE 0x00000010
#define SHIFT_PERF_PWR_PART_PERF_PWR_DPM_CLK_WAKE 4
#define REGNUM_PERF_PWR_PART_PERF_PWR_DPM_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_DPM_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_VDM_CLK_WAKE 0x00000020
#define SHIFT_PERF_PWR_PART_PERF_PWR_VDM_CLK_WAKE 5
#define REGNUM_PERF_PWR_PART_PERF_PWR_VDM_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_VDM_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_PDS_CLK_WAKE 0x00000040
#define SHIFT_PERF_PWR_PART_PERF_PWR_PDS_CLK_WAKE 6
#define REGNUM_PERF_PWR_PART_PERF_PWR_PDS_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_PDS_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_ISP_CLK_WAKE 0x00000080
#define SHIFT_PERF_PWR_PART_PERF_PWR_ISP_CLK_WAKE 7
#define REGNUM_PERF_PWR_PART_PERF_PWR_ISP_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_ISP_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_ISP2_CLK_WAKE 0x00000100
#define SHIFT_PERF_PWR_PART_PERF_PWR_ISP2_CLK_WAKE 8
#define REGNUM_PERF_PWR_PART_PERF_PWR_ISP2_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_ISP2_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_TSP_CLK_WAKE 0x00000200
#define SHIFT_PERF_PWR_PART_PERF_PWR_TSP_CLK_WAKE 9
#define REGNUM_PERF_PWR_PART_PERF_PWR_TSP_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_TSP_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_UCACHEL2_CLK_WAKE 0x00000400
#define SHIFT_PERF_PWR_PART_PERF_PWR_UCACHEL2_CLK_WAKE 10
#define REGNUM_PERF_PWR_PART_PERF_PWR_UCACHEL2_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_UCACHEL2_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_TCUL2_CLK_WAKE 0x00000800
#define SHIFT_PERF_PWR_PART_PERF_PWR_TCUL2_CLK_WAKE 11
#define REGNUM_PERF_PWR_PART_PERF_PWR_TCUL2_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_TCUL2_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_DCUL2_CLK_WAKE 0x00001000
#define SHIFT_PERF_PWR_PART_PERF_PWR_DCUL2_CLK_WAKE 12
#define REGNUM_PERF_PWR_PART_PERF_PWR_DCUL2_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_DCUL2_CLK_WAKE 0

#define MASK_PERF_PWR_PART_PERF_PWR_PBE_CLK_WAKE 0x00002000
#define SHIFT_PERF_PWR_PART_PERF_PWR_PBE_CLK_WAKE 13
#define REGNUM_PERF_PWR_PART_PERF_PWR_PBE_CLK_WAKE 56
#define SIGNED_PERF_PWR_PART_PERF_PWR_PBE_CLK_WAKE 0



/* register PERF_OVERVIEW_PIPE_0_PIPE0 */
#define PERF_OVERVIEW_PIPE_0_PIPE0 64

#define MASK_PERF_OVERVIEW_PIPE_0_PIPE0_PERF_USSE_PROCESSING_PIPE1 0x000000C0
#define SHIFT_PERF_OVERVIEW_PIPE_0_PIPE0_PERF_USSE_PROCESSING_PIPE1 6
#define REGNUM_PERF_OVERVIEW_PIPE_0_PIPE0_PERF_USSE_PROCESSING_PIPE1 64
#define SIGNED_PERF_OVERVIEW_PIPE_0_PIPE0_PERF_USSE_PROCESSING_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_0_PIPE0_PERF_USE_NOP_TRIGGER_0_PIPE1 0x40000000
#define SHIFT_PERF_OVERVIEW_PIPE_0_PIPE0_PERF_USE_NOP_TRIGGER_0_PIPE1 30
#define REGNUM_PERF_OVERVIEW_PIPE_0_PIPE0_PERF_USE_NOP_TRIGGER_0_PIPE1 64
#define SIGNED_PERF_OVERVIEW_PIPE_0_PIPE0_PERF_USE_NOP_TRIGGER_0_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_0_PIPE0_PERF_USE_NOP_TRIGGER_1_PIPE1 0x80000000
#define SHIFT_PERF_OVERVIEW_PIPE_0_PIPE0_PERF_USE_NOP_TRIGGER_1_PIPE1 31
#define REGNUM_PERF_OVERVIEW_PIPE_0_PIPE0_PERF_USE_NOP_TRIGGER_1_PIPE1 64
#define SIGNED_PERF_OVERVIEW_PIPE_0_PIPE0_PERF_USE_NOP_TRIGGER_1_PIPE1 0



/* register PERF_OVERVIEW_PIPE_1_PIPE0 */
#define PERF_OVERVIEW_PIPE_1_PIPE0 65

#define MASK_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_USE_PIXEL_PROCESSING_PIPE1 0x0000000C
#define SHIFT_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_USE_PIXEL_PROCESSING_PIPE1 2
#define REGNUM_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_USE_PIXEL_PROCESSING_PIPE1 65
#define SIGNED_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_USE_PIXEL_PROCESSING_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_USE_VERTEX_PROCESSING_PIPE1 0x000000C0
#define SHIFT_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_USE_VERTEX_PROCESSING_PIPE1 6
#define REGNUM_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_USE_VERTEX_PROCESSING_PIPE1 65
#define SIGNED_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_USE_VERTEX_PROCESSING_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_USE_EDM_PROCESSING_PIPE1 0x00000C00
#define SHIFT_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_USE_EDM_PROCESSING_PIPE1 10
#define REGNUM_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_USE_EDM_PROCESSING_PIPE1 65
#define SIGNED_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_USE_EDM_PROCESSING_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_TITR_PIXELS_PROCESSED_PIPE1 0x00010000
#define SHIFT_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_TITR_PIXELS_PROCESSED_PIPE1 16
#define REGNUM_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_TITR_PIXELS_PROCESSED_PIPE1 65
#define SIGNED_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_TITR_PIXELS_PROCESSED_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_UITR_PIXELS_PROCESSED_PIPE1 0x00040000
#define SHIFT_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_UITR_PIXELS_PROCESSED_PIPE1 18
#define REGNUM_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_UITR_PIXELS_PROCESSED_PIPE1 65
#define SIGNED_PERF_OVERVIEW_PIPE_1_PIPE0_PERF_UITR_PIXELS_PROCESSED_PIPE1 0



/* register PERF_OVERVIEW_PIPE_2_PIPE0 */
#define PERF_OVERVIEW_PIPE_2_PIPE0 66

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_DCU_CLK_PIPE1 0x00000800
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_DCU_CLK_PIPE1 11
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_DCU_CLK_PIPE1 66
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_DCU_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_TEX_CLK_PIPE1 0x00001000
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_TEX_CLK_PIPE1 12
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_TEX_CLK_PIPE1 66
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_TEX_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_ITR_CLK_PIPE1 0x00002000
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_ITR_CLK_PIPE1 13
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_ITR_CLK_PIPE1 66
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_ITR_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEC0_CLK_PIPE1 0x00004000
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEC0_CLK_PIPE1 14
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEC0_CLK_PIPE1 66
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEC0_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEPD0_CLK_PIPE1 0x00008000
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEPD0_CLK_PIPE1 15
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEPD0_CLK_PIPE1 66
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEPD0_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USE0_CLK_PIPE1 0x00010000
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USE0_CLK_PIPE1 16
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USE0_CLK_PIPE1 66
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USE0_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEC1_CLK_PIPE1 0x00020000
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEC1_CLK_PIPE1 17
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEC1_CLK_PIPE1 66
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEC1_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEPD1_CLK_PIPE1 0x00040000
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEPD1_CLK_PIPE1 18
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEPD1_CLK_PIPE1 66
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USEPD1_CLK_PIPE1 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USE1_CLK_PIPE1 0x00080000
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USE1_CLK_PIPE1 19
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USE1_CLK_PIPE1 66
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE0_PERF_IDLE_USE1_CLK_PIPE1 0



/* register PERF_TAG_0_PIPE0 */
#define PERF_TAG_0_PIPE0 68

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_ITR_REQUEST_PIPE1 0x00000001
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_ITR_REQUEST_PIPE1 0
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_ITR_REQUEST_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_ITR_REQUEST_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_ITR_STALL_PIPE1 0x00000002
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_ITR_STALL_PIPE1 1
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_ITR_STALL_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_ITR_STALL_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_ITR_WAIT_PIPE1 0x00000004
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_ITR_WAIT_PIPE1 2
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_ITR_WAIT_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_ITR_WAIT_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_USSE0_REQUEST_PIPE1 0x00000008
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_USSE0_REQUEST_PIPE1 3
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_USSE0_REQUEST_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_USSE0_REQUEST_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_USSE0_STALL_PIPE1 0x00000010
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_USSE0_STALL_PIPE1 4
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_USSE0_STALL_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_USSE0_STALL_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_USSE1_REQUEST_PIPE1 0x00000020
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_USSE1_REQUEST_PIPE1 5
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_USSE1_REQUEST_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_USSE1_REQUEST_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_USSE1_STALL_PIPE1 0x00000040
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_USSE1_STALL_PIPE1 6
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_USSE1_STALL_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_USSE1_STALL_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_MADD_REQUEST_PIPE1 0x00000080
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_MADD_REQUEST_PIPE1 7
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_MADD_REQUEST_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_MADD_REQUEST_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_MADD_STALL_PIPE1 0x00000100
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_MADD_STALL_PIPE1 8
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_MADD_STALL_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_MADD_STALL_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_TF_REQUEST_PIPE1 0x00000200
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_TF_REQUEST_PIPE1 9
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_TF_REQUEST_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_TF_REQUEST_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_TF_STALL_PIPE1 0x00000400
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_TF_STALL_PIPE1 10
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_TF_STALL_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_TF_STALL_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_STALL_PIPE1 0x00000800
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_STALL_PIPE1 11
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_STALL_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_STALL_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_BILINEAR_PIPE1 0x00001000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_BILINEAR_PIPE1 12
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_BILINEAR_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_BILINEAR_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_TRILINEAR_PIPE1 0x00002000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_TRILINEAR_PIPE1 13
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_TRILINEAR_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_TRILINEAR_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_BITRILINEAR_PIPE1 0x00004000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_BITRILINEAR_PIPE1 14
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_BITRILINEAR_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_BITRILINEAR_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2X_PIPE1 0x00008000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2X_PIPE1 15
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2X_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2X_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2XBILINEAR_PIPE1 0x00010000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2XBILINEAR_PIPE1 16
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2XBILINEAR_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2XBILINEAR_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2X_TRILINEAR_PIPE1 0x00020000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2X_TRILINEAR_PIPE1 17
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2X_TRILINEAR_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2X_TRILINEAR_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2X_BITRILINEAR_PIPE1 0x00040000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2X_BITRILINEAR_PIPE1 18
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2X_BITRILINEAR_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_ANISO2X_BITRILINEAR_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_POINT_PIPE1 0x00080000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_POINT_PIPE1 19
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_POINT_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_POINT_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_LOD0_PIPE1 0x00100000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_LOD0_PIPE1 20
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_LOD0_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_LOD0_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_LOD1_PIPE1 0x00200000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_LOD1_PIPE1 21
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_LOD1_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_LOD1_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_LOD2_PIPE1 0x00400000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_LOD2_PIPE1 22
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_LOD2_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_LOD2_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_LOD3_PIPE1 0x00800000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_LOD3_PIPE1 23
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_LOD3_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_LOD3_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_CEM_PIPE1 0x01000000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_CEM_PIPE1 24
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_CEM_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_CEM_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_FACE_PIPE1 0x02000000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_FACE_PIPE1 25
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_FACE_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_FACE_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_MAPCHANGE_PIPE1 0x04000000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_MAPCHANGE_PIPE1 26
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_MAPCHANGE_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_MAPCHANGE_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_TEXFORMAT_CHANGE_PIPE1 0x08000000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_TEXFORMAT_CHANGE_PIPE1 27
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_TEXFORMAT_CHANGE_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_TEXFORMAT_CHANGE_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_TEXTYPECHANGE_PIPE1 0x10000000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_TEXTYPECHANGE_PIPE1 28
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_TEXTYPECHANGE_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_TEXTYPECHANGE_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_CLUT_REQUEST_PIPE1 0x20000000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_CLUT_REQUEST_PIPE1 29
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_CLUT_REQUEST_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_CLUT_REQUEST_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_CLUT_STALL_PIPE1 0x40000000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_CLUT_STALL_PIPE1 30
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_CLUT_STALL_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_CLUT_STALL_PIPE1 0

#define MASK_PERF_TAG_0_PIPE0_PERF_TAG_SAMPLE_DATA_PIPE1 0x80000000
#define SHIFT_PERF_TAG_0_PIPE0_PERF_TAG_SAMPLE_DATA_PIPE1 31
#define REGNUM_PERF_TAG_0_PIPE0_PERF_TAG_SAMPLE_DATA_PIPE1 68
#define SIGNED_PERF_TAG_0_PIPE0_PERF_TAG_SAMPLE_DATA_PIPE1 0



/* register PERF_TAG_1_PIPE0 */
#define PERF_TAG_1_PIPE0 69

#define MASK_PERF_TAG_1_PIPE0_PERF_TAG_MAPLEVEL_PIPE1 0x00001FFF
#define SHIFT_PERF_TAG_1_PIPE0_PERF_TAG_MAPLEVEL_PIPE1 0
#define REGNUM_PERF_TAG_1_PIPE0_PERF_TAG_MAPLEVEL_PIPE1 69
#define SIGNED_PERF_TAG_1_PIPE0_PERF_TAG_MAPLEVEL_PIPE1 0

#define MASK_PERF_TAG_1_PIPE0_PERF_TAG_CYCLES_PIPE1 0x7FFFE000
#define SHIFT_PERF_TAG_1_PIPE0_PERF_TAG_CYCLES_PIPE1 13
#define REGNUM_PERF_TAG_1_PIPE0_PERF_TAG_CYCLES_PIPE1 69
#define SIGNED_PERF_TAG_1_PIPE0_PERF_TAG_CYCLES_PIPE1 0

#define MASK_PERF_TAG_1_PIPE0_PERF_TAG_SAMPLE_COEFF_PIPE1 0x80000000
#define SHIFT_PERF_TAG_1_PIPE0_PERF_TAG_SAMPLE_COEFF_PIPE1 31
#define REGNUM_PERF_TAG_1_PIPE0_PERF_TAG_SAMPLE_COEFF_PIPE1 69
#define SIGNED_PERF_TAG_1_PIPE0_PERF_TAG_SAMPLE_COEFF_PIPE1 0



/* register PERF_TAG_2_PIPE0 */
#define PERF_TAG_2_PIPE0 70

#define MASK_PERF_TAG_2_PIPE0_PERF_TAG_TILEXY_PIPE1 0x0000FFFF
#define SHIFT_PERF_TAG_2_PIPE0_PERF_TAG_TILEXY_PIPE1 0
#define REGNUM_PERF_TAG_2_PIPE0_PERF_TAG_TILEXY_PIPE1 70
#define SIGNED_PERF_TAG_2_PIPE0_PERF_TAG_TILEXY_PIPE1 0

#define MASK_PERF_TAG_2_PIPE0_PERF_TAG_BATCH_NUMBER_PIPE1 0x1FFF0000
#define SHIFT_PERF_TAG_2_PIPE0_PERF_TAG_BATCH_NUMBER_PIPE1 16
#define REGNUM_PERF_TAG_2_PIPE0_PERF_TAG_BATCH_NUMBER_PIPE1 70
#define SIGNED_PERF_TAG_2_PIPE0_PERF_TAG_BATCH_NUMBER_PIPE1 0

#define MASK_PERF_TAG_2_PIPE0_PERF_3D_PROCESSING_PIPE1 0x20000000
#define SHIFT_PERF_TAG_2_PIPE0_PERF_3D_PROCESSING_PIPE1 29
#define REGNUM_PERF_TAG_2_PIPE0_PERF_3D_PROCESSING_PIPE1 70
#define SIGNED_PERF_TAG_2_PIPE0_PERF_3D_PROCESSING_PIPE1 0

#define MASK_PERF_TAG_2_PIPE0_PERF_TAG_TILE_INCREMENT_PIPE1 0x40000000
#define SHIFT_PERF_TAG_2_PIPE0_PERF_TAG_TILE_INCREMENT_PIPE1 30
#define REGNUM_PERF_TAG_2_PIPE0_PERF_TAG_TILE_INCREMENT_PIPE1 70
#define SIGNED_PERF_TAG_2_PIPE0_PERF_TAG_TILE_INCREMENT_PIPE1 0



/* register PERF_USE_0_0_PIPE0 */
#define PERF_USE_0_0_PIPE0 71

#define MASK_PERF_USE_0_0_PIPE0_PERF_USE_NON_IDLE_0_PIPE1 0x00000001
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USE_NON_IDLE_0_PIPE1 0
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USE_NON_IDLE_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USE_NON_IDLE_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEPD_IDLE_0_PIPE1 0x00000002
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEPD_IDLE_0_PIPE1 1
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEPD_IDLE_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEPD_IDLE_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_IDLE_0_PIPE1 0x00000004
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_IDLE_0_PIPE1 2
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_IDLE_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_IDLE_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEPD_RUNNING_0_PIPE1 0x00000008
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEPD_RUNNING_0_PIPE1 3
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEPD_RUNNING_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEPD_RUNNING_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 0x00000010
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 4
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_0_PIPE1 0x00000020
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_0_PIPE1 5
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_ED_TF_0_PIPE1 0x00000040
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_ED_TF_0_PIPE1 6
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_ED_TF_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_ED_TF_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_0_PIPE1 0x00000080
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_0_PIPE1 7
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_SD_0_PIPE1 0x00000100
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_SD_0_PIPE1 8
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_SD_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_SD_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_OB_0_PIPE1 0x00000200
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_OB_0_PIPE1 9
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_OB_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_OB_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_PT_0_PIPE1 0x00000400
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_PT_0_PIPE1 10
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_PT_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_PT_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_TMP_0_PIPE1 0x00000800
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_TMP_0_PIPE1 11
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_TMP_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_TM_REJECT_TMP_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_TM_ACCEPT_0_PIPE1 0x00001000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_TM_ACCEPT_0_PIPE1 12
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_TM_ACCEPT_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_TM_ACCEPT_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_TM_NEW_SLOT_0_PIPE1 0x00002000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_TM_NEW_SLOT_0_PIPE1 13
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_TM_NEW_SLOT_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_TM_NEW_SLOT_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_SM_SLOT_FED_0_PIPE1 0x00004000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_SM_SLOT_FED_0_PIPE1 14
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_SM_SLOT_FED_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_SM_SLOT_FED_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_SM_SLOT_STARVED_0_PIPE1 0x00008000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_SM_SLOT_STARVED_0_PIPE1 15
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_SM_SLOT_STARVED_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_SM_SLOT_STARVED_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_CACHE_HIT_0_PIPE1 0x00010000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_CACHE_HIT_0_PIPE1 16
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_CACHE_HIT_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_CACHE_HIT_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_CACHE_MISS_0_PIPE1 0x00020000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_CACHE_MISS_0_PIPE1 17
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_CACHE_MISS_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_CACHE_MISS_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_SAVL_0_PIPE1 0x00040000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_SAVL_0_PIPE1 18
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_SAVL_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_SAVL_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_SETL_0_PIPE1 0x00080000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_SETL_0_PIPE1 19
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_SETL_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_SETL_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_PRED_0_PIPE1 0x00100000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_PRED_0_PIPE1 20
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_PRED_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_PRED_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_BRANCH_0_PIPE1 0x00200000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_BRANCH_0_PIPE1 21
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_BRANCH_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_BRANCH_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_DRC_0_PIPE1 0x00400000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_DRC_0_PIPE1 22
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_DRC_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_ID_STALL_DRC_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEPC_IQ_VALID_0_PIPE1 0x00800000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEPC_IQ_VALID_0_PIPE1 23
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEPC_IQ_VALID_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEPC_IQ_VALID_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEC_TILE_INCREMENT_0_PIPE1 0x01000000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEC_TILE_INCREMENT_0_PIPE1 24
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEC_TILE_INCREMENT_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEC_TILE_INCREMENT_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEPC_IQ_INSTRUCTIONS_0_PIPE1 0x04000000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEPC_IQ_INSTRUCTIONS_0_PIPE1 26
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEPC_IQ_INSTRUCTIONS_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEPC_IQ_INSTRUCTIONS_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE1 0x08000000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE1 27
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEPC_SD_SB_REFRESHES_0_PIPE1 0x10000000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEPC_SD_SB_REFRESHES_0_PIPE1 28
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEPC_SD_SB_REFRESHES_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEPC_SD_SB_REFRESHES_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEPC_SD_NON_ABSORBED_MOEC_0_PIPE1 0x20000000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEPC_SD_NON_ABSORBED_MOEC_0_PIPE1 29
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEPC_SD_NON_ABSORBED_MOEC_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEPC_SD_NON_ABSORBED_MOEC_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEPD_FS_EXTERNAL_XFERS_0_PIPE1 0x40000000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEPD_FS_EXTERNAL_XFERS_0_PIPE1 30
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEPD_FS_EXTERNAL_XFERS_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEPD_FS_EXTERNAL_XFERS_0_PIPE1 0

#define MASK_PERF_USE_0_0_PIPE0_PERF_USEPD_FS_PESS_STALLS_0_PIPE1 0x80000000
#define SHIFT_PERF_USE_0_0_PIPE0_PERF_USEPD_FS_PESS_STALLS_0_PIPE1 31
#define REGNUM_PERF_USE_0_0_PIPE0_PERF_USEPD_FS_PESS_STALLS_0_PIPE1 71
#define SIGNED_PERF_USE_0_0_PIPE0_PERF_USEPD_FS_PESS_STALLS_0_PIPE1 0



/* register PERF_USE_0_1_PIPE0 */
#define PERF_USE_0_1_PIPE0 72

#define MASK_PERF_USE_0_1_PIPE0_PERF_USE_NON_IDLE_1_PIPE1 0x00000001
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USE_NON_IDLE_1_PIPE1 0
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USE_NON_IDLE_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USE_NON_IDLE_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEPD_IDLE_1_PIPE1 0x00000002
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEPD_IDLE_1_PIPE1 1
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEPD_IDLE_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEPD_IDLE_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_IDLE_1_PIPE1 0x00000004
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_IDLE_1_PIPE1 2
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_IDLE_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_IDLE_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEPD_RUNNING_1_PIPE1 0x00000008
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEPD_RUNNING_1_PIPE1 3
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEPD_RUNNING_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEPD_RUNNING_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 0x00000010
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 4
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_1_PIPE1 0x00000020
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_1_PIPE1 5
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_ED_TF_1_PIPE1 0x00000040
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_ED_TF_1_PIPE1 6
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_ED_TF_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_ED_TF_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_1_PIPE1 0x00000080
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_1_PIPE1 7
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_SD_1_PIPE1 0x00000100
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_SD_1_PIPE1 8
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_SD_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_SD_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_OB_1_PIPE1 0x00000200
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_OB_1_PIPE1 9
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_OB_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_OB_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_PT_1_PIPE1 0x00000400
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_PT_1_PIPE1 10
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_PT_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_PT_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_TMP_1_PIPE1 0x00000800
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_TMP_1_PIPE1 11
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_TMP_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_TM_REJECT_TMP_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_TM_ACCEPT_1_PIPE1 0x00001000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_TM_ACCEPT_1_PIPE1 12
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_TM_ACCEPT_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_TM_ACCEPT_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_TM_NEW_SLOT_1_PIPE1 0x00002000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_TM_NEW_SLOT_1_PIPE1 13
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_TM_NEW_SLOT_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_TM_NEW_SLOT_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_SM_SLOT_FED_1_PIPE1 0x00004000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_SM_SLOT_FED_1_PIPE1 14
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_SM_SLOT_FED_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_SM_SLOT_FED_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_SM_SLOT_STARVED_1_PIPE1 0x00008000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_SM_SLOT_STARVED_1_PIPE1 15
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_SM_SLOT_STARVED_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_SM_SLOT_STARVED_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_CACHE_HIT_1_PIPE1 0x00010000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_CACHE_HIT_1_PIPE1 16
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_CACHE_HIT_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_CACHE_HIT_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_CACHE_MISS_1_PIPE1 0x00020000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_CACHE_MISS_1_PIPE1 17
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_CACHE_MISS_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_CACHE_MISS_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_SAVL_1_PIPE1 0x00040000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_SAVL_1_PIPE1 18
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_SAVL_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_SAVL_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_SETL_1_PIPE1 0x00080000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_SETL_1_PIPE1 19
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_SETL_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_SETL_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_PRED_1_PIPE1 0x00100000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_PRED_1_PIPE1 20
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_PRED_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_PRED_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_BRANCH_1_PIPE1 0x00200000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_BRANCH_1_PIPE1 21
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_BRANCH_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_BRANCH_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_DRC_1_PIPE1 0x00400000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_DRC_1_PIPE1 22
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_DRC_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_ID_STALL_DRC_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEPC_IQ_VALID_1_PIPE1 0x00800000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEPC_IQ_VALID_1_PIPE1 23
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEPC_IQ_VALID_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEPC_IQ_VALID_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEC_TILE_INCREMENT_1_PIPE1 0x01000000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEC_TILE_INCREMENT_1_PIPE1 24
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEC_TILE_INCREMENT_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEC_TILE_INCREMENT_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEPC_IQ_INSTRUCTIONS_1_PIPE1 0x04000000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEPC_IQ_INSTRUCTIONS_1_PIPE1 26
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEPC_IQ_INSTRUCTIONS_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEPC_IQ_INSTRUCTIONS_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE1 0x08000000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE1 27
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEPC_SD_SB_REFRESHES_1_PIPE1 0x10000000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEPC_SD_SB_REFRESHES_1_PIPE1 28
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEPC_SD_SB_REFRESHES_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEPC_SD_SB_REFRESHES_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEPC_SD_NON_ABSORBED_MOEC_1_PIPE1 0x20000000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEPC_SD_NON_ABSORBED_MOEC_1_PIPE1 29
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEPC_SD_NON_ABSORBED_MOEC_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEPC_SD_NON_ABSORBED_MOEC_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEPD_FS_EXTERNAL_XFERS_1_PIPE1 0x40000000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEPD_FS_EXTERNAL_XFERS_1_PIPE1 30
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEPD_FS_EXTERNAL_XFERS_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEPD_FS_EXTERNAL_XFERS_1_PIPE1 0

#define MASK_PERF_USE_0_1_PIPE0_PERF_USEPD_FS_PESS_STALLS_1_PIPE1 0x80000000
#define SHIFT_PERF_USE_0_1_PIPE0_PERF_USEPD_FS_PESS_STALLS_1_PIPE1 31
#define REGNUM_PERF_USE_0_1_PIPE0_PERF_USEPD_FS_PESS_STALLS_1_PIPE1 72
#define SIGNED_PERF_USE_0_1_PIPE0_PERF_USEPD_FS_PESS_STALLS_1_PIPE1 0



/* register PERF_USE_1_0_PIPE0 */
#define PERF_USE_1_0_PIPE0 73

#define MASK_PERF_USE_1_0_PIPE0_PERF_USSEC_SM_ENTRIES_0_PIPE1 0x0001FFFF
#define SHIFT_PERF_USE_1_0_PIPE0_PERF_USSEC_SM_ENTRIES_0_PIPE1 0
#define REGNUM_PERF_USE_1_0_PIPE0_PERF_USSEC_SM_ENTRIES_0_PIPE1 73
#define SIGNED_PERF_USE_1_0_PIPE0_PERF_USSEC_SM_ENTRIES_0_PIPE1 0

#define MASK_PERF_USE_1_0_PIPE0_PERF_USSEC_TM_TQ_ENTRIES_0_PIPE1 0x03FE0000
#define SHIFT_PERF_USE_1_0_PIPE0_PERF_USSEC_TM_TQ_ENTRIES_0_PIPE1 17
#define REGNUM_PERF_USE_1_0_PIPE0_PERF_USSEC_TM_TQ_ENTRIES_0_PIPE1 73
#define SIGNED_PERF_USE_1_0_PIPE0_PERF_USSEC_TM_TQ_ENTRIES_0_PIPE1 0



/* register PERF_USE_1_1_PIPE0 */
#define PERF_USE_1_1_PIPE0 74

#define MASK_PERF_USE_1_1_PIPE0_PERF_USSEC_SM_ENTRIES_1_PIPE1 0x0001FFFF
#define SHIFT_PERF_USE_1_1_PIPE0_PERF_USSEC_SM_ENTRIES_1_PIPE1 0
#define REGNUM_PERF_USE_1_1_PIPE0_PERF_USSEC_SM_ENTRIES_1_PIPE1 74
#define SIGNED_PERF_USE_1_1_PIPE0_PERF_USSEC_SM_ENTRIES_1_PIPE1 0

#define MASK_PERF_USE_1_1_PIPE0_PERF_USSEC_TM_TQ_ENTRIES_1_PIPE1 0x03FE0000
#define SHIFT_PERF_USE_1_1_PIPE0_PERF_USSEC_TM_TQ_ENTRIES_1_PIPE1 17
#define REGNUM_PERF_USE_1_1_PIPE0_PERF_USSEC_TM_TQ_ENTRIES_1_PIPE1 74
#define SIGNED_PERF_USE_1_1_PIPE0_PERF_USSEC_TM_TQ_ENTRIES_1_PIPE1 0



/* register PERF_USE_2_0_PIPE0 */
#define PERF_USE_2_0_PIPE0 75

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_IDLE_0_PIPE1 0x00000001
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_IDLE_0_PIPE1 0
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_IDLE_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_IDLE_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_IQ_ALMOST_FULL_0_PIPE1 0x00000002
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_IQ_ALMOST_FULL_0_PIPE1 1
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_IQ_ALMOST_FULL_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_IQ_ALMOST_FULL_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_IQ_IDLE_0_PIPE1 0x00000004
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_IQ_IDLE_0_PIPE1 2
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_IQ_IDLE_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_IQ_IDLE_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPD_FS_PESS_STALLS_0_PIPE1 0x00000008
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPD_FS_PESS_STALLS_0_PIPE1 3
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPD_FS_PESS_STALLS_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPD_FS_PESS_STALLS_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE1 0x00000010
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE1 4
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_IDX_READ_0_PIPE1 0x00000020
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_IDX_READ_0_PIPE1 5
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_IDX_READ_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_IDX_READ_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_IDX_DATA_HAZARD_0_PIPE1 0x00000040
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_IDX_DATA_HAZARD_0_PIPE1 6
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_IDX_DATA_HAZARD_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_IDX_DATA_HAZARD_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_IDX_RW_CLASH_0_PIPE1 0x00000080
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_IDX_RW_CLASH_0_PIPE1 7
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_IDX_RW_CLASH_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_SD_IDX_RW_CLASH_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_WASTED_0_PIPE1 0x00000100
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_WASTED_0_PIPE1 8
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_WASTED_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_WASTED_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_EDM_OPS_0_PIPE1 0x00000200
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_EDM_OPS_0_PIPE1 9
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_EDM_OPS_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_EDM_OPS_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_VDM_OPS_0_PIPE1 0x00000400
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_VDM_OPS_0_PIPE1 10
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_VDM_OPS_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_VDM_OPS_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_PDM_EOT_OPS_0_PIPE1 0x00000800
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_PDM_EOT_OPS_0_PIPE1 11
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_PDM_EOT_OPS_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_PDM_EOT_OPS_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_PDM_NON_EOT_OPS_0_PIPE1 0x00001000
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_PDM_NON_EOT_OPS_0_PIPE1 12
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_PDM_NON_EOT_OPS_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_MOE_PDM_NON_EOT_OPS_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_BAD_DEST_0_PIPE1 0x00002000
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_BAD_DEST_0_PIPE1 13
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_BAD_DEST_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_BAD_DEST_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_EDM_OPS_0_PIPE1 0x00004000
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_EDM_OPS_0_PIPE1 14
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_EDM_OPS_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_EDM_OPS_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_VDM_OPS_0_PIPE1 0x00008000
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_VDM_OPS_0_PIPE1 15
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_VDM_OPS_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_VDM_OPS_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_PDM_EOT_OPS_0_PIPE1 0x00010000
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_PDM_EOT_OPS_0_PIPE1 16
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_PDM_EOT_OPS_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_PDM_EOT_OPS_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_PDM_NON_EOT_OPS_0_PIPE1 0x00020000
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_PDM_NON_EOT_OPS_0_PIPE1 17
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_PDM_NON_EOT_OPS_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPC_AC_PDM_NON_EOT_OPS_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPD_EDM_CYCLES_0_PIPE1 0x00040000
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPD_EDM_CYCLES_0_PIPE1 18
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPD_EDM_CYCLES_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPD_EDM_CYCLES_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPD_VDM_CYCLES_0_PIPE1 0x00080000
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPD_VDM_CYCLES_0_PIPE1 19
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPD_VDM_CYCLES_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPD_VDM_CYCLES_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPD_PDM_CYCLES_0_PIPE1 0x00100000
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPD_PDM_CYCLES_0_PIPE1 20
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPD_PDM_CYCLES_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPD_PDM_CYCLES_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 0x00200000
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 21
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 0

#define MASK_PERF_USE_2_0_PIPE0_PERF_USE_NOP_TRIGGER_0_PIPE1 0x80000000
#define SHIFT_PERF_USE_2_0_PIPE0_PERF_USE_NOP_TRIGGER_0_PIPE1 31
#define REGNUM_PERF_USE_2_0_PIPE0_PERF_USE_NOP_TRIGGER_0_PIPE1 75
#define SIGNED_PERF_USE_2_0_PIPE0_PERF_USE_NOP_TRIGGER_0_PIPE1 0



/* register PERF_USE_2_1_PIPE0 */
#define PERF_USE_2_1_PIPE0 76

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_IDLE_1_PIPE1 0x00000001
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_IDLE_1_PIPE1 0
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_IDLE_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_IDLE_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_IQ_ALMOST_FULL_1_PIPE1 0x00000002
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_IQ_ALMOST_FULL_1_PIPE1 1
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_IQ_ALMOST_FULL_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_IQ_ALMOST_FULL_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_IQ_IDLE_1_PIPE1 0x00000004
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_IQ_IDLE_1_PIPE1 2
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_IQ_IDLE_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_IQ_IDLE_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPD_FS_PESS_STALLS_1_PIPE1 0x00000008
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPD_FS_PESS_STALLS_1_PIPE1 3
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPD_FS_PESS_STALLS_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPD_FS_PESS_STALLS_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE1 0x00000010
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE1 4
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_IDX_READ_1_PIPE1 0x00000020
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_IDX_READ_1_PIPE1 5
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_IDX_READ_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_IDX_READ_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_IDX_DATA_HAZARD_1_PIPE1 0x00000040
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_IDX_DATA_HAZARD_1_PIPE1 6
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_IDX_DATA_HAZARD_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_IDX_DATA_HAZARD_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_IDX_RW_CLASH_1_PIPE1 0x00000080
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_IDX_RW_CLASH_1_PIPE1 7
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_IDX_RW_CLASH_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_SD_IDX_RW_CLASH_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_WASTED_1_PIPE1 0x00000100
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_WASTED_1_PIPE1 8
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_WASTED_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_WASTED_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_EDM_OPS_1_PIPE1 0x00000200
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_EDM_OPS_1_PIPE1 9
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_EDM_OPS_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_EDM_OPS_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_VDM_OPS_1_PIPE1 0x00000400
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_VDM_OPS_1_PIPE1 10
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_VDM_OPS_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_VDM_OPS_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_PDM_EOT_OPS_1_PIPE1 0x00000800
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_PDM_EOT_OPS_1_PIPE1 11
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_PDM_EOT_OPS_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_PDM_EOT_OPS_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_PDM_NON_EOT_OPS_1_PIPE1 0x00001000
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_PDM_NON_EOT_OPS_1_PIPE1 12
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_PDM_NON_EOT_OPS_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_MOE_PDM_NON_EOT_OPS_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_BAD_DEST_1_PIPE1 0x00002000
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_BAD_DEST_1_PIPE1 13
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_BAD_DEST_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_BAD_DEST_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_EDM_OPS_1_PIPE1 0x00004000
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_EDM_OPS_1_PIPE1 14
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_EDM_OPS_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_EDM_OPS_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_VDM_OPS_1_PIPE1 0x00008000
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_VDM_OPS_1_PIPE1 15
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_VDM_OPS_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_VDM_OPS_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_PDM_EOT_OPS_1_PIPE1 0x00010000
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_PDM_EOT_OPS_1_PIPE1 16
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_PDM_EOT_OPS_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_PDM_EOT_OPS_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_PDM_NON_EOT_OPS_1_PIPE1 0x00020000
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_PDM_NON_EOT_OPS_1_PIPE1 17
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_PDM_NON_EOT_OPS_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPC_AC_PDM_NON_EOT_OPS_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPD_EDM_CYCLES_1_PIPE1 0x00040000
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPD_EDM_CYCLES_1_PIPE1 18
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPD_EDM_CYCLES_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPD_EDM_CYCLES_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPD_VDM_CYCLES_1_PIPE1 0x00080000
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPD_VDM_CYCLES_1_PIPE1 19
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPD_VDM_CYCLES_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPD_VDM_CYCLES_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPD_PDM_CYCLES_1_PIPE1 0x00100000
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPD_PDM_CYCLES_1_PIPE1 20
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPD_PDM_CYCLES_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPD_PDM_CYCLES_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 0x00200000
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 21
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 0

#define MASK_PERF_USE_2_1_PIPE0_PERF_USE_NOP_TRIGGER_1_PIPE1 0x80000000
#define SHIFT_PERF_USE_2_1_PIPE0_PERF_USE_NOP_TRIGGER_1_PIPE1 31
#define REGNUM_PERF_USE_2_1_PIPE0_PERF_USE_NOP_TRIGGER_1_PIPE1 76
#define SIGNED_PERF_USE_2_1_PIPE0_PERF_USE_NOP_TRIGGER_1_PIPE1 0



/* register PERF_USE_3_0_PIPE0 */
#define PERF_USE_3_0_PIPE0 77

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_MADD_WR_XFERS_0_PIPE1 0x00000001
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_MADD_WR_XFERS_0_PIPE1 0
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_MADD_WR_XFERS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_MADD_WR_XFERS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_RD_CYCLES_0_PIPE1 0x00000002
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_RD_CYCLES_0_PIPE1 1
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_RD_CYCLES_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_RD_CYCLES_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_RD_XFERS_0_PIPE1 0x00000004
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_RD_XFERS_0_PIPE1 2
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_RD_XFERS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_RD_XFERS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_MTE_RD_CYCLES_0_PIPE1 0x00000008
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_MTE_RD_CYCLES_0_PIPE1 3
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_MTE_RD_CYCLES_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_MTE_RD_CYCLES_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_MTE_RD_XFERS_0_PIPE1 0x00000010
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_MTE_RD_XFERS_0_PIPE1 4
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_MTE_RD_XFERS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_MTE_RD_XFERS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEA_RD_CYCLES_0_PIPE1 0x00000020
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEA_RD_CYCLES_0_PIPE1 5
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEA_RD_CYCLES_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEA_RD_CYCLES_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEA_RD_XFERS_0_PIPE1 0x00000040
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEA_RD_XFERS_0_PIPE1 6
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEA_RD_XFERS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEA_RD_XFERS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEB_RD_CYCLES_0_PIPE1 0x00000080
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEB_RD_CYCLES_0_PIPE1 7
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEB_RD_CYCLES_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEB_RD_CYCLES_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEB_RD_XFERS_0_PIPE1 0x00000100
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEB_RD_XFERS_0_PIPE1 8
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEB_RD_XFERS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_PBEB_RD_XFERS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_TF_WR_CYCLES_0_PIPE1 0x00000200
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_TF_WR_CYCLES_0_PIPE1 9
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_TF_WR_CYCLES_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_TF_WR_CYCLES_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_TF_WR_XFERS_0_PIPE1 0x00000400
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_TF_WR_XFERS_0_PIPE1 10
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_TF_WR_XFERS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_TF_WR_XFERS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_ITR_WR_CYCLES_0_PIPE1 0x00000800
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_ITR_WR_CYCLES_0_PIPE1 11
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_ITR_WR_CYCLES_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_ITR_WR_CYCLES_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_ITR_WR_XFERS_0_PIPE1 0x00001000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_ITR_WR_XFERS_0_PIPE1 12
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_ITR_WR_XFERS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_ITR_WR_XFERS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_WR_CYCLES_0_PIPE1 0x00002000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_WR_CYCLES_0_PIPE1 13
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_WR_CYCLES_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_WR_CYCLES_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_WR_XFERS_0_PIPE1 0x00004000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_WR_XFERS_0_PIPE1 14
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_WR_XFERS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_PDS_WR_XFERS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_MADD_WR_CYCLES_0_PIPE1 0x00008000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_MADD_WR_CYCLES_0_PIPE1 15
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_MADD_WR_CYCLES_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_MADD_WR_CYCLES_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_SOCIF_STALLS_0_PIPE1 0x00010000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_SOCIF_STALLS_0_PIPE1 16
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_SOCIF_STALLS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_SOCIF_STALLS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_TAG_STALLS_0_PIPE1 0x00020000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_TAG_STALLS_0_PIPE1 17
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_TAG_STALLS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_TAG_STALLS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_ISP2_STALLS_0_PIPE1 0x00040000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_ISP2_STALLS_0_PIPE1 18
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_ISP2_STALLS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_ISP2_STALLS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_MTE_STALLS_0_PIPE1 0x00080000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_MTE_STALLS_0_PIPE1 19
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_MTE_STALLS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_MTE_STALLS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_PBE_STALLS_0_PIPE1 0x00100000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_PBE_STALLS_0_PIPE1 20
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_PBE_STALLS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_PBE_STALLS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_PDS_STALLS_0_PIPE1 0x00200000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_PDS_STALLS_0_PIPE1 21
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_PDS_STALLS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_PDS_STALLS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_LSI_STALLS_0_PIPE1 0x00400000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_LSI_STALLS_0_PIPE1 22
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_LSI_STALLS_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_FS_LSI_STALLS_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 0x00800000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 23
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 0

#define MASK_PERF_USE_3_0_PIPE0_PERF_USEPD_RUNNING_0_PIPE1 0x01000000
#define SHIFT_PERF_USE_3_0_PIPE0_PERF_USEPD_RUNNING_0_PIPE1 24
#define REGNUM_PERF_USE_3_0_PIPE0_PERF_USEPD_RUNNING_0_PIPE1 77
#define SIGNED_PERF_USE_3_0_PIPE0_PERF_USEPD_RUNNING_0_PIPE1 0



/* register PERF_USE_3_1_PIPE0 */
#define PERF_USE_3_1_PIPE0 78

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_MADD_WR_XFERS_1_PIPE1 0x00000001
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_MADD_WR_XFERS_1_PIPE1 0
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_MADD_WR_XFERS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_MADD_WR_XFERS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_RD_CYCLES_1_PIPE1 0x00000002
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_RD_CYCLES_1_PIPE1 1
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_RD_CYCLES_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_RD_CYCLES_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_RD_XFERS_1_PIPE1 0x00000004
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_RD_XFERS_1_PIPE1 2
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_RD_XFERS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_RD_XFERS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_MTE_RD_CYCLES_1_PIPE1 0x00000008
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_MTE_RD_CYCLES_1_PIPE1 3
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_MTE_RD_CYCLES_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_MTE_RD_CYCLES_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_MTE_RD_XFERS_1_PIPE1 0x00000010
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_MTE_RD_XFERS_1_PIPE1 4
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_MTE_RD_XFERS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_MTE_RD_XFERS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEA_RD_CYCLES_1_PIPE1 0x00000020
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEA_RD_CYCLES_1_PIPE1 5
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEA_RD_CYCLES_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEA_RD_CYCLES_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEA_RD_XFERS_1_PIPE1 0x00000040
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEA_RD_XFERS_1_PIPE1 6
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEA_RD_XFERS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEA_RD_XFERS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEB_RD_CYCLES_1_PIPE1 0x00000080
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEB_RD_CYCLES_1_PIPE1 7
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEB_RD_CYCLES_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEB_RD_CYCLES_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEB_RD_XFERS_1_PIPE1 0x00000100
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEB_RD_XFERS_1_PIPE1 8
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEB_RD_XFERS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_PBEB_RD_XFERS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_TF_WR_CYCLES_1_PIPE1 0x00000200
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_TF_WR_CYCLES_1_PIPE1 9
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_TF_WR_CYCLES_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_TF_WR_CYCLES_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_TF_WR_XFERS_1_PIPE1 0x00000400
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_TF_WR_XFERS_1_PIPE1 10
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_TF_WR_XFERS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_TF_WR_XFERS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_ITR_WR_CYCLES_1_PIPE1 0x00000800
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_ITR_WR_CYCLES_1_PIPE1 11
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_ITR_WR_CYCLES_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_ITR_WR_CYCLES_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_ITR_WR_XFERS_1_PIPE1 0x00001000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_ITR_WR_XFERS_1_PIPE1 12
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_ITR_WR_XFERS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_ITR_WR_XFERS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_WR_CYCLES_1_PIPE1 0x00002000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_WR_CYCLES_1_PIPE1 13
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_WR_CYCLES_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_WR_CYCLES_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_WR_XFERS_1_PIPE1 0x00004000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_WR_XFERS_1_PIPE1 14
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_WR_XFERS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_PDS_WR_XFERS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_MADD_WR_CYCLES_1_PIPE1 0x00008000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_MADD_WR_CYCLES_1_PIPE1 15
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_MADD_WR_CYCLES_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_MADD_WR_CYCLES_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_SOCIF_STALLS_1_PIPE1 0x00010000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_SOCIF_STALLS_1_PIPE1 16
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_SOCIF_STALLS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_SOCIF_STALLS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_TAG_STALLS_1_PIPE1 0x00020000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_TAG_STALLS_1_PIPE1 17
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_TAG_STALLS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_TAG_STALLS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_ISP2_STALLS_1_PIPE1 0x00040000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_ISP2_STALLS_1_PIPE1 18
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_ISP2_STALLS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_ISP2_STALLS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_MTE_STALLS_1_PIPE1 0x00080000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_MTE_STALLS_1_PIPE1 19
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_MTE_STALLS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_MTE_STALLS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_PBE_STALLS_1_PIPE1 0x00100000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_PBE_STALLS_1_PIPE1 20
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_PBE_STALLS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_PBE_STALLS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_PDS_STALLS_1_PIPE1 0x00200000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_PDS_STALLS_1_PIPE1 21
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_PDS_STALLS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_PDS_STALLS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_LSI_STALLS_1_PIPE1 0x00400000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_LSI_STALLS_1_PIPE1 22
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_LSI_STALLS_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_FS_LSI_STALLS_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 0x00800000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 23
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 0

#define MASK_PERF_USE_3_1_PIPE0_PERF_USEPD_RUNNING_1_PIPE1 0x01000000
#define SHIFT_PERF_USE_3_1_PIPE0_PERF_USEPD_RUNNING_1_PIPE1 24
#define REGNUM_PERF_USE_3_1_PIPE0_PERF_USEPD_RUNNING_1_PIPE1 78
#define SIGNED_PERF_USE_3_1_PIPE0_PERF_USEPD_RUNNING_1_PIPE1 0



/* register PERF_USE_4_0_PIPE0 */
#define PERF_USE_4_0_PIPE0 79

#define MASK_PERF_USE_4_0_PIPE0_PERF_USE_NON_IDLE_0_PIPE1 0x00000001
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USE_NON_IDLE_0_PIPE1 0
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USE_NON_IDLE_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USE_NON_IDLE_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEPD_RUNNING_0_PIPE1 0x00000002
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEPD_RUNNING_0_PIPE1 1
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEPD_RUNNING_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEPD_RUNNING_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 0x00000004
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 2
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEPD_STALLED_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEC_SM_SLOT_FED_0_PIPE1 0x00000008
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEC_SM_SLOT_FED_0_PIPE1 3
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEC_SM_SLOT_FED_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEC_SM_SLOT_FED_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEC_SM_SLOT_STARVED_0_PIPE1 0x00000010
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEC_SM_SLOT_STARVED_0_PIPE1 4
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEC_SM_SLOT_STARVED_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEC_SM_SLOT_STARVED_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEPD_FS_TAG_STALLS_0_PIPE1 0x00000020
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEPD_FS_TAG_STALLS_0_PIPE1 5
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEPD_FS_TAG_STALLS_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEPD_FS_TAG_STALLS_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEPD_FS_LSI_STALLS_0_PIPE1 0x00000040
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEPD_FS_LSI_STALLS_0_PIPE1 6
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEPD_FS_LSI_STALLS_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEPD_FS_LSI_STALLS_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_PT_0_PIPE1 0x00000080
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_PT_0_PIPE1 7
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_PT_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_PT_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_0_PIPE1 0x00000100
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_0_PIPE1 8
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_0_PIPE1 0x00000200
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_0_PIPE1 9
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_0_PIPE1 0x00000400
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_0_PIPE1 10
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_TMP_QUALIFIED_0_PIPE1 0x00000800
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_TMP_QUALIFIED_0_PIPE1 11
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_TMP_QUALIFIED_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEC_TM_REJECT_TMP_QUALIFIED_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEC_CACHE_HIT_0_PIPE1 0x00001000
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEC_CACHE_HIT_0_PIPE1 12
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEC_CACHE_HIT_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEC_CACHE_HIT_0_PIPE1 0

#define MASK_PERF_USE_4_0_PIPE0_PERF_USEC_CACHE_MISS_0_PIPE1 0x00002000
#define SHIFT_PERF_USE_4_0_PIPE0_PERF_USEC_CACHE_MISS_0_PIPE1 13
#define REGNUM_PERF_USE_4_0_PIPE0_PERF_USEC_CACHE_MISS_0_PIPE1 79
#define SIGNED_PERF_USE_4_0_PIPE0_PERF_USEC_CACHE_MISS_0_PIPE1 0



/* register PERF_USE_4_1_PIPE0 */
#define PERF_USE_4_1_PIPE0 80

#define MASK_PERF_USE_4_1_PIPE0_PERF_USE_NON_IDLE_1_PIPE1 0x00000001
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USE_NON_IDLE_1_PIPE1 0
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USE_NON_IDLE_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USE_NON_IDLE_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEPD_RUNNING_1_PIPE1 0x00000002
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEPD_RUNNING_1_PIPE1 1
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEPD_RUNNING_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEPD_RUNNING_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 0x00000004
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 2
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEPD_STALLED_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEC_SM_SLOT_FED_1_PIPE1 0x00000008
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEC_SM_SLOT_FED_1_PIPE1 3
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEC_SM_SLOT_FED_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEC_SM_SLOT_FED_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEC_SM_SLOT_STARVED_1_PIPE1 0x00000010
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEC_SM_SLOT_STARVED_1_PIPE1 4
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEC_SM_SLOT_STARVED_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEC_SM_SLOT_STARVED_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEPD_FS_TAG_STALLS_1_PIPE1 0x00000020
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEPD_FS_TAG_STALLS_1_PIPE1 5
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEPD_FS_TAG_STALLS_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEPD_FS_TAG_STALLS_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEPD_FS_LSI_STALLS_1_PIPE1 0x00000040
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEPD_FS_LSI_STALLS_1_PIPE1 6
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEPD_FS_LSI_STALLS_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEPD_FS_LSI_STALLS_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_PT_1_PIPE1 0x00000080
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_PT_1_PIPE1 7
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_PT_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_PT_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_1_PIPE1 0x00000100
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_1_PIPE1 8
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_1_PIPE1 0x00000200
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_1_PIPE1 9
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_1_PIPE1 0x00000400
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_1_PIPE1 10
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_TMP_QUALIFIED_1_PIPE1 0x00000800
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_TMP_QUALIFIED_1_PIPE1 11
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_TMP_QUALIFIED_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEC_TM_REJECT_TMP_QUALIFIED_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEC_CACHE_HIT_1_PIPE1 0x00001000
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEC_CACHE_HIT_1_PIPE1 12
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEC_CACHE_HIT_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEC_CACHE_HIT_1_PIPE1 0

#define MASK_PERF_USE_4_1_PIPE0_PERF_USEC_CACHE_MISS_1_PIPE1 0x00002000
#define SHIFT_PERF_USE_4_1_PIPE0_PERF_USEC_CACHE_MISS_1_PIPE1 13
#define REGNUM_PERF_USE_4_1_PIPE0_PERF_USEC_CACHE_MISS_1_PIPE1 80
#define SIGNED_PERF_USE_4_1_PIPE0_PERF_USEC_CACHE_MISS_1_PIPE1 0



/* register PERF_USE_5_0_PIPE0 */
#define PERF_USE_5_0_PIPE0 81

#define MASK_PERF_USE_5_0_PIPE0_PERF_USSE_TILEXY_0_PIPE1 0x0000FFFF
#define SHIFT_PERF_USE_5_0_PIPE0_PERF_USSE_TILEXY_0_PIPE1 0
#define REGNUM_PERF_USE_5_0_PIPE0_PERF_USSE_TILEXY_0_PIPE1 81
#define SIGNED_PERF_USE_5_0_PIPE0_PERF_USSE_TILEXY_0_PIPE1 0



/* register PERF_USE_5_1_PIPE0 */
#define PERF_USE_5_1_PIPE0 82

#define MASK_PERF_USE_5_1_PIPE0_PERF_USSE_TILEXY_1_PIPE1 0x0000FFFF
#define SHIFT_PERF_USE_5_1_PIPE0_PERF_USSE_TILEXY_1_PIPE1 0
#define REGNUM_PERF_USE_5_1_PIPE0_PERF_USSE_TILEXY_1_PIPE1 82
#define SIGNED_PERF_USE_5_1_PIPE0_PERF_USSE_TILEXY_1_PIPE1 0



/* register PERF_TCU_L0_PIPE0 */
#define PERF_TCU_L0_PIPE0 83

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_OUTSTANDING_PIPE1 0x00000001
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_OUTSTANDING_PIPE1 0
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_OUTSTANDING_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_OUTSTANDING_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_REQUEST_PIPE1 0x00000002
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_REQUEST_PIPE1 1
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_REQUEST_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_REQUEST_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_STALL_PIPE1 0x00000004
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_STALL_PIPE1 2
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_STALL_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_STALL_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_1X_PIPE1 0x00000008
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_1X_PIPE1 3
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_1X_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_1X_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_2X_PIPE1 0x00000010
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_2X_PIPE1 4
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_2X_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_2X_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_3X_PIPE1 0x00000020
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_3X_PIPE1 5
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_3X_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_3X_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_4X_PIPE1 0x00000040
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_4X_PIPE1 6
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_4X_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_HIT_4X_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_REQUEST_PS_PIPE1 0x00000080
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_REQUEST_PS_PIPE1 7
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_REQUEST_PS_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_REQUEST_PS_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_REQUEST_BIL_PIPE1 0x00000100
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_REQUEST_BIL_PIPE1 8
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_REQUEST_BIL_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_REQUEST_BIL_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_STALL_PIPE1 0x00000200
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_STALL_PIPE1 9
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_STALL_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_TAG_STALL_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_IDLE_PIPE1 0x00000400
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_IDLE_PIPE1 10
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_IDLE_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_IDLE_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_MISS_REQUEST_PIPE1 0x00000800
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_MISS_REQUEST_PIPE1 11
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_MISS_REQUEST_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_MISS_REQUEST_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_MISS_STALL_PIPE1 0x00001000
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_MISS_STALL_PIPE1 12
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_MISS_STALL_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_MISS_STALL_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_NO_L1_REQUEST_PIPE1 0x00002000
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_NO_L1_REQUEST_PIPE1 13
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_NO_L1_REQUEST_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_NO_L1_REQUEST_PIPE1 0

#define MASK_PERF_TCU_L0_PIPE0_PERF_TCU_L0_PS_HIT_1X_PIPE1 0x00004000
#define SHIFT_PERF_TCU_L0_PIPE0_PERF_TCU_L0_PS_HIT_1X_PIPE1 14
#define REGNUM_PERF_TCU_L0_PIPE0_PERF_TCU_L0_PS_HIT_1X_PIPE1 83
#define SIGNED_PERF_TCU_L0_PIPE0_PERF_TCU_L0_PS_HIT_1X_PIPE1 0



/* register PERF_TCU_L1_PIPE0 */
#define PERF_TCU_L1_PIPE0 84

#define MASK_PERF_TCU_L1_PIPE0_PERF_TCU_L1_OUTSTANDING_PIPE1 0x00000001
#define SHIFT_PERF_TCU_L1_PIPE0_PERF_TCU_L1_OUTSTANDING_PIPE1 0
#define REGNUM_PERF_TCU_L1_PIPE0_PERF_TCU_L1_OUTSTANDING_PIPE1 84
#define SIGNED_PERF_TCU_L1_PIPE0_PERF_TCU_L1_OUTSTANDING_PIPE1 0

#define MASK_PERF_TCU_L1_PIPE0_PERF_TCU_L1_REQUEST_PIPE1 0x00000002
#define SHIFT_PERF_TCU_L1_PIPE0_PERF_TCU_L1_REQUEST_PIPE1 1
#define REGNUM_PERF_TCU_L1_PIPE0_PERF_TCU_L1_REQUEST_PIPE1 84
#define SIGNED_PERF_TCU_L1_PIPE0_PERF_TCU_L1_REQUEST_PIPE1 0

#define MASK_PERF_TCU_L1_PIPE0_PERF_TCU_L1_STALL_PIPE1 0x00000004
#define SHIFT_PERF_TCU_L1_PIPE0_PERF_TCU_L1_STALL_PIPE1 2
#define REGNUM_PERF_TCU_L1_PIPE0_PERF_TCU_L1_STALL_PIPE1 84
#define SIGNED_PERF_TCU_L1_PIPE0_PERF_TCU_L1_STALL_PIPE1 0

#define MASK_PERF_TCU_L1_PIPE0_PERF_TCU_L1_L0_STALL_PIPE1 0x00000008
#define SHIFT_PERF_TCU_L1_PIPE0_PERF_TCU_L1_L0_STALL_PIPE1 3
#define REGNUM_PERF_TCU_L1_PIPE0_PERF_TCU_L1_L0_STALL_PIPE1 84
#define SIGNED_PERF_TCU_L1_PIPE0_PERF_TCU_L1_L0_STALL_PIPE1 0

#define MASK_PERF_TCU_L1_PIPE0_PERF_TCU_L1_MISS_REQUEST_PIPE1 0x00000010
#define SHIFT_PERF_TCU_L1_PIPE0_PERF_TCU_L1_MISS_REQUEST_PIPE1 4
#define REGNUM_PERF_TCU_L1_PIPE0_PERF_TCU_L1_MISS_REQUEST_PIPE1 84
#define SIGNED_PERF_TCU_L1_PIPE0_PERF_TCU_L1_MISS_REQUEST_PIPE1 0

#define MASK_PERF_TCU_L1_PIPE0_PERF_TCU_L1_MISS_STALL_PIPE1 0x00000020
#define SHIFT_PERF_TCU_L1_PIPE0_PERF_TCU_L1_MISS_STALL_PIPE1 5
#define REGNUM_PERF_TCU_L1_PIPE0_PERF_TCU_L1_MISS_STALL_PIPE1 84
#define SIGNED_PERF_TCU_L1_PIPE0_PERF_TCU_L1_MISS_STALL_PIPE1 0

#define MASK_PERF_TCU_L1_PIPE0_PERF_TCU_L1_NO_L2_REQUEST_PIPE1 0x00000040
#define SHIFT_PERF_TCU_L1_PIPE0_PERF_TCU_L1_NO_L2_REQUEST_PIPE1 6
#define REGNUM_PERF_TCU_L1_PIPE0_PERF_TCU_L1_NO_L2_REQUEST_PIPE1 84
#define SIGNED_PERF_TCU_L1_PIPE0_PERF_TCU_L1_NO_L2_REQUEST_PIPE1 0

#define MASK_PERF_TCU_L1_PIPE0_PERF_TCU_L1_IDLE_PIPE1 0x00000080
#define SHIFT_PERF_TCU_L1_PIPE0_PERF_TCU_L1_IDLE_PIPE1 7
#define REGNUM_PERF_TCU_L1_PIPE0_PERF_TCU_L1_IDLE_PIPE1 84
#define SIGNED_PERF_TCU_L1_PIPE0_PERF_TCU_L1_IDLE_PIPE1 0



/* register PERF_DCU_L0L1_0_PIPE0 */
#define PERF_DCU_L0L1_0_PIPE0 85

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS0_REQUEST_PIPE1 0x00000001
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS0_REQUEST_PIPE1 0
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS0_REQUEST_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS0_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS1_REQUEST_PIPE1 0x00000002
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS1_REQUEST_PIPE1 1
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS1_REQUEST_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS1_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS0_STALL_PIPE1 0x00000004
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS0_STALL_PIPE1 2
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS0_STALL_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS0_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS1_STALL_PIPE1 0x00000008
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS1_STALL_PIPE1 3
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS1_STALL_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS1_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS0_WAIT_PIPE1 0x00000010
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS0_WAIT_PIPE1 4
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS0_WAIT_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS0_WAIT_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS1_WAIT_PIPE1 0x00000020
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS1_WAIT_PIPE1 5
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS1_WAIT_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_PDS1_WAIT_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_PDS_HIT_PIPE1 0x00000040
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_PDS_HIT_PIPE1 6
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_PDS_HIT_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_PDS_HIT_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_PDS_MISS_PIPE1 0x00000080
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_PDS_MISS_PIPE1 7
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_PDS_MISS_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_PDS_MISS_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_REQUEST_PIPE1 0x00000100
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_REQUEST_PIPE1 8
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_REQUEST_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_REQUEST_PIPE1 0x00000200
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_REQUEST_PIPE1 9
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_REQUEST_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_STALL_PIPE1 0x00000400
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_STALL_PIPE1 10
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_STALL_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_STALL_PIPE1 0x00000800
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_STALL_PIPE1 11
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_STALL_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WAIT_PIPE1 0x00001000
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WAIT_PIPE1 12
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WAIT_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WAIT_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WAIT_PIPE1 0x00002000
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WAIT_PIPE1 13
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WAIT_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WAIT_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_USSE_HIT_PIPE1 0x00004000
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_USSE_HIT_PIPE1 14
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_USSE_HIT_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_USSE_HIT_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_USSE_MISS_PIPE1 0x00008000
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_USSE_MISS_PIPE1 15
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_USSE_MISS_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_L1_USSE_MISS_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WRITE_REQUEST_PIPE1 0x00010000
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WRITE_REQUEST_PIPE1 16
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WRITE_REQUEST_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WRITE_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WRITE_STALL_PIPE1 0x00020000
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WRITE_STALL_PIPE1 17
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WRITE_STALL_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WRITE_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WRITE_IDLE_PIPE1 0x00040000
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WRITE_IDLE_PIPE1 18
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WRITE_IDLE_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE0_WRITE_IDLE_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WRITE_REQUEST_PIPE1 0x00080000
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WRITE_REQUEST_PIPE1 19
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WRITE_REQUEST_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WRITE_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WRITE_STALL_PIPE1 0x00100000
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WRITE_STALL_PIPE1 20
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WRITE_STALL_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WRITE_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WRITE_IDLE_PIPE1 0x00200000
#define SHIFT_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WRITE_IDLE_PIPE1 21
#define REGNUM_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WRITE_IDLE_PIPE1 85
#define SIGNED_PERF_DCU_L0L1_0_PIPE0_PERF_DCU_USSE1_WRITE_IDLE_PIPE1 0



/* register PERF_DCU_L0L1_1_PIPE0 */
#define PERF_DCU_L0L1_1_PIPE0 86

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_OUTSTANDING_PIPE1 0x00000001
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_OUTSTANDING_PIPE1 0
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_OUTSTANDING_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_OUTSTANDING_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_USE_OUTSTANDING_PIPE1 0x00000002
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_USE_OUTSTANDING_PIPE1 1
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_USE_OUTSTANDING_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_USE_OUTSTANDING_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_PDS_OUTSTANDING_PIPE1 0x00000004
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_PDS_OUTSTANDING_PIPE1 2
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_PDS_OUTSTANDING_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_PDS_OUTSTANDING_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_REQUEST_PIPE1 0x00000008
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_REQUEST_PIPE1 3
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_REQUEST_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_USE_REQUEST_PIPE1 0x00000010
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_USE_REQUEST_PIPE1 4
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_USE_REQUEST_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_USE_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_PDS_REQUEST_PIPE1 0x00000020
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_PDS_REQUEST_PIPE1 5
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_PDS_REQUEST_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_PDS_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_STALL_PIPE1 0x00000040
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_STALL_PIPE1 6
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_STALL_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_USE_STALL_PIPE1 0x00000080
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_USE_STALL_PIPE1 7
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_USE_STALL_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_USE_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_PDS_STALL_PIPE1 0x00000100
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_PDS_STALL_PIPE1 8
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_PDS_STALL_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_PDS_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_OUTSTANDING_PIPE1 0x00000200
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_OUTSTANDING_PIPE1 9
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_OUTSTANDING_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_OUTSTANDING_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_USE_OUTSTANDING_PIPE1 0x00000400
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_USE_OUTSTANDING_PIPE1 10
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_USE_OUTSTANDING_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_USE_OUTSTANDING_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PDS_OUTSTANDING_PIPE1 0x00000800
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PDS_OUTSTANDING_PIPE1 11
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PDS_OUTSTANDING_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PDS_OUTSTANDING_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_REQUEST_PIPE1 0x00001000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_REQUEST_PIPE1 12
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_REQUEST_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_USE_REQUEST_PIPE1 0x00002000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_USE_REQUEST_PIPE1 13
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_USE_REQUEST_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_USE_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PDS_REQUEST_PIPE1 0x00004000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PDS_REQUEST_PIPE1 14
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PDS_REQUEST_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PDS_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_STALL_PIPE1 0x00008000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_STALL_PIPE1 15
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_STALL_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_USE_STALL_PIPE1 0x00010000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_USE_STALL_PIPE1 16
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_USE_STALL_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_USE_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PDS_STALL_PIPE1 0x00020000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PDS_STALL_PIPE1 17
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PDS_STALL_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PDS_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_L1_REQUEST_PIPE1 0x00040000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_L1_REQUEST_PIPE1 18
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_L1_REQUEST_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L0_L1_REQUEST_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_L0_STALL_PIPE1 0x00080000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_L0_STALL_PIPE1 19
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_L0_STALL_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_L0_STALL_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_IDLE_PIPE1 0x00100000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_IDLE_PIPE1 20
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_IDLE_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_IDLE_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PIXEL_HIT_PIPE1 0x00200000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PIXEL_HIT_PIPE1 21
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PIXEL_HIT_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PIXEL_HIT_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PIXEL_MISS_PIPE1 0x00400000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PIXEL_MISS_PIPE1 22
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PIXEL_MISS_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_PIXEL_MISS_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_VERTEX_HIT_PIPE1 0x00800000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_VERTEX_HIT_PIPE1 23
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_VERTEX_HIT_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_VERTEX_HIT_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_VERTEX_MISS_PIPE1 0x01000000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_VERTEX_MISS_PIPE1 24
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_VERTEX_MISS_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_VERTEX_MISS_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_EVENT_HIT_PIPE1 0x02000000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_EVENT_HIT_PIPE1 25
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_EVENT_HIT_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_EVENT_HIT_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_EVENT_MISS_PIPE1 0x04000000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_EVENT_MISS_PIPE1 26
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_EVENT_MISS_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_EVENT_MISS_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_DATA_RETURN_PIPE1 0x08000000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_DATA_RETURN_PIPE1 27
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_DATA_RETURN_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_DATA_RETURN_PIPE1 0

#define MASK_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_DATA_STALL_PIPE1 0x10000000
#define SHIFT_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_DATA_STALL_PIPE1 28
#define REGNUM_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_DATA_STALL_PIPE1 86
#define SIGNED_PERF_DCU_L0L1_1_PIPE0_PERF_DCU_L1_DATA_STALL_PIPE1 0



/* register PERF_TF_0_PIPE0 */
#define PERF_TF_0_PIPE0 87

#define MASK_PERF_TF_0_PIPE0_PERF_TF_DEST_OUTSTANDING_PIPE1 0x00000001
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_DEST_OUTSTANDING_PIPE1 0
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_DEST_OUTSTANDING_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_DEST_OUTSTANDING_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_DEST_STALLED_PIPE1 0x00000002
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_DEST_STALLED_PIPE1 1
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_DEST_STALLED_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_DEST_STALLED_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_DEST_EMPTY_PIPE1 0x00000004
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_DEST_EMPTY_PIPE1 2
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_DEST_EMPTY_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_DEST_EMPTY_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_USSE0_DEP_WRITE_PIPE1 0x00000008
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_USSE0_DEP_WRITE_PIPE1 3
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_USSE0_DEP_WRITE_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_USSE0_DEP_WRITE_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_USSE0_DEP_STALLED_PIPE1 0x00000010
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_USSE0_DEP_STALLED_PIPE1 4
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_USSE0_DEP_STALLED_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_USSE0_DEP_STALLED_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_USSE0_NONDEP_WRITE_PIPE1 0x00000020
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_USSE0_NONDEP_WRITE_PIPE1 5
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_USSE0_NONDEP_WRITE_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_USSE0_NONDEP_WRITE_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_USSE0_NONDEP_STALLED_PIPE1 0x00000040
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_USSE0_NONDEP_STALLED_PIPE1 6
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_USSE0_NONDEP_STALLED_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_USSE0_NONDEP_STALLED_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_USSE0_IDLE_PIPE1 0x00000080
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_USSE0_IDLE_PIPE1 7
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_USSE0_IDLE_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_USSE0_IDLE_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_USSE1_DEP_WRITE_PIPE1 0x00000100
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_USSE1_DEP_WRITE_PIPE1 8
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_USSE1_DEP_WRITE_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_USSE1_DEP_WRITE_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_USSE1_DEP_STALLED_PIPE1 0x00000200
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_USSE1_DEP_STALLED_PIPE1 9
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_USSE1_DEP_STALLED_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_USSE1_DEP_STALLED_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_USSE1_NONDEP_WRITE_PIPE1 0x00000400
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_USSE1_NONDEP_WRITE_PIPE1 10
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_USSE1_NONDEP_WRITE_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_USSE1_NONDEP_WRITE_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_USSE1_NONDEP_STALLED_PIPE1 0x00000800
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_USSE1_NONDEP_STALLED_PIPE1 11
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_USSE1_NONDEP_STALLED_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_USSE1_NONDEP_STALLED_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_USSE1_IDLE_PIPE1 0x00001000
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_USSE1_IDLE_PIPE1 12
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_USSE1_IDLE_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_USSE1_IDLE_PIPE1 0

#define MASK_PERF_TF_0_PIPE0_PERF_TF_IDLE_PIPE1 0x00002000
#define SHIFT_PERF_TF_0_PIPE0_PERF_TF_IDLE_PIPE1 13
#define REGNUM_PERF_TF_0_PIPE0_PERF_TF_IDLE_PIPE1 87
#define SIGNED_PERF_TF_0_PIPE0_PERF_TF_IDLE_PIPE1 0



/* register PERF_PWR_PIPE_PIPE0 */
#define PERF_PWR_PIPE_PIPE0 88

#define MASK_PERF_PWR_PIPE_PIPE0_PERF_PWR_USE_CLK_WAKE_PIPE1 0x00000001
#define SHIFT_PERF_PWR_PIPE_PIPE0_PERF_PWR_USE_CLK_WAKE_PIPE1 0
#define REGNUM_PERF_PWR_PIPE_PIPE0_PERF_PWR_USE_CLK_WAKE_PIPE1 88
#define SIGNED_PERF_PWR_PIPE_PIPE0_PERF_PWR_USE_CLK_WAKE_PIPE1 0

#define MASK_PERF_PWR_PIPE_PIPE0_PERF_PWR_ITR_CLK_WAKE_PIPE1 0x00000002
#define SHIFT_PERF_PWR_PIPE_PIPE0_PERF_PWR_ITR_CLK_WAKE_PIPE1 1
#define REGNUM_PERF_PWR_PIPE_PIPE0_PERF_PWR_ITR_CLK_WAKE_PIPE1 88
#define SIGNED_PERF_PWR_PIPE_PIPE0_PERF_PWR_ITR_CLK_WAKE_PIPE1 0

#define MASK_PERF_PWR_PIPE_PIPE0_PERF_PWR_TEX_CLK_WAKE_PIPE1 0x00000004
#define SHIFT_PERF_PWR_PIPE_PIPE0_PERF_PWR_TEX_CLK_WAKE_PIPE1 2
#define REGNUM_PERF_PWR_PIPE_PIPE0_PERF_PWR_TEX_CLK_WAKE_PIPE1 88
#define SIGNED_PERF_PWR_PIPE_PIPE0_PERF_PWR_TEX_CLK_WAKE_PIPE1 0

#define MASK_PERF_PWR_PIPE_PIPE0_PERF_PWR_DCUL0L1_CLK_WAKE_PIPE1 0x00000008
#define SHIFT_PERF_PWR_PIPE_PIPE0_PERF_PWR_DCUL0L1_CLK_WAKE_PIPE1 3
#define REGNUM_PERF_PWR_PIPE_PIPE0_PERF_PWR_DCUL0L1_CLK_WAKE_PIPE1 88
#define SIGNED_PERF_PWR_PIPE_PIPE0_PERF_PWR_DCUL0L1_CLK_WAKE_PIPE1 0



/* register PERF_PDEBUG_L1_PIPE0 */
#define PERF_PDEBUG_L1_PIPE0 89

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_OUTSTANDING_PIPE1 0x00000001
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_OUTSTANDING_PIPE1 0
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_OUTSTANDING_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_OUTSTANDING_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_REQUEST_PIPE1 0x00000002
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_REQUEST_PIPE1 1
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_REQUEST_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_STALL_PIPE1 0x00000004
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_STALL_PIPE1 2
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_STALL_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_FIFO_STALL_PIPE1 0x00000008
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_FIFO_STALL_PIPE1 3
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_FIFO_STALL_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_FIFO_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_MISS_REQUEST_PIPE1 0x00000010
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_MISS_REQUEST_PIPE1 4
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_MISS_REQUEST_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_MISS_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_MISS_STALL_PIPE1 0x00000020
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_MISS_STALL_PIPE1 5
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_MISS_STALL_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_MISS_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_NO_L2_REQUEST_PIPE1 0x00000040
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_NO_L2_REQUEST_PIPE1 6
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_NO_L2_REQUEST_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_A_L1_NO_L2_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_OUTSTANDING_PIPE1 0x00000080
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_OUTSTANDING_PIPE1 7
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_OUTSTANDING_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_OUTSTANDING_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_REQUEST_PIPE1 0x00000100
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_REQUEST_PIPE1 8
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_REQUEST_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_STALL_PIPE1 0x00000200
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_STALL_PIPE1 9
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_STALL_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_FIFO_STALL_PIPE1 0x00000400
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_FIFO_STALL_PIPE1 10
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_FIFO_STALL_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_FIFO_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_MISS_REQUEST_PIPE1 0x00000800
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_MISS_REQUEST_PIPE1 11
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_MISS_REQUEST_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_MISS_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_MISS_STALL_PIPE1 0x00001000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_MISS_STALL_PIPE1 12
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_MISS_STALL_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_MISS_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_NO_L2_REQUEST_PIPE1 0x00002000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_NO_L2_REQUEST_PIPE1 13
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_NO_L2_REQUEST_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_B_L1_NO_L2_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_OUTSTANDING_PIPE1 0x00004000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_OUTSTANDING_PIPE1 14
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_OUTSTANDING_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_OUTSTANDING_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_REQUEST_PIPE1 0x00008000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_REQUEST_PIPE1 15
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_REQUEST_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_STALL_PIPE1 0x00010000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_STALL_PIPE1 16
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_STALL_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_FIFO_STALL_PIPE1 0x00020000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_FIFO_STALL_PIPE1 17
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_FIFO_STALL_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_FIFO_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_MISS_REQUEST_PIPE1 0x00040000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_MISS_REQUEST_PIPE1 18
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_MISS_REQUEST_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_MISS_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_MISS_STALL_PIPE1 0x00080000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_MISS_STALL_PIPE1 19
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_MISS_STALL_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_MISS_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_NO_L2_REQUEST_PIPE1 0x00100000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_NO_L2_REQUEST_PIPE1 20
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_NO_L2_REQUEST_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_C_L1_NO_L2_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_OUTSTANDING_PIPE1 0x00200000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_OUTSTANDING_PIPE1 21
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_OUTSTANDING_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_OUTSTANDING_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_REQUEST_PIPE1 0x00400000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_REQUEST_PIPE1 22
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_REQUEST_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_STALL_PIPE1 0x00800000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_STALL_PIPE1 23
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_STALL_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_FIFO_STALL_PIPE1 0x01000000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_FIFO_STALL_PIPE1 24
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_FIFO_STALL_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_FIFO_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_MISS_REQUEST_PIPE1 0x02000000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_MISS_REQUEST_PIPE1 25
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_MISS_REQUEST_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_MISS_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_MISS_STALL_PIPE1 0x04000000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_MISS_STALL_PIPE1 26
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_MISS_STALL_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_MISS_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_NO_L2_REQUEST_PIPE1 0x08000000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_NO_L2_REQUEST_PIPE1 27
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_NO_L2_REQUEST_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_D_L1_NO_L2_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_L1_IDLE_PIPE1 0x10000000
#define SHIFT_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_L1_IDLE_PIPE1 28
#define REGNUM_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_L1_IDLE_PIPE1 89
#define SIGNED_PERF_PDEBUG_L1_PIPE0_PERF_PDEBUG_L1_IDLE_PIPE1 0



/* register PERF_PDEBUG_L2_PIPE0 */
#define PERF_PDEBUG_L2_PIPE0 90

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_OUTSTANDING_PIPE1 0x00000001
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_OUTSTANDING_PIPE1 0
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_OUTSTANDING_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_OUTSTANDING_PIPE1 0

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQUEST_PIPE1 0x00000002
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQUEST_PIPE1 1
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQUEST_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQA_REQUEST_PIPE1 0x00000004
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQA_REQUEST_PIPE1 2
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQA_REQUEST_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQA_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQB_REQUEST_PIPE1 0x00000008
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQB_REQUEST_PIPE1 3
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQB_REQUEST_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQB_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQC_REQUEST_PIPE1 0x00000010
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQC_REQUEST_PIPE1 4
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQC_REQUEST_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQC_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQD_REQUEST_PIPE1 0x00000020
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQD_REQUEST_PIPE1 5
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQD_REQUEST_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_REQD_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_STALL_PIPE1 0x00000040
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_STALL_PIPE1 6
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_STALL_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_L1_STALL_PIPE1 0x00000080
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_L1_STALL_PIPE1 7
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_L1_STALL_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_L1_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_BIF_REQUEST_PIPE1 0x00000100
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_BIF_REQUEST_PIPE1 8
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_BIF_REQUEST_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_BIF_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_BIF_STALL_PIPE1 0x00000200
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_BIF_STALL_PIPE1 9
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_BIF_STALL_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_BIF_STALL_PIPE1 0

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_NO_BIF_REQUEST_PIPE1 0x00000400
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_NO_BIF_REQUEST_PIPE1 10
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_NO_BIF_REQUEST_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_NO_BIF_REQUEST_PIPE1 0

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_IDLE_PIPE1 0x00000800
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_IDLE_PIPE1 11
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_IDLE_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_L2_IDLE_PIPE1 0

#define MASK_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_IDLE_PIPE1 0x00001000
#define SHIFT_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_IDLE_PIPE1 12
#define REGNUM_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_IDLE_PIPE1 90
#define SIGNED_PERF_PDEBUG_L2_PIPE0_PERF_PDEBUG_IDLE_PIPE1 0



/* register PERF_OVERVIEW_PIPE_0_PIPE1 */
#define PERF_OVERVIEW_PIPE_0_PIPE1 96

#define MASK_PERF_OVERVIEW_PIPE_0_PIPE1_PERF_USSE_PROCESSING_PIPE0 0x00000030
#define SHIFT_PERF_OVERVIEW_PIPE_0_PIPE1_PERF_USSE_PROCESSING_PIPE0 4
#define REGNUM_PERF_OVERVIEW_PIPE_0_PIPE1_PERF_USSE_PROCESSING_PIPE0 96
#define SIGNED_PERF_OVERVIEW_PIPE_0_PIPE1_PERF_USSE_PROCESSING_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_0_PIPE1_PERF_USE_NOP_TRIGGER_0_PIPE0 0x10000000
#define SHIFT_PERF_OVERVIEW_PIPE_0_PIPE1_PERF_USE_NOP_TRIGGER_0_PIPE0 28
#define REGNUM_PERF_OVERVIEW_PIPE_0_PIPE1_PERF_USE_NOP_TRIGGER_0_PIPE0 96
#define SIGNED_PERF_OVERVIEW_PIPE_0_PIPE1_PERF_USE_NOP_TRIGGER_0_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_0_PIPE1_PERF_USE_NOP_TRIGGER_1_PIPE0 0x20000000
#define SHIFT_PERF_OVERVIEW_PIPE_0_PIPE1_PERF_USE_NOP_TRIGGER_1_PIPE0 29
#define REGNUM_PERF_OVERVIEW_PIPE_0_PIPE1_PERF_USE_NOP_TRIGGER_1_PIPE0 96
#define SIGNED_PERF_OVERVIEW_PIPE_0_PIPE1_PERF_USE_NOP_TRIGGER_1_PIPE0 0



/* register PERF_OVERVIEW_PIPE_1_PIPE1 */
#define PERF_OVERVIEW_PIPE_1_PIPE1 97

#define MASK_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_USE_PIXEL_PROCESSING_PIPE0 0x00000003
#define SHIFT_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_USE_PIXEL_PROCESSING_PIPE0 0
#define REGNUM_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_USE_PIXEL_PROCESSING_PIPE0 97
#define SIGNED_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_USE_PIXEL_PROCESSING_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_USE_VERTEX_PROCESSING_PIPE0 0x00000030
#define SHIFT_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_USE_VERTEX_PROCESSING_PIPE0 4
#define REGNUM_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_USE_VERTEX_PROCESSING_PIPE0 97
#define SIGNED_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_USE_VERTEX_PROCESSING_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_USE_EDM_PROCESSING_PIPE0 0x00000300
#define SHIFT_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_USE_EDM_PROCESSING_PIPE0 8
#define REGNUM_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_USE_EDM_PROCESSING_PIPE0 97
#define SIGNED_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_USE_EDM_PROCESSING_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_TITR_PIXELS_PROCESSED_PIPE0 0x00008000
#define SHIFT_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_TITR_PIXELS_PROCESSED_PIPE0 15
#define REGNUM_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_TITR_PIXELS_PROCESSED_PIPE0 97
#define SIGNED_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_TITR_PIXELS_PROCESSED_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_UITR_PIXELS_PROCESSED_PIPE0 0x00020000
#define SHIFT_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_UITR_PIXELS_PROCESSED_PIPE0 17
#define REGNUM_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_UITR_PIXELS_PROCESSED_PIPE0 97
#define SIGNED_PERF_OVERVIEW_PIPE_1_PIPE1_PERF_UITR_PIXELS_PROCESSED_PIPE0 0



/* register PERF_OVERVIEW_PIPE_2_PIPE1 */
#define PERF_OVERVIEW_PIPE_2_PIPE1 98

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_DCU_CLK_PIPE0 0x00000004
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_DCU_CLK_PIPE0 2
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_DCU_CLK_PIPE0 98
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_DCU_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_TEX_CLK_PIPE0 0x00000008
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_TEX_CLK_PIPE0 3
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_TEX_CLK_PIPE0 98
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_TEX_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_ITR_CLK_PIPE0 0x00000010
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_ITR_CLK_PIPE0 4
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_ITR_CLK_PIPE0 98
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_ITR_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEC0_CLK_PIPE0 0x00000020
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEC0_CLK_PIPE0 5
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEC0_CLK_PIPE0 98
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEC0_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEPD0_CLK_PIPE0 0x00000040
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEPD0_CLK_PIPE0 6
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEPD0_CLK_PIPE0 98
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEPD0_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USE0_CLK_PIPE0 0x00000080
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USE0_CLK_PIPE0 7
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USE0_CLK_PIPE0 98
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USE0_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEC1_CLK_PIPE0 0x00000100
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEC1_CLK_PIPE0 8
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEC1_CLK_PIPE0 98
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEC1_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEPD1_CLK_PIPE0 0x00000200
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEPD1_CLK_PIPE0 9
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEPD1_CLK_PIPE0 98
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USEPD1_CLK_PIPE0 0

#define MASK_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USE1_CLK_PIPE0 0x00000400
#define SHIFT_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USE1_CLK_PIPE0 10
#define REGNUM_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USE1_CLK_PIPE0 98
#define SIGNED_PERF_OVERVIEW_PIPE_2_PIPE1_PERF_IDLE_USE1_CLK_PIPE0 0



/* register PERF_TAG_0_PIPE1 */
#define PERF_TAG_0_PIPE1 100

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_ITR_REQUEST_PIPE0 0x00000001
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_ITR_REQUEST_PIPE0 0
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_ITR_REQUEST_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_ITR_REQUEST_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_ITR_STALL_PIPE0 0x00000002
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_ITR_STALL_PIPE0 1
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_ITR_STALL_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_ITR_STALL_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_ITR_WAIT_PIPE0 0x00000004
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_ITR_WAIT_PIPE0 2
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_ITR_WAIT_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_ITR_WAIT_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_USSE0_REQUEST_PIPE0 0x00000008
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_USSE0_REQUEST_PIPE0 3
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_USSE0_REQUEST_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_USSE0_REQUEST_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_USSE0_STALL_PIPE0 0x00000010
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_USSE0_STALL_PIPE0 4
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_USSE0_STALL_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_USSE0_STALL_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_USSE1_REQUEST_PIPE0 0x00000020
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_USSE1_REQUEST_PIPE0 5
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_USSE1_REQUEST_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_USSE1_REQUEST_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_USSE1_STALL_PIPE0 0x00000040
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_USSE1_STALL_PIPE0 6
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_USSE1_STALL_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_USSE1_STALL_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_MADD_REQUEST_PIPE0 0x00000080
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_MADD_REQUEST_PIPE0 7
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_MADD_REQUEST_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_MADD_REQUEST_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_MADD_STALL_PIPE0 0x00000100
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_MADD_STALL_PIPE0 8
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_MADD_STALL_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_MADD_STALL_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_TF_REQUEST_PIPE0 0x00000200
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_TF_REQUEST_PIPE0 9
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_TF_REQUEST_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_TF_REQUEST_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_TF_STALL_PIPE0 0x00000400
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_TF_STALL_PIPE0 10
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_TF_STALL_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_TF_STALL_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_STALL_PIPE0 0x00000800
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_STALL_PIPE0 11
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_STALL_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_STALL_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_BILINEAR_PIPE0 0x00001000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_BILINEAR_PIPE0 12
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_BILINEAR_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_BILINEAR_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_TRILINEAR_PIPE0 0x00002000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_TRILINEAR_PIPE0 13
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_TRILINEAR_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_TRILINEAR_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_BITRILINEAR_PIPE0 0x00004000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_BITRILINEAR_PIPE0 14
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_BITRILINEAR_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_BITRILINEAR_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2X_PIPE0 0x00008000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2X_PIPE0 15
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2X_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2X_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2XBILINEAR_PIPE0 0x00010000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2XBILINEAR_PIPE0 16
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2XBILINEAR_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2XBILINEAR_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2X_TRILINEAR_PIPE0 0x00020000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2X_TRILINEAR_PIPE0 17
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2X_TRILINEAR_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2X_TRILINEAR_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2X_BITRILINEAR_PIPE0 0x00040000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2X_BITRILINEAR_PIPE0 18
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2X_BITRILINEAR_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_ANISO2X_BITRILINEAR_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_POINT_PIPE0 0x00080000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_POINT_PIPE0 19
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_POINT_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_POINT_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_LOD0_PIPE0 0x00100000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_LOD0_PIPE0 20
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_LOD0_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_LOD0_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_LOD1_PIPE0 0x00200000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_LOD1_PIPE0 21
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_LOD1_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_LOD1_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_LOD2_PIPE0 0x00400000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_LOD2_PIPE0 22
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_LOD2_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_LOD2_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_LOD3_PIPE0 0x00800000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_LOD3_PIPE0 23
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_LOD3_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_LOD3_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_CEM_PIPE0 0x01000000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_CEM_PIPE0 24
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_CEM_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_CEM_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_FACE_PIPE0 0x02000000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_FACE_PIPE0 25
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_FACE_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_FACE_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_MAPCHANGE_PIPE0 0x04000000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_MAPCHANGE_PIPE0 26
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_MAPCHANGE_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_MAPCHANGE_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_TEXFORMAT_CHANGE_PIPE0 0x08000000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_TEXFORMAT_CHANGE_PIPE0 27
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_TEXFORMAT_CHANGE_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_TEXFORMAT_CHANGE_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_TEXTYPECHANGE_PIPE0 0x10000000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_TEXTYPECHANGE_PIPE0 28
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_TEXTYPECHANGE_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_TEXTYPECHANGE_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_CLUT_REQUEST_PIPE0 0x20000000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_CLUT_REQUEST_PIPE0 29
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_CLUT_REQUEST_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_CLUT_REQUEST_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_CLUT_STALL_PIPE0 0x40000000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_CLUT_STALL_PIPE0 30
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_CLUT_STALL_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_CLUT_STALL_PIPE0 0

#define MASK_PERF_TAG_0_PIPE1_PERF_TAG_SAMPLE_DATA_PIPE0 0x80000000
#define SHIFT_PERF_TAG_0_PIPE1_PERF_TAG_SAMPLE_DATA_PIPE0 31
#define REGNUM_PERF_TAG_0_PIPE1_PERF_TAG_SAMPLE_DATA_PIPE0 100
#define SIGNED_PERF_TAG_0_PIPE1_PERF_TAG_SAMPLE_DATA_PIPE0 0



/* register PERF_TAG_1_PIPE1 */
#define PERF_TAG_1_PIPE1 101

#define MASK_PERF_TAG_1_PIPE1_PERF_TAG_MAPLEVEL_PIPE0 0x00001FFF
#define SHIFT_PERF_TAG_1_PIPE1_PERF_TAG_MAPLEVEL_PIPE0 0
#define REGNUM_PERF_TAG_1_PIPE1_PERF_TAG_MAPLEVEL_PIPE0 101
#define SIGNED_PERF_TAG_1_PIPE1_PERF_TAG_MAPLEVEL_PIPE0 0

#define MASK_PERF_TAG_1_PIPE1_PERF_TAG_CYCLES_PIPE0 0x7FFFE000
#define SHIFT_PERF_TAG_1_PIPE1_PERF_TAG_CYCLES_PIPE0 13
#define REGNUM_PERF_TAG_1_PIPE1_PERF_TAG_CYCLES_PIPE0 101
#define SIGNED_PERF_TAG_1_PIPE1_PERF_TAG_CYCLES_PIPE0 0

#define MASK_PERF_TAG_1_PIPE1_PERF_TAG_SAMPLE_COEFF_PIPE0 0x80000000
#define SHIFT_PERF_TAG_1_PIPE1_PERF_TAG_SAMPLE_COEFF_PIPE0 31
#define REGNUM_PERF_TAG_1_PIPE1_PERF_TAG_SAMPLE_COEFF_PIPE0 101
#define SIGNED_PERF_TAG_1_PIPE1_PERF_TAG_SAMPLE_COEFF_PIPE0 0



/* register PERF_TAG_2_PIPE1 */
#define PERF_TAG_2_PIPE1 102

#define MASK_PERF_TAG_2_PIPE1_PERF_TAG_TILEXY_PIPE0 0x0000FFFF
#define SHIFT_PERF_TAG_2_PIPE1_PERF_TAG_TILEXY_PIPE0 0
#define REGNUM_PERF_TAG_2_PIPE1_PERF_TAG_TILEXY_PIPE0 102
#define SIGNED_PERF_TAG_2_PIPE1_PERF_TAG_TILEXY_PIPE0 0

#define MASK_PERF_TAG_2_PIPE1_PERF_TAG_BATCH_NUMBER_PIPE0 0x1FFF0000
#define SHIFT_PERF_TAG_2_PIPE1_PERF_TAG_BATCH_NUMBER_PIPE0 16
#define REGNUM_PERF_TAG_2_PIPE1_PERF_TAG_BATCH_NUMBER_PIPE0 102
#define SIGNED_PERF_TAG_2_PIPE1_PERF_TAG_BATCH_NUMBER_PIPE0 0

#define MASK_PERF_TAG_2_PIPE1_PERF_3D_PROCESSING_PIPE0 0x20000000
#define SHIFT_PERF_TAG_2_PIPE1_PERF_3D_PROCESSING_PIPE0 29
#define REGNUM_PERF_TAG_2_PIPE1_PERF_3D_PROCESSING_PIPE0 102
#define SIGNED_PERF_TAG_2_PIPE1_PERF_3D_PROCESSING_PIPE0 0

#define MASK_PERF_TAG_2_PIPE1_PERF_TAG_TILE_INCREMENT_PIPE0 0x40000000
#define SHIFT_PERF_TAG_2_PIPE1_PERF_TAG_TILE_INCREMENT_PIPE0 30
#define REGNUM_PERF_TAG_2_PIPE1_PERF_TAG_TILE_INCREMENT_PIPE0 102
#define SIGNED_PERF_TAG_2_PIPE1_PERF_TAG_TILE_INCREMENT_PIPE0 0



/* register PERF_USE_0_0_PIPE1 */
#define PERF_USE_0_0_PIPE1 103

#define MASK_PERF_USE_0_0_PIPE1_PERF_USE_NON_IDLE_0_PIPE0 0x00000001
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USE_NON_IDLE_0_PIPE0 0
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USE_NON_IDLE_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USE_NON_IDLE_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEPD_IDLE_0_PIPE0 0x00000002
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEPD_IDLE_0_PIPE0 1
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEPD_IDLE_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEPD_IDLE_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_IDLE_0_PIPE0 0x00000004
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_IDLE_0_PIPE0 2
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_IDLE_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_IDLE_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEPD_RUNNING_0_PIPE0 0x00000008
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEPD_RUNNING_0_PIPE0 3
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEPD_RUNNING_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEPD_RUNNING_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 0x00000010
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 4
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_0_PIPE0 0x00000020
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_0_PIPE0 5
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_ED_TF_0_PIPE0 0x00000040
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_ED_TF_0_PIPE0 6
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_ED_TF_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_ED_TF_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_0_PIPE0 0x00000080
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_0_PIPE0 7
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_SD_0_PIPE0 0x00000100
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_SD_0_PIPE0 8
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_SD_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_SD_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_OB_0_PIPE0 0x00000200
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_OB_0_PIPE0 9
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_OB_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_OB_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_PT_0_PIPE0 0x00000400
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_PT_0_PIPE0 10
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_PT_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_PT_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_TMP_0_PIPE0 0x00000800
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_TMP_0_PIPE0 11
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_TMP_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_TM_REJECT_TMP_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_TM_ACCEPT_0_PIPE0 0x00001000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_TM_ACCEPT_0_PIPE0 12
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_TM_ACCEPT_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_TM_ACCEPT_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_TM_NEW_SLOT_0_PIPE0 0x00002000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_TM_NEW_SLOT_0_PIPE0 13
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_TM_NEW_SLOT_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_TM_NEW_SLOT_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_SM_SLOT_FED_0_PIPE0 0x00004000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_SM_SLOT_FED_0_PIPE0 14
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_SM_SLOT_FED_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_SM_SLOT_FED_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_SM_SLOT_STARVED_0_PIPE0 0x00008000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_SM_SLOT_STARVED_0_PIPE0 15
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_SM_SLOT_STARVED_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_SM_SLOT_STARVED_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_CACHE_HIT_0_PIPE0 0x00010000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_CACHE_HIT_0_PIPE0 16
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_CACHE_HIT_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_CACHE_HIT_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_CACHE_MISS_0_PIPE0 0x00020000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_CACHE_MISS_0_PIPE0 17
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_CACHE_MISS_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_CACHE_MISS_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_SAVL_0_PIPE0 0x00040000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_SAVL_0_PIPE0 18
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_SAVL_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_SAVL_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_SETL_0_PIPE0 0x00080000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_SETL_0_PIPE0 19
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_SETL_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_SETL_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_PRED_0_PIPE0 0x00100000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_PRED_0_PIPE0 20
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_PRED_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_PRED_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_BRANCH_0_PIPE0 0x00200000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_BRANCH_0_PIPE0 21
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_BRANCH_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_BRANCH_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_DRC_0_PIPE0 0x00400000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_DRC_0_PIPE0 22
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_DRC_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_ID_STALL_DRC_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEPC_IQ_VALID_0_PIPE0 0x00800000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEPC_IQ_VALID_0_PIPE0 23
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEPC_IQ_VALID_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEPC_IQ_VALID_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEC_TILE_INCREMENT_0_PIPE0 0x01000000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEC_TILE_INCREMENT_0_PIPE0 24
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEC_TILE_INCREMENT_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEC_TILE_INCREMENT_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEPC_IQ_INSTRUCTIONS_0_PIPE0 0x04000000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEPC_IQ_INSTRUCTIONS_0_PIPE0 26
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEPC_IQ_INSTRUCTIONS_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEPC_IQ_INSTRUCTIONS_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE0 0x08000000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE0 27
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEPC_SD_SB_REFRESHES_0_PIPE0 0x10000000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEPC_SD_SB_REFRESHES_0_PIPE0 28
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEPC_SD_SB_REFRESHES_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEPC_SD_SB_REFRESHES_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEPC_SD_NON_ABSORBED_MOEC_0_PIPE0 0x20000000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEPC_SD_NON_ABSORBED_MOEC_0_PIPE0 29
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEPC_SD_NON_ABSORBED_MOEC_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEPC_SD_NON_ABSORBED_MOEC_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEPD_FS_EXTERNAL_XFERS_0_PIPE0 0x40000000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEPD_FS_EXTERNAL_XFERS_0_PIPE0 30
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEPD_FS_EXTERNAL_XFERS_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEPD_FS_EXTERNAL_XFERS_0_PIPE0 0

#define MASK_PERF_USE_0_0_PIPE1_PERF_USEPD_FS_PESS_STALLS_0_PIPE0 0x80000000
#define SHIFT_PERF_USE_0_0_PIPE1_PERF_USEPD_FS_PESS_STALLS_0_PIPE0 31
#define REGNUM_PERF_USE_0_0_PIPE1_PERF_USEPD_FS_PESS_STALLS_0_PIPE0 103
#define SIGNED_PERF_USE_0_0_PIPE1_PERF_USEPD_FS_PESS_STALLS_0_PIPE0 0



/* register PERF_USE_0_1_PIPE1 */
#define PERF_USE_0_1_PIPE1 104

#define MASK_PERF_USE_0_1_PIPE1_PERF_USE_NON_IDLE_1_PIPE0 0x00000001
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USE_NON_IDLE_1_PIPE0 0
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USE_NON_IDLE_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USE_NON_IDLE_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEPD_IDLE_1_PIPE0 0x00000002
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEPD_IDLE_1_PIPE0 1
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEPD_IDLE_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEPD_IDLE_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_IDLE_1_PIPE0 0x00000004
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_IDLE_1_PIPE0 2
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_IDLE_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_IDLE_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEPD_RUNNING_1_PIPE0 0x00000008
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEPD_RUNNING_1_PIPE0 3
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEPD_RUNNING_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEPD_RUNNING_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 0x00000010
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 4
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_1_PIPE0 0x00000020
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_1_PIPE0 5
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_ED_TF_1_PIPE0 0x00000040
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_ED_TF_1_PIPE0 6
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_ED_TF_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_ED_TF_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_1_PIPE0 0x00000080
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_1_PIPE0 7
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_SD_1_PIPE0 0x00000100
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_SD_1_PIPE0 8
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_SD_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_SD_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_OB_1_PIPE0 0x00000200
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_OB_1_PIPE0 9
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_OB_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_OB_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_PT_1_PIPE0 0x00000400
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_PT_1_PIPE0 10
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_PT_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_PT_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_TMP_1_PIPE0 0x00000800
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_TMP_1_PIPE0 11
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_TMP_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_TM_REJECT_TMP_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_TM_ACCEPT_1_PIPE0 0x00001000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_TM_ACCEPT_1_PIPE0 12
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_TM_ACCEPT_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_TM_ACCEPT_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_TM_NEW_SLOT_1_PIPE0 0x00002000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_TM_NEW_SLOT_1_PIPE0 13
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_TM_NEW_SLOT_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_TM_NEW_SLOT_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_SM_SLOT_FED_1_PIPE0 0x00004000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_SM_SLOT_FED_1_PIPE0 14
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_SM_SLOT_FED_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_SM_SLOT_FED_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_SM_SLOT_STARVED_1_PIPE0 0x00008000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_SM_SLOT_STARVED_1_PIPE0 15
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_SM_SLOT_STARVED_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_SM_SLOT_STARVED_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_CACHE_HIT_1_PIPE0 0x00010000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_CACHE_HIT_1_PIPE0 16
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_CACHE_HIT_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_CACHE_HIT_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_CACHE_MISS_1_PIPE0 0x00020000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_CACHE_MISS_1_PIPE0 17
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_CACHE_MISS_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_CACHE_MISS_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_SAVL_1_PIPE0 0x00040000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_SAVL_1_PIPE0 18
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_SAVL_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_SAVL_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_SETL_1_PIPE0 0x00080000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_SETL_1_PIPE0 19
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_SETL_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_SETL_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_PRED_1_PIPE0 0x00100000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_PRED_1_PIPE0 20
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_PRED_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_PRED_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_BRANCH_1_PIPE0 0x00200000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_BRANCH_1_PIPE0 21
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_BRANCH_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_BRANCH_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_DRC_1_PIPE0 0x00400000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_DRC_1_PIPE0 22
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_DRC_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_ID_STALL_DRC_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEPC_IQ_VALID_1_PIPE0 0x00800000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEPC_IQ_VALID_1_PIPE0 23
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEPC_IQ_VALID_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEPC_IQ_VALID_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEC_TILE_INCREMENT_1_PIPE0 0x01000000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEC_TILE_INCREMENT_1_PIPE0 24
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEC_TILE_INCREMENT_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEC_TILE_INCREMENT_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEPC_IQ_INSTRUCTIONS_1_PIPE0 0x04000000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEPC_IQ_INSTRUCTIONS_1_PIPE0 26
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEPC_IQ_INSTRUCTIONS_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEPC_IQ_INSTRUCTIONS_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE0 0x08000000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE0 27
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEPC_SD_SB_REFRESHES_1_PIPE0 0x10000000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEPC_SD_SB_REFRESHES_1_PIPE0 28
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEPC_SD_SB_REFRESHES_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEPC_SD_SB_REFRESHES_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEPC_SD_NON_ABSORBED_MOEC_1_PIPE0 0x20000000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEPC_SD_NON_ABSORBED_MOEC_1_PIPE0 29
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEPC_SD_NON_ABSORBED_MOEC_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEPC_SD_NON_ABSORBED_MOEC_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEPD_FS_EXTERNAL_XFERS_1_PIPE0 0x40000000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEPD_FS_EXTERNAL_XFERS_1_PIPE0 30
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEPD_FS_EXTERNAL_XFERS_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEPD_FS_EXTERNAL_XFERS_1_PIPE0 0

#define MASK_PERF_USE_0_1_PIPE1_PERF_USEPD_FS_PESS_STALLS_1_PIPE0 0x80000000
#define SHIFT_PERF_USE_0_1_PIPE1_PERF_USEPD_FS_PESS_STALLS_1_PIPE0 31
#define REGNUM_PERF_USE_0_1_PIPE1_PERF_USEPD_FS_PESS_STALLS_1_PIPE0 104
#define SIGNED_PERF_USE_0_1_PIPE1_PERF_USEPD_FS_PESS_STALLS_1_PIPE0 0



/* register PERF_USE_1_0_PIPE1 */
#define PERF_USE_1_0_PIPE1 105

#define MASK_PERF_USE_1_0_PIPE1_PERF_USSEC_SM_ENTRIES_0_PIPE0 0x0001FFFF
#define SHIFT_PERF_USE_1_0_PIPE1_PERF_USSEC_SM_ENTRIES_0_PIPE0 0
#define REGNUM_PERF_USE_1_0_PIPE1_PERF_USSEC_SM_ENTRIES_0_PIPE0 105
#define SIGNED_PERF_USE_1_0_PIPE1_PERF_USSEC_SM_ENTRIES_0_PIPE0 0

#define MASK_PERF_USE_1_0_PIPE1_PERF_USSEC_TM_TQ_ENTRIES_0_PIPE0 0x03FE0000
#define SHIFT_PERF_USE_1_0_PIPE1_PERF_USSEC_TM_TQ_ENTRIES_0_PIPE0 17
#define REGNUM_PERF_USE_1_0_PIPE1_PERF_USSEC_TM_TQ_ENTRIES_0_PIPE0 105
#define SIGNED_PERF_USE_1_0_PIPE1_PERF_USSEC_TM_TQ_ENTRIES_0_PIPE0 0



/* register PERF_USE_1_1_PIPE1 */
#define PERF_USE_1_1_PIPE1 106

#define MASK_PERF_USE_1_1_PIPE1_PERF_USSEC_SM_ENTRIES_1_PIPE0 0x0001FFFF
#define SHIFT_PERF_USE_1_1_PIPE1_PERF_USSEC_SM_ENTRIES_1_PIPE0 0
#define REGNUM_PERF_USE_1_1_PIPE1_PERF_USSEC_SM_ENTRIES_1_PIPE0 106
#define SIGNED_PERF_USE_1_1_PIPE1_PERF_USSEC_SM_ENTRIES_1_PIPE0 0

#define MASK_PERF_USE_1_1_PIPE1_PERF_USSEC_TM_TQ_ENTRIES_1_PIPE0 0x03FE0000
#define SHIFT_PERF_USE_1_1_PIPE1_PERF_USSEC_TM_TQ_ENTRIES_1_PIPE0 17
#define REGNUM_PERF_USE_1_1_PIPE1_PERF_USSEC_TM_TQ_ENTRIES_1_PIPE0 106
#define SIGNED_PERF_USE_1_1_PIPE1_PERF_USSEC_TM_TQ_ENTRIES_1_PIPE0 0



/* register PERF_USE_2_0_PIPE1 */
#define PERF_USE_2_0_PIPE1 107

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_IDLE_0_PIPE0 0x00000001
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_IDLE_0_PIPE0 0
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_IDLE_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_IDLE_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_IQ_ALMOST_FULL_0_PIPE0 0x00000002
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_IQ_ALMOST_FULL_0_PIPE0 1
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_IQ_ALMOST_FULL_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_IQ_ALMOST_FULL_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_IQ_IDLE_0_PIPE0 0x00000004
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_IQ_IDLE_0_PIPE0 2
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_IQ_IDLE_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_IQ_IDLE_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPD_FS_PESS_STALLS_0_PIPE0 0x00000008
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPD_FS_PESS_STALLS_0_PIPE0 3
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPD_FS_PESS_STALLS_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPD_FS_PESS_STALLS_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE0 0x00000010
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE0 4
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_IDX_READ_0_PIPE0 0x00000020
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_IDX_READ_0_PIPE0 5
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_IDX_READ_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_IDX_READ_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_IDX_DATA_HAZARD_0_PIPE0 0x00000040
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_IDX_DATA_HAZARD_0_PIPE0 6
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_IDX_DATA_HAZARD_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_IDX_DATA_HAZARD_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_IDX_RW_CLASH_0_PIPE0 0x00000080
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_IDX_RW_CLASH_0_PIPE0 7
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_IDX_RW_CLASH_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_SD_IDX_RW_CLASH_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_WASTED_0_PIPE0 0x00000100
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_WASTED_0_PIPE0 8
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_WASTED_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_WASTED_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_EDM_OPS_0_PIPE0 0x00000200
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_EDM_OPS_0_PIPE0 9
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_EDM_OPS_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_EDM_OPS_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_VDM_OPS_0_PIPE0 0x00000400
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_VDM_OPS_0_PIPE0 10
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_VDM_OPS_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_VDM_OPS_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_PDM_EOT_OPS_0_PIPE0 0x00000800
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_PDM_EOT_OPS_0_PIPE0 11
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_PDM_EOT_OPS_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_PDM_EOT_OPS_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_PDM_NON_EOT_OPS_0_PIPE0 0x00001000
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_PDM_NON_EOT_OPS_0_PIPE0 12
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_PDM_NON_EOT_OPS_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_MOE_PDM_NON_EOT_OPS_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_BAD_DEST_0_PIPE0 0x00002000
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_BAD_DEST_0_PIPE0 13
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_BAD_DEST_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_BAD_DEST_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_EDM_OPS_0_PIPE0 0x00004000
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_EDM_OPS_0_PIPE0 14
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_EDM_OPS_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_EDM_OPS_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_VDM_OPS_0_PIPE0 0x00008000
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_VDM_OPS_0_PIPE0 15
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_VDM_OPS_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_VDM_OPS_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_PDM_EOT_OPS_0_PIPE0 0x00010000
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_PDM_EOT_OPS_0_PIPE0 16
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_PDM_EOT_OPS_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_PDM_EOT_OPS_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_PDM_NON_EOT_OPS_0_PIPE0 0x00020000
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_PDM_NON_EOT_OPS_0_PIPE0 17
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_PDM_NON_EOT_OPS_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPC_AC_PDM_NON_EOT_OPS_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPD_EDM_CYCLES_0_PIPE0 0x00040000
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPD_EDM_CYCLES_0_PIPE0 18
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPD_EDM_CYCLES_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPD_EDM_CYCLES_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPD_VDM_CYCLES_0_PIPE0 0x00080000
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPD_VDM_CYCLES_0_PIPE0 19
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPD_VDM_CYCLES_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPD_VDM_CYCLES_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPD_PDM_CYCLES_0_PIPE0 0x00100000
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPD_PDM_CYCLES_0_PIPE0 20
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPD_PDM_CYCLES_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPD_PDM_CYCLES_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 0x00200000
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 21
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 0

#define MASK_PERF_USE_2_0_PIPE1_PERF_USE_NOP_TRIGGER_0_PIPE0 0x80000000
#define SHIFT_PERF_USE_2_0_PIPE1_PERF_USE_NOP_TRIGGER_0_PIPE0 31
#define REGNUM_PERF_USE_2_0_PIPE1_PERF_USE_NOP_TRIGGER_0_PIPE0 107
#define SIGNED_PERF_USE_2_0_PIPE1_PERF_USE_NOP_TRIGGER_0_PIPE0 0



/* register PERF_USE_2_1_PIPE1 */
#define PERF_USE_2_1_PIPE1 108

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_IDLE_1_PIPE0 0x00000001
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_IDLE_1_PIPE0 0
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_IDLE_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_IDLE_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_IQ_ALMOST_FULL_1_PIPE0 0x00000002
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_IQ_ALMOST_FULL_1_PIPE0 1
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_IQ_ALMOST_FULL_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_IQ_ALMOST_FULL_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_IQ_IDLE_1_PIPE0 0x00000004
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_IQ_IDLE_1_PIPE0 2
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_IQ_IDLE_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_IQ_IDLE_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPD_FS_PESS_STALLS_1_PIPE0 0x00000008
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPD_FS_PESS_STALLS_1_PIPE0 3
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPD_FS_PESS_STALLS_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPD_FS_PESS_STALLS_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE0 0x00000010
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE0 4
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_INSTRUCTIONS_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_IDX_READ_1_PIPE0 0x00000020
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_IDX_READ_1_PIPE0 5
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_IDX_READ_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_IDX_READ_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_IDX_DATA_HAZARD_1_PIPE0 0x00000040
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_IDX_DATA_HAZARD_1_PIPE0 6
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_IDX_DATA_HAZARD_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_IDX_DATA_HAZARD_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_IDX_RW_CLASH_1_PIPE0 0x00000080
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_IDX_RW_CLASH_1_PIPE0 7
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_IDX_RW_CLASH_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_SD_IDX_RW_CLASH_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_WASTED_1_PIPE0 0x00000100
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_WASTED_1_PIPE0 8
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_WASTED_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_WASTED_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_EDM_OPS_1_PIPE0 0x00000200
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_EDM_OPS_1_PIPE0 9
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_EDM_OPS_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_EDM_OPS_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_VDM_OPS_1_PIPE0 0x00000400
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_VDM_OPS_1_PIPE0 10
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_VDM_OPS_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_VDM_OPS_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_PDM_EOT_OPS_1_PIPE0 0x00000800
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_PDM_EOT_OPS_1_PIPE0 11
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_PDM_EOT_OPS_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_PDM_EOT_OPS_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_PDM_NON_EOT_OPS_1_PIPE0 0x00001000
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_PDM_NON_EOT_OPS_1_PIPE0 12
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_PDM_NON_EOT_OPS_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_MOE_PDM_NON_EOT_OPS_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_BAD_DEST_1_PIPE0 0x00002000
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_BAD_DEST_1_PIPE0 13
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_BAD_DEST_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_BAD_DEST_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_EDM_OPS_1_PIPE0 0x00004000
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_EDM_OPS_1_PIPE0 14
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_EDM_OPS_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_EDM_OPS_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_VDM_OPS_1_PIPE0 0x00008000
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_VDM_OPS_1_PIPE0 15
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_VDM_OPS_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_VDM_OPS_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_PDM_EOT_OPS_1_PIPE0 0x00010000
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_PDM_EOT_OPS_1_PIPE0 16
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_PDM_EOT_OPS_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_PDM_EOT_OPS_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_PDM_NON_EOT_OPS_1_PIPE0 0x00020000
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_PDM_NON_EOT_OPS_1_PIPE0 17
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_PDM_NON_EOT_OPS_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPC_AC_PDM_NON_EOT_OPS_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPD_EDM_CYCLES_1_PIPE0 0x00040000
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPD_EDM_CYCLES_1_PIPE0 18
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPD_EDM_CYCLES_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPD_EDM_CYCLES_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPD_VDM_CYCLES_1_PIPE0 0x00080000
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPD_VDM_CYCLES_1_PIPE0 19
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPD_VDM_CYCLES_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPD_VDM_CYCLES_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPD_PDM_CYCLES_1_PIPE0 0x00100000
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPD_PDM_CYCLES_1_PIPE0 20
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPD_PDM_CYCLES_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPD_PDM_CYCLES_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 0x00200000
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 21
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 0

#define MASK_PERF_USE_2_1_PIPE1_PERF_USE_NOP_TRIGGER_1_PIPE0 0x80000000
#define SHIFT_PERF_USE_2_1_PIPE1_PERF_USE_NOP_TRIGGER_1_PIPE0 31
#define REGNUM_PERF_USE_2_1_PIPE1_PERF_USE_NOP_TRIGGER_1_PIPE0 108
#define SIGNED_PERF_USE_2_1_PIPE1_PERF_USE_NOP_TRIGGER_1_PIPE0 0



/* register PERF_USE_3_0_PIPE1 */
#define PERF_USE_3_0_PIPE1 109

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_MADD_WR_XFERS_0_PIPE0 0x00000001
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_MADD_WR_XFERS_0_PIPE0 0
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_MADD_WR_XFERS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_MADD_WR_XFERS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_RD_CYCLES_0_PIPE0 0x00000002
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_RD_CYCLES_0_PIPE0 1
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_RD_CYCLES_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_RD_CYCLES_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_RD_XFERS_0_PIPE0 0x00000004
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_RD_XFERS_0_PIPE0 2
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_RD_XFERS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_RD_XFERS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_MTE_RD_CYCLES_0_PIPE0 0x00000008
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_MTE_RD_CYCLES_0_PIPE0 3
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_MTE_RD_CYCLES_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_MTE_RD_CYCLES_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_MTE_RD_XFERS_0_PIPE0 0x00000010
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_MTE_RD_XFERS_0_PIPE0 4
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_MTE_RD_XFERS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_MTE_RD_XFERS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEA_RD_CYCLES_0_PIPE0 0x00000020
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEA_RD_CYCLES_0_PIPE0 5
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEA_RD_CYCLES_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEA_RD_CYCLES_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEA_RD_XFERS_0_PIPE0 0x00000040
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEA_RD_XFERS_0_PIPE0 6
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEA_RD_XFERS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEA_RD_XFERS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEB_RD_CYCLES_0_PIPE0 0x00000080
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEB_RD_CYCLES_0_PIPE0 7
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEB_RD_CYCLES_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEB_RD_CYCLES_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEB_RD_XFERS_0_PIPE0 0x00000100
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEB_RD_XFERS_0_PIPE0 8
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEB_RD_XFERS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_PBEB_RD_XFERS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_TF_WR_CYCLES_0_PIPE0 0x00000200
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_TF_WR_CYCLES_0_PIPE0 9
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_TF_WR_CYCLES_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_TF_WR_CYCLES_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_TF_WR_XFERS_0_PIPE0 0x00000400
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_TF_WR_XFERS_0_PIPE0 10
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_TF_WR_XFERS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_TF_WR_XFERS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_ITR_WR_CYCLES_0_PIPE0 0x00000800
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_ITR_WR_CYCLES_0_PIPE0 11
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_ITR_WR_CYCLES_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_ITR_WR_CYCLES_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_ITR_WR_XFERS_0_PIPE0 0x00001000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_ITR_WR_XFERS_0_PIPE0 12
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_ITR_WR_XFERS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_ITR_WR_XFERS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_WR_CYCLES_0_PIPE0 0x00002000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_WR_CYCLES_0_PIPE0 13
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_WR_CYCLES_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_WR_CYCLES_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_WR_XFERS_0_PIPE0 0x00004000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_WR_XFERS_0_PIPE0 14
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_WR_XFERS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_PDS_WR_XFERS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_MADD_WR_CYCLES_0_PIPE0 0x00008000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_MADD_WR_CYCLES_0_PIPE0 15
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_MADD_WR_CYCLES_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_MADD_WR_CYCLES_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_SOCIF_STALLS_0_PIPE0 0x00010000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_SOCIF_STALLS_0_PIPE0 16
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_SOCIF_STALLS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_SOCIF_STALLS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_TAG_STALLS_0_PIPE0 0x00020000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_TAG_STALLS_0_PIPE0 17
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_TAG_STALLS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_TAG_STALLS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_ISP2_STALLS_0_PIPE0 0x00040000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_ISP2_STALLS_0_PIPE0 18
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_ISP2_STALLS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_ISP2_STALLS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_MTE_STALLS_0_PIPE0 0x00080000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_MTE_STALLS_0_PIPE0 19
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_MTE_STALLS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_MTE_STALLS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_PBE_STALLS_0_PIPE0 0x00100000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_PBE_STALLS_0_PIPE0 20
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_PBE_STALLS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_PBE_STALLS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_PDS_STALLS_0_PIPE0 0x00200000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_PDS_STALLS_0_PIPE0 21
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_PDS_STALLS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_PDS_STALLS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_LSI_STALLS_0_PIPE0 0x00400000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_LSI_STALLS_0_PIPE0 22
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_LSI_STALLS_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_FS_LSI_STALLS_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 0x00800000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 23
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 0

#define MASK_PERF_USE_3_0_PIPE1_PERF_USEPD_RUNNING_0_PIPE0 0x01000000
#define SHIFT_PERF_USE_3_0_PIPE1_PERF_USEPD_RUNNING_0_PIPE0 24
#define REGNUM_PERF_USE_3_0_PIPE1_PERF_USEPD_RUNNING_0_PIPE0 109
#define SIGNED_PERF_USE_3_0_PIPE1_PERF_USEPD_RUNNING_0_PIPE0 0



/* register PERF_USE_3_1_PIPE1 */
#define PERF_USE_3_1_PIPE1 110

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_MADD_WR_XFERS_1_PIPE0 0x00000001
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_MADD_WR_XFERS_1_PIPE0 0
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_MADD_WR_XFERS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_MADD_WR_XFERS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_RD_CYCLES_1_PIPE0 0x00000002
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_RD_CYCLES_1_PIPE0 1
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_RD_CYCLES_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_RD_CYCLES_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_RD_XFERS_1_PIPE0 0x00000004
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_RD_XFERS_1_PIPE0 2
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_RD_XFERS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_RD_XFERS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_MTE_RD_CYCLES_1_PIPE0 0x00000008
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_MTE_RD_CYCLES_1_PIPE0 3
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_MTE_RD_CYCLES_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_MTE_RD_CYCLES_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_MTE_RD_XFERS_1_PIPE0 0x00000010
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_MTE_RD_XFERS_1_PIPE0 4
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_MTE_RD_XFERS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_MTE_RD_XFERS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEA_RD_CYCLES_1_PIPE0 0x00000020
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEA_RD_CYCLES_1_PIPE0 5
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEA_RD_CYCLES_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEA_RD_CYCLES_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEA_RD_XFERS_1_PIPE0 0x00000040
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEA_RD_XFERS_1_PIPE0 6
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEA_RD_XFERS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEA_RD_XFERS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEB_RD_CYCLES_1_PIPE0 0x00000080
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEB_RD_CYCLES_1_PIPE0 7
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEB_RD_CYCLES_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEB_RD_CYCLES_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEB_RD_XFERS_1_PIPE0 0x00000100
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEB_RD_XFERS_1_PIPE0 8
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEB_RD_XFERS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_PBEB_RD_XFERS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_TF_WR_CYCLES_1_PIPE0 0x00000200
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_TF_WR_CYCLES_1_PIPE0 9
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_TF_WR_CYCLES_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_TF_WR_CYCLES_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_TF_WR_XFERS_1_PIPE0 0x00000400
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_TF_WR_XFERS_1_PIPE0 10
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_TF_WR_XFERS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_TF_WR_XFERS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_ITR_WR_CYCLES_1_PIPE0 0x00000800
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_ITR_WR_CYCLES_1_PIPE0 11
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_ITR_WR_CYCLES_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_ITR_WR_CYCLES_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_ITR_WR_XFERS_1_PIPE0 0x00001000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_ITR_WR_XFERS_1_PIPE0 12
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_ITR_WR_XFERS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_ITR_WR_XFERS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_WR_CYCLES_1_PIPE0 0x00002000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_WR_CYCLES_1_PIPE0 13
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_WR_CYCLES_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_WR_CYCLES_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_WR_XFERS_1_PIPE0 0x00004000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_WR_XFERS_1_PIPE0 14
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_WR_XFERS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_PDS_WR_XFERS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_MADD_WR_CYCLES_1_PIPE0 0x00008000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_MADD_WR_CYCLES_1_PIPE0 15
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_MADD_WR_CYCLES_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_MADD_WR_CYCLES_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_SOCIF_STALLS_1_PIPE0 0x00010000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_SOCIF_STALLS_1_PIPE0 16
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_SOCIF_STALLS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_SOCIF_STALLS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_TAG_STALLS_1_PIPE0 0x00020000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_TAG_STALLS_1_PIPE0 17
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_TAG_STALLS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_TAG_STALLS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_ISP2_STALLS_1_PIPE0 0x00040000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_ISP2_STALLS_1_PIPE0 18
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_ISP2_STALLS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_ISP2_STALLS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_MTE_STALLS_1_PIPE0 0x00080000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_MTE_STALLS_1_PIPE0 19
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_MTE_STALLS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_MTE_STALLS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_PBE_STALLS_1_PIPE0 0x00100000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_PBE_STALLS_1_PIPE0 20
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_PBE_STALLS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_PBE_STALLS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_PDS_STALLS_1_PIPE0 0x00200000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_PDS_STALLS_1_PIPE0 21
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_PDS_STALLS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_PDS_STALLS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_LSI_STALLS_1_PIPE0 0x00400000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_LSI_STALLS_1_PIPE0 22
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_LSI_STALLS_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_FS_LSI_STALLS_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 0x00800000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 23
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 0

#define MASK_PERF_USE_3_1_PIPE1_PERF_USEPD_RUNNING_1_PIPE0 0x01000000
#define SHIFT_PERF_USE_3_1_PIPE1_PERF_USEPD_RUNNING_1_PIPE0 24
#define REGNUM_PERF_USE_3_1_PIPE1_PERF_USEPD_RUNNING_1_PIPE0 110
#define SIGNED_PERF_USE_3_1_PIPE1_PERF_USEPD_RUNNING_1_PIPE0 0



/* register PERF_USE_4_0_PIPE1 */
#define PERF_USE_4_0_PIPE1 111

#define MASK_PERF_USE_4_0_PIPE1_PERF_USE_NON_IDLE_0_PIPE0 0x00000001
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USE_NON_IDLE_0_PIPE0 0
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USE_NON_IDLE_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USE_NON_IDLE_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEPD_RUNNING_0_PIPE0 0x00000002
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEPD_RUNNING_0_PIPE0 1
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEPD_RUNNING_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEPD_RUNNING_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 0x00000004
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 2
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEPD_STALLED_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEC_SM_SLOT_FED_0_PIPE0 0x00000008
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEC_SM_SLOT_FED_0_PIPE0 3
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEC_SM_SLOT_FED_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEC_SM_SLOT_FED_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEC_SM_SLOT_STARVED_0_PIPE0 0x00000010
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEC_SM_SLOT_STARVED_0_PIPE0 4
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEC_SM_SLOT_STARVED_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEC_SM_SLOT_STARVED_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEPD_FS_TAG_STALLS_0_PIPE0 0x00000020
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEPD_FS_TAG_STALLS_0_PIPE0 5
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEPD_FS_TAG_STALLS_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEPD_FS_TAG_STALLS_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEPD_FS_LSI_STALLS_0_PIPE0 0x00000040
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEPD_FS_LSI_STALLS_0_PIPE0 6
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEPD_FS_LSI_STALLS_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEPD_FS_LSI_STALLS_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_PT_0_PIPE0 0x00000080
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_PT_0_PIPE0 7
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_PT_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_PT_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_0_PIPE0 0x00000100
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_0_PIPE0 8
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_0_PIPE0 0x00000200
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_0_PIPE0 9
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_0_PIPE0 0x00000400
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_0_PIPE0 10
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_TMP_QUALIFIED_0_PIPE0 0x00000800
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_TMP_QUALIFIED_0_PIPE0 11
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_TMP_QUALIFIED_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEC_TM_REJECT_TMP_QUALIFIED_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEC_CACHE_HIT_0_PIPE0 0x00001000
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEC_CACHE_HIT_0_PIPE0 12
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEC_CACHE_HIT_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEC_CACHE_HIT_0_PIPE0 0

#define MASK_PERF_USE_4_0_PIPE1_PERF_USEC_CACHE_MISS_0_PIPE0 0x00002000
#define SHIFT_PERF_USE_4_0_PIPE1_PERF_USEC_CACHE_MISS_0_PIPE0 13
#define REGNUM_PERF_USE_4_0_PIPE1_PERF_USEC_CACHE_MISS_0_PIPE0 111
#define SIGNED_PERF_USE_4_0_PIPE1_PERF_USEC_CACHE_MISS_0_PIPE0 0



/* register PERF_USE_4_1_PIPE1 */
#define PERF_USE_4_1_PIPE1 112

#define MASK_PERF_USE_4_1_PIPE1_PERF_USE_NON_IDLE_1_PIPE0 0x00000001
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USE_NON_IDLE_1_PIPE0 0
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USE_NON_IDLE_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USE_NON_IDLE_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEPD_RUNNING_1_PIPE0 0x00000002
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEPD_RUNNING_1_PIPE0 1
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEPD_RUNNING_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEPD_RUNNING_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 0x00000004
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 2
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEPD_STALLED_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEC_SM_SLOT_FED_1_PIPE0 0x00000008
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEC_SM_SLOT_FED_1_PIPE0 3
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEC_SM_SLOT_FED_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEC_SM_SLOT_FED_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEC_SM_SLOT_STARVED_1_PIPE0 0x00000010
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEC_SM_SLOT_STARVED_1_PIPE0 4
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEC_SM_SLOT_STARVED_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEC_SM_SLOT_STARVED_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEPD_FS_TAG_STALLS_1_PIPE0 0x00000020
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEPD_FS_TAG_STALLS_1_PIPE0 5
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEPD_FS_TAG_STALLS_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEPD_FS_TAG_STALLS_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEPD_FS_LSI_STALLS_1_PIPE0 0x00000040
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEPD_FS_LSI_STALLS_1_PIPE0 6
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEPD_FS_LSI_STALLS_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEPD_FS_LSI_STALLS_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_PT_1_PIPE0 0x00000080
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_PT_1_PIPE0 7
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_PT_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_PT_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_1_PIPE0 0x00000100
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_1_PIPE0 8
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_ED_ITR_QUALIFIED_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_1_PIPE0 0x00000200
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_1_PIPE0 9
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_ED_TF_QUALIFIED_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_1_PIPE0 0x00000400
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_1_PIPE0 10
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_ED_PDS_QUALIFIED_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_TMP_QUALIFIED_1_PIPE0 0x00000800
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_TMP_QUALIFIED_1_PIPE0 11
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_TMP_QUALIFIED_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEC_TM_REJECT_TMP_QUALIFIED_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEC_CACHE_HIT_1_PIPE0 0x00001000
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEC_CACHE_HIT_1_PIPE0 12
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEC_CACHE_HIT_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEC_CACHE_HIT_1_PIPE0 0

#define MASK_PERF_USE_4_1_PIPE1_PERF_USEC_CACHE_MISS_1_PIPE0 0x00002000
#define SHIFT_PERF_USE_4_1_PIPE1_PERF_USEC_CACHE_MISS_1_PIPE0 13
#define REGNUM_PERF_USE_4_1_PIPE1_PERF_USEC_CACHE_MISS_1_PIPE0 112
#define SIGNED_PERF_USE_4_1_PIPE1_PERF_USEC_CACHE_MISS_1_PIPE0 0



/* register PERF_USE_5_0_PIPE1 */
#define PERF_USE_5_0_PIPE1 113

#define MASK_PERF_USE_5_0_PIPE1_PERF_USSE_TILEXY_0_PIPE0 0x0000FFFF
#define SHIFT_PERF_USE_5_0_PIPE1_PERF_USSE_TILEXY_0_PIPE0 0
#define REGNUM_PERF_USE_5_0_PIPE1_PERF_USSE_TILEXY_0_PIPE0 113
#define SIGNED_PERF_USE_5_0_PIPE1_PERF_USSE_TILEXY_0_PIPE0 0



/* register PERF_USE_5_1_PIPE1 */
#define PERF_USE_5_1_PIPE1 114

#define MASK_PERF_USE_5_1_PIPE1_PERF_USSE_TILEXY_1_PIPE0 0x0000FFFF
#define SHIFT_PERF_USE_5_1_PIPE1_PERF_USSE_TILEXY_1_PIPE0 0
#define REGNUM_PERF_USE_5_1_PIPE1_PERF_USSE_TILEXY_1_PIPE0 114
#define SIGNED_PERF_USE_5_1_PIPE1_PERF_USSE_TILEXY_1_PIPE0 0



/* register PERF_TCU_L0_PIPE1 */
#define PERF_TCU_L0_PIPE1 115

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_OUTSTANDING_PIPE0 0x00000001
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_OUTSTANDING_PIPE0 0
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_OUTSTANDING_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_OUTSTANDING_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_REQUEST_PIPE0 0x00000002
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_REQUEST_PIPE0 1
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_REQUEST_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_REQUEST_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_STALL_PIPE0 0x00000004
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_STALL_PIPE0 2
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_STALL_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_STALL_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_1X_PIPE0 0x00000008
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_1X_PIPE0 3
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_1X_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_1X_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_2X_PIPE0 0x00000010
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_2X_PIPE0 4
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_2X_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_2X_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_3X_PIPE0 0x00000020
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_3X_PIPE0 5
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_3X_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_3X_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_4X_PIPE0 0x00000040
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_4X_PIPE0 6
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_4X_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_HIT_4X_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_REQUEST_PS_PIPE0 0x00000080
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_REQUEST_PS_PIPE0 7
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_REQUEST_PS_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_REQUEST_PS_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_REQUEST_BIL_PIPE0 0x00000100
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_REQUEST_BIL_PIPE0 8
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_REQUEST_BIL_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_REQUEST_BIL_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_STALL_PIPE0 0x00000200
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_STALL_PIPE0 9
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_STALL_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_TAG_STALL_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_IDLE_PIPE0 0x00000400
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_IDLE_PIPE0 10
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_IDLE_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_IDLE_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_MISS_REQUEST_PIPE0 0x00000800
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_MISS_REQUEST_PIPE0 11
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_MISS_REQUEST_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_MISS_REQUEST_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_MISS_STALL_PIPE0 0x00001000
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_MISS_STALL_PIPE0 12
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_MISS_STALL_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_MISS_STALL_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_NO_L1_REQUEST_PIPE0 0x00002000
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_NO_L1_REQUEST_PIPE0 13
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_NO_L1_REQUEST_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_NO_L1_REQUEST_PIPE0 0

#define MASK_PERF_TCU_L0_PIPE1_PERF_TCU_L0_PS_HIT_1X_PIPE0 0x00004000
#define SHIFT_PERF_TCU_L0_PIPE1_PERF_TCU_L0_PS_HIT_1X_PIPE0 14
#define REGNUM_PERF_TCU_L0_PIPE1_PERF_TCU_L0_PS_HIT_1X_PIPE0 115
#define SIGNED_PERF_TCU_L0_PIPE1_PERF_TCU_L0_PS_HIT_1X_PIPE0 0



/* register PERF_TCU_L1_PIPE1 */
#define PERF_TCU_L1_PIPE1 116

#define MASK_PERF_TCU_L1_PIPE1_PERF_TCU_L1_OUTSTANDING_PIPE0 0x00000001
#define SHIFT_PERF_TCU_L1_PIPE1_PERF_TCU_L1_OUTSTANDING_PIPE0 0
#define REGNUM_PERF_TCU_L1_PIPE1_PERF_TCU_L1_OUTSTANDING_PIPE0 116
#define SIGNED_PERF_TCU_L1_PIPE1_PERF_TCU_L1_OUTSTANDING_PIPE0 0

#define MASK_PERF_TCU_L1_PIPE1_PERF_TCU_L1_REQUEST_PIPE0 0x00000002
#define SHIFT_PERF_TCU_L1_PIPE1_PERF_TCU_L1_REQUEST_PIPE0 1
#define REGNUM_PERF_TCU_L1_PIPE1_PERF_TCU_L1_REQUEST_PIPE0 116
#define SIGNED_PERF_TCU_L1_PIPE1_PERF_TCU_L1_REQUEST_PIPE0 0

#define MASK_PERF_TCU_L1_PIPE1_PERF_TCU_L1_STALL_PIPE0 0x00000004
#define SHIFT_PERF_TCU_L1_PIPE1_PERF_TCU_L1_STALL_PIPE0 2
#define REGNUM_PERF_TCU_L1_PIPE1_PERF_TCU_L1_STALL_PIPE0 116
#define SIGNED_PERF_TCU_L1_PIPE1_PERF_TCU_L1_STALL_PIPE0 0

#define MASK_PERF_TCU_L1_PIPE1_PERF_TCU_L1_L0_STALL_PIPE0 0x00000008
#define SHIFT_PERF_TCU_L1_PIPE1_PERF_TCU_L1_L0_STALL_PIPE0 3
#define REGNUM_PERF_TCU_L1_PIPE1_PERF_TCU_L1_L0_STALL_PIPE0 116
#define SIGNED_PERF_TCU_L1_PIPE1_PERF_TCU_L1_L0_STALL_PIPE0 0

#define MASK_PERF_TCU_L1_PIPE1_PERF_TCU_L1_MISS_REQUEST_PIPE0 0x00000010
#define SHIFT_PERF_TCU_L1_PIPE1_PERF_TCU_L1_MISS_REQUEST_PIPE0 4
#define REGNUM_PERF_TCU_L1_PIPE1_PERF_TCU_L1_MISS_REQUEST_PIPE0 116
#define SIGNED_PERF_TCU_L1_PIPE1_PERF_TCU_L1_MISS_REQUEST_PIPE0 0

#define MASK_PERF_TCU_L1_PIPE1_PERF_TCU_L1_MISS_STALL_PIPE0 0x00000020
#define SHIFT_PERF_TCU_L1_PIPE1_PERF_TCU_L1_MISS_STALL_PIPE0 5
#define REGNUM_PERF_TCU_L1_PIPE1_PERF_TCU_L1_MISS_STALL_PIPE0 116
#define SIGNED_PERF_TCU_L1_PIPE1_PERF_TCU_L1_MISS_STALL_PIPE0 0

#define MASK_PERF_TCU_L1_PIPE1_PERF_TCU_L1_NO_L2_REQUEST_PIPE0 0x00000040
#define SHIFT_PERF_TCU_L1_PIPE1_PERF_TCU_L1_NO_L2_REQUEST_PIPE0 6
#define REGNUM_PERF_TCU_L1_PIPE1_PERF_TCU_L1_NO_L2_REQUEST_PIPE0 116
#define SIGNED_PERF_TCU_L1_PIPE1_PERF_TCU_L1_NO_L2_REQUEST_PIPE0 0

#define MASK_PERF_TCU_L1_PIPE1_PERF_TCU_L1_IDLE_PIPE0 0x00000080
#define SHIFT_PERF_TCU_L1_PIPE1_PERF_TCU_L1_IDLE_PIPE0 7
#define REGNUM_PERF_TCU_L1_PIPE1_PERF_TCU_L1_IDLE_PIPE0 116
#define SIGNED_PERF_TCU_L1_PIPE1_PERF_TCU_L1_IDLE_PIPE0 0



/* register PERF_DCU_L0L1_0_PIPE1 */
#define PERF_DCU_L0L1_0_PIPE1 117

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS0_REQUEST_PIPE0 0x00000001
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS0_REQUEST_PIPE0 0
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS0_REQUEST_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS0_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS1_REQUEST_PIPE0 0x00000002
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS1_REQUEST_PIPE0 1
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS1_REQUEST_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS1_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS0_STALL_PIPE0 0x00000004
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS0_STALL_PIPE0 2
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS0_STALL_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS0_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS1_STALL_PIPE0 0x00000008
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS1_STALL_PIPE0 3
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS1_STALL_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS1_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS0_WAIT_PIPE0 0x00000010
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS0_WAIT_PIPE0 4
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS0_WAIT_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS0_WAIT_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS1_WAIT_PIPE0 0x00000020
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS1_WAIT_PIPE0 5
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS1_WAIT_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_PDS1_WAIT_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_PDS_HIT_PIPE0 0x00000040
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_PDS_HIT_PIPE0 6
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_PDS_HIT_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_PDS_HIT_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_PDS_MISS_PIPE0 0x00000080
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_PDS_MISS_PIPE0 7
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_PDS_MISS_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_PDS_MISS_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_REQUEST_PIPE0 0x00000100
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_REQUEST_PIPE0 8
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_REQUEST_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_REQUEST_PIPE0 0x00000200
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_REQUEST_PIPE0 9
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_REQUEST_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_STALL_PIPE0 0x00000400
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_STALL_PIPE0 10
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_STALL_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_STALL_PIPE0 0x00000800
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_STALL_PIPE0 11
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_STALL_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WAIT_PIPE0 0x00001000
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WAIT_PIPE0 12
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WAIT_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WAIT_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WAIT_PIPE0 0x00002000
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WAIT_PIPE0 13
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WAIT_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WAIT_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_USSE_HIT_PIPE0 0x00004000
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_USSE_HIT_PIPE0 14
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_USSE_HIT_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_USSE_HIT_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_USSE_MISS_PIPE0 0x00008000
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_USSE_MISS_PIPE0 15
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_USSE_MISS_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_L1_USSE_MISS_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WRITE_REQUEST_PIPE0 0x00010000
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WRITE_REQUEST_PIPE0 16
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WRITE_REQUEST_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WRITE_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WRITE_STALL_PIPE0 0x00020000
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WRITE_STALL_PIPE0 17
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WRITE_STALL_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WRITE_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WRITE_IDLE_PIPE0 0x00040000
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WRITE_IDLE_PIPE0 18
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WRITE_IDLE_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE0_WRITE_IDLE_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WRITE_REQUEST_PIPE0 0x00080000
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WRITE_REQUEST_PIPE0 19
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WRITE_REQUEST_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WRITE_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WRITE_STALL_PIPE0 0x00100000
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WRITE_STALL_PIPE0 20
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WRITE_STALL_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WRITE_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WRITE_IDLE_PIPE0 0x00200000
#define SHIFT_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WRITE_IDLE_PIPE0 21
#define REGNUM_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WRITE_IDLE_PIPE0 117
#define SIGNED_PERF_DCU_L0L1_0_PIPE1_PERF_DCU_USSE1_WRITE_IDLE_PIPE0 0



/* register PERF_DCU_L0L1_1_PIPE1 */
#define PERF_DCU_L0L1_1_PIPE1 118

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_OUTSTANDING_PIPE0 0x00000001
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_OUTSTANDING_PIPE0 0
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_OUTSTANDING_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_OUTSTANDING_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_USE_OUTSTANDING_PIPE0 0x00000002
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_USE_OUTSTANDING_PIPE0 1
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_USE_OUTSTANDING_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_USE_OUTSTANDING_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_PDS_OUTSTANDING_PIPE0 0x00000004
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_PDS_OUTSTANDING_PIPE0 2
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_PDS_OUTSTANDING_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_PDS_OUTSTANDING_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_REQUEST_PIPE0 0x00000008
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_REQUEST_PIPE0 3
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_REQUEST_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_USE_REQUEST_PIPE0 0x00000010
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_USE_REQUEST_PIPE0 4
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_USE_REQUEST_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_USE_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_PDS_REQUEST_PIPE0 0x00000020
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_PDS_REQUEST_PIPE0 5
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_PDS_REQUEST_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_PDS_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_STALL_PIPE0 0x00000040
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_STALL_PIPE0 6
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_STALL_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_USE_STALL_PIPE0 0x00000080
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_USE_STALL_PIPE0 7
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_USE_STALL_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_USE_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_PDS_STALL_PIPE0 0x00000100
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_PDS_STALL_PIPE0 8
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_PDS_STALL_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_PDS_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_OUTSTANDING_PIPE0 0x00000200
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_OUTSTANDING_PIPE0 9
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_OUTSTANDING_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_OUTSTANDING_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_USE_OUTSTANDING_PIPE0 0x00000400
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_USE_OUTSTANDING_PIPE0 10
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_USE_OUTSTANDING_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_USE_OUTSTANDING_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PDS_OUTSTANDING_PIPE0 0x00000800
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PDS_OUTSTANDING_PIPE0 11
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PDS_OUTSTANDING_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PDS_OUTSTANDING_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_REQUEST_PIPE0 0x00001000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_REQUEST_PIPE0 12
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_REQUEST_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_USE_REQUEST_PIPE0 0x00002000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_USE_REQUEST_PIPE0 13
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_USE_REQUEST_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_USE_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PDS_REQUEST_PIPE0 0x00004000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PDS_REQUEST_PIPE0 14
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PDS_REQUEST_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PDS_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_STALL_PIPE0 0x00008000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_STALL_PIPE0 15
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_STALL_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_USE_STALL_PIPE0 0x00010000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_USE_STALL_PIPE0 16
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_USE_STALL_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_USE_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PDS_STALL_PIPE0 0x00020000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PDS_STALL_PIPE0 17
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PDS_STALL_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PDS_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_L1_REQUEST_PIPE0 0x00040000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_L1_REQUEST_PIPE0 18
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_L1_REQUEST_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L0_L1_REQUEST_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_L0_STALL_PIPE0 0x00080000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_L0_STALL_PIPE0 19
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_L0_STALL_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_L0_STALL_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_IDLE_PIPE0 0x00100000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_IDLE_PIPE0 20
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_IDLE_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_IDLE_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PIXEL_HIT_PIPE0 0x00200000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PIXEL_HIT_PIPE0 21
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PIXEL_HIT_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PIXEL_HIT_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PIXEL_MISS_PIPE0 0x00400000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PIXEL_MISS_PIPE0 22
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PIXEL_MISS_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_PIXEL_MISS_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_VERTEX_HIT_PIPE0 0x00800000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_VERTEX_HIT_PIPE0 23
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_VERTEX_HIT_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_VERTEX_HIT_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_VERTEX_MISS_PIPE0 0x01000000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_VERTEX_MISS_PIPE0 24
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_VERTEX_MISS_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_VERTEX_MISS_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_EVENT_HIT_PIPE0 0x02000000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_EVENT_HIT_PIPE0 25
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_EVENT_HIT_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_EVENT_HIT_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_EVENT_MISS_PIPE0 0x04000000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_EVENT_MISS_PIPE0 26
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_EVENT_MISS_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_EVENT_MISS_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_DATA_RETURN_PIPE0 0x08000000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_DATA_RETURN_PIPE0 27
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_DATA_RETURN_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_DATA_RETURN_PIPE0 0

#define MASK_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_DATA_STALL_PIPE0 0x10000000
#define SHIFT_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_DATA_STALL_PIPE0 28
#define REGNUM_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_DATA_STALL_PIPE0 118
#define SIGNED_PERF_DCU_L0L1_1_PIPE1_PERF_DCU_L1_DATA_STALL_PIPE0 0



/* register PERF_TF_0_PIPE1 */
#define PERF_TF_0_PIPE1 119

#define MASK_PERF_TF_0_PIPE1_PERF_TF_DEST_OUTSTANDING_PIPE0 0x00000001
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_DEST_OUTSTANDING_PIPE0 0
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_DEST_OUTSTANDING_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_DEST_OUTSTANDING_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_DEST_STALLED_PIPE0 0x00000002
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_DEST_STALLED_PIPE0 1
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_DEST_STALLED_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_DEST_STALLED_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_DEST_EMPTY_PIPE0 0x00000004
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_DEST_EMPTY_PIPE0 2
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_DEST_EMPTY_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_DEST_EMPTY_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_USSE0_DEP_WRITE_PIPE0 0x00000008
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_USSE0_DEP_WRITE_PIPE0 3
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_USSE0_DEP_WRITE_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_USSE0_DEP_WRITE_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_USSE0_DEP_STALLED_PIPE0 0x00000010
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_USSE0_DEP_STALLED_PIPE0 4
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_USSE0_DEP_STALLED_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_USSE0_DEP_STALLED_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_USSE0_NONDEP_WRITE_PIPE0 0x00000020
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_USSE0_NONDEP_WRITE_PIPE0 5
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_USSE0_NONDEP_WRITE_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_USSE0_NONDEP_WRITE_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_USSE0_NONDEP_STALLED_PIPE0 0x00000040
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_USSE0_NONDEP_STALLED_PIPE0 6
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_USSE0_NONDEP_STALLED_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_USSE0_NONDEP_STALLED_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_USSE0_IDLE_PIPE0 0x00000080
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_USSE0_IDLE_PIPE0 7
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_USSE0_IDLE_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_USSE0_IDLE_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_USSE1_DEP_WRITE_PIPE0 0x00000100
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_USSE1_DEP_WRITE_PIPE0 8
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_USSE1_DEP_WRITE_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_USSE1_DEP_WRITE_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_USSE1_DEP_STALLED_PIPE0 0x00000200
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_USSE1_DEP_STALLED_PIPE0 9
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_USSE1_DEP_STALLED_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_USSE1_DEP_STALLED_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_USSE1_NONDEP_WRITE_PIPE0 0x00000400
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_USSE1_NONDEP_WRITE_PIPE0 10
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_USSE1_NONDEP_WRITE_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_USSE1_NONDEP_WRITE_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_USSE1_NONDEP_STALLED_PIPE0 0x00000800
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_USSE1_NONDEP_STALLED_PIPE0 11
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_USSE1_NONDEP_STALLED_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_USSE1_NONDEP_STALLED_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_USSE1_IDLE_PIPE0 0x00001000
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_USSE1_IDLE_PIPE0 12
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_USSE1_IDLE_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_USSE1_IDLE_PIPE0 0

#define MASK_PERF_TF_0_PIPE1_PERF_TF_IDLE_PIPE0 0x00002000
#define SHIFT_PERF_TF_0_PIPE1_PERF_TF_IDLE_PIPE0 13
#define REGNUM_PERF_TF_0_PIPE1_PERF_TF_IDLE_PIPE0 119
#define SIGNED_PERF_TF_0_PIPE1_PERF_TF_IDLE_PIPE0 0



/* register PERF_PWR_PIPE_PIPE1 */
#define PERF_PWR_PIPE_PIPE1 120

#define MASK_PERF_PWR_PIPE_PIPE1_PERF_PWR_USE_CLK_WAKE_PIPE0 0x00000001
#define SHIFT_PERF_PWR_PIPE_PIPE1_PERF_PWR_USE_CLK_WAKE_PIPE0 0
#define REGNUM_PERF_PWR_PIPE_PIPE1_PERF_PWR_USE_CLK_WAKE_PIPE0 120
#define SIGNED_PERF_PWR_PIPE_PIPE1_PERF_PWR_USE_CLK_WAKE_PIPE0 0

#define MASK_PERF_PWR_PIPE_PIPE1_PERF_PWR_ITR_CLK_WAKE_PIPE0 0x00000002
#define SHIFT_PERF_PWR_PIPE_PIPE1_PERF_PWR_ITR_CLK_WAKE_PIPE0 1
#define REGNUM_PERF_PWR_PIPE_PIPE1_PERF_PWR_ITR_CLK_WAKE_PIPE0 120
#define SIGNED_PERF_PWR_PIPE_PIPE1_PERF_PWR_ITR_CLK_WAKE_PIPE0 0

#define MASK_PERF_PWR_PIPE_PIPE1_PERF_PWR_TEX_CLK_WAKE_PIPE0 0x00000004
#define SHIFT_PERF_PWR_PIPE_PIPE1_PERF_PWR_TEX_CLK_WAKE_PIPE0 2
#define REGNUM_PERF_PWR_PIPE_PIPE1_PERF_PWR_TEX_CLK_WAKE_PIPE0 120
#define SIGNED_PERF_PWR_PIPE_PIPE1_PERF_PWR_TEX_CLK_WAKE_PIPE0 0

#define MASK_PERF_PWR_PIPE_PIPE1_PERF_PWR_DCUL0L1_CLK_WAKE_PIPE0 0x00000008
#define SHIFT_PERF_PWR_PIPE_PIPE1_PERF_PWR_DCUL0L1_CLK_WAKE_PIPE0 3
#define REGNUM_PERF_PWR_PIPE_PIPE1_PERF_PWR_DCUL0L1_CLK_WAKE_PIPE0 120
#define SIGNED_PERF_PWR_PIPE_PIPE1_PERF_PWR_DCUL0L1_CLK_WAKE_PIPE0 0



/* register PERF_PDEBUG_L1_PIPE1 */
#define PERF_PDEBUG_L1_PIPE1 121

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_OUTSTANDING_PIPE0 0x00000001
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_OUTSTANDING_PIPE0 0
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_OUTSTANDING_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_OUTSTANDING_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_REQUEST_PIPE0 0x00000002
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_REQUEST_PIPE0 1
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_REQUEST_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_STALL_PIPE0 0x00000004
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_STALL_PIPE0 2
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_STALL_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_FIFO_STALL_PIPE0 0x00000008
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_FIFO_STALL_PIPE0 3
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_FIFO_STALL_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_FIFO_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_MISS_REQUEST_PIPE0 0x00000010
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_MISS_REQUEST_PIPE0 4
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_MISS_REQUEST_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_MISS_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_MISS_STALL_PIPE0 0x00000020
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_MISS_STALL_PIPE0 5
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_MISS_STALL_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_MISS_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_NO_L2_REQUEST_PIPE0 0x00000040
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_NO_L2_REQUEST_PIPE0 6
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_NO_L2_REQUEST_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_A_L1_NO_L2_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_OUTSTANDING_PIPE0 0x00000080
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_OUTSTANDING_PIPE0 7
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_OUTSTANDING_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_OUTSTANDING_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_REQUEST_PIPE0 0x00000100
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_REQUEST_PIPE0 8
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_REQUEST_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_STALL_PIPE0 0x00000200
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_STALL_PIPE0 9
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_STALL_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_FIFO_STALL_PIPE0 0x00000400
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_FIFO_STALL_PIPE0 10
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_FIFO_STALL_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_FIFO_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_MISS_REQUEST_PIPE0 0x00000800
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_MISS_REQUEST_PIPE0 11
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_MISS_REQUEST_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_MISS_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_MISS_STALL_PIPE0 0x00001000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_MISS_STALL_PIPE0 12
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_MISS_STALL_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_MISS_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_NO_L2_REQUEST_PIPE0 0x00002000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_NO_L2_REQUEST_PIPE0 13
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_NO_L2_REQUEST_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_B_L1_NO_L2_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_OUTSTANDING_PIPE0 0x00004000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_OUTSTANDING_PIPE0 14
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_OUTSTANDING_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_OUTSTANDING_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_REQUEST_PIPE0 0x00008000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_REQUEST_PIPE0 15
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_REQUEST_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_STALL_PIPE0 0x00010000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_STALL_PIPE0 16
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_STALL_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_FIFO_STALL_PIPE0 0x00020000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_FIFO_STALL_PIPE0 17
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_FIFO_STALL_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_FIFO_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_MISS_REQUEST_PIPE0 0x00040000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_MISS_REQUEST_PIPE0 18
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_MISS_REQUEST_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_MISS_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_MISS_STALL_PIPE0 0x00080000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_MISS_STALL_PIPE0 19
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_MISS_STALL_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_MISS_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_NO_L2_REQUEST_PIPE0 0x00100000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_NO_L2_REQUEST_PIPE0 20
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_NO_L2_REQUEST_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_C_L1_NO_L2_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_OUTSTANDING_PIPE0 0x00200000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_OUTSTANDING_PIPE0 21
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_OUTSTANDING_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_OUTSTANDING_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_REQUEST_PIPE0 0x00400000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_REQUEST_PIPE0 22
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_REQUEST_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_STALL_PIPE0 0x00800000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_STALL_PIPE0 23
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_STALL_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_FIFO_STALL_PIPE0 0x01000000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_FIFO_STALL_PIPE0 24
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_FIFO_STALL_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_FIFO_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_MISS_REQUEST_PIPE0 0x02000000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_MISS_REQUEST_PIPE0 25
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_MISS_REQUEST_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_MISS_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_MISS_STALL_PIPE0 0x04000000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_MISS_STALL_PIPE0 26
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_MISS_STALL_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_MISS_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_NO_L2_REQUEST_PIPE0 0x08000000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_NO_L2_REQUEST_PIPE0 27
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_NO_L2_REQUEST_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_D_L1_NO_L2_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_L1_IDLE_PIPE0 0x10000000
#define SHIFT_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_L1_IDLE_PIPE0 28
#define REGNUM_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_L1_IDLE_PIPE0 121
#define SIGNED_PERF_PDEBUG_L1_PIPE1_PERF_PDEBUG_L1_IDLE_PIPE0 0



/* register PERF_PDEBUG_L2_PIPE1 */
#define PERF_PDEBUG_L2_PIPE1 122

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_OUTSTANDING_PIPE0 0x00000001
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_OUTSTANDING_PIPE0 0
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_OUTSTANDING_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_OUTSTANDING_PIPE0 0

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQUEST_PIPE0 0x00000002
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQUEST_PIPE0 1
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQUEST_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQA_REQUEST_PIPE0 0x00000004
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQA_REQUEST_PIPE0 2
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQA_REQUEST_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQA_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQB_REQUEST_PIPE0 0x00000008
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQB_REQUEST_PIPE0 3
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQB_REQUEST_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQB_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQC_REQUEST_PIPE0 0x00000010
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQC_REQUEST_PIPE0 4
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQC_REQUEST_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQC_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQD_REQUEST_PIPE0 0x00000020
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQD_REQUEST_PIPE0 5
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQD_REQUEST_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_REQD_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_STALL_PIPE0 0x00000040
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_STALL_PIPE0 6
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_STALL_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_L1_STALL_PIPE0 0x00000080
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_L1_STALL_PIPE0 7
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_L1_STALL_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_L1_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_BIF_REQUEST_PIPE0 0x00000100
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_BIF_REQUEST_PIPE0 8
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_BIF_REQUEST_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_BIF_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_BIF_STALL_PIPE0 0x00000200
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_BIF_STALL_PIPE0 9
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_BIF_STALL_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_BIF_STALL_PIPE0 0

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_NO_BIF_REQUEST_PIPE0 0x00000400
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_NO_BIF_REQUEST_PIPE0 10
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_NO_BIF_REQUEST_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_NO_BIF_REQUEST_PIPE0 0

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_IDLE_PIPE0 0x00000800
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_IDLE_PIPE0 11
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_IDLE_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_L2_IDLE_PIPE0 0

#define MASK_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_IDLE_PIPE0 0x00001000
#define SHIFT_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_IDLE_PIPE0 12
#define REGNUM_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_IDLE_PIPE0 122
#define SIGNED_PERF_PDEBUG_L2_PIPE1_PERF_PDEBUG_IDLE_PIPE0 0

#endif /* _SGX543_DEBUG_DEFS_H_ */
