{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473822278839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473822278855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 14 11:04:38 2016 " "Processing started: Wed Sep 14 11:04:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473822278855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473822278855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TX_module_Demo -c TX_module_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off TX_module_Demo -c TX_module_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473822278855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1473822279105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace1/newdocument/quartus/rs232/tx_module/tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace1/newdocument/quartus/rs232/tx_module/tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_module " "Found entity 1: TX_module" {  } { { "../RS232/TX_module/TX_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/TX_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473822291308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473822291308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace1/newdocument/quartus/rs232/tx_module/tx_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace1/newdocument/quartus/rs232/tx_module/tx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_control_module " "Found entity 1: tx_control_module" {  } { { "../RS232/TX_module/tx_control_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/tx_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473822291308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473822291308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace1/newdocument/quartus/rs232/tx_module/tx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace1/newdocument/quartus/rs232/tx_module/tx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_bps_module " "Found entity 1: tx_bps_module" {  } { { "../RS232/TX_module/tx_bps_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/tx_bps_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473822291308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473822291308 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tx_module_demo.v 1 1 " "Using design file tx_module_demo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TX_module_Demo " "Found entity 1: TX_module_Demo" {  } { { "tx_module_demo.v" "" { Text "D:/workspace1/NewDocument/Quartus/TX_module_Demo/tx_module_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473822291340 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1473822291340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TX_module_Demo " "Elaborating entity \"TX_module_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1473822291340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_module.v 1 1 " "Using design file control_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control_module " "Found entity 1: control_module" {  } { { "control_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/TX_module_Demo/control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473822291355 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1473822291355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_module control_module:U1 " "Elaborating entity \"control_module\" for hierarchy \"control_module:U1\"" {  } { { "TX_module_Demo.v" "U1" { Text "D:/workspace1/NewDocument/Quartus/TX_module_Demo/TX_module_Demo.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473822291355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_module TX_module:U2 " "Elaborating entity \"TX_module\" for hierarchy \"TX_module:U2\"" {  } { { "TX_module_Demo.v" "U2" { Text "D:/workspace1/NewDocument/Quartus/TX_module_Demo/TX_module_Demo.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473822291355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_bps_module TX_module:U2\|tx_bps_module:U1 " "Elaborating entity \"tx_bps_module\" for hierarchy \"TX_module:U2\|tx_bps_module:U1\"" {  } { { "../RS232/TX_module/TX_module.v" "U1" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/TX_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473822291355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_control_module TX_module:U2\|tx_control_module:U2 " "Elaborating entity \"tx_control_module\" for hierarchy \"TX_module:U2\|tx_control_module:U2\"" {  } { { "../RS232/TX_module/TX_module.v" "U2" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/TX_module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473822291355 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RS232/TX_module/tx_control_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/tx_control_module.v" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1473822291808 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1473822291808 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1473822291932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1473822292478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473822292478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1473822292556 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1473822292556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1473822292556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1473822292556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473822292572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 14 11:04:52 2016 " "Processing ended: Wed Sep 14 11:04:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473822292572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473822292572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473822292572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473822292572 ""}
