<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 128 inputs.</message_text>
		<phase>sched</phase>
		<order>37</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DFT_compute_RAM_8X1_1</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>204</source_line>
		<phase>sched</phase>
		<order>38</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DFT_compute_RAM_8X8_2</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>204</source_line>
		<phase>sched</phase>
		<order>39</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DFT_compute_RAM_8X23_3</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>204</source_line>
		<phase>sched</phase>
		<order>40</order>
	</message>
	<resource>
		<res_id>95</res_id>
		<opcode>136</opcode>
		<opcode>137</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>97</res_id>
		<opcode>140</opcode>
		<opcode>141</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>99</res_id>
		<opcode>144</opcode>
		<opcode>145</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>94</res_id>
		<opcode>134</opcode>
		<opcode>135</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>96</res_id>
		<opcode>138</opcode>
		<opcode>139</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>98</res_id>
		<opcode>142</opcode>
		<opcode>143</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>73</res_id>
		<opcode>113</opcode>
		<latency>0</latency>
		<delay>0.0976</delay>
		<module_name>DFT_compute_Add_4U_9_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>13.4577</unit_area>
		<comb_area>13.4577</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>74</res_id>
		<opcode>114</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DFT_compute_Add_2U_6_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>5.4720</unit_area>
		<comb_area>5.4720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>71</res_id>
		<opcode>111</opcode>
		<latency>0</latency>
		<delay>0.0360</delay>
		<module_name>DFT_compute_LessThan_1U_14_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>5.2497</unit_area>
		<comb_area>5.2497</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>78</res_id>
		<opcode>118</opcode>
		<latency>0</latency>
		<delay>0.1761</delay>
		<module_name>DFT_compute_LessThan_3Ux8U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>16.7580</unit_area>
		<comb_area>16.7580</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>69</res_id>
		<opcode>109</opcode>
		<latency>0</latency>
		<delay>0.0544</delay>
		<module_name>DFT_compute_LeftShift_5S_16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;&lt;</label>
		<unit_area>10.6020</unit_area>
		<comb_area>10.6020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>80</res_id>
		<opcode>120</opcode>
		<latency>0</latency>
		<delay>1.8615</delay>
		<module_name>DFT_compute_int_to_cynw_cm_float_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>2327.5494</unit_area>
		<comb_area>2327.5494</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>67</res_id>
		<opcode>105</opcode>
		<opcode>107</opcode>
		<latency>9</latency>
		<setup_time>0.1299</setup_time>
		<delay>0.1153</delay>
		<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<unit_area>3989.4000</unit_area>
		<comb_area>2287.6000</comb_area>
		<seq_area>1701.8000</seq_area>
		<reg_bits>256</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>61</res_id>
		<opcode>90</opcode>
		<opcode>91</opcode>
		<latency>0</latency>
		<delay>4.4931</delay>
		<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_cos_i</label>
		<unit_area>9915.5000</unit_area>
		<comb_area>9915.5000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>55</res_id>
		<opcode>78</opcode>
		<opcode>79</opcode>
		<latency>0</latency>
		<delay>4.6987</delay>
		<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_sin_i</label>
		<unit_area>9828.4000</unit_area>
		<comb_area>9828.4000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>51</res_id>
		<opcode>70</opcode>
		<opcode>71</opcode>
		<latency>0</latency>
		<delay>1.8863</delay>
		<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_add_i</label>
		<unit_area>2214.2000</unit_area>
		<comb_area>2214.2000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>82</res_id>
		<opcode>122</opcode>
		<latency>0</latency>
		<delay>0.1623</delay>
		<module_name>DFT_compute_Add_3Ux3U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>31.5837</unit_area>
		<comb_area>31.5837</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>47</res_id>
		<opcode>62</opcode>
		<opcode>63</opcode>
		<latency>0</latency>
		<delay>1.4061</delay>
		<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_mul_i</label>
		<unit_area>4671.6000</unit_area>
		<comb_area>4671.6000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>83</res_id>
		<opcode>123</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DFT_compute_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>84</res_id>
		<opcode>124</opcode>
		<latency>0</latency>
		<delay>0.2741</delay>
		<module_name>DFT_compute_Add_8Ux8U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>95.8797</unit_area>
		<comb_area>95.8797</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>72</res_id>
		<opcode>112</opcode>
		<latency>0</latency>
		<delay>0.1790</delay>
		<module_name>DFT_compute_Add_8U_12_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>46.0674</unit_area>
		<comb_area>46.0674</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>87</res_id>
		<opcode>127</opcode>
		<latency>0</latency>
		<delay>0.1935</delay>
		<module_name>DFT_compute_LessThan_8Ux8U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>45.5544</unit_area>
		<comb_area>45.5544</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>88</res_id>
		<opcode>128</opcode>
		<latency>0</latency>
		<delay>0.0976</delay>
		<module_name>DFT_compute_Add_2Ux1U_3U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>12.7737</unit_area>
		<comb_area>12.7737</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.0626</delay>
		<module_name>DFT_compute_LessThanEQ_1U_15_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;=</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>computation</thread>
		<op>
			<id>13373</id>
			<opcode>137</opcode>
			<source_loc>31354</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13374</id>
			<opcode>141</opcode>
			<source_loc>31354</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13377</id>
			<opcode>145</opcode>
			<source_loc>31354</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13378</id>
			<opcode>141</opcode>
			<source_loc>31354</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13379</id>
			<opcode>137</opcode>
			<source_loc>31354</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13380</id>
			<opcode>135</opcode>
			<source_loc>31462</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13381</id>
			<opcode>139</opcode>
			<source_loc>31462</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13384</id>
			<opcode>143</opcode>
			<source_loc>31462</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13385</id>
			<opcode>139</opcode>
			<source_loc>31462</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13386</id>
			<opcode>135</opcode>
			<source_loc>31462</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13387</id>
			<opcode>143</opcode>
			<source_loc>31595</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13388</id>
			<opcode>139</opcode>
			<source_loc>31595</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13389</id>
			<opcode>135</opcode>
			<source_loc>31595</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>13180</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4945</sub_loc>
		</source_loc>
		<op>
			<id>13181</id>
			<opcode>113</opcode>
			<source_loc>4945</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>13182</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23964</sub_loc>
		</source_loc>
		<op>
			<id>13183</id>
			<opcode>114</opcode>
			<source_loc>23964</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>13184</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23951,23950</sub_loc>
		</source_loc>
		<op>
			<id>13185</id>
			<opcode>111</opcode>
			<source_loc>23951,23950</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13186</id>
			<opcode>118</opcode>
			<source_loc>23973</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13390</id>
			<opcode>142</opcode>
			<source_loc>31626</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13393</id>
			<opcode>138</opcode>
			<source_loc>31626</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13394</id>
			<opcode>134</opcode>
			<source_loc>31626</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13399</id>
			<opcode>142</opcode>
			<source_loc>31634</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13400</id>
			<opcode>143</opcode>
			<source_loc>31636</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13401</id>
			<opcode>138</opcode>
			<source_loc>31634</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13402</id>
			<opcode>139</opcode>
			<source_loc>31636</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13403</id>
			<opcode>134</opcode>
			<source_loc>31634</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13404</id>
			<opcode>135</opcode>
			<source_loc>31636</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13405</id>
			<opcode>143</opcode>
			<source_loc>31641</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13406</id>
			<opcode>139</opcode>
			<source_loc>31641</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13407</id>
			<opcode>135</opcode>
			<source_loc>31641</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13408</id>
			<opcode>144</opcode>
			<source_loc>31645</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13409</id>
			<opcode>140</opcode>
			<source_loc>31645</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13410</id>
			<opcode>136</opcode>
			<source_loc>31645</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13411</id>
			<opcode>144</opcode>
			<source_loc>31653</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13412</id>
			<opcode>145</opcode>
			<source_loc>31655</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13413</id>
			<opcode>140</opcode>
			<source_loc>31653</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13414</id>
			<opcode>141</opcode>
			<source_loc>31655</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13415</id>
			<opcode>136</opcode>
			<source_loc>31653</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13416</id>
			<opcode>137</opcode>
			<source_loc>31655</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13418</id>
			<opcode>145</opcode>
			<source_loc>31660</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13420</id>
			<opcode>141</opcode>
			<source_loc>31660</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13421</id>
			<opcode>137</opcode>
			<source_loc>31660</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>13199</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>24069</sub_loc>
		</source_loc>
		<op>
			<id>13200</id>
			<opcode>113</opcode>
			<source_loc>24069</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>13201</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>25128,25126</sub_loc>
		</source_loc>
		<op>
			<id>13202</id>
			<opcode>109</opcode>
			<source_loc>25128,25126</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="5">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>13203</id>
			<opcode>120</opcode>
			<source_loc>25163,25162,25161,25251,31970,25254,24191,25258,31972,25263,25262,31973,25296,31988,40487,25300,40482,40477,40472,40467,40462,37730,37735,37704,37709,37678,37683,37652,37657,37626,37631,38456,38461,40452,40447,40442,40437,40432,40427,40422,40417,37964,37969,37938,37943,37912,37917,37886,37891,37860,37865,37834,37839,37808,37813,37782,37787,37761,40407,40402,40397,40392,40387,40382,40377,38172,38177,38146,38151,38120,38125,38094,38099,38068,38073,38042,38047,38016,38021,40367,40362,40357,40352,40347,40342,40322,38406,38411,38380,38385,38354,38359,38328,38333,38302,38307,38276,38281,38250,38255,38224,38229,38203,37995,25310,31992,24176,25308,25307,31991,25309,25305,25304,31990,25312,31993,25319,25318,31995,25316,31996,31994,25326,25325,31999,25364,32014,25363,40323,25359,25358,32008,25356,32009,25399,25398,32023,40325,40298,25349,25347,25345,25344,25343,32006,32005,25338,25337,32003,40324,25334,25333,25332,25331,32002,32001,40511,40496,32035,25211,40512,40497,25218,25407,40327,32026,25320,25257,31998,25174,40513,40299,25420,32033,25177</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13204</id>
			<opcode>107</opcode>
			<source_loc>25484</source_loc>
			<port>
				<name>clk</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_sign</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13205</id>
			<opcode>91</opcode>
			<source_loc>25912</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13206</id>
			<opcode>79</opcode>
			<source_loc>26036</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13207</id>
			<opcode>71</opcode>
			<source_loc>26170</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13208</id>
			<opcode>122</opcode>
			<source_loc>26305</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13423</id>
			<opcode>142</opcode>
			<source_loc>32221,32311</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13424</id>
			<opcode>138</opcode>
			<source_loc>32221,32311</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13426</id>
			<opcode>134</opcode>
			<source_loc>32221,32311</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13212</id>
			<opcode>63</opcode>
			<source_loc>26323</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13428</id>
			<opcode>144</opcode>
			<source_loc>32243,32290</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13429</id>
			<opcode>140</opcode>
			<source_loc>32243,32290</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13431</id>
			<opcode>136</opcode>
			<source_loc>32243,32290</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13216</id>
			<opcode>63</opcode>
			<source_loc>26456</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13217</id>
			<opcode>123</opcode>
			<source_loc>26589</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13218</id>
			<opcode>71</opcode>
			<source_loc>26597</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13219</id>
			<opcode>63</opcode>
			<source_loc>26737</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13220</id>
			<opcode>63</opcode>
			<source_loc>26869</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13221</id>
			<opcode>71</opcode>
			<source_loc>27010</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13432</id>
			<opcode>134</opcode>
			<source_loc>32361</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13436</id>
			<opcode>138</opcode>
			<source_loc>32361</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13437</id>
			<opcode>142</opcode>
			<source_loc>32361</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13225</id>
			<opcode>123</opcode>
			<source_loc>27151</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13226</id>
			<opcode>71</opcode>
			<source_loc>27159</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13438</id>
			<opcode>143</opcode>
			<source_loc>32374</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13439</id>
			<opcode>139</opcode>
			<source_loc>32374</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13440</id>
			<opcode>135</opcode>
			<source_loc>32374</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13441</id>
			<opcode>136</opcode>
			<source_loc>32389</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13442</id>
			<opcode>140</opcode>
			<source_loc>32389</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13443</id>
			<opcode>144</opcode>
			<source_loc>32389</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13230</id>
			<opcode>123</opcode>
			<source_loc>27304</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13231</id>
			<opcode>71</opcode>
			<source_loc>27312</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13444</id>
			<opcode>145</opcode>
			<source_loc>32402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13445</id>
			<opcode>141</opcode>
			<source_loc>32402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13446</id>
			<opcode>137</opcode>
			<source_loc>32402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13447</id>
			<opcode>134</opcode>
			<source_loc>32417</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13448</id>
			<opcode>138</opcode>
			<source_loc>32417</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13449</id>
			<opcode>142</opcode>
			<source_loc>32417</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13235</id>
			<opcode>71</opcode>
			<source_loc>27465</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13450</id>
			<opcode>143</opcode>
			<source_loc>32430</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13451</id>
			<opcode>139</opcode>
			<source_loc>32430</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13452</id>
			<opcode>135</opcode>
			<source_loc>32430</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13453</id>
			<opcode>136</opcode>
			<source_loc>32445</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13454</id>
			<opcode>140</opcode>
			<source_loc>32445</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13455</id>
			<opcode>144</opcode>
			<source_loc>32445</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13239</id>
			<opcode>71</opcode>
			<source_loc>27618</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13456</id>
			<opcode>145</opcode>
			<source_loc>32458</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13457</id>
			<opcode>141</opcode>
			<source_loc>32458</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13458</id>
			<opcode>137</opcode>
			<source_loc>32458</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13240</id>
			<opcode>124</opcode>
			<source_loc>27744</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>13241</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>27747</sub_loc>
		</source_loc>
		<op>
			<id>13242</id>
			<opcode>112</opcode>
			<source_loc>27747</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13243</id>
			<opcode>127</opcode>
			<source_loc>25894</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13244</id>
			<opcode>128</opcode>
			<source_loc>24088</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>13245</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>25124,25123</sub_loc>
		</source_loc>
		<op>
			<id>13246</id>
			<opcode>5</opcode>
			<source_loc>25124,25123</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13459</id>
			<opcode>142</opcode>
			<source_loc>32497</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13460</id>
			<opcode>138</opcode>
			<source_loc>32497</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13461</id>
			<opcode>134</opcode>
			<source_loc>32497</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13462</id>
			<opcode>144</opcode>
			<source_loc>32529</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13463</id>
			<opcode>140</opcode>
			<source_loc>32529</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13464</id>
			<opcode>136</opcode>
			<source_loc>32529</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13465</id>
			<opcode>145</opcode>
			<source_loc>32644</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13466</id>
			<opcode>141</opcode>
			<source_loc>32644</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13467</id>
			<opcode>137</opcode>
			<source_loc>32644</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13468</id>
			<opcode>143</opcode>
			<source_loc>32757</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13469</id>
			<opcode>139</opcode>
			<source_loc>32757</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13470</id>
			<opcode>135</opcode>
			<source_loc>32757</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>13253</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4991</sub_loc>
		</source_loc>
		<op>
			<id>13254</id>
			<opcode>113</opcode>
			<source_loc>4991</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>90</res_id>
		<opcode>130</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>DFT_compute_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>13480</id>
			<opcode>130</opcode>
			<source_loc>18206,18205,18204,18203,40530,18235,18236,18237,18239,18238,8757,18233,18266,18269,18268,18267,18265,18278,18279,18281,18280</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>68</res_id>
		<opcode>108</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DFT_compute_N_Muxb_1_2_18_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>13481</id>
			<opcode>108</opcode>
			<source_loc>40532</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>91</res_id>
		<opcode>131</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>13482</id>
			<opcode>131</opcode>
			<source_loc>17319</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>13483</id>
			<opcode>108</opcode>
			<source_loc>40533</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>92</res_id>
		<opcode>132</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DFT_compute_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>13484</id>
			<opcode>132</opcode>
			<source_loc>16168</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>13485</id>
			<opcode>131</opcode>
			<source_loc>15976</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>93</res_id>
		<opcode>133</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>13486</id>
			<opcode>133</opcode>
			<source_loc>15886</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>13487</id>
			<opcode>123</opcode>
			<source_loc>15546</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_1</thread>
		<op>
			<id>13488</id>
			<opcode>132</opcode>
			<source_loc>15542</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>13489</id>
			<opcode>131</opcode>
			<source_loc>15046</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_1</thread>
		<op>
			<id>13490</id>
			<opcode>133</opcode>
			<source_loc>14895</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
		<op>
			<id>13491</id>
			<opcode>123</opcode>
			<source_loc>14247</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_real.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>36</source_line>
		<phase>sched</phase>
		<order>44</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1733</source_line>
		<phase>sched</phase>
		<order>45</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1796</source_line>
		<phase>sched</phase>
		<order>46</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1839</source_line>
		<phase>sched</phase>
		<order>47</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1877</source_line>
		<phase>sched</phase>
		<order>48</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>5150</source_line>
		<phase>sched</phase>
		<order>49</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>5166</source_line>
		<phase>sched</phase>
		<order>50</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
		<source_line>1339</source_line>
		<phase>sched</phase>
		<order>51</order>
	</message>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_1</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_1</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_1</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_1</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_1</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>computation</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>17</value>
	</sched_order>
	<source_loc>
		<id>13535</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>18159,18159</sub_loc>
	</source_loc>
	<source_loc>
		<id>13536</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17341</opcode>
		<sub_loc>18159,18159</sub_loc>
	</source_loc>
	<source_loc>
		<id>13538</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33780</sub_loc>
	</source_loc>
	<source_loc>
		<id>13537</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33780</sub_loc>
	</source_loc>
	<source_loc>
		<id>13540</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18159</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Muxb_1_2_18_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>13550</id>
			<opcode>2</opcode>
			<source_loc>40532</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>13543</id>
			<source_loc>18131</source_loc>
			<order>1</order>
			<sig_name>i_real_m_unvalidated_req</sig_name>
			<label>i_real.m_unvalidated_req:i_real_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13544</id>
			<source_loc>33780</source_loc>
			<order>2</order>
			<sig_name>i_real_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_real_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13545</id>
			<source_loc>13540</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_i_real_m_unvalidated_req_next</sig_name>
			<label>i_real.m_unvalidated_req:gen_unvalidated_req_i_real_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_i_real_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13546</id>
			<source_loc>18145</source_loc>
			<order>4</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>i_real.m_busy_req_0:i_real_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13547</id>
			<source_loc>18156</source_loc>
			<order>5</order>
			<sig_name>i_real_vld</sig_name>
			<label>i_real.vld:i_real_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>i_real_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13548</id>
			<source_loc>13481</source_loc>
			<order>6</order>
			<instance_name>DFT_compute_N_Muxb_1_2_18_4_1</instance_name>
			<opcode>2</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13549</id>
			<source_loc>13536</source_loc>
			<order>7</order>
			<sig_name>i_real_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_real_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>i_real_vld</port_name>
				<state>13</state>
				<source_loc>13547</source_loc>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>13546</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>18159</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>13549</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>13539</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>13543</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>i_real_vld</port_name>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>13566</id>
			<source_loc>13543</source_loc>
			<name>i_real_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_real_m_unvalidated_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13567</id>
			<source_loc>13549</source_loc>
			<name>i_real_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_real_m_unvalidated_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>71</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>33228</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>71</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8758</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13569</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15873</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>13570</id>
			<source_loc>15870</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_req_m_prev_trig_req</sig_name>
			<label>o_dft_real.m_req.m_prev_trig_req:o_dft_real_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>10</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13571</id>
			<source_loc>15874</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>o_dft_real.m_req.m_trig_req:o_dft_real_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>11</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13572</id>
			<source_loc>13569</source_loc>
			<order>3</order>
			<sig_name>o_dft_real_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_dft_real_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>13572</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>13571</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>13570</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>13578</id>
			<source_loc>13570</source_loc>
			<name>o_dft_real_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_dft_real_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>10</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13579</id>
			<source_loc>13572</source_loc>
			<name>o_dft_real_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_dft_real_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>12</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>99</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>33239</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>99</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8770</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13580</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14882</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<io_op>
			<id>13583</id>
			<source_loc>14879</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_req_m_prev_trig_req</sig_name>
			<label>o_dft_imag.m_req.m_prev_trig_req:o_dft_imag_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>13</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13584</id>
			<source_loc>14883</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>o_dft_imag.m_req.m_trig_req:o_dft_imag_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>14</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13585</id>
			<source_loc>13580</source_loc>
			<order>3</order>
			<sig_name>o_dft_imag_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_dft_imag_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>15</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>13585</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>13584</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>13583</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<reg_op>
			<id>13591</id>
			<source_loc>13583</source_loc>
			<name>o_dft_imag_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_dft_imag_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>13</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13592</id>
			<source_loc>13585</source_loc>
			<name>o_dft_imag_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_dft_imag_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>15</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>118</id>
			<thread>gen_prev_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>33247</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>118</id>
			<thread>gen_prev_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8779</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13598</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18279</sub_loc>
	</source_loc>
	<source_loc>
		<id>13599</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18279</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>13600</id>
			<source_loc>40530</source_loc>
			<order>1</order>
			<sig_name>i_real_vld</sig_name>
			<label>vld:i_real_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>16</id>
				<op_kind>input</op_kind>
				<object>i_real_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13601</id>
			<source_loc>18236</source_loc>
			<order>2</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_real_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>17</id>
				<op_kind>input</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13604</id>
			<source_loc>18237</source_loc>
			<order>3</order>
			<sig_name>i_real_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_real_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>18</id>
				<op_kind>input</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13605</id>
			<source_loc>13480</source_loc>
			<order>4</order>
			<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			<opcode>130</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>19</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13606</id>
			<source_loc>18235</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_real.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>20</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13607</id>
			<source_loc>18266</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_real.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>21</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13608</id>
			<source_loc>13598</source_loc>
			<order>7</order>
			<sig_name>gen_busy_i_real_m_data_is_invalid_next</sig_name>
			<label>i_real.m_data_is_invalid:gen_busy_i_real_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>22</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_i_real_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13609</id>
			<source_loc>18253</source_loc>
			<order>8</order>
			<sig_name>i_real_m_busy_internal</sig_name>
			<label>i_real.m_busy_internal:i_real_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>23</id>
				<op_kind>output</op_kind>
				<object>i_real_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13610</id>
			<source_loc>18256</source_loc>
			<order>9</order>
			<sig_name>i_real_busy</sig_name>
			<label>i_real.busy:i_real_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>24</id>
				<op_kind>output</op_kind>
				<object>i_real_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13611</id>
			<source_loc>18276</source_loc>
			<order>10</order>
			<sig_name>i_real_m_data_is_valid</sig_name>
			<label>i_real.m_data_is_valid:i_real_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>i_real_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13632</id>
			<source_loc>13599</source_loc>
			<order>11</order>
			<sig_name>i_real_m_data_is_invalid</sig_name>
			<label>i_real.m_data_is_invalid:i_real_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>26</id>
				<op_kind>output</op_kind>
				<object>i_real_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>13601</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>13632</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>13604</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>13632</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>13601</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>13611</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>13604</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>13611</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>13601</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
				<state>7</state>
				<source_loc>13610</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>13604</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
				<state>7</state>
				<source_loc>13610</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>13601</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>13609</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>13604</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>13609</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>i_real_vld</port_name>
				<state>6</state>
				<source_loc>13600</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>13609</source_loc>
			</path_node>
			<delay>0.2671</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>i_real_vld</port_name>
				<state>6</state>
				<source_loc>13600</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
				<state>7</state>
				<source_loc>13610</source_loc>
			</path_node>
			<delay>0.2671</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>i_real_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
			</path_node>
			<delay>0.2671</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>i_real_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
			</path_node>
			<delay>0.2671</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>68</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>33227</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>68</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8757</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13640</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>16652,16652</sub_loc>
	</source_loc>
	<source_loc>
		<id>13641</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17340</opcode>
		<sub_loc>16652,16652</sub_loc>
	</source_loc>
	<source_loc>
		<id>13645</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33922</sub_loc>
	</source_loc>
	<source_loc>
		<id>13644</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33922</sub_loc>
	</source_loc>
	<source_loc>
		<id>13647</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>16652</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>13662</id>
			<opcode>2</opcode>
			<source_loc>40533</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>13653</id>
			<source_loc>16642</source_loc>
			<order>1</order>
			<sig_name>i_real_m_vld_reg</sig_name>
			<label>i_real.m_vld_reg:i_real_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>30</id>
				<op_kind>output</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13654</id>
			<source_loc>33922</source_loc>
			<order>2</order>
			<sig_name>i_real_m_vld_reg</sig_name>
			<label>m_vld_reg:i_real_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13655</id>
			<source_loc>13647</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_i_real_m_vld_reg_next</sig_name>
			<label>i_real.m_vld_reg:gen_do_reg_vld_i_real_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>32</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_i_real_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13658</id>
			<source_loc>16649</source_loc>
			<order>4</order>
			<sig_name>i_real_m_busy_internal</sig_name>
			<label>m_busy_internal:i_real_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>33</id>
				<op_kind>input</op_kind>
				<object>i_real_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13659</id>
			<source_loc>16653</source_loc>
			<order>5</order>
			<sig_name>i_real_vld</sig_name>
			<label>vld:i_real_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>34</id>
				<op_kind>input</op_kind>
				<object>i_real_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13660</id>
			<source_loc>13483</source_loc>
			<order>6</order>
			<instance_name>DFT_compute_N_Muxb_1_2_18_4_3</instance_name>
			<opcode>2</opcode>
			<label>MUX(2)</label>
			<op>
				<id>35</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3056000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13661</id>
			<source_loc>13641</source_loc>
			<order>7</order>
			<sig_name>i_real_m_vld_reg</sig_name>
			<label>m_vld_reg:i_real_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7844</delay>
				<port_name>i_real_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>13658</source_loc>
			</path_node>
			<delay>4.7844</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1671</delay>
				<port_name>i_real_vld</port_name>
				<state>13</state>
				<source_loc>13659</source_loc>
			</path_node>
			<delay>0.1671</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>16652</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>13661</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>13646</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>13653</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7844</delay>
				<port_name>i_real_m_busy_internal</port_name>
			</path_node>
			<delay>4.7844</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1671</delay>
				<port_name>i_real_vld</port_name>
			</path_node>
			<delay>0.1671</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>13669</id>
			<source_loc>13653</source_loc>
			<name>i_real_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_real_m_vld_reg</instance_name>
			<op>
				<id>30</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13672</id>
			<source_loc>13661</source_loc>
			<name>i_real_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_real_m_vld_reg</instance_name>
			<op>
				<id>36</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>85</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>33233</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>85</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8763</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13674</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15878,15878</sub_loc>
	</source_loc>
	<source_loc>
		<id>13675</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17362</opcode>
		<sub_loc>15878,15878</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>13678</id>
			<source_loc>15884</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_real_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>40</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13679</id>
			<source_loc>15885</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_dft_real_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13680</id>
			<source_loc>13486</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>133</opcode>
			<label>^</label>
			<op>
				<id>42</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13685</id>
			<source_loc>13675</source_loc>
			<order>4</order>
			<sig_name>o_dft_real_m_req_active_s</sig_name>
			<label>o_dft_real.m_req_active:o_dft_real_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>43</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>13679</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13685</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>13678</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13685</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>13679</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>13678</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>96</id>
			<thread>gen_active_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>33238</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>96</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8769</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13688</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>16165,16165</sub_loc>
	</source_loc>
	<source_loc>
		<id>13689</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17013</opcode>
		<sub_loc>16165,16165</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>42</res_id>
		<opcode>56</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>13692</id>
			<source_loc>16166</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_unacked_req</sig_name>
			<label>o_dft_real.m_unacked_req:o_dft_real_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>46</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13693</id>
			<source_loc>16167</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_m_req_active_s</sig_name>
			<label>m_req_active:o_dft_real_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>47</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13694</id>
			<source_loc>13484</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>132</opcode>
			<label>|</label>
			<op>
				<id>48</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13695</id>
			<source_loc>13689</source_loc>
			<order>4</order>
			<sig_name>o_dft_real_vld</sig_name>
			<label>o_dft_real.vld:o_dft_real_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>49</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8152</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13693</source_loc>
			</path_node>
			<delay>4.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13693</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_vld</port_name>
				<state>3</state>
				<source_loc>13695</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>13692</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_vld</port_name>
				<state>3</state>
				<source_loc>13695</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>13692</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8152</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
			</path_node>
			<delay>4.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>87</id>
			<thread>gen_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>33234</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>87</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8764</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13703</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15975</sub_loc>
	</source_loc>
	<source_loc>
		<id>13701</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15973,15973</sub_loc>
	</source_loc>
	<source_loc>
		<id>13702</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17278</opcode>
		<sub_loc>15973,15973</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>13705</id>
			<source_loc>13703</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_0_o_dft_real_vld_prev</sig_name>
			<label>o_dft_real.vld:gen_stalling_0_o_dft_real_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_o_dft_real_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13706</id>
			<source_loc>15974</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_busy</sig_name>
			<label>o_dft_real.busy:o_dft_real_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>53</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13707</id>
			<source_loc>13485</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			<opcode>131</opcode>
			<label>&amp;</label>
			<op>
				<id>54</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1456000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13708</id>
			<source_loc>13702</source_loc>
			<order>4</order>
			<sig_name>o_dft_real_m_stalling</sig_name>
			<label>o_dft_real.m_stalling:o_dft_real_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2111000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>o_dft_real_busy</port_name>
				<state>5</state>
				<source_loc>13706</source_loc>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7456</delay>
				<port_name>o_dft_real_vld</port_name>
				<state>4</state>
				<source_loc>15975</source_loc>
			</path_node>
			<delay>4.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_dft_real_vld</port_name>
				<state>4</state>
				<source_loc>15975</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_stalling</port_name>
				<state>5</state>
				<source_loc>13708</source_loc>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>o_dft_real_busy</port_name>
				<state>5</state>
				<source_loc>13706</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_stalling</port_name>
				<state>5</state>
				<source_loc>13708</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>o_dft_real_busy</port_name>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7456</delay>
				<port_name>o_dft_real_vld</port_name>
			</path_node>
			<delay>4.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_dft_real_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_stalling</port_name>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>o_dft_real_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_stalling</port_name>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>92</id>
			<thread>gen_stalling_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>33236</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>92</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8766</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13713</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>16155</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>13714</id>
			<source_loc>16148</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_unacked_req</sig_name>
			<label>m_unacked_req:o_dft_real_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>58</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13715</id>
			<source_loc>16156</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_m_stalling</sig_name>
			<label>m_stalling:o_dft_real_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>59</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13716</id>
			<source_loc>13713</source_loc>
			<order>3</order>
			<sig_name>o_dft_real_m_unacked_req</sig_name>
			<label>m_unacked_req:o_dft_real_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>60</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_real_m_stalling</port_name>
				<state>11</state>
				<source_loc>13715</source_loc>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>13716</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>13714</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_real_m_stalling</port_name>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>13718</id>
			<source_loc>13714</source_loc>
			<name>o_dft_real_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_dft_real_m_unacked_req</instance_name>
			<op>
				<id>58</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13719</id>
			<source_loc>13716</source_loc>
			<name>o_dft_real_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_dft_real_m_unacked_req</instance_name>
			<op>
				<id>60</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>90</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>33235</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>90</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8765</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13720</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15544,15544</sub_loc>
	</source_loc>
	<source_loc>
		<id>13721</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17290</opcode>
		<sub_loc>15544,15544</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>13723</id>
			<source_loc>15545</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_real_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>61</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13724</id>
			<source_loc>13487</source_loc>
			<order>2</order>
			<instance_name>DFT_compute_Not_1U_1U_1_7</instance_name>
			<opcode>123</opcode>
			<label>!</label>
			<op>
				<id>62</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13725</id>
			<source_loc>13721</source_loc>
			<order>3</order>
			<sig_name>o_dft_real_m_req_m_next_trig_req</sig_name>
			<label>o_dft_real.m_req.m_next_trig_req:o_dft_real_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>13723</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>13725</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>13723</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DFT_compute_Not_1U_1U_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>104</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>33241</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>104</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8772</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13728</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14887,14887</sub_loc>
	</source_loc>
	<source_loc>
		<id>13729</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17387</opcode>
		<sub_loc>14887,14887</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_1</thread>
		<io_op>
			<id>13732</id>
			<source_loc>14893</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_imag_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>65</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13733</id>
			<source_loc>14894</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_dft_imag_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>66</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13734</id>
			<source_loc>13490</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			<opcode>133</opcode>
			<label>^</label>
			<op>
				<id>67</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13735</id>
			<source_loc>13729</source_loc>
			<order>4</order>
			<sig_name>o_dft_imag_m_req_active_s</sig_name>
			<label>o_dft_imag.m_req_active:o_dft_imag_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>68</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>13733</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13735</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>13732</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13735</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>13733</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>13732</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>115</id>
			<thread>gen_active_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>33246</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>115</id>
			<thread>gen_active_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8778</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13738</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15539,15539</sub_loc>
	</source_loc>
	<source_loc>
		<id>13739</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17008</opcode>
		<sub_loc>15539,15539</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_1</thread>
		<io_op>
			<id>13742</id>
			<source_loc>15540</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_unacked_req</sig_name>
			<label>o_dft_imag.m_unacked_req:o_dft_imag_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>71</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13743</id>
			<source_loc>15541</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_m_req_active_s</sig_name>
			<label>m_req_active:o_dft_imag_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>72</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13744</id>
			<source_loc>13488</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			<opcode>132</opcode>
			<label>|</label>
			<op>
				<id>73</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13745</id>
			<source_loc>13739</source_loc>
			<order>4</order>
			<sig_name>o_dft_imag_vld</sig_name>
			<label>o_dft_imag.vld:o_dft_imag_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>74</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8152</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13743</source_loc>
			</path_node>
			<delay>4.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13743</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_vld</port_name>
				<state>3</state>
				<source_loc>13745</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>13742</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_vld</port_name>
				<state>3</state>
				<source_loc>13745</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>13742</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8152</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
			</path_node>
			<delay>4.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>106</id>
			<thread>gen_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>33242</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>106</id>
			<thread>gen_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8773</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13753</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15045</sub_loc>
	</source_loc>
	<source_loc>
		<id>13751</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15043,15043</sub_loc>
	</source_loc>
	<source_loc>
		<id>13752</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17294</opcode>
		<sub_loc>15043,15043</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_1</thread>
		<io_op>
			<id>13755</id>
			<source_loc>13753</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_1_o_dft_imag_vld_prev</sig_name>
			<label>o_dft_imag.vld:gen_stalling_1_o_dft_imag_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>77</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_1_o_dft_imag_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13756</id>
			<source_loc>15044</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_busy</sig_name>
			<label>o_dft_imag.busy:o_dft_imag_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>78</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13757</id>
			<source_loc>13489</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			<opcode>131</opcode>
			<label>&amp;</label>
			<op>
				<id>79</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1456000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13758</id>
			<source_loc>13752</source_loc>
			<order>4</order>
			<sig_name>o_dft_imag_m_stalling</sig_name>
			<label>o_dft_imag.m_stalling:o_dft_imag_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>80</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2111000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>o_dft_imag_busy</port_name>
				<state>5</state>
				<source_loc>13756</source_loc>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7456</delay>
				<port_name>o_dft_imag_vld</port_name>
				<state>4</state>
				<source_loc>15045</source_loc>
			</path_node>
			<delay>4.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_dft_imag_vld</port_name>
				<state>4</state>
				<source_loc>15045</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
				<state>5</state>
				<source_loc>13758</source_loc>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>o_dft_imag_busy</port_name>
				<state>5</state>
				<source_loc>13756</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
				<state>5</state>
				<source_loc>13758</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>o_dft_imag_busy</port_name>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7456</delay>
				<port_name>o_dft_imag_vld</port_name>
			</path_node>
			<delay>4.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_dft_imag_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>o_dft_imag_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>111</id>
			<thread>gen_stalling_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>33244</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>111</id>
			<thread>gen_stalling_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8775</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13763</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15527</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_1</thread>
		<io_op>
			<id>13764</id>
			<source_loc>15520</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_unacked_req</sig_name>
			<label>m_unacked_req:o_dft_imag_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>83</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13765</id>
			<source_loc>15528</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_m_stalling</sig_name>
			<label>m_stalling:o_dft_imag_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>84</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13766</id>
			<source_loc>13763</source_loc>
			<order>3</order>
			<sig_name>o_dft_imag_m_unacked_req</sig_name>
			<label>m_unacked_req:o_dft_imag_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>85</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
				<state>11</state>
				<source_loc>13765</source_loc>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>13766</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>13764</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
		<reg_op>
			<id>13768</id>
			<source_loc>13764</source_loc>
			<name>o_dft_imag_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_dft_imag_m_unacked_req</instance_name>
			<op>
				<id>83</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13769</id>
			<source_loc>13766</source_loc>
			<name>o_dft_imag_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_dft_imag_m_unacked_req</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>109</id>
			<thread>gen_unacked_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>33243</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>109</id>
			<thread>gen_unacked_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8774</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13770</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14245,14245</sub_loc>
	</source_loc>
	<source_loc>
		<id>13771</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17306</opcode>
		<sub_loc>14245,14245</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_1</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_1</thread>
		<io_op>
			<id>13773</id>
			<source_loc>14246</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_imag_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>86</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13774</id>
			<source_loc>13491</source_loc>
			<order>2</order>
			<instance_name>DFT_compute_Not_1U_1U_1_11</instance_name>
			<opcode>123</opcode>
			<label>!</label>
			<op>
				<id>87</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13775</id>
			<source_loc>13771</source_loc>
			<order>3</order>
			<sig_name>o_dft_imag_m_req_m_next_trig_req</sig_name>
			<label>o_dft_imag.m_req.m_next_trig_req:o_dft_imag_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>88</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>13773</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>13775</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>13773</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DFT_compute_Not_1U_1U_1_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>123</id>
			<thread>gen_next_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>33249</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>123</id>
			<thread>gen_next_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8781</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>103</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<source_loc>
		<id>12263</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32913,22736</sub_loc>
	</source_loc>
	<source_loc>
		<id>12264</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32917,22747</sub_loc>
	</source_loc>
	<source_loc>
		<id>12265</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32918,22781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12266</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32921,22820</sub_loc>
	</source_loc>
	<source_loc>
		<id>14039</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32874,4919</sub_loc>
	</source_loc>
	<source_loc>
		<id>14041</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14039</sub_loc>
	</source_loc>
	<source_loc>
		<id>14040</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14039</sub_loc>
	</source_loc>
	<source_loc>
		<id>14043</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32875,4919</sub_loc>
	</source_loc>
	<source_loc>
		<id>14045</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14043</sub_loc>
	</source_loc>
	<source_loc>
		<id>14044</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14043</sub_loc>
	</source_loc>
	<source_loc>
		<id>14047</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32876,4919</sub_loc>
	</source_loc>
	<source_loc>
		<id>14049</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14047</sub_loc>
	</source_loc>
	<source_loc>
		<id>14048</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14047</sub_loc>
	</source_loc>
	<source_loc>
		<id>14051</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32877,4922</sub_loc>
	</source_loc>
	<source_loc>
		<id>14053</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14051</sub_loc>
	</source_loc>
	<source_loc>
		<id>14052</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14051</sub_loc>
	</source_loc>
	<source_loc>
		<id>14055</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32878,4922</sub_loc>
	</source_loc>
	<source_loc>
		<id>14057</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14055</sub_loc>
	</source_loc>
	<source_loc>
		<id>14056</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14055</sub_loc>
	</source_loc>
	<source_loc>
		<id>14059</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32879,4922</sub_loc>
	</source_loc>
	<source_loc>
		<id>14061</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14059</sub_loc>
	</source_loc>
	<source_loc>
		<id>14060</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14059</sub_loc>
	</source_loc>
	<source_loc>
		<id>13803</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32877,4936</sub_loc>
	</source_loc>
	<source_loc>
		<id>13805</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13803</sub_loc>
	</source_loc>
	<source_loc>
		<id>13804</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13803</sub_loc>
	</source_loc>
	<source_loc>
		<id>13807</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32878,4936</sub_loc>
	</source_loc>
	<source_loc>
		<id>13809</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13807</sub_loc>
	</source_loc>
	<source_loc>
		<id>13808</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13807</sub_loc>
	</source_loc>
	<source_loc>
		<id>13811</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32879,4936</sub_loc>
	</source_loc>
	<source_loc>
		<id>13813</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13811</sub_loc>
	</source_loc>
	<source_loc>
		<id>13812</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13811</sub_loc>
	</source_loc>
	<source_loc>
		<id>13815</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4899,4946</sub_loc>
	</source_loc>
	<source_loc>
		<id>13817</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13815</sub_loc>
	</source_loc>
	<source_loc>
		<id>13816</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13815</sub_loc>
	</source_loc>
	<source_loc>
		<id>12278</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32913,23635</sub_loc>
	</source_loc>
	<source_loc>
		<id>13778</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7187,33330</sub_loc>
	</source_loc>
	<source_loc>
		<id>13779</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>964,13778</sub_loc>
	</source_loc>
	<source_loc>
		<id>12280</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4997,33330</sub_loc>
	</source_loc>
	<source_loc>
		<id>12282</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32913,23724</sub_loc>
	</source_loc>
	<source_loc>
		<id>13831</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32874,23935</sub_loc>
	</source_loc>
	<source_loc>
		<id>13833</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13831</sub_loc>
	</source_loc>
	<source_loc>
		<id>13832</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13831</sub_loc>
	</source_loc>
	<source_loc>
		<id>13835</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32875,23935</sub_loc>
	</source_loc>
	<source_loc>
		<id>13837</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13835</sub_loc>
	</source_loc>
	<source_loc>
		<id>13836</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13835</sub_loc>
	</source_loc>
	<source_loc>
		<id>13839</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32876,23935</sub_loc>
	</source_loc>
	<source_loc>
		<id>13842</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13839</sub_loc>
	</source_loc>
	<source_loc>
		<id>13840</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13839</sub_loc>
	</source_loc>
	<source_loc>
		<id>13844</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32877,23935</sub_loc>
	</source_loc>
	<source_loc>
		<id>13846</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13844</sub_loc>
	</source_loc>
	<source_loc>
		<id>13845</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13844</sub_loc>
	</source_loc>
	<source_loc>
		<id>13848</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32878,23935</sub_loc>
	</source_loc>
	<source_loc>
		<id>13850</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13848</sub_loc>
	</source_loc>
	<source_loc>
		<id>13849</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13848</sub_loc>
	</source_loc>
	<source_loc>
		<id>13852</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32879,23935</sub_loc>
	</source_loc>
	<source_loc>
		<id>13854</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13852</sub_loc>
	</source_loc>
	<source_loc>
		<id>13853</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13852</sub_loc>
	</source_loc>
	<source_loc>
		<id>13856</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>23869,23935</sub_loc>
	</source_loc>
	<source_loc>
		<id>13858</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13856</sub_loc>
	</source_loc>
	<source_loc>
		<id>13857</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13856</sub_loc>
	</source_loc>
	<source_loc>
		<id>12292</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4951,31614</sub_loc>
	</source_loc>
	<source_loc>
		<id>13819</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>23874,23948</sub_loc>
	</source_loc>
	<source_loc>
		<id>13821</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13819</sub_loc>
	</source_loc>
	<source_loc>
		<id>13820</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13819</sub_loc>
	</source_loc>
	<source_loc>
		<id>13823</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4951,23948</sub_loc>
	</source_loc>
	<source_loc>
		<id>14077</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12292</sub_loc>
	</source_loc>
	<source_loc>
		<id>13825</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13823</sub_loc>
	</source_loc>
	<source_loc>
		<id>13824</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13823</sub_loc>
	</source_loc>
	<source_loc>
		<id>13827</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>23876,23948</sub_loc>
	</source_loc>
	<source_loc>
		<id>13829</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13827</sub_loc>
	</source_loc>
	<source_loc>
		<id>13828</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13827</sub_loc>
	</source_loc>
	<source_loc>
		<id>13971</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32874,25121</sub_loc>
	</source_loc>
	<source_loc>
		<id>13899</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32874,25891</sub_loc>
	</source_loc>
	<source_loc>
		<id>13975</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13971</sub_loc>
	</source_loc>
	<source_loc>
		<id>13974</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13971</sub_loc>
	</source_loc>
	<source_loc>
		<id>13977</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32875,25121</sub_loc>
	</source_loc>
	<source_loc>
		<id>13903</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32875,25891</sub_loc>
	</source_loc>
	<source_loc>
		<id>13981</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13977</sub_loc>
	</source_loc>
	<source_loc>
		<id>13978</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13977</sub_loc>
	</source_loc>
	<source_loc>
		<id>13983</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32876,25121</sub_loc>
	</source_loc>
	<source_loc>
		<id>13909</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32876,25891</sub_loc>
	</source_loc>
	<source_loc>
		<id>13985</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13983</sub_loc>
	</source_loc>
	<source_loc>
		<id>13984</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13983</sub_loc>
	</source_loc>
	<source_loc>
		<id>13989</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32877,25121</sub_loc>
	</source_loc>
	<source_loc>
		<id>13915</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32877,25891</sub_loc>
	</source_loc>
	<source_loc>
		<id>13991</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13989</sub_loc>
	</source_loc>
	<source_loc>
		<id>13990</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13989</sub_loc>
	</source_loc>
	<source_loc>
		<id>13995</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32878,25121</sub_loc>
	</source_loc>
	<source_loc>
		<id>13921</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32878,25891</sub_loc>
	</source_loc>
	<source_loc>
		<id>13997</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13995</sub_loc>
	</source_loc>
	<source_loc>
		<id>13996</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13995</sub_loc>
	</source_loc>
	<source_loc>
		<id>13999</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32879,25121</sub_loc>
	</source_loc>
	<source_loc>
		<id>13927</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32879,25891</sub_loc>
	</source_loc>
	<source_loc>
		<id>14001</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13999</sub_loc>
	</source_loc>
	<source_loc>
		<id>14000</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13999</sub_loc>
	</source_loc>
	<source_loc>
		<id>14003</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>24076,25121</sub_loc>
	</source_loc>
	<source_loc>
		<id>14009</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14003</sub_loc>
	</source_loc>
	<source_loc>
		<id>14008</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14003</sub_loc>
	</source_loc>
	<source_loc>
		<id>3580</id>
		<loc_kind>DECL</loc_kind>
		<label>f</label>
		<file_id>4</file_id>
		<line>449</line>
		<col>40</col>
	</source_loc>
	<source_loc>
		<id>11357</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,5191,3580,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12318</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11357,40511</sub_loc>
	</source_loc>
	<source_loc>
		<id>11356</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,5191,3580,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12320</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11356,40512</sub_loc>
	</source_loc>
	<source_loc>
		<id>11355</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,5191,3580,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12322</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11355,40513</sub_loc>
	</source_loc>
	<source_loc>
		<id>4193</id>
		<loc_kind>DECL</loc_kind>
		<label>e</label>
		<file_id>1</file_id>
		<line>231</line>
		<col>14</col>
	</source_loc>
	<source_loc>
		<id>11339</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4193,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12326</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11339,25614</sub_loc>
	</source_loc>
	<source_loc>
		<id>11338</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4193,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12327</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11338,25617</sub_loc>
	</source_loc>
	<source_loc>
		<id>11337</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4193,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12328</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11337,25620</sub_loc>
	</source_loc>
	<source_loc>
		<id>4192</id>
		<loc_kind>DECL</loc_kind>
		<label>a</label>
		<file_id>1</file_id>
		<line>231</line>
		<col>11</col>
	</source_loc>
	<source_loc>
		<id>11296</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4192,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12329</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11296,25849</sub_loc>
	</source_loc>
	<source_loc>
		<id>11295</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4192,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12330</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11295,25853</sub_loc>
	</source_loc>
	<source_loc>
		<id>11294</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4192,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12331</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11294,25856</sub_loc>
	</source_loc>
	<source_loc>
		<id>13901</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13899</sub_loc>
	</source_loc>
	<source_loc>
		<id>13900</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13899</sub_loc>
	</source_loc>
	<source_loc>
		<id>13907</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13903</sub_loc>
	</source_loc>
	<source_loc>
		<id>13906</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13903</sub_loc>
	</source_loc>
	<source_loc>
		<id>13913</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13909</sub_loc>
	</source_loc>
	<source_loc>
		<id>13910</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13909</sub_loc>
	</source_loc>
	<source_loc>
		<id>13917</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13915</sub_loc>
	</source_loc>
	<source_loc>
		<id>13916</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13915</sub_loc>
	</source_loc>
	<source_loc>
		<id>13923</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13921</sub_loc>
	</source_loc>
	<source_loc>
		<id>13922</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13921</sub_loc>
	</source_loc>
	<source_loc>
		<id>13929</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13927</sub_loc>
	</source_loc>
	<source_loc>
		<id>13928</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13927</sub_loc>
	</source_loc>
	<source_loc>
		<id>13931</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11296,25891</sub_loc>
	</source_loc>
	<source_loc>
		<id>12350</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11296,26285</sub_loc>
	</source_loc>
	<source_loc>
		<id>13933</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13931</sub_loc>
	</source_loc>
	<source_loc>
		<id>13932</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13931</sub_loc>
	</source_loc>
	<source_loc>
		<id>13955</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11295,25891</sub_loc>
	</source_loc>
	<source_loc>
		<id>12351</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11295,26288</sub_loc>
	</source_loc>
	<source_loc>
		<id>13959</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13955</sub_loc>
	</source_loc>
	<source_loc>
		<id>13956</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13955</sub_loc>
	</source_loc>
	<source_loc>
		<id>13961</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11294,25891</sub_loc>
	</source_loc>
	<source_loc>
		<id>12352</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11294,26291</sub_loc>
	</source_loc>
	<source_loc>
		<id>13963</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13961</sub_loc>
	</source_loc>
	<source_loc>
		<id>13962</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13961</sub_loc>
	</source_loc>
	<source_loc>
		<id>13967</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>24074,25891</sub_loc>
	</source_loc>
	<source_loc>
		<id>13969</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13967</sub_loc>
	</source_loc>
	<source_loc>
		<id>13968</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13967</sub_loc>
	</source_loc>
	<source_loc>
		<id>4194</id>
		<loc_kind>DECL</loc_kind>
		<label>c</label>
		<file_id>1</file_id>
		<line>231</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>11342</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4194,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12335</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11342,26010</sub_loc>
	</source_loc>
	<source_loc>
		<id>11341</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4194,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12336</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11341,26013</sub_loc>
	</source_loc>
	<source_loc>
		<id>11340</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4194,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12337</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11340,26016</sub_loc>
	</source_loc>
	<source_loc>
		<id>4196</id>
		<loc_kind>DECL</loc_kind>
		<label>s</label>
		<file_id>1</file_id>
		<line>231</line>
		<col>20</col>
	</source_loc>
	<source_loc>
		<id>11345</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4196,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12341</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11345,26134</sub_loc>
	</source_loc>
	<source_loc>
		<id>11344</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4196,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12342</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11344,26137</sub_loc>
	</source_loc>
	<source_loc>
		<id>11343</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4196,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12343</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11343,26140</sub_loc>
	</source_loc>
	<source_loc>
		<id>13860</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32874,26297</sub_loc>
	</source_loc>
	<source_loc>
		<id>13862</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13860</sub_loc>
	</source_loc>
	<source_loc>
		<id>13861</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13860</sub_loc>
	</source_loc>
	<source_loc>
		<id>13864</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32875,26297</sub_loc>
	</source_loc>
	<source_loc>
		<id>13866</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13864</sub_loc>
	</source_loc>
	<source_loc>
		<id>13865</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13864</sub_loc>
	</source_loc>
	<source_loc>
		<id>13868</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32876,26297</sub_loc>
	</source_loc>
	<source_loc>
		<id>13870</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13868</sub_loc>
	</source_loc>
	<source_loc>
		<id>13869</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13868</sub_loc>
	</source_loc>
	<source_loc>
		<id>13872</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32877,26297</sub_loc>
	</source_loc>
	<source_loc>
		<id>13880</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13872</sub_loc>
	</source_loc>
	<source_loc>
		<id>13873</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13872</sub_loc>
	</source_loc>
	<source_loc>
		<id>13884</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32878,26297</sub_loc>
	</source_loc>
	<source_loc>
		<id>13887</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13884</sub_loc>
	</source_loc>
	<source_loc>
		<id>13885</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13884</sub_loc>
	</source_loc>
	<source_loc>
		<id>13889</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32879,26297</sub_loc>
	</source_loc>
	<source_loc>
		<id>13891</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13889</sub_loc>
	</source_loc>
	<source_loc>
		<id>13890</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13889</sub_loc>
	</source_loc>
	<source_loc>
		<id>13893</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>24073,26297</sub_loc>
	</source_loc>
	<source_loc>
		<id>13895</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13893</sub_loc>
	</source_loc>
	<source_loc>
		<id>13894</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13893</sub_loc>
	</source_loc>
	<source_loc>
		<id>4183</id>
		<loc_kind>DECL</loc_kind>
		<label>temp_R</label>
		<file_id>1</file_id>
		<line>219</line>
		<col>11</col>
	</source_loc>
	<source_loc>
		<id>11333</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4183,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12365</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11333,26711</sub_loc>
	</source_loc>
	<source_loc>
		<id>11332</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4183,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12366</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11332,26714</sub_loc>
	</source_loc>
	<source_loc>
		<id>11331</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4183,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12367</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11331,26717</sub_loc>
	</source_loc>
	<source_loc>
		<id>4184</id>
		<loc_kind>DECL</loc_kind>
		<label>temp_I</label>
		<file_id>1</file_id>
		<line>220</line>
		<col>11</col>
	</source_loc>
	<source_loc>
		<id>11336</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4184,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12374</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11336,27123</sub_loc>
	</source_loc>
	<source_loc>
		<id>11335</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4184,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12375</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11335,27126</sub_loc>
	</source_loc>
	<source_loc>
		<id>11334</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4184,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12376</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11334,27129</sub_loc>
	</source_loc>
	<source_loc>
		<id>14094</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>26300</sub_loc>
	</source_loc>
	<source_loc>
		<id>14011</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32874,4983</sub_loc>
	</source_loc>
	<source_loc>
		<id>14013</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14011</sub_loc>
	</source_loc>
	<source_loc>
		<id>14012</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14011</sub_loc>
	</source_loc>
	<source_loc>
		<id>14015</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32875,4983</sub_loc>
	</source_loc>
	<source_loc>
		<id>14017</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14015</sub_loc>
	</source_loc>
	<source_loc>
		<id>14016</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14015</sub_loc>
	</source_loc>
	<source_loc>
		<id>14019</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32876,4983</sub_loc>
	</source_loc>
	<source_loc>
		<id>14021</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14019</sub_loc>
	</source_loc>
	<source_loc>
		<id>14020</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14019</sub_loc>
	</source_loc>
	<source_loc>
		<id>14023</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32877,4988</sub_loc>
	</source_loc>
	<source_loc>
		<id>14025</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14023</sub_loc>
	</source_loc>
	<source_loc>
		<id>14024</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14023</sub_loc>
	</source_loc>
	<source_loc>
		<id>14027</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32878,4988</sub_loc>
	</source_loc>
	<source_loc>
		<id>14029</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14027</sub_loc>
	</source_loc>
	<source_loc>
		<id>14028</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14027</sub_loc>
	</source_loc>
	<source_loc>
		<id>14031</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32879,4988</sub_loc>
	</source_loc>
	<source_loc>
		<id>14033</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14031</sub_loc>
	</source_loc>
	<source_loc>
		<id>14032</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14031</sub_loc>
	</source_loc>
	<source_loc>
		<id>14035</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4899,4992</sub_loc>
	</source_loc>
	<source_loc>
		<id>14037</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14035</sub_loc>
	</source_loc>
	<source_loc>
		<id>14036</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14035</sub_loc>
	</source_loc>
	<source_loc>
		<id>13780</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32858,32858</sub_loc>
	</source_loc>
	<source_loc>
		<id>13781</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17010</opcode>
		<sub_loc>32858,32858</sub_loc>
	</source_loc>
	<source_loc>
		<id>13782</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32857,32857</sub_loc>
	</source_loc>
	<source_loc>
		<id>13783</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17011</opcode>
		<sub_loc>32857,32857</sub_loc>
	</source_loc>
	<source_loc>
		<id>13784</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32856,32856</sub_loc>
	</source_loc>
	<source_loc>
		<id>13785</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17012</opcode>
		<sub_loc>32856,32856</sub_loc>
	</source_loc>
	<source_loc>
		<id>13786</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6512,27972</sub_loc>
	</source_loc>
	<source_loc>
		<id>13787</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,13786</sub_loc>
	</source_loc>
	<source_loc>
		<id>12414</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32918,27973</sub_loc>
	</source_loc>
	<source_loc>
		<id>13788</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7974,33590</sub_loc>
	</source_loc>
	<source_loc>
		<id>13789</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,13788</sub_loc>
	</source_loc>
	<source_loc>
		<id>12418</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4997,33590</sub_loc>
	</source_loc>
	<source_loc>
		<id>13790</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32861,32861</sub_loc>
	</source_loc>
	<source_loc>
		<id>13791</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17005</opcode>
		<sub_loc>32861,32861</sub_loc>
	</source_loc>
	<source_loc>
		<id>13792</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32860,32860</sub_loc>
	</source_loc>
	<source_loc>
		<id>13793</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17006</opcode>
		<sub_loc>32860,32860</sub_loc>
	</source_loc>
	<source_loc>
		<id>13794</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32859,32859</sub_loc>
	</source_loc>
	<source_loc>
		<id>13795</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17007</opcode>
		<sub_loc>32859,32859</sub_loc>
	</source_loc>
	<source_loc>
		<id>13798</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6512,28234</sub_loc>
	</source_loc>
	<source_loc>
		<id>13799</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,13798</sub_loc>
	</source_loc>
	<source_loc>
		<id>12420</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32921,28235</sub_loc>
	</source_loc>
	<source_loc>
		<id>13800</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7974,33652</sub_loc>
	</source_loc>
	<source_loc>
		<id>13802</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,13800</sub_loc>
	</source_loc>
	<source_loc>
		<id>12424</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4997,33652</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>computation</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>computation</thread>
		<value>236</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>computation</thread>
		<value>117</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>computation</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>11</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DFT_compute_Add_4U_9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>8.2080</unit_area>
		<comb_area>8.2080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>DFT_compute_Add_2U_6_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>3.4200</unit_area>
		<comb_area>3.4200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.0482</delay>
		<module_name>DFT_compute_LessThan_1U_14_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>1.0260</unit_area>
		<comb_area>1.0260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>25</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.3515</delay>
		<module_name>DFT_compute_LessThan_3Ux8U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>13.6800</unit_area>
		<comb_area>13.6800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DFT_compute_LeftShift_5S_16_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;&lt;</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>30</res_id>
		<opcode>44</opcode>
		<latency>0</latency>
		<delay>3.4413</delay>
		<module_name>DFT_compute_int_to_cynw_cm_float_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>1246.2480</unit_area>
		<comb_area>1246.2480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>38</res_id>
		<opcode>52</opcode>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DFT_compute_Add_2Ux1U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>7.5240</unit_area>
		<comb_area>7.5240</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.4383</delay>
		<module_name>DFT_compute_Add_8U_12_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>37</res_id>
		<opcode>51</opcode>
		<latency>0</latency>
		<delay>0.3419</delay>
		<module_name>DFT_compute_LessThan_8Ux8U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>30.0960</unit_area>
		<comb_area>30.0960</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>52</res_id>
		<opcode>72</opcode>
		<opcode>73</opcode>
		<latency>0</latency>
		<delay>4.6675</delay>
		<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_add_i</label>
		<unit_area>1716.8000</unit_area>
		<comb_area>1716.8000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>32</res_id>
		<opcode>46</opcode>
		<latency>0</latency>
		<delay>0.3538</delay>
		<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>48</res_id>
		<opcode>64</opcode>
		<opcode>65</opcode>
		<latency>0</latency>
		<delay>2.2593</delay>
		<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_mul_i</label>
		<unit_area>3810.2000</unit_area>
		<comb_area>3810.2000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>33</res_id>
		<opcode>47</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>DFT_compute_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>34</res_id>
		<opcode>48</opcode>
		<latency>0</latency>
		<delay>0.8080</delay>
		<module_name>DFT_compute_Add_8Ux8U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>39.3300</unit_area>
		<comb_area>39.3300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>computation</thread>
	</pm_ops>
	<sched_ops>
		<thread>computation</thread>
		<io_op>
			<id>14103</id>
			<source_loc>12263</source_loc>
			<order>1</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_real_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>90</id>
				<op_kind>output</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14104</id>
			<source_loc>12264</source_loc>
			<order>2</order>
			<sig_name>i_real_m_stalling</sig_name>
			<label>i_real.m_stalling:i_real_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>91</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stalling</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14105</id>
			<source_loc>12265</source_loc>
			<order>3</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_real_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>92</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14106</id>
			<source_loc>12266</source_loc>
			<order>4</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_imag_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>93</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>14107</id>
			<source_loc>14039</source_loc>
			<order>5</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>94</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14108</id>
			<source_loc>14043</source_loc>
			<order>6</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>95</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14109</id>
			<source_loc>14047</source_loc>
			<order>7</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14110</id>
			<source_loc>14051</source_loc>
			<order>8</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>97</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14111</id>
			<source_loc>14055</source_loc>
			<order>9</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>98</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14112</id>
			<source_loc>14059</source_loc>
			<order>10</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>99</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14118</id>
			<source_loc>13380</source_loc>
			<order>11</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>135</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>105</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14121</id>
			<source_loc>13381</source_loc>
			<order>12</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>139</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>106</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14113</id>
			<source_loc>13373</source_loc>
			<order>13</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>137</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>100</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14114</id>
			<source_loc>13374</source_loc>
			<order>14</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>141</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>101</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14122</id>
			<source_loc>13384</source_loc>
			<order>15</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>143</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>107</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14115</id>
			<source_loc>13377</source_loc>
			<order>16</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>145</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>102</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14126</id>
			<source_loc>31569</source_loc>
			<order>17</order>
			<sig_name>j</sig_name>
			<label>j:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>110</id>
				<op_kind>wire</op_kind>
				<object>j</object>
			</op>
			<cycle_id>12</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14123</id>
			<source_loc>13385</source_loc>
			<order>18</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>139</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>108</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14125</id>
			<source_loc>13386</source_loc>
			<order>19</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>135</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>109</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14116</id>
			<source_loc>13378</source_loc>
			<order>20</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>141</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>103</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14117</id>
			<source_loc>13379</source_loc>
			<order>21</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>137</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>104</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14414</id>
			<source_loc>13817</source_loc>
			<order>22</order>
			<sig_name>lp_ctrl</sig_name>
			<label>j:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>346</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>12</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>14131</id>
			<source_loc>12278</source_loc>
			<order>23</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_real_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>115</id>
				<op_kind>output</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>12</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>14127</id>
			<source_loc>13803</source_loc>
			<order>24</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>111</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>12</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14128</id>
			<source_loc>13807</source_loc>
			<order>25</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>112</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>12</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14129</id>
			<source_loc>13811</source_loc>
			<order>26</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>113</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>12</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14130</id>
			<source_loc>13815</source_loc>
			<order>27</order>
			<sig_name>j_u1</sig_name>
			<label>j:j_u1:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>114</id>
				<op_kind>wire</op_kind>
				<object>j_u1</object>
			</op>
			<cycle_id>12</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>14132</id>
			<source_loc>13779</source_loc>
			<order>28</order>
			<sig_name>i_real_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_real_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>116</id>
				<op_kind>input</op_kind>
				<object>i_real_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14133</id>
			<source_loc>12280</source_loc>
			<order>29</order>
			<sig_name>stall0</sig_name>
			<label>computation:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>117</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14134</id>
			<source_loc>12282</source_loc>
			<order>30</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_real_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>118</id>
				<op_kind>output</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14135</id>
			<source_loc>32843</source_loc>
			<order>31</order>
			<sig_name>i_real_data_sign</sig_name>
			<label>i_real.data.sign:i_real_data_sign:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>119</id>
				<op_kind>input</op_kind>
				<object>i_real_data_sign</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14136</id>
			<source_loc>32842</source_loc>
			<order>32</order>
			<sig_name>i_real_data_exp</sig_name>
			<label>i_real.data.exp:i_real_data_exp:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>120</id>
				<op_kind>input</op_kind>
				<object>i_real_data_exp</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14137</id>
			<source_loc>32841</source_loc>
			<order>33</order>
			<sig_name>i_real_data_man</sig_name>
			<label>i_real.data.man:i_real_data_man:read</label>
			<datatype W="23">sc_uint</datatype>
			<input_read/>
			<op>
				<id>121</id>
				<op_kind>input</op_kind>
				<object>i_real_data_man</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14138</id>
			<source_loc>13387</source_loc>
			<order>34</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>143</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>122</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14139</id>
			<source_loc>13388</source_loc>
			<order>35</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>139</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>123</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14140</id>
			<source_loc>13389</source_loc>
			<order>36</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>135</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>124</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 23 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14141</id>
			<source_loc>13181</source_loc>
			<order>37</order>
			<instance_name>DFT_compute_Add_4U_9_4_12</instance_name>
			<opcode>113</opcode>
			<label>+</label>
			<op>
				<id>125</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14142</id>
			<source_loc>4929</source_loc>
			<order>38</order>
			<sig_name>condvar_001</sig_name>
			<label>condvar_001:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>126</id>
				<op_kind>wire</op_kind>
				<object>condvar_001</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14144</id>
			<source_loc>31609</source_loc>
			<order>39</order>
			<sig_name>bi</sig_name>
			<label>bit_reverse::i:bi:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>128</id>
				<op_kind>wire</op_kind>
				<object>bi</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14415</id>
			<source_loc>13816</source_loc>
			<order>40</order>
			<sig_name>lp_ctrl</sig_name>
			<label>j:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>347</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14416</id>
			<source_loc>13858</source_loc>
			<order>41</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>bit_reverse::i.bit_reverse:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>348</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14154</id>
			<source_loc>31615</source_loc>
			<order>42</order>
			<sig_name>bri</sig_name>
			<label>bit_reverse::reverse_bits::i:bri:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>138</id>
				<op_kind>wire</op_kind>
				<object>bri</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14153</id>
			<source_loc>12292</source_loc>
			<order>43</order>
			<sig_name>u_b_791</sig_name>
			<label>bit_reverse:u_b_791:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>137</id>
				<op_kind>wire</op_kind>
				<object>u_b_791</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14145</id>
			<source_loc>13831</source_loc>
			<order>44</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>129</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14146</id>
			<source_loc>13835</source_loc>
			<order>45</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>130</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14147</id>
			<source_loc>13839</source_loc>
			<order>46</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>131</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14148</id>
			<source_loc>13844</source_loc>
			<order>47</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>132</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14149</id>
			<source_loc>13848</source_loc>
			<order>48</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>133</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14150</id>
			<source_loc>13852</source_loc>
			<order>49</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>134</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14151</id>
			<source_loc>13856</source_loc>
			<order>50</order>
			<sig_name>bi_u0</sig_name>
			<label>bit_reverse::i:bi_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>135</id>
				<op_kind>wire</op_kind>
				<object>bi_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14152</id>
			<source_loc>31611</source_loc>
			<order>51</order>
			<sig_name>brinput</sig_name>
			<label>bit_reverse::reverse_bits::input:brinput:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>136</id>
				<op_kind>wire</op_kind>
				<object>brinput</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14418</id>
			<source_loc>13821</source_loc>
			<order>52</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>bit_reverse::reverse_bits::input.bit_reverse::reverse_bits:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>350</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14155</id>
			<source_loc>13819</source_loc>
			<order>53</order>
			<sig_name>brinput_u0</sig_name>
			<label>bit_reverse::reverse_bits::input:brinput_u0:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>139</id>
				<op_kind>wire</op_kind>
				<object>brinput_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14156</id>
			<source_loc>13823</source_loc>
			<order>54</order>
			<sig_name>u_b_791_u0</sig_name>
			<label>bit_reverse:u_b_791_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>140</id>
				<op_kind>wire</op_kind>
				<object>u_b_791_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14157</id>
			<source_loc>13827</source_loc>
			<order>55</order>
			<sig_name>bri_u0</sig_name>
			<label>bit_reverse::reverse_bits::i:bri_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>141</id>
				<op_kind>wire</op_kind>
				<object>bri_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14160</id>
			<source_loc>13183</source_loc>
			<order>56</order>
			<instance_name>DFT_compute_Add_2U_6_4_13</instance_name>
			<opcode>114</opcode>
			<label>+</label>
			<op>
				<id>144</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.2463000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14158</id>
			<source_loc>14077</source_loc>
			<order>57</order>
			<sig_name>u_b_791</sig_name>
			<label>bit_reverse:u_b_791:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>142</id>
				<op_kind>wire</op_kind>
				<object>u_b_791</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14161</id>
			<source_loc>13185</source_loc>
			<order>58</order>
			<instance_name>DFT_compute_LessThan_1U_14_4_14</instance_name>
			<opcode>111</opcode>
			<label>&lt;</label>
			<op>
				<id>145</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.2823000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14164</id>
			<source_loc>13186</source_loc>
			<order>59</order>
			<instance_name>DFT_compute_LessThan_3Ux8U_1U_4_15</instance_name>
			<opcode>118</opcode>
			<label>&lt;</label>
			<op>
				<id>147</id>
				<op_kind>lt</op_kind>
				<in_widths>4 8</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.4131000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14159</id>
			<source_loc>31618</source_loc>
			<order>60</order>
			<sig_name>brinput</sig_name>
			<label>bit_reverse::reverse_bits::input:brinput:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>143</id>
				<op_kind>wire</op_kind>
				<object>brinput</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14419</id>
			<source_loc>13820</source_loc>
			<order>61</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>bit_reverse::reverse_bits::input.bit_reverse::reverse_bits:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>351</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>22</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14180</id>
			<source_loc>13408</source_loc>
			<order>62</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>144</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>160</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.4786000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14181</id>
			<source_loc>13409</source_loc>
			<order>63</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>140</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>161</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.4786000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14182</id>
			<source_loc>13410</source_loc>
			<order>64</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>136</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>162</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.4786000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14165</id>
			<source_loc>13390</source_loc>
			<order>65</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>142</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>148</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.4786000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14166</id>
			<source_loc>13393</source_loc>
			<order>66</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>138</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>149</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.4786000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14167</id>
			<source_loc>13394</source_loc>
			<order>67</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>134</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>150</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.4786000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14183</id>
			<source_loc>13411</source_loc>
			<order>68</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>144</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>163</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14185</id>
			<source_loc>13413</source_loc>
			<order>69</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>140</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>165</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 1 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14187</id>
			<source_loc>13415</source_loc>
			<order>70</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>136</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>167</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 1 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14168</id>
			<source_loc>13399</source_loc>
			<order>71</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>142</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>151</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14171</id>
			<source_loc>13401</source_loc>
			<order>72</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>138</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>153</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 1 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14173</id>
			<source_loc>13403</source_loc>
			<order>73</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>134</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>155</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 1 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14184</id>
			<source_loc>13412</source_loc>
			<order>74</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>145</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>164</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 164 #b0))</guard>
		</op>
		<op>
			<id>14186</id>
			<source_loc>13414</source_loc>
			<order>75</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>141</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>166</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 8 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 166 #b0))</guard>
		</op>
		<op>
			<id>14188</id>
			<source_loc>13416</source_loc>
			<order>76</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>137</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>168</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 23 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 168 #b0))</guard>
		</op>
		<op>
			<id>14169</id>
			<source_loc>13400</source_loc>
			<order>77</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>143</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>152</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 152 #b0))</guard>
		</op>
		<op>
			<id>14172</id>
			<source_loc>13402</source_loc>
			<order>78</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>139</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>154</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 8 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 154 #b0))</guard>
		</op>
		<op>
			<id>14174</id>
			<source_loc>13404</source_loc>
			<order>79</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>135</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>156</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 23 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 156 #b0))</guard>
		</op>
		<op>
			<id>14193</id>
			<source_loc>13200</source_loc>
			<order>80</order>
			<instance_name>DFT_compute_Add_4U_9_4_16</instance_name>
			<opcode>113</opcode>
			<label>+</label>
			<op>
				<id>172</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14194</id>
			<source_loc>23938</source_loc>
			<order>81</order>
			<sig_name>condvar_003</sig_name>
			<label>bit_reverse:condvar_003:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>173</id>
				<op_kind>wire</op_kind>
				<object>condvar_003</object>
			</op>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14189</id>
			<source_loc>13418</source_loc>
			<order>82</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>145</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>169</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 1 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>26</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 169 #b0))</guard>
		</op>
		<op>
			<id>14191</id>
			<source_loc>13420</source_loc>
			<order>83</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>141</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>170</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 8 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>26</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 170 #b0))</guard>
		</op>
		<op>
			<id>14192</id>
			<source_loc>13421</source_loc>
			<order>84</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>137</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>171</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 23 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>26</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 171 #b0))</guard>
		</op>
		<op>
			<id>14175</id>
			<source_loc>13405</source_loc>
			<order>85</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>143</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>157</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 1 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>26</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 157 #b0))</guard>
		</op>
		<op>
			<id>14176</id>
			<source_loc>13406</source_loc>
			<order>86</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>139</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>158</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 8 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>26</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 158 #b0))</guard>
		</op>
		<op>
			<id>14178</id>
			<source_loc>13407</source_loc>
			<order>87</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>135</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>159</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 23 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>26</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 159 #b0))</guard>
		</op>
		<wire_op>
			<id>14196</id>
			<source_loc>31929</source_loc>
			<order>88</order>
			<sig_name>fstage</sig_name>
			<label>fft::stage:fstage:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>175</id>
				<op_kind>wire</op_kind>
				<object>fstage</object>
			</op>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14417</id>
			<source_loc>13857</source_loc>
			<order>89</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>bit_reverse::i.bit_reverse:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>349</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14420</id>
			<source_loc>14009</source_loc>
			<order>90</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>fft::stage.fft:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>352</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14197</id>
			<source_loc>13971</source_loc>
			<order>91</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>176</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14199</id>
			<source_loc>13977</source_loc>
			<order>92</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>177</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14200</id>
			<source_loc>13983</source_loc>
			<order>93</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>178</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14201</id>
			<source_loc>13989</source_loc>
			<order>94</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>179</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14202</id>
			<source_loc>13995</source_loc>
			<order>95</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>180</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14203</id>
			<source_loc>13999</source_loc>
			<order>96</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>181</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14204</id>
			<source_loc>14003</source_loc>
			<order>97</order>
			<sig_name>fstage_u0</sig_name>
			<label>fft::stage:fstage_u0:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>182</id>
				<op_kind>wire</op_kind>
				<object>fstage_u0</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14206</id>
			<source_loc>13202</source_loc>
			<order>98</order>
			<instance_name>DFT_compute_LeftShift_5S_16_4_17</instance_name>
			<opcode>109</opcode>
			<label>&lt;&lt;</label>
			<op>
				<id>183</id>
				<op_kind>ls</op_kind>
				<in_widths>3</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.2299000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14208</id>
			<source_loc>31933</source_loc>
			<order>99</order>
			<sig_name>fnumBF</sig_name>
			<label>fft::numBF:fnumBF:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>184</id>
				<op_kind>wire</op_kind>
				<object>fnumBF</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.2299000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14209</id>
			<source_loc>13203</source_loc>
			<order>100</order>
			<instance_name>DFT_compute_int_to_cynw_cm_float_4_18</instance_name>
			<opcode>120</opcode>
			<label>dpopt(int_to_cynw_cm_float)</label>
			<op>
				<id>185</id>
				<op_kind>dpopt</op_kind>
				<in_widths>8</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>2.0914000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14318</id>
			<source_loc>13244</source_loc>
			<order>101</order>
			<instance_name>DFT_compute_Add_2Ux1U_3U_4_19</instance_name>
			<opcode>128</opcode>
			<label>+</label>
			<op>
				<id>286</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.2731000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14210</id>
			<source_loc>12318</source_loc>
			<order>102</order>
			<sig_name>fcf_i4_sign</sig_name>
			<label>fft::cynw_cm_float::f.sign:fcf_i4_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>186</id>
				<op_kind>wire</op_kind>
				<object>fcf_i4_sign</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>2.0914000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14211</id>
			<source_loc>12320</source_loc>
			<order>103</order>
			<sig_name>fcf_i4_exp</sig_name>
			<label>fft::cynw_cm_float::f.exp:fcf_i4_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>187</id>
				<op_kind>wire</op_kind>
				<object>fcf_i4_exp</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>2.0914000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14212</id>
			<source_loc>12322</source_loc>
			<order>104</order>
			<sig_name>fcf_i4_man</sig_name>
			<label>fft::cynw_cm_float::f.man:fcf_i4_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>188</id>
				<op_kind>wire</op_kind>
				<object>fcf_i4_man</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>2.0914000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14221</id>
			<source_loc>32144</source_loc>
			<order>105</order>
			<sig_name>fj</sig_name>
			<label>fft::j:fj:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>196</id>
				<op_kind>wire</op_kind>
				<object>fj</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14403</id>
			<source_loc>32144</source_loc>
			<order>106</order>
			<sig_name>fj</sig_name>
			<label>fft::j:fj:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>340</id>
				<op_kind>wire</op_kind>
				<object>fj</object>
			</op>
			<cycle_id>65</cycle_id>
			<original_op>14221</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14217</id>
			<source_loc>12329</source_loc>
			<order>107</order>
			<sig_name>fa_sign</sig_name>
			<label>fft::a.sign:fa_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>193</id>
				<op_kind>wire</op_kind>
				<object>fa_sign</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14401</id>
			<source_loc>12329</source_loc>
			<order>108</order>
			<sig_name>fa_sign</sig_name>
			<label>fft::a.sign:fa_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>339</id>
				<op_kind>wire</op_kind>
				<object>fa_sign</object>
			</op>
			<cycle_id>65</cycle_id>
			<original_op>14217</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14219</id>
			<source_loc>12330</source_loc>
			<order>109</order>
			<sig_name>fa_exp</sig_name>
			<label>fft::a.exp:fa_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>194</id>
				<op_kind>wire</op_kind>
				<object>fa_exp</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14399</id>
			<source_loc>12330</source_loc>
			<order>110</order>
			<sig_name>fa_exp</sig_name>
			<label>fft::a.exp:fa_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>338</id>
				<op_kind>wire</op_kind>
				<object>fa_exp</object>
			</op>
			<cycle_id>65</cycle_id>
			<original_op>14219</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14220</id>
			<source_loc>12331</source_loc>
			<order>111</order>
			<sig_name>fa_man</sig_name>
			<label>fft::a.man:fa_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>195</id>
				<op_kind>wire</op_kind>
				<object>fa_man</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14397</id>
			<source_loc>12331</source_loc>
			<order>112</order>
			<sig_name>fa_man</sig_name>
			<label>fft::a.man:fa_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>337</id>
				<op_kind>wire</op_kind>
				<object>fa_man</object>
			</op>
			<cycle_id>65</cycle_id>
			<original_op>14220</original_op>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14213</id>
			<source_loc>13204</source_loc>
			<order>113</order>
			<instance_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20</instance_name>
			<opcode>107</opcode>
			<label>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</label>
			<op>
				<id>189</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>2.2212597000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14375</id>
			<source_loc>13204</source_loc>
			<order>114</order>
			<instance_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20</instance_name>
			<opcode>107</opcode>
			<label>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</label>
			<op>
				<id>326</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>2.2212597000</chain_time>
			<original_op>14213</original_op>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14214</id>
			<source_loc>12326</source_loc>
			<order>115</order>
			<sig_name>fe_sign</sig_name>
			<label>fft::e.sign:fe_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>190</id>
				<op_kind>wire</op_kind>
				<object>fe_sign</object>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14405</id>
			<source_loc>12326</source_loc>
			<order>116</order>
			<sig_name>fe_sign</sig_name>
			<label>fft::e.sign:fe_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>341</id>
				<op_kind>wire</op_kind>
				<object>fe_sign</object>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<original_op>14214</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14215</id>
			<source_loc>12327</source_loc>
			<order>117</order>
			<sig_name>fe_exp</sig_name>
			<label>fft::e.exp:fe_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>191</id>
				<op_kind>wire</op_kind>
				<object>fe_exp</object>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14407</id>
			<source_loc>12327</source_loc>
			<order>118</order>
			<sig_name>fe_exp</sig_name>
			<label>fft::e.exp:fe_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>342</id>
				<op_kind>wire</op_kind>
				<object>fe_exp</object>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<original_op>14215</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14216</id>
			<source_loc>12328</source_loc>
			<order>119</order>
			<sig_name>fe_man</sig_name>
			<label>fft::e.man:fe_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>192</id>
				<op_kind>wire</op_kind>
				<object>fe_man</object>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14409</id>
			<source_loc>12328</source_loc>
			<order>120</order>
			<sig_name>fe_man</sig_name>
			<label>fft::e.man:fe_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>343</id>
				<op_kind>wire</op_kind>
				<object>fe_man</object>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<original_op>14216</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14422</id>
			<source_loc>13933</source_loc>
			<order>121</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>fft::a.sign.fft:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>354</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>65</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14223</id>
			<source_loc>13899</source_loc>
			<order>122</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>198</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14224</id>
			<source_loc>13903</source_loc>
			<order>123</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>199</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14225</id>
			<source_loc>13909</source_loc>
			<order>124</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>200</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14227</id>
			<source_loc>13915</source_loc>
			<order>125</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>201</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14228</id>
			<source_loc>13921</source_loc>
			<order>126</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>202</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14229</id>
			<source_loc>13927</source_loc>
			<order>127</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>203</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14230</id>
			<source_loc>13931</source_loc>
			<order>128</order>
			<sig_name>fa_sign_u0</sig_name>
			<label>fft::a.sign:fa_sign_u0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>204</id>
				<op_kind>wire</op_kind>
				<object>fa_sign_u0</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14231</id>
			<source_loc>13955</source_loc>
			<order>129</order>
			<sig_name>fa_exp_u0</sig_name>
			<label>fft::a.exp:fa_exp_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>205</id>
				<op_kind>wire</op_kind>
				<object>fa_exp_u0</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14232</id>
			<source_loc>13961</source_loc>
			<order>130</order>
			<sig_name>fa_man_u0</sig_name>
			<label>fft::a.man:fa_man_u0:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>206</id>
				<op_kind>wire</op_kind>
				<object>fa_man_u0</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14234</id>
			<source_loc>13967</source_loc>
			<order>131</order>
			<sig_name>fj_u0</sig_name>
			<label>fft::j:fj_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>207</id>
				<op_kind>wire</op_kind>
				<object>fj_u0</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14253</id>
			<source_loc>26300</source_loc>
			<order>132</order>
			<sig_name>condvar_004</sig_name>
			<label>fft:condvar_004:wire</label>
			<datatype W="5">sc_uint</datatype>
			<op>
				<id>221</id>
				<op_kind>wire</op_kind>
				<object>condvar_004</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14315</id>
			<source_loc>13242</source_loc>
			<order>133</order>
			<instance_name>DFT_compute_Add_8U_12_4_21</instance_name>
			<opcode>112</opcode>
			<label>+</label>
			<op>
				<id>283</id>
				<op_kind>add</op_kind>
				<in_widths>8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.4496000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14316</id>
			<source_loc>13243</source_loc>
			<order>134</order>
			<instance_name>DFT_compute_LessThan_8Ux8U_1U_4_22</instance_name>
			<opcode>127</opcode>
			<label>&lt;</label>
			<op>
				<id>284</id>
				<op_kind>lt</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.6431000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14248</id>
			<source_loc>13207</source_loc>
			<order>135</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>71</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>216</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>2.0617920000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14252</id>
			<source_loc>32207</source_loc>
			<order>136</order>
			<sig_name>fi</sig_name>
			<label>fft::i:fi:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>220</id>
				<op_kind>wire</op_kind>
				<object>fi</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14249</id>
			<source_loc>12350</source_loc>
			<order>137</order>
			<sig_name>fa_sign</sig_name>
			<label>fft::a.sign:fa_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>217</id>
				<op_kind>wire</op_kind>
				<object>fa_sign</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>2.0617920000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14250</id>
			<source_loc>12351</source_loc>
			<order>138</order>
			<sig_name>fa_exp</sig_name>
			<label>fft::a.exp:fa_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>218</id>
				<op_kind>wire</op_kind>
				<object>fa_exp</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>2.0617920000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14251</id>
			<source_loc>12352</source_loc>
			<order>139</order>
			<sig_name>fa_man</sig_name>
			<label>fft::a.man:fa_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>219</id>
				<op_kind>wire</op_kind>
				<object>fa_man</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>2.0617920000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14424</id>
			<source_loc>13895</source_loc>
			<order>140</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>fft::i.fft:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>356</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14236</id>
			<source_loc>13205</source_loc>
			<order>141</order>
			<instance_name>DFT_compute_cynw_cm_float_cos_E8_M23_0_24</instance_name>
			<opcode>91</opcode>
			<label>cynw_cm_float_cos_i</label>
			<op>
				<id>208</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14240</id>
			<source_loc>13206</source_loc>
			<order>142</order>
			<instance_name>DFT_compute_cynw_cm_float_sin_E8_M23_0_25</instance_name>
			<opcode>79</opcode>
			<label>cynw_cm_float_sin_i</label>
			<op>
				<id>212</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14255</id>
			<source_loc>13860</source_loc>
			<order>143</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>223</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14256</id>
			<source_loc>13864</source_loc>
			<order>144</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>224</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14257</id>
			<source_loc>13868</source_loc>
			<order>145</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>225</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14258</id>
			<source_loc>13872</source_loc>
			<order>146</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>226</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14259</id>
			<source_loc>13884</source_loc>
			<order>147</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>227</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14260</id>
			<source_loc>13889</source_loc>
			<order>148</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>228</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14261</id>
			<source_loc>13893</source_loc>
			<order>149</order>
			<sig_name>fi_u0</sig_name>
			<label>fft::i:fi_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>229</id>
				<op_kind>wire</op_kind>
				<object>fi_u0</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14262</id>
			<source_loc>13208</source_loc>
			<order>150</order>
			<instance_name>DFT_compute_Add_3Ux3U_4U_4_26</instance_name>
			<opcode>122</opcode>
			<label>+</label>
			<op>
				<id>230</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.4496000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14241</id>
			<source_loc>12341</source_loc>
			<order>151</order>
			<sig_name>fs_sign</sig_name>
			<label>fft::s.sign:fs_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>213</id>
				<op_kind>wire</op_kind>
				<object>fs_sign</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14242</id>
			<source_loc>12342</source_loc>
			<order>152</order>
			<sig_name>fs_exp</sig_name>
			<label>fft::s.exp:fs_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>214</id>
				<op_kind>wire</op_kind>
				<object>fs_exp</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14243</id>
			<source_loc>12343</source_loc>
			<order>153</order>
			<sig_name>fs_man</sig_name>
			<label>fft::s.man:fs_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>215</id>
				<op_kind>wire</op_kind>
				<object>fs_man</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14237</id>
			<source_loc>12335</source_loc>
			<order>154</order>
			<sig_name>fc_sign</sig_name>
			<label>fft::c.sign:fc_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>209</id>
				<op_kind>wire</op_kind>
				<object>fc_sign</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14238</id>
			<source_loc>12336</source_loc>
			<order>155</order>
			<sig_name>fc_exp</sig_name>
			<label>fft::c.exp:fc_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>210</id>
				<op_kind>wire</op_kind>
				<object>fc_exp</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14239</id>
			<source_loc>12337</source_loc>
			<order>156</order>
			<sig_name>fc_man</sig_name>
			<label>fft::c.man:fc_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>211</id>
				<op_kind>wire</op_kind>
				<object>fc_man</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14267</id>
			<source_loc>13428</source_loc>
			<order>157</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>144</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>235</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>3 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>0.5151000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14268</id>
			<source_loc>13429</source_loc>
			<order>158</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>140</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>236</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>3 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>0.5151000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14269</id>
			<source_loc>13431</source_loc>
			<order>159</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>136</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>237</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>3 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>0.5151000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14270</id>
			<source_loc>13216</source_loc>
			<order>160</order>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			<opcode>63</opcode>
			<label>cynw_cm_float_mul_i</label>
			<op>
				<id>238</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>1.5201460000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14263</id>
			<source_loc>13423</source_loc>
			<order>161</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>142</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>231</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>3 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14264</id>
			<source_loc>13424</source_loc>
			<order>162</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>138</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>232</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>3 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14265</id>
			<source_loc>13426</source_loc>
			<order>163</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>134</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>233</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>3 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14271</id>
			<source_loc>13217</source_loc>
			<order>164</order>
			<instance_name>DFT_compute_Not_1U_1U_4_28</instance_name>
			<opcode>123</opcode>
			<label>!</label>
			<op>
				<id>239</id>
				<op_kind>not</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14266</id>
			<source_loc>13212</source_loc>
			<order>165</order>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			<opcode>63</opcode>
			<label>cynw_cm_float_mul_i</label>
			<op>
				<id>234</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>1.5201460000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14272</id>
			<source_loc>13218</source_loc>
			<order>166</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>71</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>240</id>
				<op_kind>func_call</op_kind>
				<in_widths>32 1 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>3.4064380000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14273</id>
			<source_loc>12365</source_loc>
			<order>167</order>
			<sig_name>ftemp_R_sign</sig_name>
			<label>fft::temp_R.sign:ftemp_R_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>241</id>
				<op_kind>wire</op_kind>
				<object>ftemp_R_sign</object>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>3.4064380000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14274</id>
			<source_loc>12366</source_loc>
			<order>168</order>
			<sig_name>ftemp_R_exp</sig_name>
			<label>fft::temp_R.exp:ftemp_R_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>242</id>
				<op_kind>wire</op_kind>
				<object>ftemp_R_exp</object>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14275</id>
			<source_loc>12367</source_loc>
			<order>169</order>
			<sig_name>ftemp_R_man</sig_name>
			<label>fft::temp_R.man:ftemp_R_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>243</id>
				<op_kind>wire</op_kind>
				<object>ftemp_R_man</object>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14282</id>
			<source_loc>13432</source_loc>
			<order>170</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>134</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>250</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14283</id>
			<source_loc>13436</source_loc>
			<order>171</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>138</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>251</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14284</id>
			<source_loc>13437</source_loc>
			<order>172</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>142</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>252</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14285</id>
			<source_loc>13225</source_loc>
			<order>173</order>
			<instance_name>DFT_compute_Not_1U_1U_4_31</instance_name>
			<opcode>123</opcode>
			<label>!</label>
			<op>
				<id>253</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14276</id>
			<source_loc>13219</source_loc>
			<order>174</order>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			<opcode>63</opcode>
			<label>cynw_cm_float_mul_i</label>
			<op>
				<id>244</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>1.5201460000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14286</id>
			<source_loc>13226</source_loc>
			<order>175</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>71</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>254</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>2.0002920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14277</id>
			<source_loc>13220</source_loc>
			<order>176</order>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			<opcode>63</opcode>
			<label>cynw_cm_float_mul_i</label>
			<op>
				<id>245</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>1.5201460000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14287</id>
			<source_loc>13438</source_loc>
			<order>177</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>143</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>255</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14288</id>
			<source_loc>13439</source_loc>
			<order>178</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>139</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>256</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14278</id>
			<source_loc>13221</source_loc>
			<order>179</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>71</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>246</id>
				<op_kind>func_call</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>3.4064380000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14289</id>
			<source_loc>13440</source_loc>
			<order>180</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>135</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>257</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14279</id>
			<source_loc>12374</source_loc>
			<order>181</order>
			<sig_name>ftemp_I_sign</sig_name>
			<label>fft::temp_I.sign:ftemp_I_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>247</id>
				<op_kind>wire</op_kind>
				<object>ftemp_I_sign</object>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>3.4064380000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14280</id>
			<source_loc>12375</source_loc>
			<order>182</order>
			<sig_name>ftemp_I_exp</sig_name>
			<label>fft::temp_I.exp:ftemp_I_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>248</id>
				<op_kind>wire</op_kind>
				<object>ftemp_I_exp</object>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14281</id>
			<source_loc>12376</source_loc>
			<order>183</order>
			<sig_name>ftemp_I_man</sig_name>
			<label>fft::temp_I.man:ftemp_I_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>249</id>
				<op_kind>wire</op_kind>
				<object>ftemp_I_man</object>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14290</id>
			<source_loc>13441</source_loc>
			<order>184</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>136</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>258</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14291</id>
			<source_loc>13442</source_loc>
			<order>185</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>140</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>259</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14292</id>
			<source_loc>13443</source_loc>
			<order>186</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>144</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>260</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14293</id>
			<source_loc>13230</source_loc>
			<order>187</order>
			<instance_name>DFT_compute_Not_1U_1U_4_31</instance_name>
			<opcode>123</opcode>
			<label>!</label>
			<op>
				<id>261</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14294</id>
			<source_loc>13231</source_loc>
			<order>188</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>71</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>262</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>2.0002920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14298</id>
			<source_loc>13447</source_loc>
			<order>189</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>134</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>266</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14299</id>
			<source_loc>13448</source_loc>
			<order>190</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>138</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>267</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14300</id>
			<source_loc>13449</source_loc>
			<order>191</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>142</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>268</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14295</id>
			<source_loc>13444</source_loc>
			<order>192</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>145</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>263</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14296</id>
			<source_loc>13445</source_loc>
			<order>193</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>141</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>264</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14297</id>
			<source_loc>13446</source_loc>
			<order>194</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>137</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>265</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14301</id>
			<source_loc>13235</source_loc>
			<order>195</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>71</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>269</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>2.0002920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14312</id>
			<source_loc>13240</source_loc>
			<order>196</order>
			<instance_name>DFT_compute_Add_8Ux8U_8U_4_39</instance_name>
			<opcode>124</opcode>
			<label>+</label>
			<op>
				<id>280</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14305</id>
			<source_loc>13453</source_loc>
			<order>197</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>136</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>273</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14306</id>
			<source_loc>13454</source_loc>
			<order>198</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>140</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>274</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14307</id>
			<source_loc>13455</source_loc>
			<order>199</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>144</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>275</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14308</id>
			<source_loc>13239</source_loc>
			<order>200</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>71</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>276</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>2.0002920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14302</id>
			<source_loc>13450</source_loc>
			<order>201</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>143</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>270</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14303</id>
			<source_loc>13451</source_loc>
			<order>202</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>139</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>271</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14304</id>
			<source_loc>13452</source_loc>
			<order>203</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>135</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>272</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14313</id>
			<source_loc>14094</source_loc>
			<order>204</order>
			<sig_name>condvar_005</sig_name>
			<label>fft:condvar_005:wire</label>
			<datatype W="5">sc_uint</datatype>
			<op>
				<id>281</id>
				<op_kind>wire</op_kind>
				<object>condvar_005</object>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14309</id>
			<source_loc>13456</source_loc>
			<order>205</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>145</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>277</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14310</id>
			<source_loc>13457</source_loc>
			<order>206</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>141</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>278</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14311</id>
			<source_loc>13458</source_loc>
			<order>207</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>137</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>279</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14321</id>
			<source_loc>32468</source_loc>
			<order>208</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>289</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14411</id>
			<source_loc>32468</source_loc>
			<order>209</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>344</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<original_op>14321</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14413</id>
			<source_loc>32468</source_loc>
			<order>210</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>345</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>89</cycle_id>
			<original_op>14321</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14425</id>
			<source_loc>13894</source_loc>
			<order>211</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>fft::i.fft:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>357</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14423</id>
			<source_loc>13932</source_loc>
			<order>212</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>fft::a.sign.fft:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>355</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14319</id>
			<source_loc>13246</source_loc>
			<order>213</order>
			<instance_name>DFT_compute_LessThanEQ_1U_15_4_41</instance_name>
			<opcode>5</opcode>
			<label>&lt;=</label>
			<op>
				<id>287</id>
				<op_kind>le</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14421</id>
			<source_loc>14008</source_loc>
			<order>214</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>fft::stage.fft:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>353</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14426</id>
			<source_loc>14037</source_loc>
			<order>215</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>358</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14322</id>
			<source_loc>14011</source_loc>
			<order>216</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>290</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14323</id>
			<source_loc>14015</source_loc>
			<order>217</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>291</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14324</id>
			<source_loc>14019</source_loc>
			<order>218</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>292</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14325</id>
			<source_loc>14023</source_loc>
			<order>219</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>293</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14326</id>
			<source_loc>14027</source_loc>
			<order>220</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>294</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14327</id>
			<source_loc>14031</source_loc>
			<order>221</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>295</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14328</id>
			<source_loc>14035</source_loc>
			<order>222</order>
			<sig_name>j_u0_u0</sig_name>
			<label>j:j_u0_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>296</id>
				<op_kind>wire</op_kind>
				<object>j_u0_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>14335</id>
			<source_loc>13787</source_loc>
			<order>223</order>
			<sig_name>o_dft_real_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_dft_real_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>303</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14336</id>
			<source_loc>12414</source_loc>
			<order>224</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_real_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>304</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14329</id>
			<source_loc>13459</source_loc>
			<order>225</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>142</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>297</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14330</id>
			<source_loc>13781</source_loc>
			<order>226</order>
			<sig_name>o_dft_real_data_sign</sig_name>
			<label>o_dft_real.data.sign:o_dft_real_data_sign:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>298</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14331</id>
			<source_loc>13460</source_loc>
			<order>227</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>138</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>299</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14332</id>
			<source_loc>13783</source_loc>
			<order>228</order>
			<sig_name>o_dft_real_data_exp</sig_name>
			<label>o_dft_real.data.exp:o_dft_real_data_exp:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>300</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14333</id>
			<source_loc>13461</source_loc>
			<order>229</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>134</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>301</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14334</id>
			<source_loc>13785</source_loc>
			<order>230</order>
			<sig_name>o_dft_real_data_man</sig_name>
			<label>o_dft_real.data.man:o_dft_real_data_man:write</label>
			<datatype W="23">sc_uint</datatype>
			<output_write/>
			<op>
				<id>302</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14339</id>
			<source_loc>13462</source_loc>
			<order>231</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>144</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>307</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14341</id>
			<source_loc>13463</source_loc>
			<order>232</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>140</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>309</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14343</id>
			<source_loc>13464</source_loc>
			<order>233</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>136</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>311</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14349</id>
			<source_loc>13465</source_loc>
			<order>234</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>145</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>317</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14350</id>
			<source_loc>13466</source_loc>
			<order>235</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>141</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>318</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14351</id>
			<source_loc>13467</source_loc>
			<order>236</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>137</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>319</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14352</id>
			<source_loc>13468</source_loc>
			<order>237</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>143</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>320</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14353</id>
			<source_loc>13469</source_loc>
			<order>238</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>139</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>321</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14354</id>
			<source_loc>13470</source_loc>
			<order>239</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>135</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>322</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14337</id>
			<source_loc>13789</source_loc>
			<order>240</order>
			<sig_name>o_dft_real_m_stalling</sig_name>
			<label>m_stalling:o_dft_real_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>305</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_stalling</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14338</id>
			<source_loc>12418</source_loc>
			<order>241</order>
			<sig_name>stall0</sig_name>
			<label>computation::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>306</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14340</id>
			<source_loc>13791</source_loc>
			<order>242</order>
			<sig_name>o_dft_imag_data_sign</sig_name>
			<label>o_dft_imag.data.sign:o_dft_imag_data_sign:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>308</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14342</id>
			<source_loc>13793</source_loc>
			<order>243</order>
			<sig_name>o_dft_imag_data_exp</sig_name>
			<label>o_dft_imag.data.exp:o_dft_imag_data_exp:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>310</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14344</id>
			<source_loc>13795</source_loc>
			<order>244</order>
			<sig_name>o_dft_imag_data_man</sig_name>
			<label>o_dft_imag.data.man:o_dft_imag_data_man:write</label>
			<datatype W="23">sc_uint</datatype>
			<output_write/>
			<op>
				<id>312</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14345</id>
			<source_loc>13799</source_loc>
			<order>245</order>
			<sig_name>o_dft_imag_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_dft_imag_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>313</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14346</id>
			<source_loc>12420</source_loc>
			<order>246</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_imag_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>314</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14347</id>
			<source_loc>13802</source_loc>
			<order>247</order>
			<sig_name>o_dft_imag_m_stalling</sig_name>
			<label>m_stalling:o_dft_imag_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>315</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14348</id>
			<source_loc>12424</source_loc>
			<order>248</order>
			<sig_name>stall0</sig_name>
			<label>computation::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>316</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14355</id>
			<source_loc>13254</source_loc>
			<order>249</order>
			<instance_name>DFT_compute_Add_4U_9_4_42</instance_name>
			<opcode>113</opcode>
			<label>+</label>
			<op>
				<id>323</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14356</id>
			<source_loc>4962</source_loc>
			<order>250</order>
			<sig_name>condvar_008</sig_name>
			<label>condvar_008:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>324</id>
				<op_kind>wire</op_kind>
				<object>condvar_008</object>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14427</id>
			<source_loc>14036</source_loc>
			<order>251</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>359</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14143</id>
			<source_loc>33372</source_loc>
			<order>252</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>127</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14163</id>
			<source_loc>33376</source_loc>
			<order>253</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>146</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.2823000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14195</id>
			<source_loc>33384</source_loc>
			<order>254</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>174</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14222</id>
			<source_loc>33531</source_loc>
			<order>255</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>197</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.2299000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14254</id>
			<source_loc>33522</source_loc>
			<order>256</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>222</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14314</id>
			<source_loc>33515</source_loc>
			<order>257</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>282</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14317</id>
			<source_loc>33525</source_loc>
			<order>258</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>285</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.6431000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14320</id>
			<source_loc>33534</source_loc>
			<order>259</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>288</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14357</id>
			<source_loc>33705</source_loc>
			<order>260</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>325</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>computation</thread>
	</cdfg>
	<timing_paths>
		<thread>computation</thread>
		<timing_path>
			<name>computation_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
				<state>41</state>
				<source_loc>14347</source_loc>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>computation_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_real_m_stalling</port_name>
				<state>38</state>
				<source_loc>14337</source_loc>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>computation_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8666</delay>
				<port_name>o_dft_imag_m_req_m_next_trig_req</port_name>
				<state>39</state>
				<source_loc>14345</source_loc>
			</path_node>
			<delay>4.8666</delay>
		</timing_path>
		<timing_path>
			<name>computation_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8666</delay>
				<port_name>o_dft_real_m_req_m_next_trig_req</port_name>
				<state>36</state>
				<source_loc>14335</source_loc>
			</path_node>
			<delay>4.8666</delay>
		</timing_path>
		<timing_path>
			<name>computation_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7844</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>14132</source_loc>
			</path_node>
			<delay>4.7844</delay>
		</timing_path>
		<timing_path>
			<name>computation_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
		<timing_path>
			<name>computation_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
		<timing_path>
			<name>computation_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
		<timing_path>
			<name>computation_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
		<timing_path>
			<name>computation_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>computation</thread>
		<timing_path>
			<name>computation_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>7</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>7</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>7</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6129</delay>
		</timing_path>
		<timing_path>
			<name>computation_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6129</delay>
		</timing_path>
		<timing_path>
			<name>computation_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6129</delay>
		</timing_path>
		<timing_path>
			<name>computation_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6129</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>computation</thread>
		<timing_path>
			<name>computation_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.8782</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
				<source_loc>14240</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>14241</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.8782</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
				<source_loc>14240</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>14242</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.8782</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
				<source_loc>14240</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>14243</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.6726</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.4931</delay>
				<source_loc>14236</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>14238</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.6726</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.4931</delay>
				<source_loc>14236</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>14237</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.6726</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.4931</delay>
				<source_loc>14236</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>14239</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>3.4719</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>14263</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.4061</delay>
				<source_loc>14266</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.8863</delay>
				<source_loc>14272</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>14274</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>3.4719</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>14263</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.4061</delay>
				<source_loc>14266</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.8863</delay>
				<source_loc>14272</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>14275</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>3.4719</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>14263</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.4061</delay>
				<source_loc>14266</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.8863</delay>
				<source_loc>14272</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>14273</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>3.4719</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>14264</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.4061</delay>
				<source_loc>14266</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.8863</delay>
				<source_loc>14272</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>14273</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>computation</thread>
		<reg_op>
			<id>14442</id>
			<source_loc>14103</source_loc>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,6,11</livein>
			<liveout>1,6</liveout>
			<reg_deffed/>
			<instance_name>i_real_m_busy_req_0</instance_name>
			<op>
				<id>90</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14443</id>
			<source_loc>14131</source_loc>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,12</livein>
			<liveout>3,12</liveout>
			<reg_deffed>3,12</reg_deffed>
			<instance_name>i_real_m_busy_req_0</instance_name>
			<op>
				<id>115</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14448</id>
			<source_loc>14134</source_loc>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,22,24,27</livein>
			<liveout>2,3,22,27</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_real_m_busy_req_0</instance_name>
			<op>
				<id>118</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14454</id>
			<source_loc>14181</source_loc>
			<name>btemp1_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>25,26</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>o_dft_imag_data_exp</instance_name>
			<op>
				<id>161</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14455</id>
			<source_loc>14268</source_loc>
			<name>ucom4</name>
			<datatype W="8">sc_uint</datatype>
			<livein>83,84</livein>
			<liveout>82,83</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>o_dft_imag_data_exp</instance_name>
			<op>
				<id>236</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14456</id>
			<source_loc>14341</source_loc>
			<name>o_dft_imag_data_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_imag_data_exp</instance_name>
			<op>
				<id>309</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14457</id>
			<source_loc>14342</source_loc>
			<name>o_dft_imag_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_dft_imag_data_exp</instance_name>
			<op>
				<id>310</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14459</id>
			<source_loc>14182</source_loc>
			<name>btemp1_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>25,26</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>o_dft_imag_data_man</instance_name>
			<op>
				<id>162</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14460</id>
			<source_loc>14269</source_loc>
			<name>ucom5</name>
			<datatype W="23">sc_uint</datatype>
			<livein>83,84</livein>
			<liveout>82,83</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>o_dft_imag_data_man</instance_name>
			<op>
				<id>237</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14461</id>
			<source_loc>14343</source_loc>
			<name>o_dft_imag_data_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_imag_data_man</instance_name>
			<op>
				<id>311</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14462</id>
			<source_loc>14344</source_loc>
			<name>o_dft_imag_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_dft_imag_data_man</instance_name>
			<op>
				<id>312</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14464</id>
			<source_loc>14180</source_loc>
			<name>btemp1_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>25,26</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>o_dft_imag_data_sign</instance_name>
			<op>
				<id>160</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14465</id>
			<source_loc>14267</source_loc>
			<name>ucom3</name>
			<datatype W="1">sc_uint</datatype>
			<livein>83,84</livein>
			<liveout>82,83</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>o_dft_imag_data_sign</instance_name>
			<op>
				<id>235</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14466</id>
			<source_loc>14339</source_loc>
			<name>o_dft_imag_data_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_imag_data_sign</instance_name>
			<op>
				<id>307</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14467</id>
			<source_loc>14340</source_loc>
			<name>o_dft_imag_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_dft_imag_data_sign</instance_name>
			<op>
				<id>308</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14469</id>
			<source_loc>14106</source_loc>
			<name>o_dft_imag_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,6,11</livein>
			<liveout>1,6</liveout>
			<reg_deffed/>
			<instance_name>o_dft_imag_m_req_m_trig_req</instance_name>
			<op>
				<id>93</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14470</id>
			<source_loc>14346</source_loc>
			<name>o_dft_imag_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,6,11</livein>
			<liveout>1,5,6,40,65,89,94</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_dft_imag_m_req_m_trig_req</instance_name>
			<op>
				<id>314</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14472</id>
			<source_loc>14166</source_loc>
			<name>btemp_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>25,26</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>149</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14473</id>
			<source_loc>14211</source_loc>
			<name>fcf_i4_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>27,32,33,34,35,36,37,40,57,58,59,60,61,62,65,89,94</livein>
			<liveout>27,32,33,34,35,36,40,57,58,59,60,61,65,89,94</liveout>
			<reg_deffed>27,40,65,89,94</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>187</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14474</id>
			<source_loc>14264</source_loc>
			<name>ucom1</name>
			<datatype W="8">sc_uint</datatype>
			<livein>84,85</livein>
			<liveout>83,84</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>232</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14475</id>
			<source_loc>14313</source_loc>
			<name>condvar_005</name>
			<datatype W="5">sc_uint</datatype>
			<livein>89</livein>
			<liveout>88,89</liveout>
			<reg_deffed>88</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>281</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14476</id>
			<source_loc>14332</source_loc>
			<name>o_dft_real_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>300</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14478</id>
			<source_loc>14167</source_loc>
			<name>btemp_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>25,26</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>o_dft_real_data_man</instance_name>
			<op>
				<id>150</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14479</id>
			<source_loc>14212</source_loc>
			<name>fcf_i4_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>27,32,33,34,35,36,37,40,57,58,59,60,61,62,65,89,94</livein>
			<liveout>27,32,33,34,35,36,40,57,58,59,60,61,65,89,94</liveout>
			<reg_deffed>27,40,65,89,94</reg_deffed>
			<instance_name>o_dft_real_data_man</instance_name>
			<op>
				<id>188</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14480</id>
			<source_loc>14265</source_loc>
			<name>ucom2</name>
			<datatype W="23">sc_uint</datatype>
			<livein>84,85</livein>
			<liveout>83,84</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>o_dft_real_data_man</instance_name>
			<op>
				<id>233</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14481</id>
			<source_loc>14334</source_loc>
			<name>o_dft_real_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_real_data_man</instance_name>
			<op>
				<id>302</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14483</id>
			<source_loc>14165</source_loc>
			<name>btemp_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>25,26</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>o_dft_real_data_sign</instance_name>
			<op>
				<id>148</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14484</id>
			<source_loc>14210</source_loc>
			<name>fcf_i4_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>27,32,33,34,35,36,37,40,57,58,59,60,61,62,65,89,94</livein>
			<liveout>27,32,33,34,35,36,40,57,58,59,60,61,65,89,94</liveout>
			<reg_deffed>27,40,65,89,94</reg_deffed>
			<instance_name>o_dft_real_data_sign</instance_name>
			<op>
				<id>186</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14485</id>
			<source_loc>14263</source_loc>
			<name>ucom0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>84,85</livein>
			<liveout>83,84</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>o_dft_real_data_sign</instance_name>
			<op>
				<id>231</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14486</id>
			<source_loc>14330</source_loc>
			<name>o_dft_real_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_real_data_sign</instance_name>
			<op>
				<id>298</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14488</id>
			<source_loc>14105</source_loc>
			<name>o_dft_real_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,6,11</livein>
			<liveout>1,6</liveout>
			<reg_deffed/>
			<instance_name>o_dft_real_m_req_m_trig_req</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14489</id>
			<source_loc>14336</source_loc>
			<name>o_dft_real_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,6</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_real_m_req_m_trig_req</instance_name>
			<op>
				<id>304</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14491</id>
			<source_loc>14130</source_loc>
			<name>j_u1</name>
			<datatype W="4">sc_uint</datatype>
			<livein>2,3,12</livein>
			<liveout>2,3,12</liveout>
			<reg_deffed>3,12</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>114</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14492</id>
			<source_loc>14151</source_loc>
			<name>bi_u0</name>
			<datatype W="4">sc_uint</datatype>
			<livein>3,22,24,25,26,27</livein>
			<liveout>3,22,24,25,26,27</liveout>
			<reg_deffed>3,27</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>135</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14493</id>
			<source_loc>14262</source_loc>
			<name>fi_lower</name>
			<datatype W="3">sc_uint</datatype>
			<livein>82,83,84,85,86</livein>
			<liveout>80,82,83,84,85,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>230</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14494</id>
			<source_loc>14328</source_loc>
			<name>j_u0_u0</name>
			<datatype W="4">sc_uint</datatype>
			<livein>4,5,6</livein>
			<liveout>4,5,6,40,65,89,94</liveout>
			<reg_deffed>6,40,65,89,94</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>296</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14496</id>
			<source_loc>14160</source_loc>
			<name>bri_mi15</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,22,27</livein>
			<liveout>3,22,27</liveout>
			<reg_deffed>3,22,27</reg_deffed>
			<instance_name>s_reg_75</instance_name>
			<op>
				<id>144</id>
				<op_kind>reg</op_kind>
				<object>s_reg_75</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14497</id>
			<source_loc>14214</source_loc>
			<name>fe_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_75</instance_name>
			<op>
				<id>190</id>
				<op_kind>reg</op_kind>
				<object>s_reg_75</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14499</id>
			<source_loc>14164</source_loc>
			<name>amtmp007</name>
			<datatype W="1">sc_uint</datatype>
			<livein>3,22,24,25,26,27</livein>
			<liveout>3,22,24,25,27</liveout>
			<reg_deffed>3,22,27</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>147</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14500</id>
			<source_loc>14230</source_loc>
			<name>fa_sign_u0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>204</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14502</id>
			<source_loc>14159</source_loc>
			<name>brinput_mi15</name>
			<datatype W="3">sc_uint</datatype>
			<livein>3,22,27</livein>
			<liveout>3,22,27</liveout>
			<reg_deffed>3,22,27</reg_deffed>
			<instance_name>s_reg_77</instance_name>
			<op>
				<id>143</id>
				<op_kind>reg</op_kind>
				<object>s_reg_77</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14503</id>
			<source_loc>14318</source_loc>
			<name>fstage_mi20</name>
			<datatype W="3">sc_uint</datatype>
			<livein>27,32,33,34,35,36,37,38,39,40,57,58,59,60,61,62,63,64,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>27,32,33,34,35,36,37,38,39,40,57,58,59,60,61,62,63,64,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>27,40,65,89,94</reg_deffed>
			<instance_name>s_reg_77</instance_name>
			<op>
				<id>286</id>
				<op_kind>reg</op_kind>
				<object>s_reg_77</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14505</id>
			<source_loc>14206</source_loc>
			<name>fDFTpts</name>
			<datatype W="8">sc_uint</datatype>
			<livein>27,40,57,58,59,60,61,62,63,64,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>27,40,57,58,59,60,61,62,63,64,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>27,40,65,89,94</reg_deffed>
			<instance_name>s_reg_78</instance_name>
			<op>
				<id>183</id>
				<op_kind>reg</op_kind>
				<object>s_reg_78</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14507</id>
			<source_loc>14208</source_loc>
			<name>fnumBF</name>
			<datatype W="8">sc_uint</datatype>
			<livein>27,40,57,58,59,60,61,62,63,64,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>27,40,57,58,59,60,61,62,63,64,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>27,40,65,89,94</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>184</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14509</id>
			<source_loc>14215</source_loc>
			<name>fe_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>191</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14511</id>
			<source_loc>14216</source_loc>
			<name>fe_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_81</instance_name>
			<op>
				<id>192</id>
				<op_kind>reg</op_kind>
				<object>s_reg_81</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14513</id>
			<source_loc>14231</source_loc>
			<name>fa_exp_u0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_82</instance_name>
			<op>
				<id>205</id>
				<op_kind>reg</op_kind>
				<object>s_reg_82</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14515</id>
			<source_loc>14232</source_loc>
			<name>fa_man_u0</name>
			<datatype W="23">sc_uint</datatype>
			<livein>65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>206</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14517</id>
			<source_loc>14315</source_loc>
			<name>fj_mi23</name>
			<datatype W="8">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>283</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14519</id>
			<source_loc>14316</source_loc>
			<name>condvar_006</name>
			<datatype W="1">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_85</instance_name>
			<op>
				<id>284</id>
				<op_kind>reg</op_kind>
				<object>s_reg_85</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14521</id>
			<source_loc>14158</source_loc>
			<name>u_b_791_mi15</name>
			<datatype W="8">sc_uint</datatype>
			<livein>3,22,24,25,26,27</livein>
			<liveout>3,22,24,25,27</liveout>
			<reg_deffed>3,22,27</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>142</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14522</id>
			<source_loc>14252</source_loc>
			<name>fi_mi23</name>
			<datatype W="8">sc_uint</datatype>
			<livein>65,80,89,94</livein>
			<liveout>65,80,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>220</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14523</id>
			<source_loc>14261</source_loc>
			<name>fi_u0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>82,83,84,85,86,87,88</livein>
			<liveout>80,82,83,84,85,86,87,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>229</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14524</id>
			<source_loc>14312</source_loc>
			<name>fi_mi26</name>
			<datatype W="8">sc_uint</datatype>
			<livein>89</livein>
			<liveout>88,89</liveout>
			<reg_deffed>88</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>280</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14526</id>
			<source_loc>14249</source_loc>
			<name>fa_sign_mi23</name>
			<datatype W="1">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>217</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14528</id>
			<source_loc>14250</source_loc>
			<name>fa_exp_mi23</name>
			<datatype W="8">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>218</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14530</id>
			<source_loc>14251</source_loc>
			<name>fa_man_mi23</name>
			<datatype W="23">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_89</instance_name>
			<op>
				<id>219</id>
				<op_kind>reg</op_kind>
				<object>s_reg_89</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14532</id>
			<source_loc>14241</source_loc>
			<name>fs_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>82,83,84,85</livein>
			<liveout>80,82,83,84,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_90</instance_name>
			<op>
				<id>213</id>
				<op_kind>reg</op_kind>
				<object>s_reg_90</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14533</id>
			<source_loc>14279</source_loc>
			<name>ftemp_I_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>86,87,88</livein>
			<liveout>85,86,87</liveout>
			<reg_deffed>85</reg_deffed>
			<instance_name>s_reg_90</instance_name>
			<op>
				<id>247</id>
				<op_kind>reg</op_kind>
				<object>s_reg_90</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14535</id>
			<source_loc>14242</source_loc>
			<name>fs_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>82,83,84,85</livein>
			<liveout>80,82,83,84,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_91</instance_name>
			<op>
				<id>214</id>
				<op_kind>reg</op_kind>
				<object>s_reg_91</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14536</id>
			<source_loc>14280</source_loc>
			<name>ftemp_I_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>86,87,88</livein>
			<liveout>85,86,87</liveout>
			<reg_deffed>85</reg_deffed>
			<instance_name>s_reg_91</instance_name>
			<op>
				<id>248</id>
				<op_kind>reg</op_kind>
				<object>s_reg_91</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14538</id>
			<source_loc>14243</source_loc>
			<name>fs_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>82,83,84,85</livein>
			<liveout>80,82,83,84,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_92</instance_name>
			<op>
				<id>215</id>
				<op_kind>reg</op_kind>
				<object>s_reg_92</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14539</id>
			<source_loc>14281</source_loc>
			<name>ftemp_I_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>86,87,88</livein>
			<liveout>85,86,87</liveout>
			<reg_deffed>85</reg_deffed>
			<instance_name>s_reg_92</instance_name>
			<op>
				<id>249</id>
				<op_kind>reg</op_kind>
				<object>s_reg_92</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14541</id>
			<source_loc>14237</source_loc>
			<name>fc_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>82,83,84</livein>
			<liveout>80,82,83,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_93</instance_name>
			<op>
				<id>209</id>
				<op_kind>reg</op_kind>
				<object>s_reg_93</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14543</id>
			<source_loc>14238</source_loc>
			<name>fc_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>82,83,84</livein>
			<liveout>80,82,83,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_94</instance_name>
			<op>
				<id>210</id>
				<op_kind>reg</op_kind>
				<object>s_reg_94</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14545</id>
			<source_loc>14239</source_loc>
			<name>fc_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>82,83,84</livein>
			<liveout>80,82,83,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_95</instance_name>
			<op>
				<id>211</id>
				<op_kind>reg</op_kind>
				<object>s_reg_95</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14547</id>
			<source_loc>14270</source_loc>
			<name>focr_i3_i0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>83</livein>
			<liveout>82</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>s_reg_96</instance_name>
			<op>
				<id>238</id>
				<op_kind>reg</op_kind>
				<object>s_reg_96</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14548</id>
			<source_loc>14276</source_loc>
			<name>focr_i3_i1</name>
			<datatype W="32">sc_uint</datatype>
			<livein>85</livein>
			<liveout>84</liveout>
			<reg_deffed>84</reg_deffed>
			<instance_name>s_reg_96</instance_name>
			<op>
				<id>244</id>
				<op_kind>reg</op_kind>
				<object>s_reg_96</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14550</id>
			<source_loc>14273</source_loc>
			<name>ftemp_R_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>84,85,86,87</livein>
			<liveout>83,84,85,86</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>241</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14552</id>
			<source_loc>14274</source_loc>
			<name>ftemp_R_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>84,85,86,87</livein>
			<liveout>83,84,85,86</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>s_reg_98</instance_name>
			<op>
				<id>242</id>
				<op_kind>reg</op_kind>
				<object>s_reg_98</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14554</id>
			<source_loc>14275</source_loc>
			<name>ftemp_R_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>84,85,86,87</livein>
			<liveout>83,84,85,86</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>s_reg_99</instance_name>
			<op>
				<id>243</id>
				<op_kind>reg</op_kind>
				<object>s_reg_99</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>26</res_id>
		<opcode>37</opcode>
		<opcode>38</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>27</res_id>
		<opcode>39</opcode>
		<opcode>40</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>28</res_id>
		<opcode>41</opcode>
		<opcode>42</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>computation</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>66</id>
			<thread>computation</thread>
			<source_path>../DFT_compute.cpp</source_path>
			<source_line>55</source_line>
			<source_loc>4994</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>29</max_path>
			<latency>176</latency>
			<loop>
				<id>22</id>
				<thread>computation</thread>
				<loop_iterations>8</loop_iterations>
				<source_path>../DFT_compute.cpp</source_path>
				<source_line>61</source_line>
				<source_loc>4947</source_loc>
				<start_cycle>2</start_cycle>
				<max_path>2</max_path>
				<latency>16</latency>
			</loop>
			<loop>
				<id>24</id>
				<thread>computation</thread>
				<loop_iterations>8</loop_iterations>
				<source_path>../DFT_compute.cpp</source_path>
				<source_line>184</source_line>
				<source_loc>23935</source_loc>
				<start_cycle>4</start_cycle>
				<max_path>4</max_path>
				<latency>80</latency>
				<loop>
					<id>23</id>
					<thread>computation</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DFT_compute.cpp</source_path>
					<source_line>150</source_line>
					<source_loc>23948</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>24</latency>
				</loop>
			</loop>
			<loop>
				<id>48</id>
				<thread>computation</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DFT_compute.cpp</source_path>
				<source_line>239</source_line>
				<source_loc>25121</source_loc>
				<start_cycle>8</start_cycle>
				<max_path>18</max_path>
				<latency>54</latency>
				<loop>
					<id>47</id>
					<thread>computation</thread>
					<source_path>../DFT_compute.cpp</source_path>
					<source_line>262</source_line>
					<source_loc>25891</source_loc>
					<start_cycle>9</start_cycle>
					<max_path>10</max_path>
					<latency>30</latency>
					<loop>
						<id>46</id>
						<thread>computation</thread>
						<source_path>../DFT_compute.cpp</source_path>
						<source_line>280</source_line>
						<source_loc>26297</source_loc>
						<start_cycle>1</start_cycle>
						<max_path>8</max_path>
						<latency>24</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>65</id>
				<thread>computation</thread>
				<loop_iterations>8</loop_iterations>
				<source_path>../DFT_compute.cpp</source_path>
				<source_line>106</source_line>
				<source_loc>4993</source_loc>
				<start_cycle>26</start_cycle>
				<max_path>3</max_path>
				<latency>24</latency>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>5.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>computation</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>4915</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>66</id>
			<thread>computation</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>11</cycle_id>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
			<cycle>
				<cycle_id>12</cycle_id>
				<start_cycle>1</start_cycle>
				<latency>3</latency>
			</cycle>
			<loop>
				<id>22</id>
				<thread>computation</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>2</cycle_id>
					<cyn_protocol/>
					<source_loc>23694</source_loc>
					<start_cycle>0</start_cycle>
					<latency>11</latency>
				</cycle>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>4944</source_loc>
					<start_cycle>1</start_cycle>
					<latency>19</latency>
				</cycle>
			</loop>
			<loop>
				<id>24</id>
				<thread>computation</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>24</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>75</latency>
				</cycle>
				<cycle>
					<cycle_id>25</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>83</latency>
				</cycle>
				<cycle>
					<cycle_id>26</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>91</latency>
				</cycle>
				<cycle>
					<cycle_id>27</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>99</latency>
				</cycle>
				<loop>
					<id>23</id>
					<thread>computation</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>22</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>91</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>48</id>
				<thread>computation</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>32</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>102</latency>
				</cycle>
				<cycle>
					<cycle_id>33</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>105</latency>
				</cycle>
				<cycle>
					<cycle_id>34</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>108</latency>
				</cycle>
				<cycle>
					<cycle_id>35</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>111</latency>
				</cycle>
				<cycle>
					<cycle_id>36</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>114</latency>
				</cycle>
				<cycle>
					<cycle_id>37</cycle_id>
					<start_cycle>5</start_cycle>
					<latency>117</latency>
				</cycle>
				<cycle>
					<cycle_id>38</cycle_id>
					<start_cycle>6</start_cycle>
					<latency>120</latency>
				</cycle>
				<cycle>
					<cycle_id>39</cycle_id>
					<start_cycle>7</start_cycle>
					<latency>123</latency>
				</cycle>
				<cycle>
					<cycle_id>40</cycle_id>
					<start_cycle>8</start_cycle>
					<latency>126</latency>
				</cycle>
				<cycle>
					<cycle_id>57</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>102</latency>
				</cycle>
				<cycle>
					<cycle_id>58</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>105</latency>
				</cycle>
				<cycle>
					<cycle_id>59</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>108</latency>
				</cycle>
				<cycle>
					<cycle_id>60</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>111</latency>
				</cycle>
				<cycle>
					<cycle_id>61</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>114</latency>
				</cycle>
				<cycle>
					<cycle_id>62</cycle_id>
					<start_cycle>5</start_cycle>
					<latency>117</latency>
				</cycle>
				<cycle>
					<cycle_id>63</cycle_id>
					<start_cycle>6</start_cycle>
					<latency>120</latency>
				</cycle>
				<cycle>
					<cycle_id>64</cycle_id>
					<start_cycle>7</start_cycle>
					<latency>123</latency>
				</cycle>
				<cycle>
					<cycle_id>65</cycle_id>
					<start_cycle>8</start_cycle>
					<latency>126</latency>
				</cycle>
				<loop>
					<id>47</id>
					<thread>computation</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>80</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>129</latency>
					</cycle>
					<cycle>
						<cycle_id>94</cycle_id>
						<start_cycle>9</start_cycle>
						<latency>156</latency>
					</cycle>
					<loop>
						<id>46</id>
						<thread>computation</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>82</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>132</latency>
						</cycle>
						<cycle>
							<cycle_id>83</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>135</latency>
						</cycle>
						<cycle>
							<cycle_id>84</cycle_id>
							<start_cycle>2</start_cycle>
							<latency>138</latency>
						</cycle>
						<cycle>
							<cycle_id>85</cycle_id>
							<start_cycle>3</start_cycle>
							<latency>141</latency>
						</cycle>
						<cycle>
							<cycle_id>86</cycle_id>
							<start_cycle>4</start_cycle>
							<latency>144</latency>
						</cycle>
						<cycle>
							<cycle_id>87</cycle_id>
							<start_cycle>5</start_cycle>
							<latency>147</latency>
						</cycle>
						<cycle>
							<cycle_id>88</cycle_id>
							<start_cycle>6</start_cycle>
							<latency>150</latency>
						</cycle>
						<cycle>
							<cycle_id>89</cycle_id>
							<start_cycle>7</start_cycle>
							<latency>153</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>65</id>
				<thread>computation</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>4</cycle_id>
					<cyn_protocol/>
					<source_loc>4967</source_loc>
					<start_cycle>0</start_cycle>
					<latency>161</latency>
				</cycle>
				<cycle>
					<cycle_id>5</cycle_id>
					<cyn_protocol/>
					<source_loc>28004</source_loc>
					<start_cycle>1</start_cycle>
					<latency>169</latency>
				</cycle>
				<cycle>
					<cycle_id>6</cycle_id>
					<cyn_protocol/>
					<source_loc>28266</source_loc>
					<start_cycle>2</start_cycle>
					<latency>177</latency>
				</cycle>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>14744</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>17316,17316</sub_loc>
	</source_loc>
	<source_loc>
		<id>14747</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17119</opcode>
		<sub_loc>17316,17316</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>41</res_id>
		<opcode>55</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>14763</id>
			<opcode>55</opcode>
			<source_loc>17319</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>14750</id>
			<source_loc>17309</source_loc>
			<order>1</order>
			<sig_name>i_real_m_stall_reg_full</sig_name>
			<label>i_real.m_stall_reg_full:i_real_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>847</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14751</id>
			<source_loc>17317</source_loc>
			<order>2</order>
			<sig_name>i_real_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_real_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>848</id>
				<op_kind>input</op_kind>
				<object>i_real_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14752</id>
			<source_loc>17318</source_loc>
			<order>3</order>
			<sig_name>i_real_m_stalling</sig_name>
			<label>i_real.m_stalling.reset:i_real_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>849</id>
				<op_kind>input</op_kind>
				<object>i_real_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4167500000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14757</id>
			<source_loc>13482</source_loc>
			<order>4</order>
			<instance_name>DFT_compute_And_1Ux1U_1U_4_43</instance_name>
			<opcode>55</opcode>
			<label>&amp;</label>
			<op>
				<id>850</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4881500000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14761</id>
			<source_loc>14747</source_loc>
			<order>5</order>
			<sig_name>i_real_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_real_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>851</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5536500000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7844</delay>
				<port_name>i_real_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>14751</source_loc>
			</path_node>
			<delay>4.7844</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.5832</delay>
				<port_name>i_real_m_stalling</port_name>
				<state>11</state>
				<source_loc>14752</source_loc>
			</path_node>
			<delay>4.5832</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>14761</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>14750</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7844</delay>
				<port_name>i_real_m_data_is_valid</port_name>
			</path_node>
			<delay>4.7844</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.5832</delay>
				<port_name>i_real_m_stalling</port_name>
			</path_node>
			<delay>4.5832</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>14768</id>
			<source_loc>14750</source_loc>
			<name>i_real_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_real_m_stall_reg_full</instance_name>
			<op>
				<id>847</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14769</id>
			<source_loc>14761</source_loc>
			<name>i_real_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_real_m_stall_reg_full</instance_name>
			<op>
				<id>851</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8724</source_loc>
		<loop>
			<id>79</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>33231</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>79</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8761</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_real_m_stalling</name>
		<time> 0.417</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_data_sign</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_real_data_sign</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>i_real_data_exp</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_real_data_exp</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>i_real_data_man</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_real_data_man</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>o_dft_real_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_data_sign</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_data_exp</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_data_man</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_data_sign</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_data_exp</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_data_man</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_data_is_invalid</name>
		<time> 0.216</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_m_stalling</name>
		<time> 0.300</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_stalling</name>
		<time> 0.300</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_rst</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>i_real_vld</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_real_vld</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>i_real_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_busy_internal</name>
		<time> 0.216</time>
	</stable_time>
	<stable_time>
		<name>i_real_busy</name>
		<time> 0.216</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_data_is_valid</name>
		<time> 0.216</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>o_dft_real_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>o_dft_real_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>o_dft_imag_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>o_dft_imag_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 17 threads, 322 ops.</summary>
	</phase_summary>
</tool_log>
