#!/bin/env python3
# -----------------------------------------------------------------------------------------
# leonard heywang <leonard.heywang@proton.me>
# 03-01-2026
#
# This tool parse json (from verilator), and look for the ports. Then, it'll
# generate a top level file, which just combine them.
# -----------------------------------------------------------------------------------------
import argparse
from pathlib import Path
import datetime
from dataclasses import dataclass

from pyverilog.vparser.parser import parse
from pyverilog.vparser.ast import ModuleDef, Width
from pyverilog.vparser.ast import Input as astInput
from pyverilog.vparser.ast import Output as astOutput
from pyverilog.vparser.ast import Inout as astInout


@dataclass(frozen=True)
class dataport:
    name: str
    direction: str
    type: str
    width: str


def va2v(input: Path, output: Path) -> None:
    """
    This small function generate a verilog stub from a VerilogA file.
    This, indeed does not account for the functionnality, it's only to make possible to Verilog to count the ports on it.
    """
    data = None

    # First, fetch data as a single line (enable splits) :
    with open(input, "r") as f:
        data = f.read().strip().replace("\n", "#")

    # Split to known keywords that are mandatory :
    data = data.split("module")[1].split("analog")[0].strip()

    # Restore newlines
    data = data.replace("#", "\n").split("\n")

    # Remove unwanted lines :
    for line in data:
        if "electrical" in line:
            data.remove(line)

    # Finally, write the new file :
    with open(output, "w+") as f:
        f.write(f"// THIS FILE WAS AUTOGENERATED. DO NOT EDIT.\n")
        f.write(f"// ORIGINAL FILE WAS : {str(input)}\n\n")

        f.write("module ")

        for line in data:
            if len(line.strip()) > 1:
                f.write(f"{line.strip()}\n")

        f.write("endmodule\n\n")
        f.write(f"// FILE WAS CREATED ON :{datetime.datetime.now()}\n\n")

    return

def parse_file(
    files: list[Path],
) -> tuple[list[dataport], list[dataport], list[dataport]]:
    """
    This function count the port, and resolve their specs into the generated JSON.
    """

    # Init ports
    ins = []
    outs = []
    inouts = []
    modules = []

    for file in files:
        print(f"Parsing file : {str(file)} ...")
        ast, directives = parse([f"{str(file)}"])
        
        for item in ast.description.definitions:
            if not isinstance(item, ModuleDef):
                continue

            for port in item.portlist.ports:
                elems = port.children()

                for elem in elems:
                    if isinstance(elem, (astInput, astOutput, astInout)):

                        width = "0:0"
                        if isinstance(elem.width, Width):
                            width = f"{elem.width.msb}:{elem.width.lsb}"

                        if isinstance(elem, astInput):
                            ins.append(dataport(f"{item.name}#{elem.name}", "INPUT", "NONE", str(width)))
                        elif isinstance(elem, astOutput):
                            outs.append(dataport(f"{item.name}#{elem.name}", "OUTPUT", "NONE", str(width)))
                        elif isinstance(elem, astInout):
                            inouts.append(dataport(f"{item.name}#{elem.name}", "INOUT", "NONE", str(width)))

            modules.append(f"{item.name}")

    return ins, outs, inouts, modules


def match_ports(
    inputs: list[dataport], outputs: list[dataport], inouts: list[dataport]
) -> tuple[list[dataport], list[dataport], list[dataport], list[dataport]]:
    """
    This function look for duplicate net names, and transform them into wires to be shared rather than individual ports.
    """
    wires = []
    internals = []

    def get_wires(ports_in: list[dataport],ports_out: list[dataport]) -> list[dataport]:
        t_wires = []

        # That's not really nice in terms of performance, but as they're top modules, we don't expect very long lists, the delta is acceptable.
        for port1 in ports_in:
            for port2 in ports_out:
                if port1 is port2:
                    continue

                if port1.name.split("#")[-1] == port2.name.split("#")[-1]:
                    t_wires.append(
                        dataport(
                            port1.name.split("#")[-1],
                            port1.direction,
                            port1.type,
                            port1.width,
                        )
                    )
                    # ports.remove(port2)

        return t_wires
    # end of function

    # Matching the ports within them : 
    wires.extend(get_wires(inputs, inputs))
    wires.extend(get_wires(outputs,outputs))
    wires.extend(get_wires(inouts, inouts))

    # Matching port that are output to inputs
    internals.extend(get_wires(outputs, inputs))

    # Removing duplicates
    wires = list(set(wires))

    return inputs, outputs, inouts, wires, internals


def generate_module(
    target: Path,
    modules: list[str],
    inputs: list[dataport],
    outputs: list[dataport],
    inouts: list[dataport],
    wires: list[dataport],
    internals: list[dataport],
) -> None:
    """
    Generate the top level verilog file, that will be compiled into the ngspice shared library
    """

    with open(target, "w+") as f:
        # Adding some basic verilog features
        f.write(f"// =========================================\n")
        f.write(f"// THIS FILE WAS AUTOGENERATED. DO NOT EDIT.\n")
        f.write(f"// =========================================\n\n")

        f.write(f"module {target.stem} (\n")

        first = False

        # Generating a global net list and add them to the module
        globnet = []
        for wire in wires:
            globnet.append(wire.name)
            # Add the comma if needed : 
            if first != False:
                f.write(",")
            f.write(f"\n    {wire.direction.lower():8} [{str(wire.width).center(8)}] {wire.name.replace("#", "_")}")
            first = True

        # Generating a wire net list and add them to the module
        internet = []
        for wire in internals:
            internet.append(wire.name)

        def append_nets(netlist: list[dataport], type: str, first: bool):
            # Iterate over the nets : 
            for net in netlist:

                # Ensure the net is not global 
                if (net.name.split("#")[-1] not in globnet) and (net.name.split("#")[-1] not in internet) :

                    # Add the comma if needed : 
                    if first != False:
                        f.write(",")

                    # Write the net and update the first
                    f.write(f"\n    {type:8} [{str(net.width).center(8)}] {net.name.replace("#", "_")}")
                    first = True

        # Adding unique ports :

        print(wires)
        append_nets(inouts, "inout", first)
        append_nets(inputs, "input", first)
        append_nets(outputs, "output", first)

        # Closing module init : 
        f.write("\n\n);\n")

        # Adding the wires : 
        for wire in internals:
            f.write(f"\n    wire [{str(wire.width).center(8)}] {wire.name.replace("#", "_")};")
        f.write("\n\n")

        def append_module_net(netlist: list[dataport], file, module_name, first) -> bool:

            # Iterate over the nets lists : 
            for net in netlist:

                # If the net is from within this module : 
                if net.name.split("#")[0] == module_name:

                    # Append comma if needed
                    if first != False:
                        file.write(",")

                    # Write the verilog syntax to connect it
                    if (net.name.split("#")[-1] in globnet) or (net.name.split("#")[-1] in internet): 
                        file.write(f"\n        .{str(net.name.split("#")[-1]):12}({net.name.split("#")[-1]})")
                    else:
                        file.write(f"\n        .{str(net.name.split("#")[-1]):12}({net.name.replace("#", "_")})")
                    first = True

            return first

        # Adding component instantiation now :
        for module in modules:
            f.write(f"    {module} u_{module} (")

            # Append the net names
            first = False
            first = append_module_net(inouts, f, module, first)
            first = append_module_net(inputs, f, module, first)
            first = append_module_net(outputs, f, module, first)

            f.write("\n    );\n\n")

            # Need to handle the missing pins -> mis_matched naming !

        f.write("endmodule\n\n")

        f.write(f"// ===============================================\n")
        f.write(f"// FILE WAS CREATED ON :{datetime.datetime.now()}\n")
        f.write(f"// ===============================================\n")

    return


def generate_sym():
    pass


if __name__ == "__main__":
    parser = argparse.ArgumentParser()
    parser.add_argument(
        "files",
        nargs="+",
        help="The input verilog files to be combined into a single top",
    )
    parser.add_argument(
        "-n",
        "--name",
        default="top.v",
        help="Name of the top module to be used. Default = top.v",
    )
    parser.add_argument(
        "-t",
        "--temp",
        default="/tmp/wrappergen",
        help="Path of the temporary json files. Default to /tmp/wrappengen/",
    )
    parser.add_argument(
        "-w",
        "--wire",
        default="yes",
        help="Automatically merge the wire that share a same net into a single output at the end. Default = yes.",
    )
    parser.add_argument(
        "-s",
        "--sym",
        default="yes",
        help="Generate the xschem symbol in the same pass. Default = yes",
    )
    parser.add_argument(
        "-a",
        "--analog",
        default="no",
        help="Enable the analog mode, in which the file is treated as it, and generate a symbol from it. Default to no.",
    )

    parser.description = """This tool enable the user to combine multiple verilog files into a single, higher level one.
    especially usefull when working with d_cosim in ngspice, which can only tolerate a single digital block !"""

    parser.epilog = """If you have some issues, perhaps use the -w=no / --wire=no option to disable the grouping of the same 
    net ports. With the default value, two ports that share the name "clk" would be exposed as one. This make the design simpler,
    but could lead to issues. Always start here !"""

    # Parse arguments :
    args = parser.parse_args()

    # First, ensure path are existing :
    tmp = Path(args.temp)
    tmp.mkdir(parents=True, exist_ok=True)

    # Ensure no more than one file in analog mode was passed :
    if args.analog == "yes":
        if len(args.files) > 1:
            print("In analog mode, no more than one file are handled.")
            exit(1)

    # Generate paths and files lists
    sources = [Path(t).resolve() for t in args.files]
    extracted = [Path(tmp / t.name).with_suffix(".json") for t in sources]
    top = Path(args.name).resolve()

    # If we're in analog mode : Convert the file into it's digital stub
    if args.analog == "yes":
        print("Converting the .va file into it's verilog stub ...")
        sources = sources[0]
        vlog = extracted[0].with_suffix(".v")
        va2v(sources, vlog)
        sources = [vlog]

    # Generate the JSON data and extract the data
    print("Parsing files ...")
    inputs, outputs, inouts, modules = parse_file(sources)

    # Optionnaly, match the ports :
    wires = []
    internals = []
    if args.wire == "yes":
        print("Combining ports into single ports ...")
        inputs, outputs, inouts, wires, internals = match_ports(
            inputs, outputs, inouts
        )

    # Finally, generating the top level entity :
    if args.analog == "no":
        generate_module(
            top,
            modules,
            inputs,
            outputs,
            inouts,
            wires,
            internals
        )

    print(modules)
    print(inputs)
    print(outputs)
    print(inouts)
    print(wires)
    print(internals)


