Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 20 14:56:23 2024
| Host         : PC_CSDVerisure running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file simpleAudioSystem_control_sets_placed.rpt
| Design       : simpleAudioSystem
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              45 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------------+------------------+------------------+----------------+
|         Clock Signal         |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------------------------+------------------+------------------+----------------+
|  CLOCK_POTTER/inst/clk_12Mhz |                                             | rst_IBUF         |                1 |              1 |
|  CLOCK_POTTER/inst/clk_12Mhz |                                             |                  |                1 |              2 |
|  CLOCK_POTTER/inst/clk_12Mhz | AUDIO_INTERFACE_COMP/INPUT/data0_reg_1      | rst_IBUF         |                2 |              8 |
|  CLOCK_POTTER/inst/clk_12Mhz | AUDIO_INTERFACE_COMP/INPUT/data1_reg_2      | rst_IBUF         |                3 |              8 |
|  CLOCK_POTTER/inst/clk_12Mhz | AUDIO_INTERFACE_COMP/INPUT/sample_out_reg_0 | rst_IBUF         |                2 |              8 |
|  CLOCK_POTTER/inst/clk_12Mhz | AUDIO_INTERFACE_COMP/ENABLES/Q[0]           | rst_IBUF         |                3 |             10 |
|  CLOCK_POTTER/inst/clk_12Mhz | AUDIO_INTERFACE_COMP/ENABLES/E[0]           | rst_IBUF         |                4 |             11 |
+------------------------------+---------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 8      |                     3 |
| 10     |                     1 |
| 11     |                     1 |
+--------+-----------------------+


