module not_gates_tb();
reg a1,a2,b1,b2,c1,c2;

wire y0,y1, y2, y3, y4,y5;

not_ic7404_gate  DUT(
.a1(a1),
.a2(a2),
.b1(b1),
.b2(b2),
.c1(c1),
.c2(c2),
.y0(y0),
.y1(y1),
.y2(y2),
.y3(y3),
.y4(y4),
.y5(y5)
);
initial begin
 
#10 a1=0; b1=0; a2=0; b2=1;
c1=0; c2=1;
#10;
a1=1; b1=1; a2=0; b2=0; 
#10;
a1=1; b1=0; a2=1; b2=1; 
#10;
$finish;
end

endmodule
