$date
	Sat Oct 22 22:43:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#882070
b1 &
b1 %
1$
b1 !
1"
#882071
0"
#882074
1#
#882078
b0 &
0#
b0 %
0$
#1871308
b10111 !
1"
#1871310
b10111 &
b10111 %
1$
#1871311
0"
#1871314
b1000110 &
b1000110 %
#1871318
b100011 &
b100011 %
#1871322
b1101010 &
b1101010 %
#1871326
b110101 &
b110101 %
#1871330
b10100000 &
b10100000 %
#1871334
b1010000 &
b1010000 %
#1871338
b101000 &
b101000 %
#1871342
b10100 &
b10100 %
#1871346
b1010 &
b1010 %
#1871350
b101 &
b101 %
#1871354
b10000 &
b10000 %
#1871358
b1000 &
b1000 %
#1871362
b100 &
b100 %
#1871366
b10 &
b10 %
#1871370
b1 &
b1 %
1#
#1871374
b0 &
0#
b0 %
0$
#2883424
b100 !
1"
#2883426
b100 &
b100 %
1$
#2883427
0"
#2883430
b10 &
b10 %
#2883434
b1 &
b1 %
1#
#2883438
b0 &
0#
b0 %
0$
#4500012
