[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/TypeParamOverride/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/TypeParamOverride/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<116> s<115> l<1:1> el<1:0>
n<> u<2> t<Package> p<28> s<3> l<1:1> el<1:8>
n<ariane_axi_soc> u<3> t<StringConst> p<28> s<26> l<1:9> el<1:23>
n<> u<4> t<Struct_keyword> p<5> l<3:9> el<3:15>
n<> u<5> t<Struct_union> p<21> c<4> s<6> l<3:9> el<3:15>
n<> u<6> t<Packed_keyword> p<21> s<13> l<3:16> el<3:22>
n<> u<7> t<IntVec_TypeLogic> p<8> l<4:5> el<4:10>
n<> u<8> t<Data_type> p<9> c<7> l<4:5> el<4:10>
n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<4:5> el<4:10>
n<w_ready> u<10> t<StringConst> p<11> l<4:19> el<4:26>
n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<4:19> el<4:26>
n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<4:19> el<4:26>
n<> u<13> t<Struct_union_member> p<21> c<9> s<20> l<4:5> el<4:27>
n<> u<14> t<IntVec_TypeLogic> p<15> l<5:5> el<5:10>
n<> u<15> t<Data_type> p<16> c<14> l<5:5> el<5:10>
n<> u<16> t<Data_type_or_void> p<20> c<15> s<19> l<5:5> el<5:10>
n<b_valid> u<17> t<StringConst> p<18> l<5:19> el<5:26>
n<> u<18> t<Variable_decl_assignment> p<19> c<17> l<5:19> el<5:26>
n<> u<19> t<List_of_variable_decl_assignments> p<20> c<18> l<5:19> el<5:26>
n<> u<20> t<Struct_union_member> p<21> c<16> l<5:5> el<5:27>
n<> u<21> t<Data_type> p<23> c<5> s<22> l<3:9> el<6:2>
n<resp_slv_t> u<22> t<StringConst> p<23> l<6:3> el<6:13>
n<> u<23> t<Type_declaration> p<24> c<21> l<3:1> el<6:14>
n<> u<24> t<Data_declaration> p<25> c<23> l<3:1> el<6:14>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<3:1> el<6:14>
n<> u<26> t<Package_item> p<28> c<25> s<27> l<3:1> el<6:14>
n<> u<27> t<Endpackage> p<28> l<8:1> el<8:11>
n<> u<28> t<Package_declaration> p<29> c<2> l<1:1> el<8:11>
n<> u<29> t<Description> p<115> c<28> s<81> l<1:1> el<8:11>
n<module> u<30> t<Module_keyword> p<42> s<31> l<10:1> el<10:7>
n<axi_err_slv> u<31> t<StringConst> p<42> s<41> l<10:8> el<10:19>
n<resp_t> u<32> t<StringConst> p<36> s<35> l<11:19> el<11:25>
n<> u<33> t<IntVec_TypeLogic> p<34> l<11:33> el<11:38>
n<> u<34> t<Data_type> p<35> c<33> l<11:33> el<11:38>
n<> u<35> t<Constant_param_expression> p<36> c<34> l<11:33> el<11:38>
n<> u<36> t<Param_assignment> p<37> c<32> l<11:19> el<11:38>
n<> u<37> t<List_of_param_assignments> p<39> c<36> l<11:19> el<11:38>
n<> u<38> t<Type> p<39> s<37> l<11:13> el<11:17>
n<> u<39> t<Parameter_declaration> p<40> c<38> l<11:3> el<11:38>
n<> u<40> t<Parameter_port_declaration> p<41> c<39> l<11:3> el<11:38>
n<> u<41> t<Parameter_port_list> p<42> c<40> l<10:20> el<12:2>
n<> u<42> t<Module_ansi_header> p<80> c<30> s<52> l<10:1> el<12:3>
n<resp_t> u<43> t<StringConst> p<47> s<46> l<14:3> el<14:9>
n<err_resp> u<44> t<StringConst> p<45> l<14:11> el<14:19>
n<> u<45> t<Net_decl_assignment> p<46> c<44> l<14:11> el<14:19>
n<> u<46> t<List_of_net_decl_assignments> p<47> c<45> l<14:11> el<14:19>
n<> u<47> t<Net_declaration> p<48> c<43> l<14:3> el<14:20>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<14:3> el<14:20>
n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<14:3> el<14:20>
n<> u<50> t<Module_common_item> p<51> c<49> l<14:3> el<14:20>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<14:3> el<14:20>
n<> u<52> t<Non_port_module_item> p<80> c<51> s<78> l<14:3> el<14:20>
n<> u<53> t<AlwaysKeywd_Comb> p<75> s<74> l<16:3> el<16:14>
n<proc_w_channel> u<54> t<StringConst> p<72> s<70> l<16:23> el<16:37>
n<err_resp> u<55> t<StringConst> p<56> l<17:5> el<17:13>
n<> u<56> t<Ps_or_hierarchical_identifier> p<60> c<55> s<59> l<17:5> el<17:13>
n<w_ready> u<57> t<StringConst> p<59> s<58> l<17:14> el<17:21>
n<> u<58> t<Bit_select> p<59> l<17:23> el<17:23>
n<> u<59> t<Select> p<60> c<57> l<17:13> el<17:21>
n<> u<60> t<Variable_lvalue> p<66> c<56> s<61> l<17:5> el<17:21>
n<> u<61> t<AssignOp_Assign> p<66> s<65> l<17:23> el<17:24>
n<> u<62> t<Number_1Tickb0> p<63> l<17:25> el<17:29>
n<> u<63> t<Primary_literal> p<64> c<62> l<17:25> el<17:29>
n<> u<64> t<Primary> p<65> c<63> l<17:25> el<17:29>
n<> u<65> t<Expression> p<66> c<64> l<17:25> el<17:29>
n<> u<66> t<Operator_assignment> p<67> c<60> l<17:5> el<17:29>
n<> u<67> t<Blocking_assignment> p<68> c<66> l<17:5> el<17:29>
n<> u<68> t<Statement_item> p<69> c<67> l<17:5> el<17:30>
n<> u<69> t<Statement> p<70> c<68> l<17:5> el<17:30>
n<> u<70> t<Statement_or_null> p<72> c<69> s<71> l<17:5> el<17:30>
n<> u<71> t<End> p<72> l<19:3> el<19:6>
n<> u<72> t<Seq_block> p<73> c<54> l<16:15> el<19:6>
n<> u<73> t<Statement_item> p<74> c<72> l<16:15> el<19:6>
n<> u<74> t<Statement> p<75> c<73> l<16:15> el<19:6>
n<> u<75> t<Always_construct> p<76> c<53> l<16:3> el<19:6>
n<> u<76> t<Module_common_item> p<77> c<75> l<16:3> el<19:6>
n<> u<77> t<Module_or_generate_item> p<78> c<76> l<16:3> el<19:6>
n<> u<78> t<Non_port_module_item> p<80> c<77> s<79> l<16:3> el<19:6>
n<> u<79> t<Endmodule> p<80> l<20:1> el<20:10>
n<> u<80> t<Module_declaration> p<81> c<42> l<10:1> el<20:10>
n<> u<81> t<Description> p<115> c<80> s<114> l<10:1> el<20:10>
n<module> u<82> t<Module_keyword> p<86> s<83> l<23:1> el<23:7>
n<ariane_testharness> u<83> t<StringConst> p<86> s<85> l<23:9> el<23:27>
n<> u<84> t<Port> p<85> l<23:28> el<23:28>
n<> u<85> t<List_of_ports> p<86> c<84> l<23:27> el<23:29>
n<> u<86> t<Module_nonansi_header> p<113> c<82> s<111> l<23:1> el<23:30>
n<axi_err_slv> u<87> t<StringConst> p<108> s<102> l<25:1> el<25:12>
n<resp_t> u<88> t<StringConst> p<100> s<99> l<26:4> el<26:10>
n<ariane_axi_soc> u<89> t<StringConst> p<90> l<26:17> el<26:31>
n<> u<90> t<Class_type> p<91> c<89> l<26:17> el<26:31>
n<> u<91> t<Class_scope> p<95> c<90> s<92> l<26:17> el<26:33>
n<resp_slv_t> u<92> t<StringConst> p<95> s<94> l<26:33> el<26:43>
n<> u<93> t<Bit_select> p<94> l<26:44> el<26:44>
n<> u<94> t<Select> p<95> c<93> l<26:44> el<26:44>
n<> u<95> t<Complex_func_call> p<96> c<91> l<26:17> el<26:43>
n<> u<96> t<Primary> p<97> c<95> l<26:17> el<26:43>
n<> u<97> t<Expression> p<98> c<96> l<26:17> el<26:43>
n<> u<98> t<Mintypmax_expression> p<99> c<97> l<26:17> el<26:43>
n<> u<99> t<Param_expression> p<100> c<98> l<26:17> el<26:43>
n<> u<100> t<Named_parameter_assignment> p<101> c<88> l<26:3> el<26:45>
n<> u<101> t<List_of_parameter_assignments> p<102> c<100> l<26:3> el<26:45>
n<> u<102> t<Parameter_value_assignment> p<108> c<101> s<107> l<25:13> el<27:2>
n<i_gpio_err_slv> u<103> t<StringConst> p<104> l<27:3> el<27:17>
n<> u<104> t<Name_of_instance> p<107> c<103> s<106> l<27:3> el<27:17>
n<> u<105> t<Ordered_port_connection> p<106> l<28:1> el<27:20>
n<> u<106> t<List_of_port_connections> p<107> c<105> l<28:1> el<27:20>
n<> u<107> t<Hierarchical_instance> p<108> c<104> l<27:3> el<28:2>
n<> u<108> t<Module_instantiation> p<109> c<87> l<25:1> el<28:3>
n<> u<109> t<Module_or_generate_item> p<110> c<108> l<25:1> el<28:3>
n<> u<110> t<Non_port_module_item> p<111> c<109> l<25:1> el<28:3>
n<> u<111> t<Module_item> p<113> c<110> s<112> l<25:1> el<28:3>
n<> u<112> t<Endmodule> p<113> l<31:1> el<31:10>
n<> u<113> t<Module_declaration> p<114> c<86> l<23:1> el<31:10>
n<> u<114> t<Description> p<115> c<113> l<23:1> el<31:10>
n<> u<115> t<Source_text> p<116> c<29> l<1:1> el<31:10>
n<> u<116> t<Top_level_rule> c<1> l<1:1> el<32:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParamOverride/dut.sv:1:1: No timescale set for "ariane_axi_soc".

[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParamOverride/dut.sv:10:1: No timescale set for "axi_err_slv".

[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParamOverride/dut.sv:23:1: No timescale set for "ariane_testharness".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/TypeParamOverride/dut.sv:1:1: Compile package "ariane_axi_soc".

[INF:CP0303] ${SURELOG_DIR}/tests/TypeParamOverride/dut.sv:23:1: Compile module "work@ariane_testharness".

[INF:CP0303] ${SURELOG_DIR}/tests/TypeParamOverride/dut.sv:10:1: Compile module "work@axi_err_slv".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/TypeParamOverride/dut.sv:23:1: Top level module "work@ariane_testharness".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             1
constant                                               1
design                                                 1
hier_path                                              1
logic_net                                              1
logic_typespec                                         5
module_inst                                            5
named_begin                                            1
package                                                2
ref_module                                             1
ref_obj                                                3
ref_typespec                                          11
struct_typespec                                        2
struct_var                                             1
type_parameter                                         2
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assignment                                             2
constant                                               1
design                                                 1
hier_path                                              2
logic_net                                              1
logic_typespec                                         5
module_inst                                            5
named_begin                                            2
package                                                2
ref_module                                             1
ref_obj                                                5
ref_typespec                                          11
struct_typespec                                        2
struct_var                                             1
type_parameter                                         2
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeParamOverride/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TypeParamOverride/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TypeParamOverride/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@ariane_testharness)
|vpiElaborated:1
|vpiName:work@ariane_testharness
|uhdmallPackages:
\_package: ariane_axi_soc (ariane_axi_soc::), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_design: (work@ariane_testharness)
  |vpiName:ariane_axi_soc
  |vpiFullName:ariane_axi_soc::
  |vpiTypedef:
  \_struct_typespec: (ariane_axi_soc::resp_slv_t), line:3:9, endln:6:2
    |vpiParent:
    \_package: ariane_axi_soc (ariane_axi_soc::), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:1:1, endln:8:11
    |vpiName:ariane_axi_soc::resp_slv_t
    |vpiInstance:
    \_package: ariane_axi_soc (ariane_axi_soc::), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (w_ready), line:4:19, endln:4:26
      |vpiParent:
      \_struct_typespec: (ariane_axi_soc::resp_slv_t), line:3:9, endln:6:2
      |vpiName:w_ready
      |vpiTypespec:
      \_ref_typespec: (ariane_axi_soc::ariane_axi_soc::resp_slv_t::w_ready)
        |vpiParent:
        \_typespec_member: (w_ready), line:4:19, endln:4:26
        |vpiFullName:ariane_axi_soc::ariane_axi_soc::resp_slv_t::w_ready
        |vpiActual:
        \_logic_typespec: , line:4:5, endln:4:10
      |vpiRefFile:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (b_valid), line:5:19, endln:5:26
      |vpiParent:
      \_struct_typespec: (ariane_axi_soc::resp_slv_t), line:3:9, endln:6:2
      |vpiName:b_valid
      |vpiTypespec:
      \_ref_typespec: (ariane_axi_soc::ariane_axi_soc::resp_slv_t::b_valid)
        |vpiParent:
        \_typespec_member: (b_valid), line:5:19, endln:5:26
        |vpiFullName:ariane_axi_soc::ariane_axi_soc::resp_slv_t::b_valid
        |vpiActual:
        \_logic_typespec: , line:5:5, endln:5:10
      |vpiRefFile:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:10
  |vpiDefName:ariane_axi_soc
|uhdmtopPackages:
\_package: ariane_axi_soc (ariane_axi_soc::), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_design: (work@ariane_testharness)
  |vpiName:ariane_axi_soc
  |vpiFullName:ariane_axi_soc::
  |vpiTypedef:
  \_struct_typespec: (ariane_axi_soc::resp_slv_t), line:3:9, endln:6:2
    |vpiParent:
    \_package: ariane_axi_soc (ariane_axi_soc::), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:1:1, endln:8:11
    |vpiName:ariane_axi_soc::resp_slv_t
    |vpiInstance:
    \_package: ariane_axi_soc (ariane_axi_soc::), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (w_ready), line:4:19, endln:4:26
      |vpiParent:
      \_struct_typespec: (ariane_axi_soc::resp_slv_t), line:3:9, endln:6:2
      |vpiName:w_ready
      |vpiTypespec:
      \_ref_typespec: (ariane_axi_soc::ariane_axi_soc::resp_slv_t::w_ready)
        |vpiParent:
        \_typespec_member: (w_ready), line:4:19, endln:4:26
        |vpiFullName:ariane_axi_soc::ariane_axi_soc::resp_slv_t::w_ready
        |vpiActual:
        \_logic_typespec: , line:4:5, endln:4:10
      |vpiRefFile:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (b_valid), line:5:19, endln:5:26
      |vpiParent:
      \_struct_typespec: (ariane_axi_soc::resp_slv_t), line:3:9, endln:6:2
      |vpiName:b_valid
      |vpiTypespec:
      \_ref_typespec: (ariane_axi_soc::ariane_axi_soc::resp_slv_t::b_valid)
        |vpiParent:
        \_typespec_member: (b_valid), line:5:19, endln:5:26
        |vpiFullName:ariane_axi_soc::ariane_axi_soc::resp_slv_t::b_valid
        |vpiActual:
        \_logic_typespec: , line:5:5, endln:5:10
      |vpiRefFile:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:10
  |vpiDefName:ariane_axi_soc
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@ariane_testharness (work@ariane_testharness), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:23:1, endln:31:10
  |vpiParent:
  \_design: (work@ariane_testharness)
  |vpiFullName:work@ariane_testharness
  |vpiDefName:work@ariane_testharness
  |vpiRefModule:
  \_ref_module: work@axi_err_slv (i_gpio_err_slv), line:27:3, endln:27:17
    |vpiParent:
    \_module_inst: work@ariane_testharness (work@ariane_testharness), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:23:1, endln:31:10
    |vpiName:i_gpio_err_slv
    |vpiDefName:work@axi_err_slv
    |vpiActual:
    \_module_inst: work@axi_err_slv (work@axi_err_slv), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:10:1, endln:20:10
|uhdmallModules:
\_module_inst: work@axi_err_slv (work@axi_err_slv), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:10:1, endln:20:10
  |vpiParent:
  \_design: (work@ariane_testharness)
  |vpiFullName:work@axi_err_slv
  |vpiParameter:
  \_type_parameter: (work@axi_err_slv.resp_t), line:11:19, endln:11:25
    |vpiParent:
    \_module_inst: work@axi_err_slv (work@axi_err_slv), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:10:1, endln:20:10
    |vpiName:resp_t
    |vpiFullName:work@axi_err_slv.resp_t
    |vpiTypespec:
    \_ref_typespec: (work@axi_err_slv.resp_t)
      |vpiParent:
      \_type_parameter: (work@axi_err_slv.resp_t), line:11:19, endln:11:25
      |vpiFullName:work@axi_err_slv.resp_t
      |vpiActual:
      \_logic_typespec: , line:11:33, endln:11:38
  |vpiDefName:work@axi_err_slv
  |vpiNet:
  \_logic_net: (work@axi_err_slv.err_resp), line:14:11, endln:14:19
    |vpiParent:
    \_module_inst: work@axi_err_slv (work@axi_err_slv), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:10:1, endln:20:10
    |vpiTypespec:
    \_ref_typespec: (work@axi_err_slv.err_resp)
      |vpiParent:
      \_logic_net: (work@axi_err_slv.err_resp), line:14:11, endln:14:19
      |vpiFullName:work@axi_err_slv.err_resp
      |vpiActual:
      \_logic_typespec: , line:11:33, endln:11:38
    |vpiName:err_resp
    |vpiFullName:work@axi_err_slv.err_resp
  |vpiProcess:
  \_always: , line:16:3, endln:19:6
    |vpiParent:
    \_module_inst: work@axi_err_slv (work@axi_err_slv), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:10:1, endln:20:10
    |vpiStmt:
    \_named_begin: (work@axi_err_slv.proc_w_channel), line:16:23, endln:16:37
      |vpiParent:
      \_always: , line:16:3, endln:19:6
      |vpiName:proc_w_channel
      |vpiFullName:work@axi_err_slv.proc_w_channel
      |vpiStmt:
      \_assignment: , line:17:5, endln:17:29
        |vpiParent:
        \_named_begin: (work@axi_err_slv.proc_w_channel), line:16:23, endln:16:37
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:17:25, endln:17:29
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiLhs:
        \_hier_path: (err_resp.w_ready), line:17:5, endln:17:21
          |vpiParent:
          \_assignment: , line:17:5, endln:17:29
          |vpiName:err_resp.w_ready
          |vpiActual:
          \_ref_obj: (err_resp), line:17:14, endln:17:21
            |vpiParent:
            \_hier_path: (err_resp.w_ready), line:17:5, endln:17:21
            |vpiName:err_resp
          |vpiActual:
          \_ref_obj: (w_ready), line:17:14, endln:17:21
            |vpiParent:
            \_hier_path: (err_resp.w_ready), line:17:5, endln:17:21
            |vpiName:w_ready
    |vpiAlwaysType:2
|uhdmtopModules:
\_module_inst: work@ariane_testharness (work@ariane_testharness), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:23:1, endln:31:10
  |vpiName:work@ariane_testharness
  |vpiDefName:work@ariane_testharness
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@axi_err_slv (work@ariane_testharness.i_gpio_err_slv), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:25:1, endln:28:3
    |vpiParent:
    \_module_inst: work@ariane_testharness (work@ariane_testharness), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:23:1, endln:31:10
    |vpiName:i_gpio_err_slv
    |vpiFullName:work@ariane_testharness.i_gpio_err_slv
    |vpiVariables:
    \_struct_var: (work@ariane_testharness.i_gpio_err_slv.err_resp), line:14:11, endln:14:19
      |vpiParent:
      \_module_inst: work@axi_err_slv (work@ariane_testharness.i_gpio_err_slv), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:25:1, endln:28:3
      |vpiTypespec:
      \_ref_typespec: (work@ariane_testharness.i_gpio_err_slv.err_resp)
        |vpiParent:
        \_struct_var: (work@ariane_testharness.i_gpio_err_slv.err_resp), line:14:11, endln:14:19
        |vpiFullName:work@ariane_testharness.i_gpio_err_slv.err_resp
        |vpiActual:
        \_struct_typespec: (ariane_axi_soc::resp_slv_t), line:3:9, endln:6:2
      |vpiName:err_resp
      |vpiFullName:work@ariane_testharness.i_gpio_err_slv.err_resp
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@ariane_testharness.i_gpio_err_slv.resp_t)
      |vpiParent:
      \_module_inst: work@axi_err_slv (work@ariane_testharness.i_gpio_err_slv), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:25:1, endln:28:3
      |vpiName:resp_t
      |vpiFullName:work@ariane_testharness.i_gpio_err_slv.resp_t
      |vpiTypespec:
      \_ref_typespec: (work@ariane_testharness.i_gpio_err_slv.resp_t)
        |vpiParent:
        \_type_parameter: (work@ariane_testharness.i_gpio_err_slv.resp_t)
        |vpiFullName:work@ariane_testharness.i_gpio_err_slv.resp_t
        |vpiActual:
        \_struct_typespec: (ariane_axi_soc::resp_slv_t), line:3:9, endln:6:2
    |vpiDefName:work@axi_err_slv
    |vpiDefFile:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv
    |vpiDefLineNo:10
    |vpiInstance:
    \_module_inst: work@ariane_testharness (work@ariane_testharness), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:23:1, endln:31:10
    |vpiProcess:
    \_always: , line:16:3, endln:19:6
      |vpiParent:
      \_module_inst: work@axi_err_slv (work@ariane_testharness.i_gpio_err_slv), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:25:1, endln:28:3
      |vpiStmt:
      \_named_begin: (work@ariane_testharness.i_gpio_err_slv.proc_w_channel), line:16:23, endln:16:37
        |vpiParent:
        \_always: , line:16:3, endln:19:6
        |vpiName:proc_w_channel
        |vpiFullName:work@ariane_testharness.i_gpio_err_slv.proc_w_channel
        |vpiStmt:
        \_assignment: , line:17:5, endln:17:29
          |vpiParent:
          \_named_begin: (work@ariane_testharness.i_gpio_err_slv.proc_w_channel), line:16:23, endln:16:37
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:17:25, endln:17:29
          |vpiLhs:
          \_hier_path: (err_resp.w_ready), line:17:5, endln:17:21
            |vpiParent:
            \_assignment: , line:17:5, endln:17:29
            |vpiName:err_resp.w_ready
            |vpiActual:
            \_ref_obj: (err_resp), line:17:14, endln:17:21
              |vpiParent:
              \_hier_path: (err_resp.w_ready), line:17:5, endln:17:21
              |vpiName:err_resp
              |vpiActual:
              \_struct_var: (work@ariane_testharness.i_gpio_err_slv.err_resp), line:14:11, endln:14:19
            |vpiActual:
            \_ref_obj: (w_ready), line:17:14, endln:17:21
              |vpiParent:
              \_hier_path: (err_resp.w_ready), line:17:5, endln:17:21
              |vpiName:w_ready
              |vpiActual:
              \_typespec_member: (w_ready), line:4:19, endln:4:26
      |vpiAlwaysType:2
\_weaklyReferenced:
\_logic_typespec: , line:4:5, endln:4:10
  |vpiParent:
  \_typespec_member: (w_ready), line:4:19, endln:4:26
  |vpiInstance:
  \_package: ariane_axi_soc (ariane_axi_soc::), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:1:1, endln:8:11
\_logic_typespec: , line:5:5, endln:5:10
  |vpiParent:
  \_typespec_member: (b_valid), line:5:19, endln:5:26
  |vpiInstance:
  \_package: ariane_axi_soc (ariane_axi_soc::), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:1:1, endln:8:11
\_logic_typespec: , line:4:5, endln:4:10
  |vpiParent:
  \_typespec_member: (w_ready), line:4:19, endln:4:26
  |vpiInstance:
  \_package: ariane_axi_soc (ariane_axi_soc::), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:1:1, endln:8:11
\_logic_typespec: , line:5:5, endln:5:10
  |vpiParent:
  \_typespec_member: (b_valid), line:5:19, endln:5:26
  |vpiInstance:
  \_package: ariane_axi_soc (ariane_axi_soc::), file:${SURELOG_DIR}/tests/TypeParamOverride/dut.sv, line:1:1, endln:8:11
\_logic_typespec: , line:11:33, endln:11:38
  |vpiParent:
  \_type_parameter: (work@axi_err_slv.resp_t), line:11:19, endln:11:25
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TypeParamOverride/dut.sv | ${SURELOG_DIR}/build/regression/TypeParamOverride/roundtrip/dut_000.sv | 11 | 31 |