
TMU_EventDrivenArch.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f30  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  00800060  00000f30  00000fc4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000039  0080007c  0080007c  00000fe0  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000fe0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  000016ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000100  00000000  00000000  00001738  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000014bb  00000000  00000000  00001838  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000603  00000000  00000000  00002cf3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000740  00000000  00000000  000032f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008ec  00000000  00000000  00003a38  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006e4  00000000  00000000  00004324  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001739  00000000  00000000  00004a08  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 51 01 	jmp	0x2a2	; 0x2a2 <__vector_1>
   8:	0c 94 78 01 	jmp	0x2f0	; 0x2f0 <__vector_2>
   c:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__vector_3>
  10:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__vector_4>
  14:	0c 94 ed 01 	jmp	0x3da	; 0x3da <__vector_5>
  18:	0c 94 14 02 	jmp	0x428	; 0x428 <__vector_6>
  1c:	0c 94 3b 02 	jmp	0x476	; 0x476 <__vector_7>
  20:	0c 94 62 02 	jmp	0x4c4	; 0x4c4 <__vector_8>
  24:	0c 94 89 02 	jmp	0x512	; 0x512 <__vector_9>
  28:	0c 94 b0 02 	jmp	0x560	; 0x560 <__vector_10>
  2c:	0c 94 d7 02 	jmp	0x5ae	; 0x5ae <__vector_11>
  30:	0c 94 fe 02 	jmp	0x5fc	; 0x5fc <__vector_12>
  34:	0c 94 25 03 	jmp	0x64a	; 0x64a <__vector_13>
  38:	0c 94 4c 03 	jmp	0x698	; 0x698 <__vector_14>
  3c:	0c 94 73 03 	jmp	0x6e6	; 0x6e6 <__vector_15>
  40:	0c 94 9a 03 	jmp	0x734	; 0x734 <__vector_16>
  44:	0c 94 c1 03 	jmp	0x782	; 0x782 <__vector_17>
  48:	0c 94 e8 03 	jmp	0x7d0	; 0x7d0 <__vector_18>
  4c:	0c 94 0f 04 	jmp	0x81e	; 0x81e <__vector_19>
  50:	0c 94 36 04 	jmp	0x86c	; 0x86c <__vector_20>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e0 e3       	ldi	r30, 0x30	; 48
  68:	ff e0       	ldi	r31, 0x0F	; 15
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	ac 37       	cpi	r26, 0x7C	; 124
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	ac e7       	ldi	r26, 0x7C	; 124
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a5 3b       	cpi	r26, 0xB5	; 181
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 5d 04 	call	0x8ba	; 0x8ba <main>
  8a:	0c 94 96 07 	jmp	0xf2c	; 0xf2c <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_init>:
*Description: This function can set the direction of a full port, a nibble
* 			  or even one pin.
*/

ERROR_STATUS DIO_init (DIO_Cfg_s *DIO_info)
{	uint8_t RET=0;
  92:	fc 01       	movw	r30, r24
		switch(DIO_info->dir)
  94:	82 81       	ldd	r24, Z+2	; 0x02
  96:	88 23       	and	r24, r24
  98:	21 f0       	breq	.+8      	; 0xa2 <DIO_init+0x10>
  9a:	8f 3f       	cpi	r24, 0xFF	; 255
  9c:	09 f0       	breq	.+2      	; 0xa0 <DIO_init+0xe>
  9e:	4a c0       	rjmp	.+148    	; 0x134 <DIO_init+0xa2>
  a0:	27 c0       	rjmp	.+78     	; 0xf0 <DIO_init+0x5e>
			{	
		case INPUT:
		     	switch(DIO_info ->GPIO)
  a2:	80 81       	ld	r24, Z
  a4:	81 30       	cpi	r24, 0x01	; 1
  a6:	79 f0       	breq	.+30     	; 0xc6 <DIO_init+0x34>
  a8:	81 30       	cpi	r24, 0x01	; 1
  aa:	30 f0       	brcs	.+12     	; 0xb8 <DIO_init+0x26>
  ac:	82 30       	cpi	r24, 0x02	; 2
  ae:	91 f0       	breq	.+36     	; 0xd4 <DIO_init+0x42>
  b0:	83 30       	cpi	r24, 0x03	; 3
  b2:	09 f0       	breq	.+2      	; 0xb6 <DIO_init+0x24>
  b4:	41 c0       	rjmp	.+130    	; 0x138 <DIO_init+0xa6>
  b6:	15 c0       	rjmp	.+42     	; 0xe2 <DIO_init+0x50>
		 		{
					case GPIOA:
						PORTA_DIR &=(~(DIO_info->pins))	;
  b8:	9a b3       	in	r25, 0x1a	; 26
  ba:	81 81       	ldd	r24, Z+1	; 0x01
  bc:	80 95       	com	r24
  be:	89 23       	and	r24, r25
  c0:	8a bb       	out	0x1a, r24	; 26
					case GPIOD:
					PORTD_DIR &=(~(DIO_info->pins))	;
					break;
					RET=E_OK;
				}
				RET=E_OK;
  c2:	80 e0       	ldi	r24, 0x00	; 0
		case INPUT:
		     	switch(DIO_info ->GPIO)
		 		{
					case GPIOA:
						PORTA_DIR &=(~(DIO_info->pins))	;
					break;
  c4:	08 95       	ret
					case GPIOB:
					PORTB_DIR &=(~(DIO_info->pins))	;
  c6:	97 b3       	in	r25, 0x17	; 23
  c8:	81 81       	ldd	r24, Z+1	; 0x01
  ca:	80 95       	com	r24
  cc:	89 23       	and	r24, r25
  ce:	87 bb       	out	0x17, r24	; 23
					case GPIOD:
					PORTD_DIR &=(~(DIO_info->pins))	;
					break;
					RET=E_OK;
				}
				RET=E_OK;
  d0:	80 e0       	ldi	r24, 0x00	; 0
					case GPIOA:
						PORTA_DIR &=(~(DIO_info->pins))	;
					break;
					case GPIOB:
					PORTB_DIR &=(~(DIO_info->pins))	;
					break;
  d2:	08 95       	ret
					case GPIOC:
					PORTC_DIR &=(~(DIO_info->pins))	;
  d4:	94 b3       	in	r25, 0x14	; 20
  d6:	81 81       	ldd	r24, Z+1	; 0x01
  d8:	80 95       	com	r24
  da:	89 23       	and	r24, r25
  dc:	84 bb       	out	0x14, r24	; 20
					case GPIOD:
					PORTD_DIR &=(~(DIO_info->pins))	;
					break;
					RET=E_OK;
				}
				RET=E_OK;
  de:	80 e0       	ldi	r24, 0x00	; 0
					case GPIOB:
					PORTB_DIR &=(~(DIO_info->pins))	;
					break;
					case GPIOC:
					PORTC_DIR &=(~(DIO_info->pins))	;
					break;
  e0:	08 95       	ret
					case GPIOD:
					PORTD_DIR &=(~(DIO_info->pins))	;
  e2:	91 b3       	in	r25, 0x11	; 17
  e4:	81 81       	ldd	r24, Z+1	; 0x01
  e6:	80 95       	com	r24
  e8:	89 23       	and	r24, r25
  ea:	81 bb       	out	0x11, r24	; 17
					break;
					RET=E_OK;
				}
				RET=E_OK;
  ec:	80 e0       	ldi	r24, 0x00	; 0
					case GPIOC:
					PORTC_DIR &=(~(DIO_info->pins))	;
					break;
					case GPIOD:
					PORTD_DIR &=(~(DIO_info->pins))	;
					break;
  ee:	08 95       	ret
				}
				RET=E_OK;
				break;

		case OUTPUT:
			  switch(DIO_info ->GPIO)
  f0:	80 81       	ld	r24, Z
  f2:	81 30       	cpi	r24, 0x01	; 1
  f4:	69 f0       	breq	.+26     	; 0x110 <DIO_init+0x7e>
  f6:	81 30       	cpi	r24, 0x01	; 1
  f8:	28 f0       	brcs	.+10     	; 0x104 <DIO_init+0x72>
  fa:	82 30       	cpi	r24, 0x02	; 2
  fc:	79 f0       	breq	.+30     	; 0x11c <DIO_init+0x8a>
  fe:	83 30       	cpi	r24, 0x03	; 3
 100:	e9 f4       	brne	.+58     	; 0x13c <DIO_init+0xaa>
 102:	12 c0       	rjmp	.+36     	; 0x128 <DIO_init+0x96>
			  {
				  case GPIOA:
				  PORTA_DIR |=(DIO_info->pins)	;
 104:	9a b3       	in	r25, 0x1a	; 26
 106:	81 81       	ldd	r24, Z+1	; 0x01
 108:	89 2b       	or	r24, r25
 10a:	8a bb       	out	0x1a, r24	; 26
				  case GPIOD:
				  PORTD_DIR |=(DIO_info->pins)	;
				  break;
				  RET=E_OK;
			  }
			  RET=E_OK;
 10c:	80 e0       	ldi	r24, 0x00	; 0
		case OUTPUT:
			  switch(DIO_info ->GPIO)
			  {
				  case GPIOA:
				  PORTA_DIR |=(DIO_info->pins)	;
				  break;
 10e:	08 95       	ret
				  case GPIOB:
				  PORTB_DIR |=(DIO_info->pins)	;
 110:	97 b3       	in	r25, 0x17	; 23
 112:	81 81       	ldd	r24, Z+1	; 0x01
 114:	89 2b       	or	r24, r25
 116:	87 bb       	out	0x17, r24	; 23
				  case GPIOD:
				  PORTD_DIR |=(DIO_info->pins)	;
				  break;
				  RET=E_OK;
			  }
			  RET=E_OK;
 118:	80 e0       	ldi	r24, 0x00	; 0
				  case GPIOA:
				  PORTA_DIR |=(DIO_info->pins)	;
				  break;
				  case GPIOB:
				  PORTB_DIR |=(DIO_info->pins)	;
				  break;
 11a:	08 95       	ret
				  case GPIOC:
				  PORTC_DIR |=(DIO_info->pins)	;
 11c:	94 b3       	in	r25, 0x14	; 20
 11e:	81 81       	ldd	r24, Z+1	; 0x01
 120:	89 2b       	or	r24, r25
 122:	84 bb       	out	0x14, r24	; 20
				  case GPIOD:
				  PORTD_DIR |=(DIO_info->pins)	;
				  break;
				  RET=E_OK;
			  }
			  RET=E_OK;
 124:	80 e0       	ldi	r24, 0x00	; 0
				  case GPIOB:
				  PORTB_DIR |=(DIO_info->pins)	;
				  break;
				  case GPIOC:
				  PORTC_DIR |=(DIO_info->pins)	;
				  break;
 126:	08 95       	ret
				  case GPIOD:
				  PORTD_DIR |=(DIO_info->pins)	;
 128:	91 b3       	in	r25, 0x11	; 17
 12a:	81 81       	ldd	r24, Z+1	; 0x01
 12c:	89 2b       	or	r24, r25
 12e:	81 bb       	out	0x11, r24	; 17
				  break;
				  RET=E_OK;
			  }
			  RET=E_OK;
 130:	80 e0       	ldi	r24, 0x00	; 0
				  case GPIOC:
				  PORTC_DIR |=(DIO_info->pins)	;
				  break;
				  case GPIOD:
				  PORTD_DIR |=(DIO_info->pins)	;
				  break;
 132:	08 95       	ret
			  }
			  RET=E_OK;
			  break;

			default:
			RET=E_NOK;
 134:	81 e0       	ldi	r24, 0x01	; 1
 136:	08 95       	ret
					case GPIOD:
					PORTD_DIR &=(~(DIO_info->pins))	;
					break;
					RET=E_OK;
				}
				RET=E_OK;
 138:	80 e0       	ldi	r24, 0x00	; 0
 13a:	08 95       	ret
				  case GPIOD:
				  PORTD_DIR |=(DIO_info->pins)	;
				  break;
				  RET=E_OK;
			  }
			  RET=E_OK;
 13c:	80 e0       	ldi	r24, 0x00	; 0

			default:
			RET=E_NOK;
	}
return RET;
}
 13e:	08 95       	ret

00000140 <DIO_Write>:

ERROR_STATUS DIO_Write (uint8_t GPIO, uint8_t pins, uint8_t value)
{uint8_t Ret=0;
switch(value){
 140:	44 23       	and	r20, r20
 142:	21 f0       	breq	.+8      	; 0x14c <DIO_Write+0xc>
 144:	4f 3f       	cpi	r20, 0xFF	; 255
 146:	09 f0       	breq	.+2      	; 0x14a <DIO_Write+0xa>
 148:	3f c0       	rjmp	.+126    	; 0x1c8 <DIO_Write+0x88>
 14a:	21 c0       	rjmp	.+66     	; 0x18e <DIO_Write+0x4e>
case LOW:
{
switch (GPIO)
 14c:	81 30       	cpi	r24, 0x01	; 1
 14e:	69 f0       	breq	.+26     	; 0x16a <DIO_Write+0x2a>
 150:	81 30       	cpi	r24, 0x01	; 1
 152:	28 f0       	brcs	.+10     	; 0x15e <DIO_Write+0x1e>
 154:	82 30       	cpi	r24, 0x02	; 2
 156:	79 f0       	breq	.+30     	; 0x176 <DIO_Write+0x36>
 158:	83 30       	cpi	r24, 0x03	; 3
 15a:	c1 f5       	brne	.+112    	; 0x1cc <DIO_Write+0x8c>
 15c:	12 c0       	rjmp	.+36     	; 0x182 <DIO_Write+0x42>
{	case GPIOA:
	PORTA_DATA &= ~(pins);   // 0b01111111
 15e:	8b b3       	in	r24, 0x1b	; 27
 160:	60 95       	com	r22
 162:	68 23       	and	r22, r24
 164:	6b bb       	out	0x1b, r22	; 27
	break;
	default:
	Ret=E_NOK;
	break;
	}
Ret=E_OK;
 166:	80 e0       	ldi	r24, 0x00	; 0
{
switch (GPIO)
{	case GPIOA:
	PORTA_DATA &= ~(pins);   // 0b01111111
Ret=E_OK;
	break;
 168:	08 95       	ret
	case GPIOB:
	PORTB_DATA &= ~(pins);
 16a:	88 b3       	in	r24, 0x18	; 24
 16c:	60 95       	com	r22
 16e:	68 23       	and	r22, r24
 170:	68 bb       	out	0x18, r22	; 24
	break;
	default:
	Ret=E_NOK;
	break;
	}
Ret=E_OK;
 172:	80 e0       	ldi	r24, 0x00	; 0
Ret=E_OK;
	break;
	case GPIOB:
	PORTB_DATA &= ~(pins);
Ret=E_OK;
	break;
 174:	08 95       	ret
	case GPIOC:
	PORTC_DATA &= ~(pins);
 176:	85 b3       	in	r24, 0x15	; 21
 178:	60 95       	com	r22
 17a:	68 23       	and	r22, r24
 17c:	65 bb       	out	0x15, r22	; 21
	break;
	default:
	Ret=E_NOK;
	break;
	}
Ret=E_OK;
 17e:	80 e0       	ldi	r24, 0x00	; 0
Ret=E_OK;
	break;
	case GPIOC:
	PORTC_DATA &= ~(pins);
Ret=E_OK;
	break;
 180:	08 95       	ret
	case GPIOD:
	PORTD_DATA &= ~(pins);
 182:	82 b3       	in	r24, 0x12	; 18
 184:	60 95       	com	r22
 186:	68 23       	and	r22, r24
 188:	62 bb       	out	0x12, r22	; 18
	break;
	default:
	Ret=E_NOK;
	break;
	}
Ret=E_OK;
 18a:	80 e0       	ldi	r24, 0x00	; 0
Ret=E_OK;
	break;
	case GPIOD:
	PORTD_DATA &= ~(pins);
	Ret=E_OK;
	break;
 18c:	08 95       	ret
	}
Ret=E_OK;
break;
}
case HIGH:{
switch (GPIO)
 18e:	81 30       	cpi	r24, 0x01	; 1
 190:	61 f0       	breq	.+24     	; 0x1aa <DIO_Write+0x6a>
 192:	81 30       	cpi	r24, 0x01	; 1
 194:	28 f0       	brcs	.+10     	; 0x1a0 <DIO_Write+0x60>
 196:	82 30       	cpi	r24, 0x02	; 2
 198:	69 f0       	breq	.+26     	; 0x1b4 <DIO_Write+0x74>
 19a:	83 30       	cpi	r24, 0x03	; 3
 19c:	c9 f4       	brne	.+50     	; 0x1d0 <DIO_Write+0x90>
 19e:	0f c0       	rjmp	.+30     	; 0x1be <DIO_Write+0x7e>
{	case GPIOA:
	PORTA_DATA |=(pins);
 1a0:	8b b3       	in	r24, 0x1b	; 27
 1a2:	68 2b       	or	r22, r24
 1a4:	6b bb       	out	0x1b, r22	; 27
	break;
	default:
	Ret=E_NOK;
	break;
}
Ret=E_OK;
 1a6:	80 e0       	ldi	r24, 0x00	; 0
case HIGH:{
switch (GPIO)
{	case GPIOA:
	PORTA_DATA |=(pins);
Ret=E_OK;
	break;
 1a8:	08 95       	ret
	case GPIOB:
	PORTB_DATA |=(pins);
 1aa:	88 b3       	in	r24, 0x18	; 24
 1ac:	68 2b       	or	r22, r24
 1ae:	68 bb       	out	0x18, r22	; 24
	break;
	default:
	Ret=E_NOK;
	break;
}
Ret=E_OK;
 1b0:	80 e0       	ldi	r24, 0x00	; 0
Ret=E_OK;
	break;
	case GPIOB:
	PORTB_DATA |=(pins);
Ret=E_OK;
	break;
 1b2:	08 95       	ret
	case GPIOC:
	PORTC_DATA |=(pins);
 1b4:	85 b3       	in	r24, 0x15	; 21
 1b6:	68 2b       	or	r22, r24
 1b8:	65 bb       	out	0x15, r22	; 21
	break;
	default:
	Ret=E_NOK;
	break;
}
Ret=E_OK;
 1ba:	80 e0       	ldi	r24, 0x00	; 0
Ret=E_OK;
	break;
	case GPIOC:
	PORTC_DATA |=(pins);
Ret=E_OK;
	break;
 1bc:	08 95       	ret
	case GPIOD:
	PORTD_DATA |=(pins);
 1be:	82 b3       	in	r24, 0x12	; 18
 1c0:	68 2b       	or	r22, r24
 1c2:	62 bb       	out	0x12, r22	; 18
	break;
	default:
	Ret=E_NOK;
	break;
}
Ret=E_OK;
 1c4:	80 e0       	ldi	r24, 0x00	; 0
Ret=E_OK;
	break;
	case GPIOD:
	PORTD_DATA |=(pins);
Ret=E_OK;
	break;
 1c6:	08 95       	ret
}
Ret=E_OK;
break;
}
default:
Ret=E_NOK;
 1c8:	81 e0       	ldi	r24, 0x01	; 1
 1ca:	08 95       	ret
	break;
	default:
	Ret=E_NOK;
	break;
	}
Ret=E_OK;
 1cc:	80 e0       	ldi	r24, 0x00	; 0
 1ce:	08 95       	ret
	break;
	default:
	Ret=E_NOK;
	break;
}
Ret=E_OK;
 1d0:	80 e0       	ldi	r24, 0x00	; 0
default:
Ret=E_NOK;
break;
}
return Ret;
}
 1d2:	08 95       	ret

000001d4 <DIO_Read>:


ERROR_STATUS DIO_Read (uint8_t GPIO,uint8_t pins, uint8_t *data)
{
 1d4:	fa 01       	movw	r30, r20

switch (GPIO)
 1d6:	81 30       	cpi	r24, 0x01	; 1
 1d8:	59 f0       	breq	.+22     	; 0x1f0 <DIO_Read+0x1c>
 1da:	81 30       	cpi	r24, 0x01	; 1
 1dc:	28 f0       	brcs	.+10     	; 0x1e8 <DIO_Read+0x14>
 1de:	82 30       	cpi	r24, 0x02	; 2
 1e0:	59 f0       	breq	.+22     	; 0x1f8 <DIO_Read+0x24>
 1e2:	83 30       	cpi	r24, 0x03	; 3
 1e4:	81 f4       	brne	.+32     	; 0x206 <DIO_Read+0x32>
 1e6:	0c c0       	rjmp	.+24     	; 0x200 <DIO_Read+0x2c>
{	case GPIOA:
	*data=(PORTA_PIN & pins);
 1e8:	89 b3       	in	r24, 0x19	; 25
 1ea:	68 23       	and	r22, r24
 1ec:	60 83       	st	Z, r22
	break;
 1ee:	0b c0       	rjmp	.+22     	; 0x206 <DIO_Read+0x32>
	case GPIOB:
	*data=(PORTB_PIN & pins);
 1f0:	86 b3       	in	r24, 0x16	; 22
 1f2:	68 23       	and	r22, r24
 1f4:	60 83       	st	Z, r22
	break;
 1f6:	07 c0       	rjmp	.+14     	; 0x206 <DIO_Read+0x32>
	case GPIOC:
	*data=(PORTC_PIN & pins);
 1f8:	83 b3       	in	r24, 0x13	; 19
 1fa:	68 23       	and	r22, r24
 1fc:	60 83       	st	Z, r22
	break;
 1fe:	03 c0       	rjmp	.+6      	; 0x206 <DIO_Read+0x32>
	case GPIOD:
	*data=(PORTD_PIN & pins);
 200:	80 b3       	in	r24, 0x10	; 16
 202:	68 23       	and	r22, r24
 204:	60 83       	st	Z, r22
	break;
}
if(*data > 0)
 206:	80 81       	ld	r24, Z
 208:	88 23       	and	r24, r24
 20a:	11 f0       	breq	.+4      	; 0x210 <DIO_Read+0x3c>
{
	*data = 1;
 20c:	81 e0       	ldi	r24, 0x01	; 1
 20e:	80 83       	st	Z, r24
}


}
 210:	08 95       	ret

00000212 <DIO_Toggle>:
ERROR_STATUS DIO_Toggle (uint8_t GPIO, uint8_t pins)
{
uint8_t ret=0;
	switch (GPIO)
 212:	81 30       	cpi	r24, 0x01	; 1
 214:	61 f0       	breq	.+24     	; 0x22e <DIO_Toggle+0x1c>
 216:	81 30       	cpi	r24, 0x01	; 1
 218:	28 f0       	brcs	.+10     	; 0x224 <DIO_Toggle+0x12>
 21a:	82 30       	cpi	r24, 0x02	; 2
 21c:	69 f0       	breq	.+26     	; 0x238 <DIO_Toggle+0x26>
 21e:	83 30       	cpi	r24, 0x03	; 3
 220:	a9 f4       	brne	.+42     	; 0x24c <DIO_Toggle+0x3a>
 222:	0f c0       	rjmp	.+30     	; 0x242 <DIO_Toggle+0x30>
	{	case GPIOA:
		PORTA_DATA ^=(pins);
 224:	8b b3       	in	r24, 0x1b	; 27
 226:	68 27       	eor	r22, r24
 228:	6b bb       	out	0x1b, r22	; 27
		ret=E_OK;
 22a:	80 e0       	ldi	r24, 0x00	; 0
		break;
 22c:	08 95       	ret
		case GPIOB:
		PORTB_DATA ^=(pins);
 22e:	88 b3       	in	r24, 0x18	; 24
 230:	68 27       	eor	r22, r24
 232:	68 bb       	out	0x18, r22	; 24
ret=E_OK;
 234:	80 e0       	ldi	r24, 0x00	; 0
		break;
 236:	08 95       	ret
		case GPIOC:
		PORTC_DATA ^=(pins);
 238:	85 b3       	in	r24, 0x15	; 21
 23a:	68 27       	eor	r22, r24
 23c:	65 bb       	out	0x15, r22	; 21
ret=E_OK;
 23e:	80 e0       	ldi	r24, 0x00	; 0
		break;
 240:	08 95       	ret
		case GPIOD:
		PORTD_DATA ^=(pins);
 242:	82 b3       	in	r24, 0x12	; 18
 244:	68 27       	eor	r22, r24
 246:	62 bb       	out	0x12, r22	; 18
ret=E_OK;
 248:	80 e0       	ldi	r24, 0x00	; 0
		break;
 24a:	08 95       	ret
		default:
		ret=E_NOK;
 24c:	81 e0       	ldi	r24, 0x01	; 1
		break;
	}

return ret;
}
 24e:	08 95       	ret

00000250 <G_interrupt_Enable>:
ptr_to_Fun TWI_I2C;
ptr_to_Fun SPM_RDY;

void G_interrupt_Enable(void)
{
 SREG |=(0x80);
 250:	8f b7       	in	r24, 0x3f	; 63
 252:	80 68       	ori	r24, 0x80	; 128
 254:	8f bf       	out	0x3f, r24	; 63
}
 256:	08 95       	ret

00000258 <EX_interrupt_enable2>:
void EX_interrupt_enable2(void)
{
CLEAR_BIT(PORTB_DIR,2);/*Input*/
 258:	ba 98       	cbi	0x17, 2	; 23
SET_BIT(PORTB_DATA,2);/*Pullup*/
 25a:	c2 9a       	sbi	0x18, 2	; 24
SET_BIT(GICR,INT2);/*EXT2*/
 25c:	8b b7       	in	r24, 0x3b	; 59
 25e:	80 62       	ori	r24, 0x20	; 32
 260:	8b bf       	out	0x3b, r24	; 59
SET_BIT(MCUCSR,6);/*Rising*/
 262:	84 b7       	in	r24, 0x34	; 52
 264:	80 64       	ori	r24, 0x40	; 64
 266:	84 bf       	out	0x34, r24	; 52
}
 268:	08 95       	ret

0000026a <EX_interrupt_enable1>:
void EX_interrupt_enable1(void)
{
	CLEAR_BIT(PORTD_DIR,3);
 26a:	8b 98       	cbi	0x11, 3	; 17
	SET_BIT(PORTD_DATA,3);
 26c:	93 9a       	sbi	0x12, 3	; 18
	SET_BIT(GICR,INT1);
 26e:	8b b7       	in	r24, 0x3b	; 59
 270:	80 68       	ori	r24, 0x80	; 128
 272:	8b bf       	out	0x3b, r24	; 59
	SET_BIT(MCUCR,2);/*Any logical change*/
 274:	85 b7       	in	r24, 0x35	; 53
 276:	84 60       	ori	r24, 0x04	; 4
 278:	85 bf       	out	0x35, r24	; 53
	CLEAR_BIT(MCUCR,3);
 27a:	85 b7       	in	r24, 0x35	; 53
 27c:	87 7f       	andi	r24, 0xF7	; 247
 27e:	85 bf       	out	0x35, r24	; 53
	
}
 280:	08 95       	ret

00000282 <EX_interrupt_enable0>:
void EX_interrupt_enable0(void)
{
	CLEAR_BIT(PORTD_DIR,2);
 282:	8a 98       	cbi	0x11, 2	; 17
	SET_BIT(PORTD_DATA,2);
 284:	92 9a       	sbi	0x12, 2	; 18
	SET_BIT(GICR,INT0);
 286:	8b b7       	in	r24, 0x3b	; 59
 288:	80 64       	ori	r24, 0x40	; 64
 28a:	8b bf       	out	0x3b, r24	; 59
	SET_BIT(MCUCR,0);/*Any logical change*/
 28c:	85 b7       	in	r24, 0x35	; 53
 28e:	81 60       	ori	r24, 0x01	; 1
 290:	85 bf       	out	0x35, r24	; 53
	CLEAR_BIT(MCUCR,1);
 292:	85 b7       	in	r24, 0x35	; 53
 294:	8d 7f       	andi	r24, 0xFD	; 253
 296:	85 bf       	out	0x35, r24	; 53
	
}
 298:	08 95       	ret

0000029a <G_interrupt_Disable>:
void G_interrupt_Disable(void)
{
CLEAR_BIT(SREG,7);
 29a:	8f b7       	in	r24, 0x3f	; 63
 29c:	8f 77       	andi	r24, 0x7F	; 127
 29e:	8f bf       	out	0x3f, r24	; 63
}
 2a0:	08 95       	ret

000002a2 <__vector_1>:
void __vector_1(void) __attribute__((signal));
void __vector_1(void)
{
 2a2:	1f 92       	push	r1
 2a4:	0f 92       	push	r0
 2a6:	0f b6       	in	r0, 0x3f	; 63
 2a8:	0f 92       	push	r0
 2aa:	11 24       	eor	r1, r1
 2ac:	2f 93       	push	r18
 2ae:	3f 93       	push	r19
 2b0:	4f 93       	push	r20
 2b2:	5f 93       	push	r21
 2b4:	6f 93       	push	r22
 2b6:	7f 93       	push	r23
 2b8:	8f 93       	push	r24
 2ba:	9f 93       	push	r25
 2bc:	af 93       	push	r26
 2be:	bf 93       	push	r27
 2c0:	ef 93       	push	r30
 2c2:	ff 93       	push	r31
  INT0_external_interrupt();
 2c4:	e0 91 96 00 	lds	r30, 0x0096
 2c8:	f0 91 97 00 	lds	r31, 0x0097
 2cc:	09 95       	icall
}
 2ce:	ff 91       	pop	r31
 2d0:	ef 91       	pop	r30
 2d2:	bf 91       	pop	r27
 2d4:	af 91       	pop	r26
 2d6:	9f 91       	pop	r25
 2d8:	8f 91       	pop	r24
 2da:	7f 91       	pop	r23
 2dc:	6f 91       	pop	r22
 2de:	5f 91       	pop	r21
 2e0:	4f 91       	pop	r20
 2e2:	3f 91       	pop	r19
 2e4:	2f 91       	pop	r18
 2e6:	0f 90       	pop	r0
 2e8:	0f be       	out	0x3f, r0	; 63
 2ea:	0f 90       	pop	r0
 2ec:	1f 90       	pop	r1
 2ee:	18 95       	reti

000002f0 <__vector_2>:


void __vector_2(void) __attribute__((signal));
void __vector_2(void)
{
 2f0:	1f 92       	push	r1
 2f2:	0f 92       	push	r0
 2f4:	0f b6       	in	r0, 0x3f	; 63
 2f6:	0f 92       	push	r0
 2f8:	11 24       	eor	r1, r1
 2fa:	2f 93       	push	r18
 2fc:	3f 93       	push	r19
 2fe:	4f 93       	push	r20
 300:	5f 93       	push	r21
 302:	6f 93       	push	r22
 304:	7f 93       	push	r23
 306:	8f 93       	push	r24
 308:	9f 93       	push	r25
 30a:	af 93       	push	r26
 30c:	bf 93       	push	r27
 30e:	ef 93       	push	r30
 310:	ff 93       	push	r31
  INT1_external_interrupt();
 312:	e0 91 9e 00 	lds	r30, 0x009E
 316:	f0 91 9f 00 	lds	r31, 0x009F
 31a:	09 95       	icall
}
 31c:	ff 91       	pop	r31
 31e:	ef 91       	pop	r30
 320:	bf 91       	pop	r27
 322:	af 91       	pop	r26
 324:	9f 91       	pop	r25
 326:	8f 91       	pop	r24
 328:	7f 91       	pop	r23
 32a:	6f 91       	pop	r22
 32c:	5f 91       	pop	r21
 32e:	4f 91       	pop	r20
 330:	3f 91       	pop	r19
 332:	2f 91       	pop	r18
 334:	0f 90       	pop	r0
 336:	0f be       	out	0x3f, r0	; 63
 338:	0f 90       	pop	r0
 33a:	1f 90       	pop	r1
 33c:	18 95       	reti

0000033e <__vector_3>:


void __vector_3(void) __attribute__((signal));
void __vector_3(void)
{
 33e:	1f 92       	push	r1
 340:	0f 92       	push	r0
 342:	0f b6       	in	r0, 0x3f	; 63
 344:	0f 92       	push	r0
 346:	11 24       	eor	r1, r1
 348:	2f 93       	push	r18
 34a:	3f 93       	push	r19
 34c:	4f 93       	push	r20
 34e:	5f 93       	push	r21
 350:	6f 93       	push	r22
 352:	7f 93       	push	r23
 354:	8f 93       	push	r24
 356:	9f 93       	push	r25
 358:	af 93       	push	r26
 35a:	bf 93       	push	r27
 35c:	ef 93       	push	r30
 35e:	ff 93       	push	r31
  INT2_external_interrupt();
 360:	e0 91 8e 00 	lds	r30, 0x008E
 364:	f0 91 8f 00 	lds	r31, 0x008F
 368:	09 95       	icall
}
 36a:	ff 91       	pop	r31
 36c:	ef 91       	pop	r30
 36e:	bf 91       	pop	r27
 370:	af 91       	pop	r26
 372:	9f 91       	pop	r25
 374:	8f 91       	pop	r24
 376:	7f 91       	pop	r23
 378:	6f 91       	pop	r22
 37a:	5f 91       	pop	r21
 37c:	4f 91       	pop	r20
 37e:	3f 91       	pop	r19
 380:	2f 91       	pop	r18
 382:	0f 90       	pop	r0
 384:	0f be       	out	0x3f, r0	; 63
 386:	0f 90       	pop	r0
 388:	1f 90       	pop	r1
 38a:	18 95       	reti

0000038c <__vector_4>:


void __vector_4(void) __attribute__((signal));
void __vector_4(void)
{
 38c:	1f 92       	push	r1
 38e:	0f 92       	push	r0
 390:	0f b6       	in	r0, 0x3f	; 63
 392:	0f 92       	push	r0
 394:	11 24       	eor	r1, r1
 396:	2f 93       	push	r18
 398:	3f 93       	push	r19
 39a:	4f 93       	push	r20
 39c:	5f 93       	push	r21
 39e:	6f 93       	push	r22
 3a0:	7f 93       	push	r23
 3a2:	8f 93       	push	r24
 3a4:	9f 93       	push	r25
 3a6:	af 93       	push	r26
 3a8:	bf 93       	push	r27
 3aa:	ef 93       	push	r30
 3ac:	ff 93       	push	r31
TIMER2COMP();
 3ae:	e0 91 a4 00 	lds	r30, 0x00A4
 3b2:	f0 91 a5 00 	lds	r31, 0x00A5
 3b6:	09 95       	icall
}
 3b8:	ff 91       	pop	r31
 3ba:	ef 91       	pop	r30
 3bc:	bf 91       	pop	r27
 3be:	af 91       	pop	r26
 3c0:	9f 91       	pop	r25
 3c2:	8f 91       	pop	r24
 3c4:	7f 91       	pop	r23
 3c6:	6f 91       	pop	r22
 3c8:	5f 91       	pop	r21
 3ca:	4f 91       	pop	r20
 3cc:	3f 91       	pop	r19
 3ce:	2f 91       	pop	r18
 3d0:	0f 90       	pop	r0
 3d2:	0f be       	out	0x3f, r0	; 63
 3d4:	0f 90       	pop	r0
 3d6:	1f 90       	pop	r1
 3d8:	18 95       	reti

000003da <__vector_5>:


void __vector_5(void) __attribute__((signal));
void __vector_5(void)
{
 3da:	1f 92       	push	r1
 3dc:	0f 92       	push	r0
 3de:	0f b6       	in	r0, 0x3f	; 63
 3e0:	0f 92       	push	r0
 3e2:	11 24       	eor	r1, r1
 3e4:	2f 93       	push	r18
 3e6:	3f 93       	push	r19
 3e8:	4f 93       	push	r20
 3ea:	5f 93       	push	r21
 3ec:	6f 93       	push	r22
 3ee:	7f 93       	push	r23
 3f0:	8f 93       	push	r24
 3f2:	9f 93       	push	r25
 3f4:	af 93       	push	r26
 3f6:	bf 93       	push	r27
 3f8:	ef 93       	push	r30
 3fa:	ff 93       	push	r31
  TIMER2OVF();
 3fc:	e0 91 84 00 	lds	r30, 0x0084
 400:	f0 91 85 00 	lds	r31, 0x0085
 404:	09 95       	icall
}
 406:	ff 91       	pop	r31
 408:	ef 91       	pop	r30
 40a:	bf 91       	pop	r27
 40c:	af 91       	pop	r26
 40e:	9f 91       	pop	r25
 410:	8f 91       	pop	r24
 412:	7f 91       	pop	r23
 414:	6f 91       	pop	r22
 416:	5f 91       	pop	r21
 418:	4f 91       	pop	r20
 41a:	3f 91       	pop	r19
 41c:	2f 91       	pop	r18
 41e:	0f 90       	pop	r0
 420:	0f be       	out	0x3f, r0	; 63
 422:	0f 90       	pop	r0
 424:	1f 90       	pop	r1
 426:	18 95       	reti

00000428 <__vector_6>:

void __vector_6(void) __attribute__((signal));
void __vector_6(void)
{
 428:	1f 92       	push	r1
 42a:	0f 92       	push	r0
 42c:	0f b6       	in	r0, 0x3f	; 63
 42e:	0f 92       	push	r0
 430:	11 24       	eor	r1, r1
 432:	2f 93       	push	r18
 434:	3f 93       	push	r19
 436:	4f 93       	push	r20
 438:	5f 93       	push	r21
 43a:	6f 93       	push	r22
 43c:	7f 93       	push	r23
 43e:	8f 93       	push	r24
 440:	9f 93       	push	r25
 442:	af 93       	push	r26
 444:	bf 93       	push	r27
 446:	ef 93       	push	r30
 448:	ff 93       	push	r31
  TIMER1CAPT();
 44a:	e0 91 a0 00 	lds	r30, 0x00A0
 44e:	f0 91 a1 00 	lds	r31, 0x00A1
 452:	09 95       	icall
}
 454:	ff 91       	pop	r31
 456:	ef 91       	pop	r30
 458:	bf 91       	pop	r27
 45a:	af 91       	pop	r26
 45c:	9f 91       	pop	r25
 45e:	8f 91       	pop	r24
 460:	7f 91       	pop	r23
 462:	6f 91       	pop	r22
 464:	5f 91       	pop	r21
 466:	4f 91       	pop	r20
 468:	3f 91       	pop	r19
 46a:	2f 91       	pop	r18
 46c:	0f 90       	pop	r0
 46e:	0f be       	out	0x3f, r0	; 63
 470:	0f 90       	pop	r0
 472:	1f 90       	pop	r1
 474:	18 95       	reti

00000476 <__vector_7>:

void __vector_7(void) __attribute__((signal));
void __vector_7(void)
{
 476:	1f 92       	push	r1
 478:	0f 92       	push	r0
 47a:	0f b6       	in	r0, 0x3f	; 63
 47c:	0f 92       	push	r0
 47e:	11 24       	eor	r1, r1
 480:	2f 93       	push	r18
 482:	3f 93       	push	r19
 484:	4f 93       	push	r20
 486:	5f 93       	push	r21
 488:	6f 93       	push	r22
 48a:	7f 93       	push	r23
 48c:	8f 93       	push	r24
 48e:	9f 93       	push	r25
 490:	af 93       	push	r26
 492:	bf 93       	push	r27
 494:	ef 93       	push	r30
 496:	ff 93       	push	r31
TIMER1COMPA();
 498:	e0 91 8a 00 	lds	r30, 0x008A
 49c:	f0 91 8b 00 	lds	r31, 0x008B
 4a0:	09 95       	icall
}
 4a2:	ff 91       	pop	r31
 4a4:	ef 91       	pop	r30
 4a6:	bf 91       	pop	r27
 4a8:	af 91       	pop	r26
 4aa:	9f 91       	pop	r25
 4ac:	8f 91       	pop	r24
 4ae:	7f 91       	pop	r23
 4b0:	6f 91       	pop	r22
 4b2:	5f 91       	pop	r21
 4b4:	4f 91       	pop	r20
 4b6:	3f 91       	pop	r19
 4b8:	2f 91       	pop	r18
 4ba:	0f 90       	pop	r0
 4bc:	0f be       	out	0x3f, r0	; 63
 4be:	0f 90       	pop	r0
 4c0:	1f 90       	pop	r1
 4c2:	18 95       	reti

000004c4 <__vector_8>:

void __vector_8(void) __attribute__((signal));
void __vector_8(void)
{
 4c4:	1f 92       	push	r1
 4c6:	0f 92       	push	r0
 4c8:	0f b6       	in	r0, 0x3f	; 63
 4ca:	0f 92       	push	r0
 4cc:	11 24       	eor	r1, r1
 4ce:	2f 93       	push	r18
 4d0:	3f 93       	push	r19
 4d2:	4f 93       	push	r20
 4d4:	5f 93       	push	r21
 4d6:	6f 93       	push	r22
 4d8:	7f 93       	push	r23
 4da:	8f 93       	push	r24
 4dc:	9f 93       	push	r25
 4de:	af 93       	push	r26
 4e0:	bf 93       	push	r27
 4e2:	ef 93       	push	r30
 4e4:	ff 93       	push	r31
  TIMER1COMPB();
 4e6:	e0 91 88 00 	lds	r30, 0x0088
 4ea:	f0 91 89 00 	lds	r31, 0x0089
 4ee:	09 95       	icall
}
 4f0:	ff 91       	pop	r31
 4f2:	ef 91       	pop	r30
 4f4:	bf 91       	pop	r27
 4f6:	af 91       	pop	r26
 4f8:	9f 91       	pop	r25
 4fa:	8f 91       	pop	r24
 4fc:	7f 91       	pop	r23
 4fe:	6f 91       	pop	r22
 500:	5f 91       	pop	r21
 502:	4f 91       	pop	r20
 504:	3f 91       	pop	r19
 506:	2f 91       	pop	r18
 508:	0f 90       	pop	r0
 50a:	0f be       	out	0x3f, r0	; 63
 50c:	0f 90       	pop	r0
 50e:	1f 90       	pop	r1
 510:	18 95       	reti

00000512 <__vector_9>:

void __vector_9(void) __attribute__((signal));
void __vector_9(void)
{
 512:	1f 92       	push	r1
 514:	0f 92       	push	r0
 516:	0f b6       	in	r0, 0x3f	; 63
 518:	0f 92       	push	r0
 51a:	11 24       	eor	r1, r1
 51c:	2f 93       	push	r18
 51e:	3f 93       	push	r19
 520:	4f 93       	push	r20
 522:	5f 93       	push	r21
 524:	6f 93       	push	r22
 526:	7f 93       	push	r23
 528:	8f 93       	push	r24
 52a:	9f 93       	push	r25
 52c:	af 93       	push	r26
 52e:	bf 93       	push	r27
 530:	ef 93       	push	r30
 532:	ff 93       	push	r31
  TIMER1OVF();
 534:	e0 91 a2 00 	lds	r30, 0x00A2
 538:	f0 91 a3 00 	lds	r31, 0x00A3
 53c:	09 95       	icall
}
 53e:	ff 91       	pop	r31
 540:	ef 91       	pop	r30
 542:	bf 91       	pop	r27
 544:	af 91       	pop	r26
 546:	9f 91       	pop	r25
 548:	8f 91       	pop	r24
 54a:	7f 91       	pop	r23
 54c:	6f 91       	pop	r22
 54e:	5f 91       	pop	r21
 550:	4f 91       	pop	r20
 552:	3f 91       	pop	r19
 554:	2f 91       	pop	r18
 556:	0f 90       	pop	r0
 558:	0f be       	out	0x3f, r0	; 63
 55a:	0f 90       	pop	r0
 55c:	1f 90       	pop	r1
 55e:	18 95       	reti

00000560 <__vector_10>:

void __vector_10(void) __attribute__((signal));
void __vector_10(void)
{
 560:	1f 92       	push	r1
 562:	0f 92       	push	r0
 564:	0f b6       	in	r0, 0x3f	; 63
 566:	0f 92       	push	r0
 568:	11 24       	eor	r1, r1
 56a:	2f 93       	push	r18
 56c:	3f 93       	push	r19
 56e:	4f 93       	push	r20
 570:	5f 93       	push	r21
 572:	6f 93       	push	r22
 574:	7f 93       	push	r23
 576:	8f 93       	push	r24
 578:	9f 93       	push	r25
 57a:	af 93       	push	r26
 57c:	bf 93       	push	r27
 57e:	ef 93       	push	r30
 580:	ff 93       	push	r31

  TIMER0COMP();
 582:	e0 91 9a 00 	lds	r30, 0x009A
 586:	f0 91 9b 00 	lds	r31, 0x009B
 58a:	09 95       	icall
}
 58c:	ff 91       	pop	r31
 58e:	ef 91       	pop	r30
 590:	bf 91       	pop	r27
 592:	af 91       	pop	r26
 594:	9f 91       	pop	r25
 596:	8f 91       	pop	r24
 598:	7f 91       	pop	r23
 59a:	6f 91       	pop	r22
 59c:	5f 91       	pop	r21
 59e:	4f 91       	pop	r20
 5a0:	3f 91       	pop	r19
 5a2:	2f 91       	pop	r18
 5a4:	0f 90       	pop	r0
 5a6:	0f be       	out	0x3f, r0	; 63
 5a8:	0f 90       	pop	r0
 5aa:	1f 90       	pop	r1
 5ac:	18 95       	reti

000005ae <__vector_11>:

void __vector_11(void) __attribute__((signal));
void __vector_11(void)
{
 5ae:	1f 92       	push	r1
 5b0:	0f 92       	push	r0
 5b2:	0f b6       	in	r0, 0x3f	; 63
 5b4:	0f 92       	push	r0
 5b6:	11 24       	eor	r1, r1
 5b8:	2f 93       	push	r18
 5ba:	3f 93       	push	r19
 5bc:	4f 93       	push	r20
 5be:	5f 93       	push	r21
 5c0:	6f 93       	push	r22
 5c2:	7f 93       	push	r23
 5c4:	8f 93       	push	r24
 5c6:	9f 93       	push	r25
 5c8:	af 93       	push	r26
 5ca:	bf 93       	push	r27
 5cc:	ef 93       	push	r30
 5ce:	ff 93       	push	r31

  TIMER0OVF_INT();
 5d0:	e0 91 6c 00 	lds	r30, 0x006C
 5d4:	f0 91 6d 00 	lds	r31, 0x006D
 5d8:	09 95       	icall
}
 5da:	ff 91       	pop	r31
 5dc:	ef 91       	pop	r30
 5de:	bf 91       	pop	r27
 5e0:	af 91       	pop	r26
 5e2:	9f 91       	pop	r25
 5e4:	8f 91       	pop	r24
 5e6:	7f 91       	pop	r23
 5e8:	6f 91       	pop	r22
 5ea:	5f 91       	pop	r21
 5ec:	4f 91       	pop	r20
 5ee:	3f 91       	pop	r19
 5f0:	2f 91       	pop	r18
 5f2:	0f 90       	pop	r0
 5f4:	0f be       	out	0x3f, r0	; 63
 5f6:	0f 90       	pop	r0
 5f8:	1f 90       	pop	r1
 5fa:	18 95       	reti

000005fc <__vector_12>:

void __vector_12(void) __attribute__((signal));
void __vector_12(void)
{
 5fc:	1f 92       	push	r1
 5fe:	0f 92       	push	r0
 600:	0f b6       	in	r0, 0x3f	; 63
 602:	0f 92       	push	r0
 604:	11 24       	eor	r1, r1
 606:	2f 93       	push	r18
 608:	3f 93       	push	r19
 60a:	4f 93       	push	r20
 60c:	5f 93       	push	r21
 60e:	6f 93       	push	r22
 610:	7f 93       	push	r23
 612:	8f 93       	push	r24
 614:	9f 93       	push	r25
 616:	af 93       	push	r26
 618:	bf 93       	push	r27
 61a:	ef 93       	push	r30
 61c:	ff 93       	push	r31
  SPI_STC();
 61e:	e0 91 8c 00 	lds	r30, 0x008C
 622:	f0 91 8d 00 	lds	r31, 0x008D
 626:	09 95       	icall
}
 628:	ff 91       	pop	r31
 62a:	ef 91       	pop	r30
 62c:	bf 91       	pop	r27
 62e:	af 91       	pop	r26
 630:	9f 91       	pop	r25
 632:	8f 91       	pop	r24
 634:	7f 91       	pop	r23
 636:	6f 91       	pop	r22
 638:	5f 91       	pop	r21
 63a:	4f 91       	pop	r20
 63c:	3f 91       	pop	r19
 63e:	2f 91       	pop	r18
 640:	0f 90       	pop	r0
 642:	0f be       	out	0x3f, r0	; 63
 644:	0f 90       	pop	r0
 646:	1f 90       	pop	r1
 648:	18 95       	reti

0000064a <__vector_13>:

void __vector_13(void) __attribute__((signal));
void __vector_13(void)
{
 64a:	1f 92       	push	r1
 64c:	0f 92       	push	r0
 64e:	0f b6       	in	r0, 0x3f	; 63
 650:	0f 92       	push	r0
 652:	11 24       	eor	r1, r1
 654:	2f 93       	push	r18
 656:	3f 93       	push	r19
 658:	4f 93       	push	r20
 65a:	5f 93       	push	r21
 65c:	6f 93       	push	r22
 65e:	7f 93       	push	r23
 660:	8f 93       	push	r24
 662:	9f 93       	push	r25
 664:	af 93       	push	r26
 666:	bf 93       	push	r27
 668:	ef 93       	push	r30
 66a:	ff 93       	push	r31
  USART_RXC();
 66c:	e0 91 82 00 	lds	r30, 0x0082
 670:	f0 91 83 00 	lds	r31, 0x0083
 674:	09 95       	icall
}
 676:	ff 91       	pop	r31
 678:	ef 91       	pop	r30
 67a:	bf 91       	pop	r27
 67c:	af 91       	pop	r26
 67e:	9f 91       	pop	r25
 680:	8f 91       	pop	r24
 682:	7f 91       	pop	r23
 684:	6f 91       	pop	r22
 686:	5f 91       	pop	r21
 688:	4f 91       	pop	r20
 68a:	3f 91       	pop	r19
 68c:	2f 91       	pop	r18
 68e:	0f 90       	pop	r0
 690:	0f be       	out	0x3f, r0	; 63
 692:	0f 90       	pop	r0
 694:	1f 90       	pop	r1
 696:	18 95       	reti

00000698 <__vector_14>:

void __vector_14(void) __attribute__((signal));
void __vector_14(void)
{
 698:	1f 92       	push	r1
 69a:	0f 92       	push	r0
 69c:	0f b6       	in	r0, 0x3f	; 63
 69e:	0f 92       	push	r0
 6a0:	11 24       	eor	r1, r1
 6a2:	2f 93       	push	r18
 6a4:	3f 93       	push	r19
 6a6:	4f 93       	push	r20
 6a8:	5f 93       	push	r21
 6aa:	6f 93       	push	r22
 6ac:	7f 93       	push	r23
 6ae:	8f 93       	push	r24
 6b0:	9f 93       	push	r25
 6b2:	af 93       	push	r26
 6b4:	bf 93       	push	r27
 6b6:	ef 93       	push	r30
 6b8:	ff 93       	push	r31
  USART_UDRE();
 6ba:	e0 91 9c 00 	lds	r30, 0x009C
 6be:	f0 91 9d 00 	lds	r31, 0x009D
 6c2:	09 95       	icall
}
 6c4:	ff 91       	pop	r31
 6c6:	ef 91       	pop	r30
 6c8:	bf 91       	pop	r27
 6ca:	af 91       	pop	r26
 6cc:	9f 91       	pop	r25
 6ce:	8f 91       	pop	r24
 6d0:	7f 91       	pop	r23
 6d2:	6f 91       	pop	r22
 6d4:	5f 91       	pop	r21
 6d6:	4f 91       	pop	r20
 6d8:	3f 91       	pop	r19
 6da:	2f 91       	pop	r18
 6dc:	0f 90       	pop	r0
 6de:	0f be       	out	0x3f, r0	; 63
 6e0:	0f 90       	pop	r0
 6e2:	1f 90       	pop	r1
 6e4:	18 95       	reti

000006e6 <__vector_15>:

void __vector_15(void) __attribute__((signal));
void __vector_15(void)
{
 6e6:	1f 92       	push	r1
 6e8:	0f 92       	push	r0
 6ea:	0f b6       	in	r0, 0x3f	; 63
 6ec:	0f 92       	push	r0
 6ee:	11 24       	eor	r1, r1
 6f0:	2f 93       	push	r18
 6f2:	3f 93       	push	r19
 6f4:	4f 93       	push	r20
 6f6:	5f 93       	push	r21
 6f8:	6f 93       	push	r22
 6fa:	7f 93       	push	r23
 6fc:	8f 93       	push	r24
 6fe:	9f 93       	push	r25
 700:	af 93       	push	r26
 702:	bf 93       	push	r27
 704:	ef 93       	push	r30
 706:	ff 93       	push	r31
  USART_TXC();
 708:	e0 91 98 00 	lds	r30, 0x0098
 70c:	f0 91 99 00 	lds	r31, 0x0099
 710:	09 95       	icall
}
 712:	ff 91       	pop	r31
 714:	ef 91       	pop	r30
 716:	bf 91       	pop	r27
 718:	af 91       	pop	r26
 71a:	9f 91       	pop	r25
 71c:	8f 91       	pop	r24
 71e:	7f 91       	pop	r23
 720:	6f 91       	pop	r22
 722:	5f 91       	pop	r21
 724:	4f 91       	pop	r20
 726:	3f 91       	pop	r19
 728:	2f 91       	pop	r18
 72a:	0f 90       	pop	r0
 72c:	0f be       	out	0x3f, r0	; 63
 72e:	0f 90       	pop	r0
 730:	1f 90       	pop	r1
 732:	18 95       	reti

00000734 <__vector_16>:

void __vector_16(void) __attribute__((signal));
void __vector_16(void)
{
 734:	1f 92       	push	r1
 736:	0f 92       	push	r0
 738:	0f b6       	in	r0, 0x3f	; 63
 73a:	0f 92       	push	r0
 73c:	11 24       	eor	r1, r1
 73e:	2f 93       	push	r18
 740:	3f 93       	push	r19
 742:	4f 93       	push	r20
 744:	5f 93       	push	r21
 746:	6f 93       	push	r22
 748:	7f 93       	push	r23
 74a:	8f 93       	push	r24
 74c:	9f 93       	push	r25
 74e:	af 93       	push	r26
 750:	bf 93       	push	r27
 752:	ef 93       	push	r30
 754:	ff 93       	push	r31
  ADC_INT();
 756:	e0 91 92 00 	lds	r30, 0x0092
 75a:	f0 91 93 00 	lds	r31, 0x0093
 75e:	09 95       	icall
}
 760:	ff 91       	pop	r31
 762:	ef 91       	pop	r30
 764:	bf 91       	pop	r27
 766:	af 91       	pop	r26
 768:	9f 91       	pop	r25
 76a:	8f 91       	pop	r24
 76c:	7f 91       	pop	r23
 76e:	6f 91       	pop	r22
 770:	5f 91       	pop	r21
 772:	4f 91       	pop	r20
 774:	3f 91       	pop	r19
 776:	2f 91       	pop	r18
 778:	0f 90       	pop	r0
 77a:	0f be       	out	0x3f, r0	; 63
 77c:	0f 90       	pop	r0
 77e:	1f 90       	pop	r1
 780:	18 95       	reti

00000782 <__vector_17>:

void __vector_17(void) __attribute__((signal));
void __vector_17(void)
{
 782:	1f 92       	push	r1
 784:	0f 92       	push	r0
 786:	0f b6       	in	r0, 0x3f	; 63
 788:	0f 92       	push	r0
 78a:	11 24       	eor	r1, r1
 78c:	2f 93       	push	r18
 78e:	3f 93       	push	r19
 790:	4f 93       	push	r20
 792:	5f 93       	push	r21
 794:	6f 93       	push	r22
 796:	7f 93       	push	r23
 798:	8f 93       	push	r24
 79a:	9f 93       	push	r25
 79c:	af 93       	push	r26
 79e:	bf 93       	push	r27
 7a0:	ef 93       	push	r30
 7a2:	ff 93       	push	r31
  EE_RDY();
 7a4:	e0 91 94 00 	lds	r30, 0x0094
 7a8:	f0 91 95 00 	lds	r31, 0x0095
 7ac:	09 95       	icall
}
 7ae:	ff 91       	pop	r31
 7b0:	ef 91       	pop	r30
 7b2:	bf 91       	pop	r27
 7b4:	af 91       	pop	r26
 7b6:	9f 91       	pop	r25
 7b8:	8f 91       	pop	r24
 7ba:	7f 91       	pop	r23
 7bc:	6f 91       	pop	r22
 7be:	5f 91       	pop	r21
 7c0:	4f 91       	pop	r20
 7c2:	3f 91       	pop	r19
 7c4:	2f 91       	pop	r18
 7c6:	0f 90       	pop	r0
 7c8:	0f be       	out	0x3f, r0	; 63
 7ca:	0f 90       	pop	r0
 7cc:	1f 90       	pop	r1
 7ce:	18 95       	reti

000007d0 <__vector_18>:

void __vector_18(void) __attribute__((signal));
void __vector_18(void)
{
 7d0:	1f 92       	push	r1
 7d2:	0f 92       	push	r0
 7d4:	0f b6       	in	r0, 0x3f	; 63
 7d6:	0f 92       	push	r0
 7d8:	11 24       	eor	r1, r1
 7da:	2f 93       	push	r18
 7dc:	3f 93       	push	r19
 7de:	4f 93       	push	r20
 7e0:	5f 93       	push	r21
 7e2:	6f 93       	push	r22
 7e4:	7f 93       	push	r23
 7e6:	8f 93       	push	r24
 7e8:	9f 93       	push	r25
 7ea:	af 93       	push	r26
 7ec:	bf 93       	push	r27
 7ee:	ef 93       	push	r30
 7f0:	ff 93       	push	r31
  ANA_COMP();
 7f2:	e0 91 90 00 	lds	r30, 0x0090
 7f6:	f0 91 91 00 	lds	r31, 0x0091
 7fa:	09 95       	icall
}
 7fc:	ff 91       	pop	r31
 7fe:	ef 91       	pop	r30
 800:	bf 91       	pop	r27
 802:	af 91       	pop	r26
 804:	9f 91       	pop	r25
 806:	8f 91       	pop	r24
 808:	7f 91       	pop	r23
 80a:	6f 91       	pop	r22
 80c:	5f 91       	pop	r21
 80e:	4f 91       	pop	r20
 810:	3f 91       	pop	r19
 812:	2f 91       	pop	r18
 814:	0f 90       	pop	r0
 816:	0f be       	out	0x3f, r0	; 63
 818:	0f 90       	pop	r0
 81a:	1f 90       	pop	r1
 81c:	18 95       	reti

0000081e <__vector_19>:

void __vector_19(void) __attribute__((signal));
void __vector_19(void)
{
 81e:	1f 92       	push	r1
 820:	0f 92       	push	r0
 822:	0f b6       	in	r0, 0x3f	; 63
 824:	0f 92       	push	r0
 826:	11 24       	eor	r1, r1
 828:	2f 93       	push	r18
 82a:	3f 93       	push	r19
 82c:	4f 93       	push	r20
 82e:	5f 93       	push	r21
 830:	6f 93       	push	r22
 832:	7f 93       	push	r23
 834:	8f 93       	push	r24
 836:	9f 93       	push	r25
 838:	af 93       	push	r26
 83a:	bf 93       	push	r27
 83c:	ef 93       	push	r30
 83e:	ff 93       	push	r31
  TWI_I2C();
 840:	e0 91 80 00 	lds	r30, 0x0080
 844:	f0 91 81 00 	lds	r31, 0x0081
 848:	09 95       	icall
}
 84a:	ff 91       	pop	r31
 84c:	ef 91       	pop	r30
 84e:	bf 91       	pop	r27
 850:	af 91       	pop	r26
 852:	9f 91       	pop	r25
 854:	8f 91       	pop	r24
 856:	7f 91       	pop	r23
 858:	6f 91       	pop	r22
 85a:	5f 91       	pop	r21
 85c:	4f 91       	pop	r20
 85e:	3f 91       	pop	r19
 860:	2f 91       	pop	r18
 862:	0f 90       	pop	r0
 864:	0f be       	out	0x3f, r0	; 63
 866:	0f 90       	pop	r0
 868:	1f 90       	pop	r1
 86a:	18 95       	reti

0000086c <__vector_20>:

void __vector_20(void) __attribute__((signal));
void __vector_20(void)
{
 86c:	1f 92       	push	r1
 86e:	0f 92       	push	r0
 870:	0f b6       	in	r0, 0x3f	; 63
 872:	0f 92       	push	r0
 874:	11 24       	eor	r1, r1
 876:	2f 93       	push	r18
 878:	3f 93       	push	r19
 87a:	4f 93       	push	r20
 87c:	5f 93       	push	r21
 87e:	6f 93       	push	r22
 880:	7f 93       	push	r23
 882:	8f 93       	push	r24
 884:	9f 93       	push	r25
 886:	af 93       	push	r26
 888:	bf 93       	push	r27
 88a:	ef 93       	push	r30
 88c:	ff 93       	push	r31
  SPM_RDY();
 88e:	e0 91 86 00 	lds	r30, 0x0086
 892:	f0 91 87 00 	lds	r31, 0x0087
 896:	09 95       	icall
}
 898:	ff 91       	pop	r31
 89a:	ef 91       	pop	r30
 89c:	bf 91       	pop	r27
 89e:	af 91       	pop	r26
 8a0:	9f 91       	pop	r25
 8a2:	8f 91       	pop	r24
 8a4:	7f 91       	pop	r23
 8a6:	6f 91       	pop	r22
 8a8:	5f 91       	pop	r21
 8aa:	4f 91       	pop	r20
 8ac:	3f 91       	pop	r19
 8ae:	2f 91       	pop	r18
 8b0:	0f 90       	pop	r0
 8b2:	0f be       	out	0x3f, r0	; 63
 8b4:	0f 90       	pop	r0
 8b6:	1f 90       	pop	r1
 8b8:	18 95       	reti

000008ba <main>:


#include "Timer.h"
#include "TMU.h"
int main(void)
{	PORTB_DIR=0xff;
 8ba:	8f ef       	ldi	r24, 0xFF	; 255
 8bc:	87 bb       	out	0x17, r24	; 23
	PORTA_DIR=0xff;
 8be:	8a bb       	out	0x1a, r24	; 26
	PORTC_DIR=0xff;
 8c0:	84 bb       	out	0x14, r24	; 20
	PORTD_DIR=0xff;
 8c2:	81 bb       	out	0x11, r24	; 17
	PORTB_DATA=0xff;
 8c4:	88 bb       	out	0x18, r24	; 24
	PORTA_DATA=0xff;
 8c6:	8b bb       	out	0x1b, r24	; 27
	PORTC_DATA=0xff;
 8c8:	85 bb       	out	0x15, r24	; 21
	PORTD_DATA=0xff;
 8ca:	82 bb       	out	0x12, r24	; 18
	
	TMU_Init(&TMU_Configuration);
 8cc:	8a e7       	ldi	r24, 0x7A	; 122
 8ce:	90 e0       	ldi	r25, 0x00	; 0
 8d0:	0e 94 f1 06 	call	0xde2	; 0xde2 <TMU_Init>
	TMU_Start_Timer(Tmu_excute,1,0,100);
 8d4:	84 e8       	ldi	r24, 0x84	; 132
 8d6:	97 e0       	ldi	r25, 0x07	; 7
 8d8:	61 e0       	ldi	r22, 0x01	; 1
 8da:	40 e0       	ldi	r20, 0x00	; 0
 8dc:	24 e6       	ldi	r18, 0x64	; 100
 8de:	0e 94 31 07 	call	0xe62	; 0xe62 <TMU_Start_Timer>
	TMU_Start_Timer(Tmu_Fun,1,0,100);
 8e2:	8a e7       	ldi	r24, 0x7A	; 122
 8e4:	97 e0       	ldi	r25, 0x07	; 7
 8e6:	61 e0       	ldi	r22, 0x01	; 1
 8e8:	40 e0       	ldi	r20, 0x00	; 0
 8ea:	24 e6       	ldi	r18, 0x64	; 100
 8ec:	0e 94 31 07 	call	0xe62	; 0xe62 <TMU_Start_Timer>
	TMU_Start_Timer(Tmu_For,1,0,100);
 8f0:	8f e7       	ldi	r24, 0x7F	; 127
 8f2:	97 e0       	ldi	r25, 0x07	; 7
 8f4:	61 e0       	ldi	r22, 0x01	; 1
 8f6:	40 e0       	ldi	r20, 0x00	; 0
 8f8:	24 e6       	ldi	r18, 0x64	; 100
 8fa:	0e 94 31 07 	call	0xe62	; 0xe62 <TMU_Start_Timer>
	
	while(1)
    {
		TMU_Main_Function();
 8fe:	0e 94 48 07 	call	0xe90	; 0xe90 <TMU_Main_Function>
 902:	fd cf       	rjmp	.-6      	; 0x8fe <main+0x44>

00000904 <Timer_Init>:
 *
 */
 static uint8_t prescaler_value=0;
 
ERROR_STATUS Timer_Init(Timer_cfg_s* Timer_cfg)
{
 904:	cf 93       	push	r28
 906:	df 93       	push	r29
 908:	ec 01       	movw	r28, r24
prescaler_value=Timer_cfg->Timer_Prescaler;
 90a:	8b 81       	ldd	r24, Y+3	; 0x03
 90c:	80 93 7c 00 	sts	0x007C, r24
switch (Timer_cfg->Timer_CH_NO) {
 910:	88 81       	ld	r24, Y
 912:	81 30       	cpi	r24, 0x01	; 1
 914:	09 f4       	brne	.+2      	; 0x918 <Timer_Init+0x14>
 916:	48 c0       	rjmp	.+144    	; 0x9a8 <Timer_Init+0xa4>
 918:	81 30       	cpi	r24, 0x01	; 1
 91a:	20 f0       	brcs	.+8      	; 0x924 <Timer_Init+0x20>
 91c:	82 30       	cpi	r24, 0x02	; 2
 91e:	09 f0       	breq	.+2      	; 0x922 <Timer_Init+0x1e>
 920:	d7 c0       	rjmp	.+430    	; 0xad0 <Timer_Init+0x1cc>
 922:	90 c0       	rjmp	.+288    	; 0xa44 <Timer_Init+0x140>
/*************************************************************************/
/*                             TIMER 0                                   */
/*************************************************************************/
    case TIMER_CH0:
        {
  TCCR0 |=T0_NORMAL_MODE;
 924:	83 b7       	in	r24, 0x33	; 51
 926:	83 bf       	out	0x33, r24	; 51
  
          switch (Timer_cfg->Timer_Mode) {
 928:	89 81       	ldd	r24, Y+1	; 0x01
 92a:	81 30       	cpi	r24, 0x01	; 1
 92c:	b9 f0       	breq	.+46     	; 0x95c <Timer_Init+0x58>
 92e:	81 30       	cpi	r24, 0x01	; 1
 930:	20 f0       	brcs	.+8      	; 0x93a <Timer_Init+0x36>
 932:	82 30       	cpi	r24, 0x02	; 2
 934:	09 f0       	breq	.+2      	; 0x938 <Timer_Init+0x34>
 936:	cd c0       	rjmp	.+410    	; 0xad2 <Timer_Init+0x1ce>
 938:	24 c0       	rjmp	.+72     	; 0x982 <Timer_Init+0x7e>
          case TIMER_MODE:
              {
                switch (Timer_cfg->Timer_Polling_Or_Interrupt)
 93a:	8a 81       	ldd	r24, Y+2	; 0x02
 93c:	88 23       	and	r24, r24
 93e:	21 f0       	breq	.+8      	; 0x948 <Timer_Init+0x44>
 940:	81 30       	cpi	r24, 0x01	; 1
 942:	09 f0       	breq	.+2      	; 0x946 <Timer_Init+0x42>
 944:	c8 c0       	rjmp	.+400    	; 0xad6 <Timer_Init+0x1d2>
 946:	04 c0       	rjmp	.+8      	; 0x950 <Timer_Init+0x4c>
				{
                    case TIMER_POLLING_MODE:
                        {/*Disable interrupts for T0 without effecting any other timer*/
                         /*without Disabling Global interrupt*/
                        TIMSK &=T0_INTERRUPT_DISABLE;
 948:	89 b7       	in	r24, 0x39	; 57
 94a:	8c 7f       	andi	r24, 0xFC	; 252
 94c:	89 bf       	out	0x39, r24	; 57
                            break;
 94e:	2c c0       	rjmp	.+88     	; 0x9a8 <Timer_Init+0xa4>
                         }
                                  case TIMER_INTERRUPT_MODE:
                                  { /*Enable Global INTERRUPT
                                    Enable Timer0 interrupt
                                    */
                                    G_interrupt_Enable();
 950:	0e 94 28 01 	call	0x250	; 0x250 <G_interrupt_Enable>
                                    TIMSK |= T0_INTERRUPT_NORMAL;
 954:	89 b7       	in	r24, 0x39	; 57
 956:	81 60       	ori	r24, 0x01	; 1
 958:	89 bf       	out	0x39, r24	; 57
                                    break;
 95a:	26 c0       	rjmp	.+76     	; 0x9a8 <Timer_Init+0xa4>
/*                             TIMER 0 As a COUNTER_RISING_MODE          */
/*************************************************************************/

                          case COUNTER_RISING_MODE:
                            {
                                  TCCR0 |=T0_COUNTER_RISING_MODE_CONFIG;
 95c:	83 b7       	in	r24, 0x33	; 51
 95e:	8d 60       	ori	r24, 0x0D	; 13
 960:	83 bf       	out	0x33, r24	; 51
                                    switch (Timer_cfg->Timer_Polling_Or_Interrupt) {
 962:	8a 81       	ldd	r24, Y+2	; 0x02
 964:	88 23       	and	r24, r24
 966:	21 f0       	breq	.+8      	; 0x970 <Timer_Init+0x6c>
 968:	81 30       	cpi	r24, 0x01	; 1
 96a:	09 f0       	breq	.+2      	; 0x96e <Timer_Init+0x6a>
 96c:	b6 c0       	rjmp	.+364    	; 0xada <Timer_Init+0x1d6>
 96e:	04 c0       	rjmp	.+8      	; 0x978 <Timer_Init+0x74>
                                        case TIMER_POLLING_MODE:
                                          {
            /*Disable interrupts for T0 without effecting any other timer*/
              /*without Disabling Global interrupt*/
                                            TIMSK &=T0_INTERRUPT_DISABLE;
 970:	89 b7       	in	r24, 0x39	; 57
 972:	8c 7f       	andi	r24, 0xFC	; 252
 974:	89 bf       	out	0x39, r24	; 57
                                            break;
 976:	05 c0       	rjmp	.+10     	; 0x982 <Timer_Init+0x7e>

                                          case TIMER_INTERRUPT_MODE:
                                           /*Enable Global INTERRUPT
                                              Enable Timer0 interrupt
                                              */
                                              G_interrupt_Enable();
 978:	0e 94 28 01 	call	0x250	; 0x250 <G_interrupt_Enable>
                                              TIMSK |= T0_INTERRUPT_NORMAL;
 97c:	89 b7       	in	r24, 0x39	; 57
 97e:	81 60       	ori	r24, 0x01	; 1
 980:	89 bf       	out	0x39, r24	; 57
/*                             TIMER 0 As a COUNTER_FALLING_MODE         */
/*************************************************************************/

                                    case COUNTER_FALLING_MODE:
                                    {
                                        TCCR0 |=T0_COUNTER_FALLING_MODE_CONFIG;
 982:	83 b7       	in	r24, 0x33	; 51
 984:	8c 60       	ori	r24, 0x0C	; 12
 986:	83 bf       	out	0x33, r24	; 51
                                          switch (Timer_cfg->Timer_Polling_Or_Interrupt) {
 988:	8a 81       	ldd	r24, Y+2	; 0x02
 98a:	88 23       	and	r24, r24
 98c:	21 f0       	breq	.+8      	; 0x996 <Timer_Init+0x92>
 98e:	81 30       	cpi	r24, 0x01	; 1
 990:	09 f0       	breq	.+2      	; 0x994 <Timer_Init+0x90>
 992:	a5 c0       	rjmp	.+330    	; 0xade <Timer_Init+0x1da>
 994:	04 c0       	rjmp	.+8      	; 0x99e <Timer_Init+0x9a>
                                              case TIMER_POLLING_MODE:
                                                {

            /*Disable interrupts for T0 without effecting any other timer*/
                /*without Disabling Global interrupt*/
                                                  TIMSK &=T0_INTERRUPT_DISABLE;
 996:	89 b7       	in	r24, 0x39	; 57
 998:	8c 7f       	andi	r24, 0xFC	; 252
 99a:	89 bf       	out	0x39, r24	; 57

                                                  break;
 99c:	05 c0       	rjmp	.+10     	; 0x9a8 <Timer_Init+0xa4>
                                                case TIMER_INTERRUPT_MODE:
                                                  {
                                                    /*Enable Global INTERRUPT
                                                    Enable Timer0 interrupt
                                                    */
                                                    G_interrupt_Enable();
 99e:	0e 94 28 01 	call	0x250	; 0x250 <G_interrupt_Enable>
                                                    TIMSK |= T0_INTERRUPT_NORMAL;
 9a2:	89 b7       	in	r24, 0x39	; 57
 9a4:	81 60       	ori	r24, 0x01	; 1
 9a6:	89 bf       	out	0x39, r24	; 57
/*************************************************************************/

    case TIMER_CH1:
        {

    switch (Timer_cfg->Timer_Mode)
 9a8:	89 81       	ldd	r24, Y+1	; 0x01
 9aa:	81 30       	cpi	r24, 0x01	; 1
 9ac:	d9 f0       	breq	.+54     	; 0x9e4 <Timer_Init+0xe0>
 9ae:	81 30       	cpi	r24, 0x01	; 1
 9b0:	20 f0       	brcs	.+8      	; 0x9ba <Timer_Init+0xb6>
 9b2:	82 30       	cpi	r24, 0x02	; 2
 9b4:	09 f0       	breq	.+2      	; 0x9b8 <Timer_Init+0xb4>
 9b6:	95 c0       	rjmp	.+298    	; 0xae2 <Timer_Init+0x1de>
 9b8:	2d c0       	rjmp	.+90     	; 0xa14 <Timer_Init+0x110>
    {
      case TIMER_MODE:
      {
        TCCR1 = T1_NORMAL_MODE_CONFIG;
 9ba:	1f bc       	out	0x2f, r1	; 47
 9bc:	1e bc       	out	0x2e, r1	; 46
              switch (Timer_cfg->Timer_Polling_Or_Interrupt) {
 9be:	8a 81       	ldd	r24, Y+2	; 0x02
 9c0:	88 23       	and	r24, r24
 9c2:	21 f0       	breq	.+8      	; 0x9cc <Timer_Init+0xc8>
 9c4:	81 30       	cpi	r24, 0x01	; 1
 9c6:	09 f0       	breq	.+2      	; 0x9ca <Timer_Init+0xc6>
 9c8:	8e c0       	rjmp	.+284    	; 0xae6 <Timer_Init+0x1e2>
 9ca:	05 c0       	rjmp	.+10     	; 0x9d6 <Timer_Init+0xd2>
              case TIMER_POLLING_MODE:
                {
                  /*Disable interrupts for T1 without effecting any other timer*/
                   /*without Disabling Global interrupt*/
                  TIMSK &=T1_INTERRUPT_DISABLE;
 9cc:	89 b7       	in	r24, 0x39	; 57
 9ce:	83 7c       	andi	r24, 0xC3	; 195
 9d0:	89 bf       	out	0x39, r24	; 57
      }
      default :
      return E_NOK;
    }

  return E_OK;
 9d2:	80 e0       	ldi	r24, 0x00	; 0
                {
                  /*Disable interrupts for T1 without effecting any other timer*/
                   /*without Disabling Global interrupt*/
                  TIMSK &=T1_INTERRUPT_DISABLE;

                break;
 9d4:	95 c0       	rjmp	.+298    	; 0xb00 <Timer_Init+0x1fc>
              }
              case TIMER_INTERRUPT_MODE:
              {
                G_interrupt_Enable();
 9d6:	0e 94 28 01 	call	0x250	; 0x250 <G_interrupt_Enable>
                TIMSK |=T1_INTERRUPT_NORMAL;
 9da:	89 b7       	in	r24, 0x39	; 57
 9dc:	84 60       	ori	r24, 0x04	; 4
 9de:	89 bf       	out	0x39, r24	; 57
      }
      default :
      return E_NOK;
    }

  return E_OK;
 9e0:	80 e0       	ldi	r24, 0x00	; 0
                G_interrupt_Enable();
                TIMSK |=T1_INTERRUPT_NORMAL;
                /*Enable Global INTERRUPT
                Enable Timer0 interrupt
                */
                break;
 9e2:	8e c0       	rjmp	.+284    	; 0xb00 <Timer_Init+0x1fc>
            }
        break;
      }
      case COUNTER_RISING_MODE:
      {
            TCCR1|=T1_COUNTER_RISING_MODE_CONFIG;
 9e4:	8e b5       	in	r24, 0x2e	; 46
 9e6:	9f b5       	in	r25, 0x2f	; 47
 9e8:	87 60       	ori	r24, 0x07	; 7
 9ea:	9f bd       	out	0x2f, r25	; 47
 9ec:	8e bd       	out	0x2e, r24	; 46

            switch (Timer_cfg->Timer_Polling_Or_Interrupt) {
 9ee:	8a 81       	ldd	r24, Y+2	; 0x02
 9f0:	88 23       	and	r24, r24
 9f2:	21 f0       	breq	.+8      	; 0x9fc <Timer_Init+0xf8>
 9f4:	81 30       	cpi	r24, 0x01	; 1
 9f6:	09 f0       	breq	.+2      	; 0x9fa <Timer_Init+0xf6>
 9f8:	78 c0       	rjmp	.+240    	; 0xaea <Timer_Init+0x1e6>
 9fa:	05 c0       	rjmp	.+10     	; 0xa06 <Timer_Init+0x102>
              case TIMER_POLLING_MODE:
              {
                /*Disable interrupts for T1 without effecting any other timer*/
                 /*without Disabling Global interrupt*/
                TIMSK &=T1_INTERRUPT_DISABLE;
 9fc:	89 b7       	in	r24, 0x39	; 57
 9fe:	83 7c       	andi	r24, 0xC3	; 195
 a00:	89 bf       	out	0x39, r24	; 57
      }
      default :
      return E_NOK;
    }

  return E_OK;
 a02:	80 e0       	ldi	r24, 0x00	; 0
              {
                /*Disable interrupts for T1 without effecting any other timer*/
                 /*without Disabling Global interrupt*/
                TIMSK &=T1_INTERRUPT_DISABLE;

                break;
 a04:	7d c0       	rjmp	.+250    	; 0xb00 <Timer_Init+0x1fc>
              }
              case TIMER_INTERRUPT_MODE:
              {
                G_interrupt_Enable();
 a06:	0e 94 28 01 	call	0x250	; 0x250 <G_interrupt_Enable>
                TIMSK |=T1_INTERRUPT_NORMAL;
 a0a:	89 b7       	in	r24, 0x39	; 57
 a0c:	84 60       	ori	r24, 0x04	; 4
 a0e:	89 bf       	out	0x39, r24	; 57
      }
      default :
      return E_NOK;
    }

  return E_OK;
 a10:	80 e0       	ldi	r24, 0x00	; 0
                G_interrupt_Enable();
                TIMSK |=T1_INTERRUPT_NORMAL;
                /*Enable Global INTERRUPT
                Enable Timer0 interrupt
                */
                break;
 a12:	76 c0       	rjmp	.+236    	; 0xb00 <Timer_Init+0x1fc>
            }
        break;
      }
      case COUNTER_FALLING_MODE:
      {
            TCCR1|=T1_COUNTER_FALLING_MODE_CONFIG;
 a14:	8e b5       	in	r24, 0x2e	; 46
 a16:	9f b5       	in	r25, 0x2f	; 47
 a18:	86 60       	ori	r24, 0x06	; 6
 a1a:	9f bd       	out	0x2f, r25	; 47
 a1c:	8e bd       	out	0x2e, r24	; 46
            switch (Timer_cfg->Timer_Polling_Or_Interrupt) {
 a1e:	8a 81       	ldd	r24, Y+2	; 0x02
 a20:	88 23       	and	r24, r24
 a22:	21 f0       	breq	.+8      	; 0xa2c <Timer_Init+0x128>
 a24:	81 30       	cpi	r24, 0x01	; 1
 a26:	09 f0       	breq	.+2      	; 0xa2a <Timer_Init+0x126>
 a28:	62 c0       	rjmp	.+196    	; 0xaee <Timer_Init+0x1ea>
 a2a:	05 c0       	rjmp	.+10     	; 0xa36 <Timer_Init+0x132>
              case TIMER_POLLING_MODE:
              {
                /*Disable interrupts for T1 without effecting any other timer*/
                 /*without Disabling Global interrupt*/
                TIMSK &=T1_INTERRUPT_DISABLE;
 a2c:	89 b7       	in	r24, 0x39	; 57
 a2e:	83 7c       	andi	r24, 0xC3	; 195
 a30:	89 bf       	out	0x39, r24	; 57
      }
      default :
      return E_NOK;
    }

  return E_OK;
 a32:	80 e0       	ldi	r24, 0x00	; 0
              case TIMER_POLLING_MODE:
              {
                /*Disable interrupts for T1 without effecting any other timer*/
                 /*without Disabling Global interrupt*/
                TIMSK &=T1_INTERRUPT_DISABLE;
                break;
 a34:	65 c0       	rjmp	.+202    	; 0xb00 <Timer_Init+0x1fc>
              }
              case TIMER_INTERRUPT_MODE:
              {
                G_interrupt_Enable();
 a36:	0e 94 28 01 	call	0x250	; 0x250 <G_interrupt_Enable>
                TIMSK |=T1_INTERRUPT_NORMAL;
 a3a:	89 b7       	in	r24, 0x39	; 57
 a3c:	84 60       	ori	r24, 0x04	; 4
 a3e:	89 bf       	out	0x39, r24	; 57
      }
      default :
      return E_NOK;
    }

  return E_OK;
 a40:	80 e0       	ldi	r24, 0x00	; 0
                TIMSK |=T1_INTERRUPT_NORMAL;
                /*Enable Global INTERRUPT
                Enable Timer0 interrupt
                */

                break;
 a42:	5e c0       	rjmp	.+188    	; 0xb00 <Timer_Init+0x1fc>
  /*                             TIMER 2                                   */
  /*************************************************************************/

  case TIMER_CH2:
  {
TCCR2 |=T2_NORMAL_MODE_CONFIG;
 a44:	85 b5       	in	r24, 0x25	; 37
 a46:	85 bd       	out	0x25, r24	; 37
    switch (Timer_cfg->Timer_Mode) {
 a48:	89 81       	ldd	r24, Y+1	; 0x01
 a4a:	88 23       	and	r24, r24
 a4c:	21 f0       	breq	.+8      	; 0xa56 <Timer_Init+0x152>
 a4e:	81 30       	cpi	r24, 0x01	; 1
 a50:	09 f0       	breq	.+2      	; 0xa54 <Timer_Init+0x150>
 a52:	4f c0       	rjmp	.+158    	; 0xaf2 <Timer_Init+0x1ee>
 a54:	11 c0       	rjmp	.+34     	; 0xa78 <Timer_Init+0x174>
      case TIMER_MODE:
      {
            switch (Timer_cfg->Timer_Polling_Or_Interrupt) {
 a56:	8a 81       	ldd	r24, Y+2	; 0x02
 a58:	88 23       	and	r24, r24
 a5a:	21 f0       	breq	.+8      	; 0xa64 <Timer_Init+0x160>
 a5c:	81 30       	cpi	r24, 0x01	; 1
 a5e:	09 f0       	breq	.+2      	; 0xa62 <Timer_Init+0x15e>
 a60:	4a c0       	rjmp	.+148    	; 0xaf6 <Timer_Init+0x1f2>
 a62:	04 c0       	rjmp	.+8      	; 0xa6c <Timer_Init+0x168>
              case TIMER_POLLING_MODE:
              {
                  TIMSK &= T2_INTERRUPT_DISABLE;
 a64:	89 b7       	in	r24, 0x39	; 57
 a66:	8f 73       	andi	r24, 0x3F	; 63
 a68:	89 bf       	out	0x39, r24	; 57
                break;
 a6a:	32 c0       	rjmp	.+100    	; 0xad0 <Timer_Init+0x1cc>
              }
              case TIMER_INTERRUPT_MODE:
              {
                G_interrupt_Enable();
 a6c:	0e 94 28 01 	call	0x250	; 0x250 <G_interrupt_Enable>
                  TIMSK|=T2_INTERRUPT_NORMAL;
 a70:	89 b7       	in	r24, 0x39	; 57
 a72:	80 6c       	ori	r24, 0xC0	; 192
 a74:	89 bf       	out	0x39, r24	; 57

                break;
 a76:	2c c0       	rjmp	.+88     	; 0xad0 <Timer_Init+0x1cc>
            }
        break;
      }
      case COUNTER_RISING_MODE:
      {
          ASSR |=0x08;
 a78:	82 b5       	in	r24, 0x22	; 34
 a7a:	88 60       	ori	r24, 0x08	; 8
 a7c:	82 bd       	out	0x22, r24	; 34
            switch (Timer_cfg->Timer_Polling_Or_Interrupt)
 a7e:	8a 81       	ldd	r24, Y+2	; 0x02
 a80:	81 30       	cpi	r24, 0x01	; 1
 a82:	51 f0       	breq	.+20     	; 0xa98 <Timer_Init+0x194>
 a84:	81 30       	cpi	r24, 0x01	; 1
 a86:	18 f0       	brcs	.+6      	; 0xa8e <Timer_Init+0x18a>
 a88:	82 30       	cpi	r24, 0x02	; 2
 a8a:	b9 f5       	brne	.+110    	; 0xafa <Timer_Init+0x1f6>
 a8c:	0c c0       	rjmp	.+24     	; 0xaa6 <Timer_Init+0x1a2>
            {
              case TIMER_POLLING_MODE:
              {
                TIMSK &= T2_INTERRUPT_DISABLE;
 a8e:	89 b7       	in	r24, 0x39	; 57
 a90:	8f 73       	andi	r24, 0x3F	; 63
 a92:	89 bf       	out	0x39, r24	; 57
            }
        break;
            }
            }
  default:
  return E_NOK;
 a94:	81 e0       	ldi	r24, 0x01	; 1
            {
              case TIMER_POLLING_MODE:
              {
                TIMSK &= T2_INTERRUPT_DISABLE;

                break;
 a96:	34 c0       	rjmp	.+104    	; 0xb00 <Timer_Init+0x1fc>
              }
              case TIMER_INTERRUPT_MODE:
              {
                G_interrupt_Enable();
 a98:	0e 94 28 01 	call	0x250	; 0x250 <G_interrupt_Enable>
                  TIMSK|=T2_INTERRUPT_NORMAL;
 a9c:	89 b7       	in	r24, 0x39	; 57
 a9e:	80 6c       	ori	r24, 0xC0	; 192
 aa0:	89 bf       	out	0x39, r24	; 57
            }
        break;
            }
            }
  default:
  return E_NOK;
 aa2:	81 e0       	ldi	r24, 0x01	; 1
              }
              case TIMER_INTERRUPT_MODE:
              {
                G_interrupt_Enable();
                  TIMSK|=T2_INTERRUPT_NORMAL;
                break;
 aa4:	2d c0       	rjmp	.+90     	; 0xb00 <Timer_Init+0x1fc>
              }
              case COUNTER_FALLING_MODE:
              {
                  ASSR |=0x08;
 aa6:	82 b5       	in	r24, 0x22	; 34
 aa8:	88 60       	ori	r24, 0x08	; 8
 aaa:	82 bd       	out	0x22, r24	; 34
                    switch (Timer_cfg->Timer_Polling_Or_Interrupt)
 aac:	8a 81       	ldd	r24, Y+2	; 0x02
 aae:	88 23       	and	r24, r24
 ab0:	19 f0       	breq	.+6      	; 0xab8 <Timer_Init+0x1b4>
 ab2:	81 30       	cpi	r24, 0x01	; 1
 ab4:	21 f5       	brne	.+72     	; 0xafe <Timer_Init+0x1fa>
 ab6:	05 c0       	rjmp	.+10     	; 0xac2 <Timer_Init+0x1be>
                    {
                      case TIMER_POLLING_MODE:
                      {
                        TIMSK &= T2_INTERRUPT_DISABLE;
 ab8:	89 b7       	in	r24, 0x39	; 57
 aba:	8f 73       	andi	r24, 0x3F	; 63
 abc:	89 bf       	out	0x39, r24	; 57
            }
        break;
            }
            }
  default:
  return E_NOK;
 abe:	81 e0       	ldi	r24, 0x01	; 1
                    {
                      case TIMER_POLLING_MODE:
                      {
                        TIMSK &= T2_INTERRUPT_DISABLE;

                        break;
 ac0:	1f c0       	rjmp	.+62     	; 0xb00 <Timer_Init+0x1fc>
                      }
                      case TIMER_INTERRUPT_MODE:
                      {
                        G_interrupt_Enable();
 ac2:	0e 94 28 01 	call	0x250	; 0x250 <G_interrupt_Enable>
                          TIMSK|=T2_INTERRUPT_NORMAL;
 ac6:	89 b7       	in	r24, 0x39	; 57
 ac8:	80 6c       	ori	r24, 0xC0	; 192
 aca:	89 bf       	out	0x39, r24	; 57
            }
        break;
            }
            }
  default:
  return E_NOK;
 acc:	81 e0       	ldi	r24, 0x01	; 1
                      }
                      case TIMER_INTERRUPT_MODE:
                      {
                        G_interrupt_Enable();
                          TIMSK|=T2_INTERRUPT_NORMAL;
                        break;
 ace:	18 c0       	rjmp	.+48     	; 0xb00 <Timer_Init+0x1fc>
 ad0:	17 c0       	rjmp	.+46     	; 0xb00 <Timer_Init+0x1fc>
                                                  return E_NOK;
                                                }
                                      break;
                                      }
                                      default:
                                      return E_NOK;
 ad2:	81 e0       	ldi	r24, 0x01	; 1
 ad4:	15 c0       	rjmp	.+42     	; 0xb00 <Timer_Init+0x1fc>
                                    G_interrupt_Enable();
                                    TIMSK |= T0_INTERRUPT_NORMAL;
                                    break;
                                  }
                                  default :
                                  return E_NOK;
 ad6:	81 e0       	ldi	r24, 0x01	; 1
 ad8:	13 c0       	rjmp	.+38     	; 0xb00 <Timer_Init+0x1fc>
                                              G_interrupt_Enable();
                                              TIMSK |= T0_INTERRUPT_NORMAL;
                                              break;

                                          default :
                                          return E_NOK;
 ada:	81 e0       	ldi	r24, 0x01	; 1
 adc:	11 c0       	rjmp	.+34     	; 0xb00 <Timer_Init+0x1fc>
                                                    TIMSK |= T0_INTERRUPT_NORMAL;

                                                    break;
                                                  }
                                                  default:
                                                  return E_NOK;
 ade:	81 e0       	ldi	r24, 0x01	; 1
 ae0:	0f c0       	rjmp	.+30     	; 0xb00 <Timer_Init+0x1fc>
              return E_NOK;
            }
      break;
      }
      default :
      return E_NOK;
 ae2:	81 e0       	ldi	r24, 0x01	; 1
 ae4:	0d c0       	rjmp	.+26     	; 0xb00 <Timer_Init+0x1fc>
                Enable Timer0 interrupt
                */
                break;
              }
              default :
              return E_NOK;
 ae6:	81 e0       	ldi	r24, 0x01	; 1
 ae8:	0b c0       	rjmp	.+22     	; 0xb00 <Timer_Init+0x1fc>
                Enable Timer0 interrupt
                */
                break;
              }
              default:
              return E_NOK;
 aea:	81 e0       	ldi	r24, 0x01	; 1
 aec:	09 c0       	rjmp	.+18     	; 0xb00 <Timer_Init+0x1fc>
                */

                break;
              }
              default :
              return E_NOK;
 aee:	81 e0       	ldi	r24, 0x01	; 1
 af0:	07 c0       	rjmp	.+14     	; 0xb00 <Timer_Init+0x1fc>
            }
        break;
            }
            }
  default:
  return E_NOK;
 af2:	81 e0       	ldi	r24, 0x01	; 1
 af4:	05 c0       	rjmp	.+10     	; 0xb00 <Timer_Init+0x1fc>
                  TIMSK|=T2_INTERRUPT_NORMAL;

                break;
              }
              default :
              return E_NOK;
 af6:	81 e0       	ldi	r24, 0x01	; 1
 af8:	03 c0       	rjmp	.+6      	; 0xb00 <Timer_Init+0x1fc>
            }
        break;
            }
            }
  default:
  return E_NOK;
 afa:	81 e0       	ldi	r24, 0x01	; 1
 afc:	01 c0       	rjmp	.+2      	; 0xb00 <Timer_Init+0x1fc>
                          TIMSK|=T2_INTERRUPT_NORMAL;
                        break;
                      }

              default :
              return E_NOK;
 afe:	81 e0       	ldi	r24, 0x01	; 1

}
 }

}
}
 b00:	df 91       	pop	r29
 b02:	cf 91       	pop	r28
 b04:	08 95       	ret

00000b06 <Timer_Start>:
 * Description: This function strats the needed timer.
 *
 */
ERROR_STATUS Timer_Start(uint8_t Timer_CH_NO, uint16_t Timer_Count){
uint8_t Ret;
switch (Timer_CH_NO) {
 b06:	81 30       	cpi	r24, 0x01	; 1
 b08:	09 f4       	brne	.+2      	; 0xb0c <Timer_Start+0x6>
 b0a:	4f c0       	rjmp	.+158    	; 0xbaa <Timer_Start+0xa4>
 b0c:	81 30       	cpi	r24, 0x01	; 1
 b0e:	20 f0       	brcs	.+8      	; 0xb18 <Timer_Start+0x12>
 b10:	82 30       	cpi	r24, 0x02	; 2
 b12:	09 f0       	breq	.+2      	; 0xb16 <Timer_Start+0x10>
 b14:	f3 c0       	rjmp	.+486    	; 0xcfc <Timer_Start+0x1f6>
 b16:	97 c0       	rjmp	.+302    	; 0xc46 <Timer_Start+0x140>
case TIMER_CH0:{/***********************************************************************************************************************/
switch(prescaler_value){
 b18:	80 91 7c 00 	lds	r24, 0x007C
 b1c:	84 30       	cpi	r24, 0x04	; 4
 b1e:	21 f1       	breq	.+72     	; 0xb68 <Timer_Start+0x62>
 b20:	85 30       	cpi	r24, 0x05	; 5
 b22:	30 f4       	brcc	.+12     	; 0xb30 <Timer_Start+0x2a>
 b24:	81 30       	cpi	r24, 0x01	; 1
 b26:	51 f0       	breq	.+20     	; 0xb3c <Timer_Start+0x36>
 b28:	82 30       	cpi	r24, 0x02	; 2
 b2a:	09 f0       	breq	.+2      	; 0xb2e <Timer_Start+0x28>
 b2c:	e9 c0       	rjmp	.+466    	; 0xd00 <Timer_Start+0x1fa>
 b2e:	11 c0       	rjmp	.+34     	; 0xb52 <Timer_Start+0x4c>
 b30:	86 30       	cpi	r24, 0x06	; 6
 b32:	29 f1       	breq	.+74     	; 0xb7e <Timer_Start+0x78>
 b34:	87 30       	cpi	r24, 0x07	; 7
 b36:	09 f0       	breq	.+2      	; 0xb3a <Timer_Start+0x34>
 b38:	e3 c0       	rjmp	.+454    	; 0xd00 <Timer_Start+0x1fa>
 b3a:	2c c0       	rjmp	.+88     	; 0xb94 <Timer_Start+0x8e>
case TIMER_PRESCALER_NO :{
if(Timer_Count < MAX0){
 b3c:	6f 3f       	cpi	r22, 0xFF	; 255
 b3e:	71 05       	cpc	r23, r1
 b40:	08 f0       	brcs	.+2      	; 0xb44 <Timer_Start+0x3e>
 b42:	e0 c0       	rjmp	.+448    	; 0xd04 <Timer_Start+0x1fe>
TCCR0 |=TIMER_PRESCALER_NO;
 b44:	83 b7       	in	r24, 0x33	; 51
 b46:	81 60       	ori	r24, 0x01	; 1
 b48:	83 bf       	out	0x33, r24	; 51
TCNT0 =	MAX0 - Timer_Count;
 b4a:	60 95       	com	r22
 b4c:	62 bf       	out	0x32, r22	; 50
default :
Ret=E_NOK;
break;
}

Ret=E_OK;
 b4e:	80 e0       	ldi	r24, 0x00	; 0
 b50:	08 95       	ret
Ret=E_NOK;
}
break;
}
case TIMER_PRESCALER_8 :{
if(Timer_Count < MAX0){
 b52:	6f 3f       	cpi	r22, 0xFF	; 255
 b54:	71 05       	cpc	r23, r1
 b56:	08 f0       	brcs	.+2      	; 0xb5a <Timer_Start+0x54>
 b58:	d7 c0       	rjmp	.+430    	; 0xd08 <Timer_Start+0x202>
TCCR0 |=TIMER0_PRESCALER_8_CONFIG;
 b5a:	83 b7       	in	r24, 0x33	; 51
 b5c:	82 60       	ori	r24, 0x02	; 2
 b5e:	83 bf       	out	0x33, r24	; 51
TCNT0 =MAX0 - Timer_Count;
 b60:	60 95       	com	r22
 b62:	62 bf       	out	0x32, r22	; 50
default :
Ret=E_NOK;
break;
}

Ret=E_OK;
 b64:	80 e0       	ldi	r24, 0x00	; 0
 b66:	08 95       	ret
Ret=E_NOK;
}
break;
}
case TIMER_PRESCALER_64 :{
if(Timer_Count < MAX0){
 b68:	6f 3f       	cpi	r22, 0xFF	; 255
 b6a:	71 05       	cpc	r23, r1
 b6c:	08 f0       	brcs	.+2      	; 0xb70 <Timer_Start+0x6a>
 b6e:	ce c0       	rjmp	.+412    	; 0xd0c <Timer_Start+0x206>
TCCR0 |=TIMER0_PRESCALER_64_CONFIG;
 b70:	83 b7       	in	r24, 0x33	; 51
 b72:	83 60       	ori	r24, 0x03	; 3
 b74:	83 bf       	out	0x33, r24	; 51
TCNT0 = MAX0 - Timer_Count;
 b76:	60 95       	com	r22
 b78:	62 bf       	out	0x32, r22	; 50
default :
Ret=E_NOK;
break;
}

Ret=E_OK;
 b7a:	80 e0       	ldi	r24, 0x00	; 0
 b7c:	08 95       	ret
Ret=E_NOK;
}
break;
}
case TIMER_PRESCALER_256 :{
if(Timer_Count < MAX0){
 b7e:	6f 3f       	cpi	r22, 0xFF	; 255
 b80:	71 05       	cpc	r23, r1
 b82:	08 f0       	brcs	.+2      	; 0xb86 <Timer_Start+0x80>
 b84:	c5 c0       	rjmp	.+394    	; 0xd10 <Timer_Start+0x20a>
TCCR0 |=TIMER0_PRESCALER_256_CONFIG;
 b86:	83 b7       	in	r24, 0x33	; 51
 b88:	84 60       	ori	r24, 0x04	; 4
 b8a:	83 bf       	out	0x33, r24	; 51
TCNT0 =MAX0 - Timer_Count;
 b8c:	60 95       	com	r22
 b8e:	62 bf       	out	0x32, r22	; 50
default :
Ret=E_NOK;
break;
}

Ret=E_OK;
 b90:	80 e0       	ldi	r24, 0x00	; 0
 b92:	08 95       	ret
Ret=E_NOK;
}
break;
}
case TIMER_PRESCALER_1024 :{
if(Timer_Count < MAX0){
 b94:	6f 3f       	cpi	r22, 0xFF	; 255
 b96:	71 05       	cpc	r23, r1
 b98:	08 f0       	brcs	.+2      	; 0xb9c <Timer_Start+0x96>
 b9a:	bc c0       	rjmp	.+376    	; 0xd14 <Timer_Start+0x20e>
TCCR0 |=TIMER0_PRESCALER_1024_CONFIG;
 b9c:	83 b7       	in	r24, 0x33	; 51
 b9e:	85 60       	ori	r24, 0x05	; 5
 ba0:	83 bf       	out	0x33, r24	; 51
TCNT0 =MAX0 - Timer_Count;
 ba2:	60 95       	com	r22
 ba4:	62 bf       	out	0x32, r22	; 50
default :
Ret=E_NOK;
break;
}

Ret=E_OK;
 ba6:	80 e0       	ldi	r24, 0x00	; 0
 ba8:	08 95       	ret
break;
}
case TIMER_CH1:{

  switch(prescaler_value){
 baa:	80 91 7c 00 	lds	r24, 0x007C
 bae:	84 30       	cpi	r24, 0x04	; 4
 bb0:	31 f1       	breq	.+76     	; 0xbfe <Timer_Start+0xf8>
 bb2:	85 30       	cpi	r24, 0x05	; 5
 bb4:	30 f4       	brcc	.+12     	; 0xbc2 <Timer_Start+0xbc>
 bb6:	81 30       	cpi	r24, 0x01	; 1
 bb8:	51 f0       	breq	.+20     	; 0xbce <Timer_Start+0xc8>
 bba:	82 30       	cpi	r24, 0x02	; 2
 bbc:	09 f0       	breq	.+2      	; 0xbc0 <Timer_Start+0xba>
 bbe:	ac c0       	rjmp	.+344    	; 0xd18 <Timer_Start+0x212>
 bc0:	12 c0       	rjmp	.+36     	; 0xbe6 <Timer_Start+0xe0>
 bc2:	86 30       	cpi	r24, 0x06	; 6
 bc4:	41 f1       	breq	.+80     	; 0xc16 <Timer_Start+0x110>
 bc6:	87 30       	cpi	r24, 0x07	; 7
 bc8:	09 f0       	breq	.+2      	; 0xbcc <Timer_Start+0xc6>
 bca:	a6 c0       	rjmp	.+332    	; 0xd18 <Timer_Start+0x212>
 bcc:	30 c0       	rjmp	.+96     	; 0xc2e <Timer_Start+0x128>
  case TIMER_PRESCALER_NO :{
  if(Timer_Count < MAX1){
  TCCR1 |=TIMER_PRESCALER_NO;
 bce:	8e b5       	in	r24, 0x2e	; 46
 bd0:	9f b5       	in	r25, 0x2f	; 47
 bd2:	81 60       	ori	r24, 0x01	; 1
 bd4:	9f bd       	out	0x2f, r25	; 47
 bd6:	8e bd       	out	0x2e, r24	; 46
  TCNT1 =MAX1 - Timer_Count;
 bd8:	70 95       	com	r23
 bda:	61 95       	neg	r22
 bdc:	7f 4f       	sbci	r23, 0xFF	; 255
 bde:	7d bd       	out	0x2d, r23	; 45
 be0:	6c bd       	out	0x2c, r22	; 44
  Ret= E_NOK;
  break;
  }


  Ret= E_OK;
 be2:	80 e0       	ldi	r24, 0x00	; 0
  TCNT1 =MAX1 - Timer_Count;
  }else
  {
  Ret=E_NOK;
  }
  break;
 be4:	08 95       	ret
  }
  case TIMER_PRESCALER_8 :{
  if(Timer_Count < MAX1){
  TCCR1 |=TIMER1_PRESCALER_8_CONFIG;
 be6:	8e b5       	in	r24, 0x2e	; 46
 be8:	9f b5       	in	r25, 0x2f	; 47
 bea:	82 60       	ori	r24, 0x02	; 2
 bec:	9f bd       	out	0x2f, r25	; 47
 bee:	8e bd       	out	0x2e, r24	; 46
  TCNT1 =MAX1 - Timer_Count;
 bf0:	70 95       	com	r23
 bf2:	61 95       	neg	r22
 bf4:	7f 4f       	sbci	r23, 0xFF	; 255
 bf6:	7d bd       	out	0x2d, r23	; 45
 bf8:	6c bd       	out	0x2c, r22	; 44
  Ret= E_NOK;
  break;
  }


  Ret= E_OK;
 bfa:	80 e0       	ldi	r24, 0x00	; 0
  TCNT1 =MAX1 - Timer_Count;
  }else
  {
  Ret= E_NOK;
  }
  break;
 bfc:	08 95       	ret
  }
  case TIMER_PRESCALER_64 :{
  if(Timer_Count < MAX1){
  TCCR1 |=TIMER1_PRESCALER_64_CONFIG;
 bfe:	8e b5       	in	r24, 0x2e	; 46
 c00:	9f b5       	in	r25, 0x2f	; 47
 c02:	83 60       	ori	r24, 0x03	; 3
 c04:	9f bd       	out	0x2f, r25	; 47
 c06:	8e bd       	out	0x2e, r24	; 46
  TCNT1 =MAX1 - Timer_Count;
 c08:	70 95       	com	r23
 c0a:	61 95       	neg	r22
 c0c:	7f 4f       	sbci	r23, 0xFF	; 255
 c0e:	7d bd       	out	0x2d, r23	; 45
 c10:	6c bd       	out	0x2c, r22	; 44
  Ret= E_NOK;
  break;
  }


  Ret= E_OK;
 c12:	80 e0       	ldi	r24, 0x00	; 0
  TCNT1 =MAX1 - Timer_Count;
  }else
  {
  Ret= E_NOK;
  }
  break;
 c14:	08 95       	ret
  }
  case TIMER_PRESCALER_256 :{
  if(Timer_Count < MAX1){
  TCCR1 |=TIMER1_PRESCALER_256_CONFIG;
 c16:	8e b5       	in	r24, 0x2e	; 46
 c18:	9f b5       	in	r25, 0x2f	; 47
 c1a:	84 60       	ori	r24, 0x04	; 4
 c1c:	9f bd       	out	0x2f, r25	; 47
 c1e:	8e bd       	out	0x2e, r24	; 46
  TCNT1 =MAX1 - Timer_Count;
 c20:	70 95       	com	r23
 c22:	61 95       	neg	r22
 c24:	7f 4f       	sbci	r23, 0xFF	; 255
 c26:	7d bd       	out	0x2d, r23	; 45
 c28:	6c bd       	out	0x2c, r22	; 44
  Ret= E_NOK;
  break;
  }


  Ret= E_OK;
 c2a:	80 e0       	ldi	r24, 0x00	; 0
  }else
  {
  Ret= E_NOK;

  }
  break;
 c2c:	08 95       	ret
  }
  case TIMER_PRESCALER_1024 :{
  if(Timer_Count < MAX1){
  TCCR1 |=TIMER1_PRESCALER_1024_CONFIG;
 c2e:	8e b5       	in	r24, 0x2e	; 46
 c30:	9f b5       	in	r25, 0x2f	; 47
 c32:	85 60       	ori	r24, 0x05	; 5
 c34:	9f bd       	out	0x2f, r25	; 47
 c36:	8e bd       	out	0x2e, r24	; 46
  TCNT1 =MAX1 - Timer_Count;
 c38:	70 95       	com	r23
 c3a:	61 95       	neg	r22
 c3c:	7f 4f       	sbci	r23, 0xFF	; 255
 c3e:	7d bd       	out	0x2d, r23	; 45
 c40:	6c bd       	out	0x2c, r22	; 44
  Ret= E_NOK;
  break;
  }


  Ret= E_OK;
 c42:	80 e0       	ldi	r24, 0x00	; 0
  }else
  {
  Ret= E_NOK;

  }
  break;
 c44:	08 95       	ret
	break;
}
case TIMER_CH2:
	{
  
		switch(prescaler_value){
 c46:	80 91 7c 00 	lds	r24, 0x007C
 c4a:	84 30       	cpi	r24, 0x04	; 4
 c4c:	79 f1       	breq	.+94     	; 0xcac <Timer_Start+0x1a6>
 c4e:	85 30       	cpi	r24, 0x05	; 5
 c50:	40 f4       	brcc	.+16     	; 0xc62 <Timer_Start+0x15c>
 c52:	82 30       	cpi	r24, 0x02	; 2
 c54:	c9 f0       	breq	.+50     	; 0xc88 <Timer_Start+0x182>
 c56:	83 30       	cpi	r24, 0x03	; 3
 c58:	10 f5       	brcc	.+68     	; 0xc9e <Timer_Start+0x198>
 c5a:	81 30       	cpi	r24, 0x01	; 1
 c5c:	09 f0       	breq	.+2      	; 0xc60 <Timer_Start+0x15a>
 c5e:	5e c0       	rjmp	.+188    	; 0xd1c <Timer_Start+0x216>
 c60:	08 c0       	rjmp	.+16     	; 0xc72 <Timer_Start+0x16c>
 c62:	86 30       	cpi	r24, 0x06	; 6
 c64:	b9 f1       	breq	.+110    	; 0xcd4 <Timer_Start+0x1ce>
 c66:	86 30       	cpi	r24, 0x06	; 6
 c68:	58 f1       	brcs	.+86     	; 0xcc0 <Timer_Start+0x1ba>
 c6a:	87 30       	cpi	r24, 0x07	; 7
 c6c:	09 f0       	breq	.+2      	; 0xc70 <Timer_Start+0x16a>
 c6e:	56 c0       	rjmp	.+172    	; 0xd1c <Timer_Start+0x216>
 c70:	3b c0       	rjmp	.+118    	; 0xce8 <Timer_Start+0x1e2>
   
		  case TIMER_PRESCALER_NO :
			{
    
				if(Timer_Count < MAX0){
 c72:	6f 3f       	cpi	r22, 0xFF	; 255
 c74:	71 05       	cpc	r23, r1
 c76:	08 f0       	brcs	.+2      	; 0xc7a <Timer_Start+0x174>
 c78:	53 c0       	rjmp	.+166    	; 0xd20 <Timer_Start+0x21a>
     
			      TCCR2 |= TIMER_PRESCALER_NO;
 c7a:	85 b5       	in	r24, 0x25	; 37
 c7c:	81 60       	ori	r24, 0x01	; 1
 c7e:	85 bd       	out	0x25, r24	; 37
		      
				  TCNT2 = MAX2 - Timer_Count;
 c80:	60 95       	com	r22
 c82:	64 bd       	out	0x24, r22	; 36
  }
  default :
  Ret= E_NOK;

  }
Ret=E_OK;
 c84:	80 e0       	ldi	r24, 0x00	; 0
 c86:	08 95       	ret
			break;
			}

case TIMER_PRESCALER_8 :
  {
          if(Timer_Count < MAX0)
 c88:	6f 3f       	cpi	r22, 0xFF	; 255
 c8a:	71 05       	cpc	r23, r1
 c8c:	08 f0       	brcs	.+2      	; 0xc90 <Timer_Start+0x18a>
 c8e:	4a c0       	rjmp	.+148    	; 0xd24 <Timer_Start+0x21e>
            {
           TCCR2 |=TIMER_PRESCALER_8;
 c90:	85 b5       	in	r24, 0x25	; 37
 c92:	82 60       	ori	r24, 0x02	; 2
 c94:	85 bd       	out	0x25, r24	; 37
           TCNT2 =MAX2 - Timer_Count;
 c96:	60 95       	com	r22
 c98:	64 bd       	out	0x24, r22	; 36
  }
  default :
  Ret= E_NOK;

  }
Ret=E_OK;
 c9a:	80 e0       	ldi	r24, 0x00	; 0
 c9c:	08 95       	ret
  }
  case TIMER_PRESCALER_32:
  {
    if(Timer_Count < MAX1)
         {
         TCCR2 |=TIMER_PRESCALER_32;
 c9e:	85 b5       	in	r24, 0x25	; 37
 ca0:	83 60       	ori	r24, 0x03	; 3
 ca2:	85 bd       	out	0x25, r24	; 37
         TCNT2 =MAX2 - Timer_Count;
 ca4:	60 95       	com	r22
 ca6:	64 bd       	out	0x24, r22	; 36
  }
  default :
  Ret= E_NOK;

  }
Ret=E_OK;
 ca8:	80 e0       	ldi	r24, 0x00	; 0
        else
        {
    Ret=E_NOK;
  }

    break;
 caa:	08 95       	ret
  }
  case TIMER_PRESCALER_64 :
  {
       if(Timer_Count < MAX2)
 cac:	6f 3f       	cpi	r22, 0xFF	; 255
 cae:	71 05       	cpc	r23, r1
 cb0:	d8 f5       	brcc	.+118    	; 0xd28 <Timer_Start+0x222>
       {
       TCCR2 |=TIMER_PRESCALER_64;
 cb2:	85 b5       	in	r24, 0x25	; 37
 cb4:	84 60       	ori	r24, 0x04	; 4
 cb6:	85 bd       	out	0x25, r24	; 37
       TCNT2 =MAX2 - Timer_Count;
 cb8:	60 95       	com	r22
 cba:	64 bd       	out	0x24, r22	; 36
  }
  default :
  Ret= E_NOK;

  }
Ret=E_OK;
 cbc:	80 e0       	ldi	r24, 0x00	; 0
 cbe:	08 95       	ret
  Ret=E_NOK;
  }
  break;
  }
  case TIMER_PRESCALER_128 :{
  if(Timer_Count < MAX2){
 cc0:	6f 3f       	cpi	r22, 0xFF	; 255
 cc2:	71 05       	cpc	r23, r1
 cc4:	98 f5       	brcc	.+102    	; 0xd2c <Timer_Start+0x226>
  TCCR2 |= TIMER_PRESCALER_128;
 cc6:	85 b5       	in	r24, 0x25	; 37
 cc8:	85 60       	ori	r24, 0x05	; 5
 cca:	85 bd       	out	0x25, r24	; 37
  TCNT2 =MAX2 - Timer_Count;
 ccc:	60 95       	com	r22
 cce:	64 bd       	out	0x24, r22	; 36
  }
  default :
  Ret= E_NOK;

  }
Ret=E_OK;
 cd0:	80 e0       	ldi	r24, 0x00	; 0
 cd2:	08 95       	ret
  Ret= E_NOK;
    }
  break;
  }
  case TIMER_PRESCALER_256 :{
  if(Timer_Count < MAX2){
 cd4:	6f 3f       	cpi	r22, 0xFF	; 255
 cd6:	71 05       	cpc	r23, r1
 cd8:	58 f5       	brcc	.+86     	; 0xd30 <Timer_Start+0x22a>
  TCCR2 |= TIMER_PRESCALER_256;
 cda:	85 b5       	in	r24, 0x25	; 37
 cdc:	86 60       	ori	r24, 0x06	; 6
 cde:	85 bd       	out	0x25, r24	; 37
  TCNT2 =MAX2 - Timer_Count;
 ce0:	60 95       	com	r22
 ce2:	64 bd       	out	0x24, r22	; 36
  }
  default :
  Ret= E_NOK;

  }
Ret=E_OK;
 ce4:	80 e0       	ldi	r24, 0x00	; 0
 ce6:	08 95       	ret

  }
  break;
  }
  case TIMER_PRESCALER_1024 :{
  if(Timer_Count < MAX2){
 ce8:	6f 3f       	cpi	r22, 0xFF	; 255
 cea:	71 05       	cpc	r23, r1
 cec:	18 f5       	brcc	.+70     	; 0xd34 <Timer_Start+0x22e>
  TCCR2 |=TIMER_PRESCALER_1024;
 cee:	85 b5       	in	r24, 0x25	; 37
 cf0:	87 60       	ori	r24, 0x07	; 7
 cf2:	85 bd       	out	0x25, r24	; 37
  TCNT2 =MAX2 - Timer_Count;
 cf4:	60 95       	com	r22
 cf6:	64 bd       	out	0x24, r22	; 36
  }
  default :
  Ret= E_NOK;

  }
Ret=E_OK;
 cf8:	80 e0       	ldi	r24, 0x00	; 0
 cfa:	08 95       	ret
break;
}
default:
Ret= E_NOK;
 cfc:	81 e0       	ldi	r24, 0x01	; 1
 cfe:	08 95       	ret
default :
Ret=E_NOK;
break;
}

Ret=E_OK;
 d00:	80 e0       	ldi	r24, 0x00	; 0
 d02:	08 95       	ret
 d04:	80 e0       	ldi	r24, 0x00	; 0
 d06:	08 95       	ret
 d08:	80 e0       	ldi	r24, 0x00	; 0
 d0a:	08 95       	ret
 d0c:	80 e0       	ldi	r24, 0x00	; 0
 d0e:	08 95       	ret
 d10:	80 e0       	ldi	r24, 0x00	; 0
 d12:	08 95       	ret
 d14:	80 e0       	ldi	r24, 0x00	; 0
 d16:	08 95       	ret
  Ret= E_NOK;
  break;
  }


  Ret= E_OK;
 d18:	80 e0       	ldi	r24, 0x00	; 0
 d1a:	08 95       	ret
  }
  default :
  Ret= E_NOK;

  }
Ret=E_OK;
 d1c:	80 e0       	ldi	r24, 0x00	; 0
 d1e:	08 95       	ret
 d20:	80 e0       	ldi	r24, 0x00	; 0
 d22:	08 95       	ret
 d24:	80 e0       	ldi	r24, 0x00	; 0
 d26:	08 95       	ret
 d28:	80 e0       	ldi	r24, 0x00	; 0
 d2a:	08 95       	ret
 d2c:	80 e0       	ldi	r24, 0x00	; 0
 d2e:	08 95       	ret
 d30:	80 e0       	ldi	r24, 0x00	; 0
 d32:	08 95       	ret
 d34:	80 e0       	ldi	r24, 0x00	; 0
Ret= E_NOK;
break;
}
return Ret;

}
 d36:	08 95       	ret

00000d38 <Timer_Stop>:
 * Description: This function stops the needed timer.
 *
 */
ERROR_STATUS Timer_Stop(uint8_t Timer_CH_NO)
{uint8_t Ret;
switch (Timer_CH_NO) {
 d38:	81 30       	cpi	r24, 0x01	; 1
 d3a:	51 f0       	breq	.+20     	; 0xd50 <Timer_Stop+0x18>
 d3c:	81 30       	cpi	r24, 0x01	; 1
 d3e:	18 f0       	brcs	.+6      	; 0xd46 <Timer_Stop+0xe>
 d40:	82 30       	cpi	r24, 0x02	; 2
 d42:	91 f4       	brne	.+36     	; 0xd68 <Timer_Stop+0x30>
 d44:	0c c0       	rjmp	.+24     	; 0xd5e <Timer_Stop+0x26>
  case TIMER_CH0:
  {
		TCCR0 &=0xF8;
 d46:	83 b7       	in	r24, 0x33	; 51
 d48:	88 7f       	andi	r24, 0xF8	; 248
 d4a:	83 bf       	out	0x33, r24	; 51
		Ret=E_OK;
 d4c:	80 e0       	ldi	r24, 0x00	; 0
		break;
 d4e:	08 95       	ret
  }
  case TIMER_CH1:
  {
	     TCCR1 &=0xFFF8;
 d50:	8e b5       	in	r24, 0x2e	; 46
 d52:	9f b5       	in	r25, 0x2f	; 47
 d54:	88 7f       	andi	r24, 0xF8	; 248
 d56:	9f bd       	out	0x2f, r25	; 47
 d58:	8e bd       	out	0x2e, r24	; 46
		 Ret=E_OK;
 d5a:	80 e0       	ldi	r24, 0x00	; 0
		 break;
 d5c:	08 95       	ret
  }
  case TIMER_CH2:
    {
		 TCCR2 &= 0xF8;
 d5e:	85 b5       	in	r24, 0x25	; 37
 d60:	88 7f       	andi	r24, 0xF8	; 248
 d62:	85 bd       	out	0x25, r24	; 37
		 Ret=E_OK;
 d64:	80 e0       	ldi	r24, 0x00	; 0
		 break;
 d66:	08 95       	ret
    }
  default :
  Ret=E_NOK;
 d68:	81 e0       	ldi	r24, 0x01	; 1
  break;
}

return Ret;

}
 d6a:	08 95       	ret

00000d6c <Timer_GetStatus>:
 * Description: This function is used to return if the flag of the timer is raised or not.
 *
 */
ERROR_STATUS Timer_GetStatus(uint8_t Timer_CH_NO,uint8_t* Data)
{
  switch (Timer_CH_NO) {
 d6c:	81 30       	cpi	r24, 0x01	; 1
 d6e:	59 f0       	breq	.+22     	; 0xd86 <Timer_GetStatus+0x1a>
 d70:	81 30       	cpi	r24, 0x01	; 1
 d72:	18 f0       	brcs	.+6      	; 0xd7a <Timer_GetStatus+0xe>
 d74:	82 30       	cpi	r24, 0x02	; 2
 d76:	c9 f4       	brne	.+50     	; 0xdaa <Timer_GetStatus+0x3e>
 d78:	0e c0       	rjmp	.+28     	; 0xd96 <Timer_GetStatus+0x2a>
    case TIMER_CH0:
    {
  *Data =((TIFR>>TOV0)&1);
 d7a:	88 b7       	in	r24, 0x38	; 56
 d7c:	81 70       	andi	r24, 0x01	; 1
 d7e:	fb 01       	movw	r30, r22
 d80:	80 83       	st	Z, r24
    return E_OK;
 d82:	80 e0       	ldi	r24, 0x00	; 0
 d84:	08 95       	ret
    }
    case TIMER_CH1:
    {
    *Data =((TIFR>>TOV1)&1);
 d86:	88 b7       	in	r24, 0x38	; 56
 d88:	86 95       	lsr	r24
 d8a:	86 95       	lsr	r24
 d8c:	81 70       	andi	r24, 0x01	; 1
 d8e:	fb 01       	movw	r30, r22
 d90:	80 83       	st	Z, r24
    return E_OK;
 d92:	80 e0       	ldi	r24, 0x00	; 0
 d94:	08 95       	ret
    }
     case TIMER_CH2:
      {
  *Data =((TIFR>>TOV2)&1);
 d96:	88 b7       	in	r24, 0x38	; 56
 d98:	82 95       	swap	r24
 d9a:	86 95       	lsr	r24
 d9c:	86 95       	lsr	r24
 d9e:	83 70       	andi	r24, 0x03	; 3
 da0:	81 70       	andi	r24, 0x01	; 1
 da2:	fb 01       	movw	r30, r22
 da4:	80 83       	st	Z, r24
    return E_OK;
 da6:	80 e0       	ldi	r24, 0x00	; 0
 da8:	08 95       	ret
      }
    default :
    return E_NOK;
 daa:	81 e0       	ldi	r24, 0x01	; 1
  }
}
 dac:	08 95       	ret

00000dae <Timer_GetValue>:
 * Return: The error status of the function.
 * Description: This function is used to return the value of the timer.
 *
 */
ERROR_STATUS Timer_GetValue(uint8_t Timer_CH_NO, uint16_t* Data)
{
 dae:	fb 01       	movw	r30, r22
	uint8_t Ret=0;
	switch (Timer_CH_NO) {
 db0:	81 30       	cpi	r24, 0x01	; 1
 db2:	51 f0       	breq	.+20     	; 0xdc8 <Timer_GetValue+0x1a>
 db4:	81 30       	cpi	r24, 0x01	; 1
 db6:	18 f0       	brcs	.+6      	; 0xdbe <Timer_GetValue+0x10>
 db8:	82 30       	cpi	r24, 0x02	; 2
 dba:	89 f4       	brne	.+34     	; 0xdde <Timer_GetValue+0x30>
 dbc:	0b c0       	rjmp	.+22     	; 0xdd4 <Timer_GetValue+0x26>
		case TIMER_CH0:
		{
			*Data =TCNT0;
 dbe:	82 b7       	in	r24, 0x32	; 50
 dc0:	80 83       	st	Z, r24
 dc2:	11 82       	std	Z+1, r1	; 0x01
			Ret= E_OK;
 dc4:	80 e0       	ldi	r24, 0x00	; 0
			break;
 dc6:	08 95       	ret
		}
		case TIMER_CH1:
		{
			*Data =TCNT1;
 dc8:	8c b5       	in	r24, 0x2c	; 44
 dca:	9d b5       	in	r25, 0x2d	; 45
 dcc:	91 83       	std	Z+1, r25	; 0x01
 dce:	80 83       	st	Z, r24
			Ret= E_OK;
 dd0:	80 e0       	ldi	r24, 0x00	; 0
			break;
 dd2:	08 95       	ret
		}
		case TIMER_CH2:
		{
			*Data =TCNT2;
 dd4:	84 b5       	in	r24, 0x24	; 36
 dd6:	80 83       	st	Z, r24
 dd8:	11 82       	std	Z+1, r1	; 0x01
			Ret = E_OK;
 dda:	80 e0       	ldi	r24, 0x00	; 0
			break;
 ddc:	08 95       	ret
		}
		default :
		Ret= E_NOK;
 dde:	81 e0       	ldi	r24, 0x01	; 1
		break;
	}
return Ret;

}
 de0:	08 95       	ret

00000de2 <TMU_Init>:
uint8_t u8_FUN_index=0;
Buffer_Request Buffer_Array[Buffer_Size];
volatile uint8_t u8Excution_to_be_done=0;

ERROR_STATUS TMU_Init (const TMU_ConfigType * ConfigPtr )
{uint8_t u8_channel_ID=ConfigPtr->u8_Timer_channel;
 de2:	0f 93       	push	r16
 de4:	1f 93       	push	r17
 de6:	cf 93       	push	r28
 de8:	df 93       	push	r29
 dea:	ec 01       	movw	r28, r24
 dec:	19 81       	ldd	r17, Y+1	; 0x01
uint8_t ret=E_OK;
/*************************************************************************/
/*			Intializ the required timer identified by the user			 */
/************************************************************************/
u8_Is_Intialized++;
 dee:	80 91 7f 00 	lds	r24, 0x007F
 df2:	8f 5f       	subi	r24, 0xFF	; 255
 df4:	80 93 7f 00 	sts	0x007F, r24
switch(u8_channel_ID)
 df8:	11 23       	and	r17, r17
 dfa:	19 f0       	breq	.+6      	; 0xe02 <TMU_Init+0x20>
 dfc:	12 30       	cpi	r17, 0x02	; 2
 dfe:	89 f4       	brne	.+34     	; 0xe22 <TMU_Init+0x40>
 e00:	08 c0       	rjmp	.+16     	; 0xe12 <TMU_Init+0x30>
{
	case TIMER_CH0:
			G_interrupt_Enable();
 e02:	0e 94 28 01 	call	0x250	; 0x250 <G_interrupt_Enable>
			Timer_Init(&Timer_Configuration0);
 e06:	8e e6       	ldi	r24, 0x6E	; 110
 e08:	90 e0       	ldi	r25, 0x00	; 0
 e0a:	0e 94 82 04 	call	0x904	; 0x904 <Timer_Init>
Buffer_Request Buffer_Array[Buffer_Size];
volatile uint8_t u8Excution_to_be_done=0;

ERROR_STATUS TMU_Init (const TMU_ConfigType * ConfigPtr )
{uint8_t u8_channel_ID=ConfigPtr->u8_Timer_channel;
uint8_t ret=E_OK;
 e0e:	00 e0       	ldi	r16, 0x00	; 0
switch(u8_channel_ID)
{
	case TIMER_CH0:
			G_interrupt_Enable();
			Timer_Init(&Timer_Configuration0);
				break;
 e10:	09 c0       	rjmp	.+18     	; 0xe24 <TMU_Init+0x42>
	case TIMER_CH2:
		G_interrupt_Enable();
 e12:	0e 94 28 01 	call	0x250	; 0x250 <G_interrupt_Enable>
		ret=Timer_Init(&Timer_Configuration2);
 e16:	84 e7       	ldi	r24, 0x74	; 116
 e18:	90 e0       	ldi	r25, 0x00	; 0
 e1a:	0e 94 82 04 	call	0x904	; 0x904 <Timer_Init>
 e1e:	08 2f       	mov	r16, r24
			break;
 e20:	01 c0       	rjmp	.+2      	; 0xe24 <TMU_Init+0x42>
	default:
			ret=E_NOK;
 e22:	01 e0       	ldi	r16, 0x01	; 1

/*************************************************************************/
/*Intializ the required timer identified by the user using required prescaler  */
/************************************************************************/

switch(ConfigPtr->u8_resolution)
 e24:	88 81       	ld	r24, Y
 e26:	81 30       	cpi	r24, 0x01	; 1
 e28:	89 f4       	brne	.+34     	; 0xe4c <TMU_Init+0x6a>
{
	case TIMER_RESOLUTION_1_MS:
	{
		switch(u8_channel_ID)
 e2a:	11 23       	and	r17, r17
 e2c:	19 f0       	breq	.+6      	; 0xe34 <TMU_Init+0x52>
 e2e:	12 30       	cpi	r17, 0x02	; 2
 e30:	79 f4       	brne	.+30     	; 0xe50 <TMU_Init+0x6e>
 e32:	06 c0       	rjmp	.+12     	; 0xe40 <TMU_Init+0x5e>
		{
			case TIMER_CH0 :
				Timer_Start(TIMER_CH0,NUM_OF_TICKS_FOR_1_MS);
 e34:	80 e0       	ldi	r24, 0x00	; 0
 e36:	6e e0       	ldi	r22, 0x0E	; 14
 e38:	70 e0       	ldi	r23, 0x00	; 0
 e3a:	0e 94 83 05 	call	0xb06	; 0xb06 <Timer_Start>
					break;
 e3e:	09 c0       	rjmp	.+18     	; 0xe52 <TMU_Init+0x70>
			case TIMER_CH2 :
				Timer_Start(TIMER_CH2,NUM_OF_TICKS_FOR_1_MS);
 e40:	82 e0       	ldi	r24, 0x02	; 2
 e42:	6e e0       	ldi	r22, 0x0E	; 14
 e44:	70 e0       	ldi	r23, 0x00	; 0
 e46:	0e 94 83 05 	call	0xb06	; 0xb06 <Timer_Start>
					break;
 e4a:	03 c0       	rjmp	.+6      	; 0xe52 <TMU_Init+0x70>
	}	
	
	
	
	default:
	ret=E_NOK;
 e4c:	01 e0       	ldi	r16, 0x01	; 1
 e4e:	01 c0       	rjmp	.+2      	; 0xe52 <TMU_Init+0x70>
					break;
			case TIMER_CH2 :
				Timer_Start(TIMER_CH2,NUM_OF_TICKS_FOR_1_MS);
					break;
			default:
				ret=E_NOK;
 e50:	01 e0       	ldi	r16, 0x01	; 1

/****************************************************************************/
/*      Deal with Errors  to be returned									*/
/***************************************************************************/
return ret;
}
 e52:	80 2f       	mov	r24, r16
 e54:	df 91       	pop	r29
 e56:	cf 91       	pop	r28
 e58:	1f 91       	pop	r17
 e5a:	0f 91       	pop	r16
 e5c:	08 95       	ret

00000e5e <TMU_DeInit>:
/************************************************************************************************/
	
	
	
return ret;	
}
 e5e:	80 e0       	ldi	r24, 0x00	; 0
 e60:	08 95       	ret

00000e62 <TMU_Start_Timer>:

	and provide the request to request buffer (ptr_to_func,delay) Dispatcher with the call back function needed(consumer)

	and make sure this function must not be excuted unless Init happened and De_init not happened
	*/
	if(u8_Is_Intialized == 1)
 e62:	30 91 7f 00 	lds	r19, 0x007F
 e66:	31 30       	cpi	r19, 0x01	; 1
 e68:	89 f4       	brne	.+34     	; 0xe8c <TMU_Start_Timer+0x2a>
	{
		
		(Buffer_Array[u8_function_index]).Fuction_consumer=Function_Consumer;
 e6a:	50 e0       	ldi	r21, 0x00	; 0
 e6c:	fa 01       	movw	r30, r20
 e6e:	ee 0f       	add	r30, r30
 e70:	ff 1f       	adc	r31, r31
 e72:	ee 0f       	add	r30, r30
 e74:	ff 1f       	adc	r31, r31
 e76:	e4 0f       	add	r30, r20
 e78:	f5 1f       	adc	r31, r21
 e7a:	ea 55       	subi	r30, 0x5A	; 90
 e7c:	ff 4f       	sbci	r31, 0xFF	; 255
 e7e:	91 83       	std	Z+1, r25	; 0x01
 e80:	80 83       	st	Z, r24
		(Buffer_Array[u8_function_index]).preodic=u8_Preodicity;
 e82:	64 83       	std	Z+4, r22	; 0x04
		(Buffer_Array[u8_function_index]).u8_time_delay=u8_Time_delay;
 e84:	23 83       	std	Z+3, r18	; 0x03
		(Buffer_Array[u8_function_index]).u8_flag_is_stopped=0;
 e86:	12 82       	std	Z+2, r1	; 0x02
	
return ret;	
}

ERROR_STATUS TMU_Start_Timer(ptr_to_Fun Function_Consumer,uint8_t  u8_Preodicity,uint8_t u8_function_index,uint8_t u8_Time_delay)
{uint8_t ret=E_OK;
 e88:	80 e0       	ldi	r24, 0x00	; 0
 e8a:	08 95       	ret
		(Buffer_Array[u8_function_index]).u8_flag_is_stopped=0;
		
		
	}
	else{
		ret=E_NOK;
 e8c:	81 e0       	ldi	r24, 0x01	; 1
	}

	return ret;
}
 e8e:	08 95       	ret

00000e90 <TMU_Main_Function>:

ERROR_STATUS TMU_Main_Function(void)
{	uint8_t ret=E_OK;
 e90:	cf 93       	push	r28
	uint8_t status_flag=0;
	uint8_t preodic_status_flag=0;
	uint8_t u8_Time_needed=0;
	ptr_to_Fun Excuted=((Buffer_Array[u8_FUN_index]).Fuction_consumer);
 e92:	80 91 7e 00 	lds	r24, 0x007E
 e96:	90 e0       	ldi	r25, 0x00	; 0
 e98:	fc 01       	movw	r30, r24
 e9a:	ee 0f       	add	r30, r30
 e9c:	ff 1f       	adc	r31, r31
 e9e:	ee 0f       	add	r30, r30
 ea0:	ff 1f       	adc	r31, r31
 ea2:	e8 0f       	add	r30, r24
 ea4:	f9 1f       	adc	r31, r25
 ea6:	ea 55       	subi	r30, 0x5A	; 90
 ea8:	ff 4f       	sbci	r31, 0xFF	; 255
 eaa:	80 81       	ld	r24, Z
 eac:	91 81       	ldd	r25, Z+1	; 0x01
	
	u8_Time_needed =(Buffer_Array[u8_FUN_index]).u8_time_delay;
 eae:	33 81       	ldd	r19, Z+3	; 0x03
	status_flag =(Buffer_Array[u8_FUN_index]).u8_flag_is_stopped;
	preodic_status_flag=(Buffer_Array[u8_FUN_index]).preodic;
 eb0:	c4 81       	ldd	r28, Z+4	; 0x04
if(status_flag==1){ret=E_OK;}
 eb2:	22 81       	ldd	r18, Z+2	; 0x02
 eb4:	21 30       	cpi	r18, 0x01	; 1
 eb6:	69 f0       	breq	.+26     	; 0xed2 <TMU_Main_Function+0x42>
else{
/*	u16Excution_to_be_done=100;  ISR*/
	if(u8Excution_to_be_done == u8_Time_needed)
 eb8:	20 91 7d 00 	lds	r18, 0x007D
 ebc:	23 17       	cp	r18, r19
 ebe:	11 f4       	brne	.+4      	; 0xec4 <TMU_Main_Function+0x34>
	{
		Excuted();
 ec0:	fc 01       	movw	r30, r24
 ec2:	09 95       	icall
	}
	if(preodic_status_flag==0){
 ec4:	cc 23       	and	r28, r28
 ec6:	29 f4       	brne	.+10     	; 0xed2 <TMU_Main_Function+0x42>
		u8_FUN_index++;
 ec8:	80 91 7e 00 	lds	r24, 0x007E
 ecc:	8f 5f       	subi	r24, 0xFF	; 255
 ece:	80 93 7e 00 	sts	0x007E, r24
	}
}
return ret;


}
 ed2:	80 e0       	ldi	r24, 0x00	; 0
 ed4:	cf 91       	pop	r28
 ed6:	08 95       	ret

00000ed8 <TMU_Stop_Timer>:


ERROR_STATUS TMU_Stop_Timer(uint8_t u8_function_index)
{
	(Buffer_Array[u8_function_index]).u8_flag_is_stopped=1;
 ed8:	90 e0       	ldi	r25, 0x00	; 0
 eda:	fc 01       	movw	r30, r24
 edc:	ee 0f       	add	r30, r30
 ede:	ff 1f       	adc	r31, r31
 ee0:	ee 0f       	add	r30, r30
 ee2:	ff 1f       	adc	r31, r31
 ee4:	8e 0f       	add	r24, r30
 ee6:	9f 1f       	adc	r25, r31
 ee8:	fc 01       	movw	r30, r24
 eea:	ea 55       	subi	r30, 0x5A	; 90
 eec:	ff 4f       	sbci	r31, 0xFF	; 255
 eee:	81 e0       	ldi	r24, 0x01	; 1
 ef0:	82 83       	std	Z+2, r24	; 0x02
}
 ef2:	08 95       	ret

00000ef4 <Tmu_Fun>:

void Tmu_Fun(void){DIO_Toggle(GPIOC,BIT4);}
 ef4:	82 e0       	ldi	r24, 0x02	; 2
 ef6:	60 e1       	ldi	r22, 0x10	; 16
 ef8:	0e 94 09 01 	call	0x212	; 0x212 <DIO_Toggle>
 efc:	08 95       	ret

00000efe <Tmu_For>:
void Tmu_For(void){DIO_Toggle(GPIOB,BIT4);}
 efe:	81 e0       	ldi	r24, 0x01	; 1
 f00:	60 e1       	ldi	r22, 0x10	; 16
 f02:	0e 94 09 01 	call	0x212	; 0x212 <DIO_Toggle>
 f06:	08 95       	ret

00000f08 <Tmu_excute>:
void Tmu_excute(void){PORTA_DATA ^=0xff;}
 f08:	8b b3       	in	r24, 0x1b	; 27
 f0a:	80 95       	com	r24
 f0c:	8b bb       	out	0x1b, r24	; 27
 f0e:	08 95       	ret

00000f10 <timer_interrupt>:


void timer_interrupt(void){
	u8Excution_to_be_done++;
 f10:	80 91 7d 00 	lds	r24, 0x007D
 f14:	8f 5f       	subi	r24, 0xFF	; 255
 f16:	80 93 7d 00 	sts	0x007D, r24
	UDR+=1;
 f1a:	8c b1       	in	r24, 0x0c	; 12
 f1c:	8f 5f       	subi	r24, 0xFF	; 255
 f1e:	8c b9       	out	0x0c, r24	; 12
	Timer_Start(TIMER_CH0,14);
 f20:	80 e0       	ldi	r24, 0x00	; 0
 f22:	6e e0       	ldi	r22, 0x0E	; 14
 f24:	70 e0       	ldi	r23, 0x00	; 0
 f26:	0e 94 83 05 	call	0xb06	; 0xb06 <Timer_Start>
 f2a:	08 95       	ret

00000f2c <_exit>:
 f2c:	f8 94       	cli

00000f2e <__stop_program>:
 f2e:	ff cf       	rjmp	.-2      	; 0xf2e <__stop_program>
