
Projet_Torero_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d124  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e0  0800d308  0800d308  0000e308  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8e8  0800d8e8  0000f1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d8e8  0800d8e8  0000e8e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d8f0  0800d8f0  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d8f0  0800d8f0  0000e8f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d8f4  0800d8f4  0000e8f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d8f8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003fd8  200001d8  0800dad0  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200041b0  0800dad0  000101b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e0a5  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000491a  00000000  00000000  0002d2ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001aa8  00000000  00000000  00031bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001496  00000000  00000000  00033670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022ead  00000000  00000000  00034b06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002169a  00000000  00000000  000579b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3ee6  00000000  00000000  0007904d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014cf33  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000083e8  00000000  00000000  0014cf78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  00155360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d2ec 	.word	0x0800d2ec

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800d2ec 	.word	0x0800d2ec

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001034:	b5b0      	push	{r4, r5, r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800103a:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <MX_FREERTOS_Init+0x2c>)
 800103c:	1d3c      	adds	r4, r7, #4
 800103e:	461d      	mov	r5, r3
 8001040:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001042:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001044:	682b      	ldr	r3, [r5, #0]
 8001046:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f005 ffa4 	bl	8006f9a <osThreadCreate>
 8001052:	4603      	mov	r3, r0
 8001054:	4a03      	ldr	r2, [pc, #12]	@ (8001064 <MX_FREERTOS_Init+0x30>)
 8001056:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001058:	bf00      	nop
 800105a:	3718      	adds	r7, #24
 800105c:	46bd      	mov	sp, r7
 800105e:	bdb0      	pop	{r4, r5, r7, pc}
 8001060:	0800d314 	.word	0x0800d314
 8001064:	200001f4 	.word	0x200001f4

08001068 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001070:	2001      	movs	r0, #1
 8001072:	f005 ffb9 	bl	8006fe8 <osDelay>
 8001076:	e7fb      	b.n	8001070 <StartDefaultTask+0x8>

08001078 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800107e:	4b12      	ldr	r3, [pc, #72]	@ (80010c8 <MX_DMA_Init+0x50>)
 8001080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001082:	4a11      	ldr	r2, [pc, #68]	@ (80010c8 <MX_DMA_Init+0x50>)
 8001084:	f043 0304 	orr.w	r3, r3, #4
 8001088:	6493      	str	r3, [r2, #72]	@ 0x48
 800108a:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <MX_DMA_Init+0x50>)
 800108c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800108e:	f003 0304 	and.w	r3, r3, #4
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001096:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <MX_DMA_Init+0x50>)
 8001098:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800109a:	4a0b      	ldr	r2, [pc, #44]	@ (80010c8 <MX_DMA_Init+0x50>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	6493      	str	r3, [r2, #72]	@ 0x48
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <MX_DMA_Init+0x50>)
 80010a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	603b      	str	r3, [r7, #0]
 80010ac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2105      	movs	r1, #5
 80010b2:	200b      	movs	r0, #11
 80010b4:	f001 fae3 	bl	800267e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80010b8:	200b      	movs	r0, #11
 80010ba:	f001 fafa 	bl	80026b2 <HAL_NVIC_EnableIRQ>

}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40021000 	.word	0x40021000

080010cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	@ 0x28
 80010d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
 80010e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e2:	4b72      	ldr	r3, [pc, #456]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 80010e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e6:	4a71      	ldr	r2, [pc, #452]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 80010e8:	f043 0304 	orr.w	r3, r3, #4
 80010ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ee:	4b6f      	ldr	r3, [pc, #444]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f2:	f003 0304 	and.w	r3, r3, #4
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010fa:	4b6c      	ldr	r3, [pc, #432]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	4a6b      	ldr	r2, [pc, #428]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001100:	f043 0320 	orr.w	r3, r3, #32
 8001104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001106:	4b69      	ldr	r3, [pc, #420]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110a:	f003 0320 	and.w	r3, r3, #32
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001112:	4b66      	ldr	r3, [pc, #408]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	4a65      	ldr	r2, [pc, #404]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001118:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800111c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111e:	4b63      	ldr	r3, [pc, #396]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112a:	4b60      	ldr	r3, [pc, #384]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	4a5f      	ldr	r2, [pc, #380]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001130:	f043 0301 	orr.w	r3, r3, #1
 8001134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001136:	4b5d      	ldr	r3, [pc, #372]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001142:	4b5a      	ldr	r3, [pc, #360]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001146:	4a59      	ldr	r2, [pc, #356]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001148:	f043 0302 	orr.w	r3, r3, #2
 800114c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800114e:	4b57      	ldr	r3, [pc, #348]	@ (80012ac <MX_GPIO_Init+0x1e0>)
 8001150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001152:	f003 0302 	and.w	r3, r3, #2
 8001156:	603b      	str	r3, [r7, #0]
 8001158:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_ACC_GPIO_Port, CS_ACC_Pin, GPIO_PIN_SET);
 800115a:	2201      	movs	r2, #1
 800115c:	2120      	movs	r1, #32
 800115e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001162:	f001 feb5 	bl	8002ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_NE_Pin|DEV_EN_LIDAR_Pin, GPIO_PIN_RESET);
 8001166:	2200      	movs	r2, #0
 8001168:	f248 0180 	movw	r1, #32896	@ 0x8080
 800116c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001170:	f001 feae 	bl	8002ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_SE_Pin|LED_SW_Pin|Status_LED_Pin|Status_LED_debbug_Pin, GPIO_PIN_RESET);
 8001174:	2200      	movs	r2, #0
 8001176:	f44f 6145 	mov.w	r1, #3152	@ 0xc50
 800117a:	484d      	ldr	r0, [pc, #308]	@ (80012b0 <MX_GPIO_Init+0x1e4>)
 800117c:	f001 fea8 	bl	8002ed0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M_EN_LIDAR_Pin|LED_NW_Pin|LED_W_Pin|LED_N_Pin
 8001180:	2200      	movs	r2, #0
 8001182:	f241 01f4 	movw	r1, #4340	@ 0x10f4
 8001186:	484b      	ldr	r0, [pc, #300]	@ (80012b4 <MX_GPIO_Init+0x1e8>)
 8001188:	f001 fea2 	bl	8002ed0 <HAL_GPIO_WritePin>
                          |LED_E_Pin|LED_S_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT2_ACC_Pin;
 800118c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001192:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001196:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT2_ACC_GPIO_Port, &GPIO_InitStruct);
 800119c:	f107 0314 	add.w	r3, r7, #20
 80011a0:	4619      	mov	r1, r3
 80011a2:	4843      	ldr	r0, [pc, #268]	@ (80012b0 <MX_GPIO_Init+0x1e4>)
 80011a4:	f001 fd12 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RESET_Pin;
 80011a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	4619      	mov	r1, r3
 80011bc:	483e      	ldr	r0, [pc, #248]	@ (80012b8 <MX_GPIO_Init+0x1ec>)
 80011be:	f001 fd05 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CS_ACC_Pin|LED_NE_Pin|DEV_EN_LIDAR_Pin;
 80011c2:	f248 03a0 	movw	r3, #32928	@ 0x80a0
 80011c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c8:	2301      	movs	r3, #1
 80011ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d0:	2300      	movs	r3, #0
 80011d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	4619      	mov	r1, r3
 80011da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011de:	f001 fcf5 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_SE_Pin|LED_SW_Pin|Status_LED_Pin|Status_LED_debbug_Pin;
 80011e2:	f44f 6345 	mov.w	r3, #3152	@ 0xc50
 80011e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e8:	2301      	movs	r3, #1
 80011ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2300      	movs	r3, #0
 80011f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	4619      	mov	r1, r3
 80011fa:	482d      	ldr	r0, [pc, #180]	@ (80012b0 <MX_GPIO_Init+0x1e4>)
 80011fc:	f001 fce6 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = CAPTEUR_G_Pin|CAPTEUR_D_Pin;
 8001200:	2303      	movs	r3, #3
 8001202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001204:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001208:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	4827      	ldr	r0, [pc, #156]	@ (80012b4 <MX_GPIO_Init+0x1e8>)
 8001216:	f001 fcd9 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = M_EN_LIDAR_Pin|LED_NW_Pin|LED_W_Pin|LED_N_Pin
 800121a:	f241 03f4 	movw	r3, #4340	@ 0x10f4
 800121e:	617b      	str	r3, [r7, #20]
                          |LED_E_Pin|LED_S_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001220:	2301      	movs	r3, #1
 8001222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	2300      	movs	r3, #0
 800122a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800122c:	f107 0314 	add.w	r3, r7, #20
 8001230:	4619      	mov	r1, r3
 8001232:	4820      	ldr	r0, [pc, #128]	@ (80012b4 <MX_GPIO_Init+0x1e8>)
 8001234:	f001 fcca 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT1_ACC_Pin;
 8001238:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800123c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800123e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001242:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT1_ACC_GPIO_Port, &GPIO_InitStruct);
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	4619      	mov	r1, r3
 800124e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001252:	f001 fcbb 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001256:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800125a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800125c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001260:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	4619      	mov	r1, r3
 800126c:	4811      	ldr	r0, [pc, #68]	@ (80012b4 <MX_GPIO_Init+0x1e8>)
 800126e:	f001 fcad 	bl	8002bcc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2105      	movs	r1, #5
 8001276:	2006      	movs	r0, #6
 8001278:	f001 fa01 	bl	800267e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800127c:	2006      	movs	r0, #6
 800127e:	f001 fa18 	bl	80026b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2105      	movs	r1, #5
 8001286:	2007      	movs	r0, #7
 8001288:	f001 f9f9 	bl	800267e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800128c:	2007      	movs	r0, #7
 800128e:	f001 fa10 	bl	80026b2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2105      	movs	r1, #5
 8001296:	2028      	movs	r0, #40	@ 0x28
 8001298:	f001 f9f1 	bl	800267e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800129c:	2028      	movs	r0, #40	@ 0x28
 800129e:	f001 fa08 	bl	80026b2 <HAL_NVIC_EnableIRQ>

}
 80012a2:	bf00      	nop
 80012a4:	3728      	adds	r7, #40	@ 0x28
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40021000 	.word	0x40021000
 80012b0:	48000800 	.word	0x48000800
 80012b4:	48000400 	.word	0x48000400
 80012b8:	48001800 	.word	0x48001800

080012bc <__io_putchar>:
int frame_start = 0;
int frame_end = 0;



int __io_putchar(int chr){
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 80012c4:	1d39      	adds	r1, r7, #4
 80012c6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ca:	2201      	movs	r2, #1
 80012cc:	4803      	ldr	r0, [pc, #12]	@ (80012dc <__io_putchar+0x20>)
 80012ce:	f004 fd75 	bl	8005dbc <HAL_UART_Transmit>
	return chr;
 80012d2:	687b      	ldr	r3, [r7, #4]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3708      	adds	r7, #8
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	20001674 	.word	0x20001674

080012e0 <TaskETAT>:
			printf("%d : %d\r\n", i, pData[i]);
		}
	}
}

void TaskETAT(void * pvParameters){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	for (;;) {
		// Attendre que la notification arrive
		printf("hi\r\n");
 80012e8:	480f      	ldr	r0, [pc, #60]	@ (8001328 <TaskETAT+0x48>)
 80012ea:	f008 fbbd 	bl	8009a68 <puts>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80012ee:	f04f 31ff 	mov.w	r1, #4294967295
 80012f2:	2001      	movs	r0, #1
 80012f4:	f006 fcac 	bl	8007c50 <ulTaskNotifyTake>
		//lire INT_SOURCEmet à 0 bit interruption single tap pour générer une nouvelle interruption au prochain tap
		uint8_t rst_int = SPI_Read(ADXL343_REG_INT_SOURCE);
 80012f8:	2030      	movs	r0, #48	@ 0x30
 80012fa:	f007 fa57 	bl	80087ac <SPI_Read>
 80012fe:	4603      	mov	r3, r0
 8001300:	73fb      	strb	r3, [r7, #15]
		if(chat == 1){
 8001302:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <TaskETAT+0x4c>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d106      	bne.n	8001318 <TaskETAT+0x38>
			chat = 0;
 800130a:	4b08      	ldr	r3, [pc, #32]	@ (800132c <TaskETAT+0x4c>)
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
			printf("Squik\r\n");
 8001310:	4807      	ldr	r0, [pc, #28]	@ (8001330 <TaskETAT+0x50>)
 8001312:	f008 fba9 	bl	8009a68 <puts>
 8001316:	e7e7      	b.n	80012e8 <TaskETAT+0x8>
		}
		else{
			// Le choc a été détecté
			chat = 1;
 8001318:	4b04      	ldr	r3, [pc, #16]	@ (800132c <TaskETAT+0x4c>)
 800131a:	2201      	movs	r2, #1
 800131c:	601a      	str	r2, [r3, #0]
			printf("Miaou\r\n");
 800131e:	4805      	ldr	r0, [pc, #20]	@ (8001334 <TaskETAT+0x54>)
 8001320:	f008 fba2 	bl	8009a68 <puts>
	for (;;) {
 8001324:	e7e0      	b.n	80012e8 <TaskETAT+0x8>
 8001326:	bf00      	nop
 8001328:	0800d338 	.word	0x0800d338
 800132c:	200014c8 	.word	0x200014c8
 8001330:	0800d33c 	.word	0x0800d33c
 8001334:	0800d344 	.word	0x0800d344

08001338 <TaskMOTOR>:
		printf("lidar\r\n");
		vTaskDelay(100);
	}
}

void TaskMOTOR (void * pvParameters){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
	for(;;){

		Motor_Forward_R(50);
 8001340:	2032      	movs	r0, #50	@ 0x32
 8001342:	f007 fac7 	bl	80088d4 <Motor_Forward_R>
		Motor_Forward_L(50);
 8001346:	2032      	movs	r0, #50	@ 0x32
 8001348:	f007 fb2c 	bl	80089a4 <Motor_Forward_L>
		Motor_Forward_R(80);
 800134c:	2050      	movs	r0, #80	@ 0x50
 800134e:	f007 fac1 	bl	80088d4 <Motor_Forward_R>
		Motor_Forward_L(80);
 8001352:	2050      	movs	r0, #80	@ 0x50
 8001354:	f007 fb26 	bl	80089a4 <Motor_Forward_L>
		Motor_Forward_R(50);
 8001358:	bf00      	nop
 800135a:	e7f1      	b.n	8001340 <TaskMOTOR+0x8>

0800135c <TaskEDGE>:
		int erreurLidar = 10/180;
		int alphaD = coeff_Lidar*erreurLidar-coeff_Capteur*erreur_capteur;
		int alphaG = -coeff_Lidar*erreurLidar+coeff_Capteur*erreur_capteur;
 */

void TaskEDGE(void * pvParameters){
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	for (;;) {

		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001364:	f04f 31ff 	mov.w	r1, #4294967295
 8001368:	2001      	movs	r0, #1
 800136a:	f006 fc71 	bl	8007c50 <ulTaskNotifyTake>
		Motor_Forward_R(0);
 800136e:	2000      	movs	r0, #0
 8001370:	f007 fab0 	bl	80088d4 <Motor_Forward_R>
		Motor_Forward_L(0);
 8001374:	2000      	movs	r0, #0
 8001376:	f007 fb15 	bl	80089a4 <Motor_Forward_L>
		HAL_Delay(10);
 800137a:	200a      	movs	r0, #10
 800137c:	f001 f882 	bl	8002484 <HAL_Delay>
		while((capteur_D||capteur_G)==1){
 8001380:	e012      	b.n	80013a8 <TaskEDGE+0x4c>

			Motor_Reverse_R(50);
 8001382:	2032      	movs	r0, #50	@ 0x32
 8001384:	f007 fada 	bl	800893c <Motor_Reverse_R>
			Motor_Reverse_L(50);
 8001388:	2032      	movs	r0, #50	@ 0x32
 800138a:	f007 fb3d 	bl	8008a08 <Motor_Reverse_L>
			HAL_Delay(100);
 800138e:	2064      	movs	r0, #100	@ 0x64
 8001390:	f001 f878 	bl	8002484 <HAL_Delay>
			Motor_Reverse_R(50);
 8001394:	2032      	movs	r0, #50	@ 0x32
 8001396:	f007 fad1 	bl	800893c <Motor_Reverse_R>
			Motor_Reverse_L(0);
 800139a:	2000      	movs	r0, #0
 800139c:	f007 fb34 	bl	8008a08 <Motor_Reverse_L>
			HAL_Delay(500);
 80013a0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013a4:	f001 f86e 	bl	8002484 <HAL_Delay>
		while((capteur_D||capteur_G)==1){
 80013a8:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <TaskEDGE+0x68>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d103      	bne.n	80013b8 <TaskEDGE+0x5c>
 80013b0:	4b05      	ldr	r3, [pc, #20]	@ (80013c8 <TaskEDGE+0x6c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <TaskEDGE+0x60>
 80013b8:	2301      	movs	r3, #1
 80013ba:	e000      	b.n	80013be <TaskEDGE+0x62>
 80013bc:	2300      	movs	r3, #0
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d0df      	beq.n	8001382 <TaskEDGE+0x26>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80013c2:	e7cf      	b.n	8001364 <TaskEDGE+0x8>
 80013c4:	200014c4 	.word	0x200014c4
 80013c8:	200014c0 	.word	0x200014c0

080013cc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80013d2:	f000 ffe6 	bl	80023a2 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80013d6:	f000 f8c1 	bl	800155c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80013da:	f7ff fe77 	bl	80010cc <MX_GPIO_Init>
	MX_DMA_Init();
 80013de:	f7ff fe4b 	bl	8001078 <MX_DMA_Init>
	MX_SPI2_Init();
 80013e2:	f000 f983 	bl	80016ec <MX_SPI2_Init>
	MX_TIM1_Init();
 80013e6:	f000 fb51 	bl	8001a8c <MX_TIM1_Init>
	MX_TIM2_Init();
 80013ea:	f000 fbed 	bl	8001bc8 <MX_TIM2_Init>
	MX_TIM3_Init();
 80013ee:	f000 fc4f 	bl	8001c90 <MX_TIM3_Init>
	MX_TIM4_Init();
 80013f2:	f000 fca3 	bl	8001d3c <MX_TIM4_Init>
	MX_USART2_UART_Init();
 80013f6:	f000 fe4d 	bl	8002094 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 80013fa:	f000 fe97 	bl	800212c <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	Start_Motors();
 80013fe:	f007 fb35 	bl	8008a6c <Start_Motors>
	Motor_Forward_R(50);
 8001402:	2032      	movs	r0, #50	@ 0x32
 8001404:	f007 fa66 	bl	80088d4 <Motor_Forward_R>
	Motor_Forward_L(50);
 8001408:	2032      	movs	r0, #50	@ 0x32
 800140a:	f007 facb 	bl	80089a4 <Motor_Forward_L>
	ADXL343_Init();
 800140e:	f007 f9fd 	bl	800880c <ADXL343_Init>
	LIDAR_Init(&hlidar);
 8001412:	483d      	ldr	r0, [pc, #244]	@ (8001508 <main+0x13c>)
 8001414:	f007 fb52 	bl	8008abc <LIDAR_Init>
	LIDAR_Start(&hlidar);
 8001418:	483b      	ldr	r0, [pc, #236]	@ (8001508 <main+0x13c>)
 800141a:	f007 fb6b 	bl	8008af4 <LIDAR_Start>

	ret = xTaskCreate(TaskETAT,"TaskETAT",STACK_SIZE,(void *) NULL,5,&xHandleETAT);
 800141e:	4b3b      	ldr	r3, [pc, #236]	@ (800150c <main+0x140>)
 8001420:	9301      	str	r3, [sp, #4]
 8001422:	2305      	movs	r3, #5
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	2300      	movs	r3, #0
 8001428:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800142c:	4938      	ldr	r1, [pc, #224]	@ (8001510 <main+0x144>)
 800142e:	4839      	ldr	r0, [pc, #228]	@ (8001514 <main+0x148>)
 8001430:	f005 ff62 	bl	80072f8 <xTaskCreate>
 8001434:	4603      	mov	r3, r0
 8001436:	4a38      	ldr	r2, [pc, #224]	@ (8001518 <main+0x14c>)
 8001438:	6013      	str	r3, [r2, #0]
	if (ret != pdPASS)
 800143a:	4b37      	ldr	r3, [pc, #220]	@ (8001518 <main+0x14c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d004      	beq.n	800144c <main+0x80>
	{
		printf("Error creating TaskETAT\r\n");
 8001442:	4836      	ldr	r0, [pc, #216]	@ (800151c <main+0x150>)
 8001444:	f008 fb10 	bl	8009a68 <puts>
		Error_Handler();
 8001448:	f000 f94a 	bl	80016e0 <Error_Handler>
	}
	printf("Task ETAT created\r\n");
 800144c:	4834      	ldr	r0, [pc, #208]	@ (8001520 <main+0x154>)
 800144e:	f008 fb0b 	bl	8009a68 <puts>
		Error_Handler();
	}
	printf("Task LIDAR created\r\n");
	 */

	ret = xTaskCreate(TaskMOTOR,"TaskMOTOR",STACK_SIZE,(void *) NULL,3,&xHandleMOTOR);
 8001452:	4b34      	ldr	r3, [pc, #208]	@ (8001524 <main+0x158>)
 8001454:	9301      	str	r3, [sp, #4]
 8001456:	2303      	movs	r3, #3
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	2300      	movs	r3, #0
 800145c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001460:	4931      	ldr	r1, [pc, #196]	@ (8001528 <main+0x15c>)
 8001462:	4832      	ldr	r0, [pc, #200]	@ (800152c <main+0x160>)
 8001464:	f005 ff48 	bl	80072f8 <xTaskCreate>
 8001468:	4603      	mov	r3, r0
 800146a:	4a2b      	ldr	r2, [pc, #172]	@ (8001518 <main+0x14c>)
 800146c:	6013      	str	r3, [r2, #0]
	if (ret != pdPASS)
 800146e:	4b2a      	ldr	r3, [pc, #168]	@ (8001518 <main+0x14c>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d004      	beq.n	8001480 <main+0xb4>
	{
		printf("Error creating TaskMOTOR\r\n");
 8001476:	482e      	ldr	r0, [pc, #184]	@ (8001530 <main+0x164>)
 8001478:	f008 faf6 	bl	8009a68 <puts>
		Error_Handler();
 800147c:	f000 f930 	bl	80016e0 <Error_Handler>
	}
	printf("Task MOTOR created\r\n");
 8001480:	482c      	ldr	r0, [pc, #176]	@ (8001534 <main+0x168>)
 8001482:	f008 faf1 	bl	8009a68 <puts>


	ret = xTaskCreate(TaskEDGE,"TaskEDGE",STACK_SIZE,(void *) NULL,4,&xHandleEDGE);
 8001486:	4b2c      	ldr	r3, [pc, #176]	@ (8001538 <main+0x16c>)
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	2304      	movs	r3, #4
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	2300      	movs	r3, #0
 8001490:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001494:	4929      	ldr	r1, [pc, #164]	@ (800153c <main+0x170>)
 8001496:	482a      	ldr	r0, [pc, #168]	@ (8001540 <main+0x174>)
 8001498:	f005 ff2e 	bl	80072f8 <xTaskCreate>
 800149c:	4603      	mov	r3, r0
 800149e:	4a1e      	ldr	r2, [pc, #120]	@ (8001518 <main+0x14c>)
 80014a0:	6013      	str	r3, [r2, #0]
	if (ret != pdPASS)
 80014a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001518 <main+0x14c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d004      	beq.n	80014b4 <main+0xe8>
	{
		printf("Error creating TaskEDGE\r\n");
 80014aa:	4826      	ldr	r0, [pc, #152]	@ (8001544 <main+0x178>)
 80014ac:	f008 fadc 	bl	8009a68 <puts>
		Error_Handler();
 80014b0:	f000 f916 	bl	80016e0 <Error_Handler>
	}
	printf("Task EDGE created\r\n");
 80014b4:	4824      	ldr	r0, [pc, #144]	@ (8001548 <main+0x17c>)
 80014b6:	f008 fad7 	bl	8009a68 <puts>

	SemDMAHalfCallBack = xSemaphoreCreateBinary();
 80014ba:	2203      	movs	r2, #3
 80014bc:	2100      	movs	r1, #0
 80014be:	2001      	movs	r0, #1
 80014c0:	f005 fec4 	bl	800724c <xQueueGenericCreate>
 80014c4:	4603      	mov	r3, r0
 80014c6:	4a21      	ldr	r2, [pc, #132]	@ (800154c <main+0x180>)
 80014c8:	6013      	str	r3, [r2, #0]
	SemDMAClpCallBack = xSemaphoreCreateBinary();
 80014ca:	2203      	movs	r2, #3
 80014cc:	2100      	movs	r1, #0
 80014ce:	2001      	movs	r0, #1
 80014d0:	f005 febc 	bl	800724c <xQueueGenericCreate>
 80014d4:	4603      	mov	r3, r0
 80014d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001550 <main+0x184>)
 80014d8:	6013      	str	r3, [r2, #0]
	xShockSemaphore = xSemaphoreCreateBinary();
 80014da:	2203      	movs	r2, #3
 80014dc:	2100      	movs	r1, #0
 80014de:	2001      	movs	r0, #1
 80014e0:	f005 feb4 	bl	800724c <xQueueGenericCreate>
 80014e4:	4603      	mov	r3, r0
 80014e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001554 <main+0x188>)
 80014e8:	6013      	str	r3, [r2, #0]
	SemEtat = xSemaphoreCreateBinary();
 80014ea:	2203      	movs	r2, #3
 80014ec:	2100      	movs	r1, #0
 80014ee:	2001      	movs	r0, #1
 80014f0:	f005 feac 	bl	800724c <xQueueGenericCreate>
 80014f4:	4603      	mov	r3, r0
 80014f6:	4a18      	ldr	r2, [pc, #96]	@ (8001558 <main+0x18c>)
 80014f8:	6013      	str	r3, [r2, #0]
	//xNoSignalSemaphore = xSemaphoreCreateBinary();
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 80014fa:	f7ff fd9b 	bl	8001034 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 80014fe:	f005 fd45 	bl	8006f8c <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8001502:	bf00      	nop
 8001504:	e7fd      	b.n	8001502 <main+0x136>
 8001506:	bf00      	nop
 8001508:	200001f8 	.word	0x200001f8
 800150c:	200014b0 	.word	0x200014b0
 8001510:	0800d354 	.word	0x0800d354
 8001514:	080012e1 	.word	0x080012e1
 8001518:	200014bc 	.word	0x200014bc
 800151c:	0800d360 	.word	0x0800d360
 8001520:	0800d37c 	.word	0x0800d37c
 8001524:	200014b4 	.word	0x200014b4
 8001528:	0800d390 	.word	0x0800d390
 800152c:	08001339 	.word	0x08001339
 8001530:	0800d39c 	.word	0x0800d39c
 8001534:	0800d3b8 	.word	0x0800d3b8
 8001538:	200014b8 	.word	0x200014b8
 800153c:	0800d3cc 	.word	0x0800d3cc
 8001540:	0800135d 	.word	0x0800135d
 8001544:	0800d3d8 	.word	0x0800d3d8
 8001548:	0800d3f4 	.word	0x0800d3f4
 800154c:	200014d4 	.word	0x200014d4
 8001550:	200014d8 	.word	0x200014d8
 8001554:	200014d0 	.word	0x200014d0
 8001558:	200014cc 	.word	0x200014cc

0800155c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b094      	sub	sp, #80	@ 0x50
 8001560:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001562:	f107 0318 	add.w	r3, r7, #24
 8001566:	2238      	movs	r2, #56	@ 0x38
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f008 fb7c 	bl	8009c68 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001570:	1d3b      	adds	r3, r7, #4
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
 800157c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800157e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001582:	f001 fcef 	bl	8002f64 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001586:	2301      	movs	r3, #1
 8001588:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800158a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800158e:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001590:	2300      	movs	r3, #0
 8001592:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001594:	f107 0318 	add.w	r3, r7, #24
 8001598:	4618      	mov	r0, r3
 800159a:	f001 fd97 	bl	80030cc <HAL_RCC_OscConfig>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <SystemClock_Config+0x4c>
	{
		Error_Handler();
 80015a4:	f000 f89c 	bl	80016e0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015a8:	230f      	movs	r3, #15
 80015aa:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80015ac:	2302      	movs	r3, #2
 80015ae:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015b4:	2300      	movs	r3, #0
 80015b6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015bc:	1d3b      	adds	r3, r7, #4
 80015be:	2100      	movs	r1, #0
 80015c0:	4618      	mov	r0, r3
 80015c2:	f002 f895 	bl	80036f0 <HAL_RCC_ClockConfig>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <SystemClock_Config+0x74>
	{
		Error_Handler();
 80015cc:	f000 f888 	bl	80016e0 <Error_Handler>
	}
}
 80015d0:	bf00      	nop
 80015d2:	3750      	adds	r7, #80	@ 0x50
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == INT1_ACC_Pin) {
 80015e2:	88fb      	ldrh	r3, [r7, #6]
 80015e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015e8:	d119      	bne.n	800161e <HAL_GPIO_EXTI_Callback+0x46>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
		vTaskNotifyGiveFromISR(xHandleETAT, &xHigherPriorityTaskWoken);
 80015ee:	4b34      	ldr	r3, [pc, #208]	@ (80016c0 <HAL_GPIO_EXTI_Callback+0xe8>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f107 0214 	add.w	r2, r7, #20
 80015f6:	4611      	mov	r1, r2
 80015f8:	4618      	mov	r0, r3
 80015fa:	f006 fb71 	bl	8007ce0 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d007      	beq.n	8001614 <HAL_GPIO_EXTI_Callback+0x3c>
 8001604:	4b2f      	ldr	r3, [pc, #188]	@ (80016c4 <HAL_GPIO_EXTI_Callback+0xec>)
 8001606:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	f3bf 8f4f 	dsb	sy
 8001610:	f3bf 8f6f 	isb	sy
		HAL_GPIO_TogglePin(GPIOC, Status_LED_Pin);
 8001614:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001618:	482b      	ldr	r0, [pc, #172]	@ (80016c8 <HAL_GPIO_EXTI_Callback+0xf0>)
 800161a:	f001 fc71 	bl	8002f00 <HAL_GPIO_TogglePin>
	}
	if (GPIO_Pin == CAPTEUR_D_Pin) {
 800161e:	88fb      	ldrh	r3, [r7, #6]
 8001620:	2b02      	cmp	r3, #2
 8001622:	d122      	bne.n	800166a <HAL_GPIO_EXTI_Callback+0x92>
		if(capteur_D==1){
 8001624:	4b29      	ldr	r3, [pc, #164]	@ (80016cc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d103      	bne.n	8001634 <HAL_GPIO_EXTI_Callback+0x5c>
			capteur_D=0;
 800162c:	4b27      	ldr	r3, [pc, #156]	@ (80016cc <HAL_GPIO_EXTI_Callback+0xf4>)
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	e002      	b.n	800163a <HAL_GPIO_EXTI_Callback+0x62>
		}
		else{
			capteur_D=1;
 8001634:	4b25      	ldr	r3, [pc, #148]	@ (80016cc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001636:	2201      	movs	r2, #1
 8001638:	601a      	str	r2, [r3, #0]
		}
		printf("capteurD\r\n");
 800163a:	4825      	ldr	r0, [pc, #148]	@ (80016d0 <HAL_GPIO_EXTI_Callback+0xf8>)
 800163c:	f008 fa14 	bl	8009a68 <puts>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001640:	2300      	movs	r3, #0
 8001642:	613b      	str	r3, [r7, #16]
		vTaskNotifyGiveFromISR(xHandleEDGE, &xHigherPriorityTaskWoken);
 8001644:	4b23      	ldr	r3, [pc, #140]	@ (80016d4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f107 0210 	add.w	r2, r7, #16
 800164c:	4611      	mov	r1, r2
 800164e:	4618      	mov	r0, r3
 8001650:	f006 fb46 	bl	8007ce0 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d007      	beq.n	800166a <HAL_GPIO_EXTI_Callback+0x92>
 800165a:	4b1a      	ldr	r3, [pc, #104]	@ (80016c4 <HAL_GPIO_EXTI_Callback+0xec>)
 800165c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	f3bf 8f4f 	dsb	sy
 8001666:	f3bf 8f6f 	isb	sy
	}
	if (GPIO_Pin == CAPTEUR_G_Pin) {
 800166a:	88fb      	ldrh	r3, [r7, #6]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d122      	bne.n	80016b6 <HAL_GPIO_EXTI_Callback+0xde>
		if(capteur_G==1){
 8001670:	4b19      	ldr	r3, [pc, #100]	@ (80016d8 <HAL_GPIO_EXTI_Callback+0x100>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d103      	bne.n	8001680 <HAL_GPIO_EXTI_Callback+0xa8>
			capteur_G=0;
 8001678:	4b17      	ldr	r3, [pc, #92]	@ (80016d8 <HAL_GPIO_EXTI_Callback+0x100>)
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	e002      	b.n	8001686 <HAL_GPIO_EXTI_Callback+0xae>
		}
		else{
			capteur_G=1;
 8001680:	4b15      	ldr	r3, [pc, #84]	@ (80016d8 <HAL_GPIO_EXTI_Callback+0x100>)
 8001682:	2201      	movs	r2, #1
 8001684:	601a      	str	r2, [r3, #0]
		}
		printf("capteurG\r\n");
 8001686:	4815      	ldr	r0, [pc, #84]	@ (80016dc <HAL_GPIO_EXTI_Callback+0x104>)
 8001688:	f008 f9ee 	bl	8009a68 <puts>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800168c:	2300      	movs	r3, #0
 800168e:	60fb      	str	r3, [r7, #12]
		vTaskNotifyGiveFromISR(xHandleEDGE, &xHigherPriorityTaskWoken);
 8001690:	4b10      	ldr	r3, [pc, #64]	@ (80016d4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f107 020c 	add.w	r2, r7, #12
 8001698:	4611      	mov	r1, r2
 800169a:	4618      	mov	r0, r3
 800169c:	f006 fb20 	bl	8007ce0 <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d007      	beq.n	80016b6 <HAL_GPIO_EXTI_Callback+0xde>
 80016a6:	4b07      	ldr	r3, [pc, #28]	@ (80016c4 <HAL_GPIO_EXTI_Callback+0xec>)
 80016a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	f3bf 8f4f 	dsb	sy
 80016b2:	f3bf 8f6f 	isb	sy
	}
}
 80016b6:	bf00      	nop
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	200014b0 	.word	0x200014b0
 80016c4:	e000ed04 	.word	0xe000ed04
 80016c8:	48000800 	.word	0x48000800
 80016cc:	200014c4 	.word	0x200014c4
 80016d0:	0800d408 	.word	0x0800d408
 80016d4:	200014b8 	.word	0x200014b8
 80016d8:	200014c0 	.word	0x200014c0
 80016dc:	0800d414 	.word	0x0800d414

080016e0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016e4:	b672      	cpsid	i
}
 80016e6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <Error_Handler+0x8>

080016ec <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80016f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001760 <MX_SPI2_Init+0x74>)
 80016f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001764 <MX_SPI2_Init+0x78>)
 80016f4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80016f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001760 <MX_SPI2_Init+0x74>)
 80016f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80016fc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80016fe:	4b18      	ldr	r3, [pc, #96]	@ (8001760 <MX_SPI2_Init+0x74>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001704:	4b16      	ldr	r3, [pc, #88]	@ (8001760 <MX_SPI2_Init+0x74>)
 8001706:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800170a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800170c:	4b14      	ldr	r3, [pc, #80]	@ (8001760 <MX_SPI2_Init+0x74>)
 800170e:	2202      	movs	r2, #2
 8001710:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001712:	4b13      	ldr	r3, [pc, #76]	@ (8001760 <MX_SPI2_Init+0x74>)
 8001714:	2201      	movs	r2, #1
 8001716:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001718:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <MX_SPI2_Init+0x74>)
 800171a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800171e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001720:	4b0f      	ldr	r3, [pc, #60]	@ (8001760 <MX_SPI2_Init+0x74>)
 8001722:	2218      	movs	r2, #24
 8001724:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001726:	4b0e      	ldr	r3, [pc, #56]	@ (8001760 <MX_SPI2_Init+0x74>)
 8001728:	2200      	movs	r2, #0
 800172a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800172c:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <MX_SPI2_Init+0x74>)
 800172e:	2200      	movs	r2, #0
 8001730:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001732:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <MX_SPI2_Init+0x74>)
 8001734:	2200      	movs	r2, #0
 8001736:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001738:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <MX_SPI2_Init+0x74>)
 800173a:	2207      	movs	r2, #7
 800173c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800173e:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <MX_SPI2_Init+0x74>)
 8001740:	2200      	movs	r2, #0
 8001742:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001744:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <MX_SPI2_Init+0x74>)
 8001746:	2200      	movs	r2, #0
 8001748:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800174a:	4805      	ldr	r0, [pc, #20]	@ (8001760 <MX_SPI2_Init+0x74>)
 800174c:	f002 fbd8 	bl	8003f00 <HAL_SPI_Init>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001756:	f7ff ffc3 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200014dc 	.word	0x200014dc
 8001764:	40003800 	.word	0x40003800

08001768 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08a      	sub	sp, #40	@ 0x28
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
 800177e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a17      	ldr	r2, [pc, #92]	@ (80017e4 <HAL_SPI_MspInit+0x7c>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d128      	bne.n	80017dc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800178a:	4b17      	ldr	r3, [pc, #92]	@ (80017e8 <HAL_SPI_MspInit+0x80>)
 800178c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178e:	4a16      	ldr	r2, [pc, #88]	@ (80017e8 <HAL_SPI_MspInit+0x80>)
 8001790:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001794:	6593      	str	r3, [r2, #88]	@ 0x58
 8001796:	4b14      	ldr	r3, [pc, #80]	@ (80017e8 <HAL_SPI_MspInit+0x80>)
 8001798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800179a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800179e:	613b      	str	r3, [r7, #16]
 80017a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a2:	4b11      	ldr	r3, [pc, #68]	@ (80017e8 <HAL_SPI_MspInit+0x80>)
 80017a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a6:	4a10      	ldr	r2, [pc, #64]	@ (80017e8 <HAL_SPI_MspInit+0x80>)
 80017a8:	f043 0302 	orr.w	r3, r3, #2
 80017ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017ae:	4b0e      	ldr	r3, [pc, #56]	@ (80017e8 <HAL_SPI_MspInit+0x80>)
 80017b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_TO_SCLK_ACC_Pin|SPI2_MISO_TO_SDO_ACC_Pin|SPI2_MOSI_TO_SDI_ACC_Pin;
 80017ba:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80017be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c0:	2302      	movs	r3, #2
 80017c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c8:	2300      	movs	r3, #0
 80017ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017cc:	2305      	movs	r3, #5
 80017ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d0:	f107 0314 	add.w	r3, r7, #20
 80017d4:	4619      	mov	r1, r3
 80017d6:	4805      	ldr	r0, [pc, #20]	@ (80017ec <HAL_SPI_MspInit+0x84>)
 80017d8:	f001 f9f8 	bl	8002bcc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80017dc:	bf00      	nop
 80017de:	3728      	adds	r7, #40	@ 0x28
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40003800 	.word	0x40003800
 80017e8:	40021000 	.word	0x40021000
 80017ec:	48000400 	.word	0x48000400

080017f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017f6:	4b12      	ldr	r3, [pc, #72]	@ (8001840 <HAL_MspInit+0x50>)
 80017f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017fa:	4a11      	ldr	r2, [pc, #68]	@ (8001840 <HAL_MspInit+0x50>)
 80017fc:	f043 0301 	orr.w	r3, r3, #1
 8001800:	6613      	str	r3, [r2, #96]	@ 0x60
 8001802:	4b0f      	ldr	r3, [pc, #60]	@ (8001840 <HAL_MspInit+0x50>)
 8001804:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001806:	f003 0301 	and.w	r3, r3, #1
 800180a:	607b      	str	r3, [r7, #4]
 800180c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800180e:	4b0c      	ldr	r3, [pc, #48]	@ (8001840 <HAL_MspInit+0x50>)
 8001810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001812:	4a0b      	ldr	r2, [pc, #44]	@ (8001840 <HAL_MspInit+0x50>)
 8001814:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001818:	6593      	str	r3, [r2, #88]	@ 0x58
 800181a:	4b09      	ldr	r3, [pc, #36]	@ (8001840 <HAL_MspInit+0x50>)
 800181c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800181e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001822:	603b      	str	r3, [r7, #0]
 8001824:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001826:	2200      	movs	r2, #0
 8001828:	210f      	movs	r1, #15
 800182a:	f06f 0001 	mvn.w	r0, #1
 800182e:	f000 ff26 	bl	800267e <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001832:	f001 fc3b 	bl	80030ac <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40021000 	.word	0x40021000

08001844 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <NMI_Handler+0x4>

0800184c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <HardFault_Handler+0x4>

08001854 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <MemManage_Handler+0x4>

0800185c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001860:	bf00      	nop
 8001862:	e7fd      	b.n	8001860 <BusFault_Handler+0x4>

08001864 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001868:	bf00      	nop
 800186a:	e7fd      	b.n	8001868 <UsageFault_Handler+0x4>

0800186c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800187e:	f000 fde3 	bl	8002448 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001882:	f006 f9c7 	bl	8007c14 <xTaskGetSchedulerState>
 8001886:	4603      	mov	r3, r0
 8001888:	2b01      	cmp	r3, #1
 800188a:	d001      	beq.n	8001890 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800188c:	f006 fce4 	bl	8008258 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001890:	bf00      	nop
 8001892:	bd80      	pop	{r7, pc}

08001894 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CAPTEUR_G_Pin);
 8001898:	2001      	movs	r0, #1
 800189a:	f001 fb4b 	bl	8002f34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CAPTEUR_D_Pin);
 80018a6:	2002      	movs	r0, #2
 80018a8:	f001 fb44 	bl	8002f34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80018ac:	bf00      	nop
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80018b4:	4802      	ldr	r0, [pc, #8]	@ (80018c0 <DMA1_Channel1_IRQHandler+0x10>)
 80018b6:	f001 f83a 	bl	800292e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	2000179c 	.word	0x2000179c

080018c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
	//printf("yeah\r\n");
	//BaseType_t xHigherPriorityTaskWoken = pdFALSE;
	//vTaskNotifyGiveFromISR(xHandleETAT, &xHigherPriorityTaskWoken);
	//portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT1_ACC_Pin);
 80018c8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80018cc:	f001 fb32 	bl	8002f34 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(INT2_ACC_Pin);
 80018d0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80018d4:	f001 fb2e 	bl	8002f34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018d8:	bf00      	nop
 80018da:	bd80      	pop	{r7, pc}

080018dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  return 1;
 80018e0:	2301      	movs	r3, #1
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_kill>:

int _kill(int pid, int sig)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018f6:	f008 fa09 	bl	8009d0c <__errno>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2216      	movs	r2, #22
 80018fe:	601a      	str	r2, [r3, #0]
  return -1;
 8001900:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001904:	4618      	mov	r0, r3
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <_exit>:

void _exit (int status)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001914:	f04f 31ff 	mov.w	r1, #4294967295
 8001918:	6878      	ldr	r0, [r7, #4]
 800191a:	f7ff ffe7 	bl	80018ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800191e:	bf00      	nop
 8001920:	e7fd      	b.n	800191e <_exit+0x12>

08001922 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	b086      	sub	sp, #24
 8001926:	af00      	add	r7, sp, #0
 8001928:	60f8      	str	r0, [r7, #12]
 800192a:	60b9      	str	r1, [r7, #8]
 800192c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
 8001932:	e00a      	b.n	800194a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001934:	f3af 8000 	nop.w
 8001938:	4601      	mov	r1, r0
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	1c5a      	adds	r2, r3, #1
 800193e:	60ba      	str	r2, [r7, #8]
 8001940:	b2ca      	uxtb	r2, r1
 8001942:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	3301      	adds	r3, #1
 8001948:	617b      	str	r3, [r7, #20]
 800194a:	697a      	ldr	r2, [r7, #20]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	429a      	cmp	r2, r3
 8001950:	dbf0      	blt.n	8001934 <_read+0x12>
  }

  return len;
 8001952:	687b      	ldr	r3, [r7, #4]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3718      	adds	r7, #24
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}

0800195c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]
 800196c:	e009      	b.n	8001982 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	1c5a      	adds	r2, r3, #1
 8001972:	60ba      	str	r2, [r7, #8]
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fca0 	bl	80012bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	3301      	adds	r3, #1
 8001980:	617b      	str	r3, [r7, #20]
 8001982:	697a      	ldr	r2, [r7, #20]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	429a      	cmp	r2, r3
 8001988:	dbf1      	blt.n	800196e <_write+0x12>
  }
  return len;
 800198a:	687b      	ldr	r3, [r7, #4]
}
 800198c:	4618      	mov	r0, r3
 800198e:	3718      	adds	r7, #24
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <_close>:

int _close(int file)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800199c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019bc:	605a      	str	r2, [r3, #4]
  return 0;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <_isatty>:

int _isatty(int file)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019d4:	2301      	movs	r3, #1
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e2:	b480      	push	{r7}
 80019e4:	b085      	sub	sp, #20
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	60f8      	str	r0, [r7, #12]
 80019ea:	60b9      	str	r1, [r7, #8]
 80019ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3714      	adds	r7, #20
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a04:	4a14      	ldr	r2, [pc, #80]	@ (8001a58 <_sbrk+0x5c>)
 8001a06:	4b15      	ldr	r3, [pc, #84]	@ (8001a5c <_sbrk+0x60>)
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a10:	4b13      	ldr	r3, [pc, #76]	@ (8001a60 <_sbrk+0x64>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d102      	bne.n	8001a1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a18:	4b11      	ldr	r3, [pc, #68]	@ (8001a60 <_sbrk+0x64>)
 8001a1a:	4a12      	ldr	r2, [pc, #72]	@ (8001a64 <_sbrk+0x68>)
 8001a1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a1e:	4b10      	ldr	r3, [pc, #64]	@ (8001a60 <_sbrk+0x64>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4413      	add	r3, r2
 8001a26:	693a      	ldr	r2, [r7, #16]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d207      	bcs.n	8001a3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a2c:	f008 f96e 	bl	8009d0c <__errno>
 8001a30:	4603      	mov	r3, r0
 8001a32:	220c      	movs	r2, #12
 8001a34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a36:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3a:	e009      	b.n	8001a50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a3c:	4b08      	ldr	r3, [pc, #32]	@ (8001a60 <_sbrk+0x64>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a42:	4b07      	ldr	r3, [pc, #28]	@ (8001a60 <_sbrk+0x64>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4413      	add	r3, r2
 8001a4a:	4a05      	ldr	r2, [pc, #20]	@ (8001a60 <_sbrk+0x64>)
 8001a4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3718      	adds	r7, #24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20008000 	.word	0x20008000
 8001a5c:	00000400 	.word	0x00000400
 8001a60:	20001540 	.word	0x20001540
 8001a64:	200041b0 	.word	0x200041b0

08001a68 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001a6c:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <SystemInit+0x20>)
 8001a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a72:	4a05      	ldr	r2, [pc, #20]	@ (8001a88 <SystemInit+0x20>)
 8001a74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	e000ed00 	.word	0xe000ed00

08001a8c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b098      	sub	sp, #96	@ 0x60
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a92:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a9e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
 8001aaa:	60da      	str	r2, [r3, #12]
 8001aac:	611a      	str	r2, [r3, #16]
 8001aae:	615a      	str	r2, [r3, #20]
 8001ab0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ab2:	1d3b      	adds	r3, r7, #4
 8001ab4:	2234      	movs	r2, #52	@ 0x34
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f008 f8d5 	bl	8009c68 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001abe:	4b40      	ldr	r3, [pc, #256]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001ac0:	4a40      	ldr	r2, [pc, #256]	@ (8001bc4 <MX_TIM1_Init+0x138>)
 8001ac2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 8001ac4:	4b3e      	ldr	r3, [pc, #248]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001ac6:	220f      	movs	r2, #15
 8001ac8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aca:	4b3d      	ldr	r3, [pc, #244]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 39;
 8001ad0:	4b3b      	ldr	r3, [pc, #236]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001ad2:	2227      	movs	r2, #39	@ 0x27
 8001ad4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad6:	4b3a      	ldr	r3, [pc, #232]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001adc:	4b38      	ldr	r3, [pc, #224]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae2:	4b37      	ldr	r3, [pc, #220]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ae8:	4835      	ldr	r0, [pc, #212]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001aea:	f003 f93f 	bl	8004d6c <HAL_TIM_PWM_Init>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001af4:	f7ff fdf4 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001af8:	2300      	movs	r3, #0
 8001afa:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001afc:	2300      	movs	r3, #0
 8001afe:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b04:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b08:	4619      	mov	r1, r3
 8001b0a:	482d      	ldr	r0, [pc, #180]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001b0c:	f003 fff8 	bl	8005b00 <HAL_TIMEx_MasterConfigSynchronization>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8001b16:	f7ff fde3 	bl	80016e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b1a:	2360      	movs	r3, #96	@ 0x60
 8001b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b22:	2300      	movs	r3, #0
 8001b24:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b26:	2300      	movs	r3, #0
 8001b28:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b32:	2300      	movs	r3, #0
 8001b34:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b36:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4820      	ldr	r0, [pc, #128]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001b40:	f003 fb12 	bl	8005168 <HAL_TIM_PWM_ConfigChannel>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001b4a:	f7ff fdc9 	bl	80016e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b4e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001b52:	2204      	movs	r2, #4
 8001b54:	4619      	mov	r1, r3
 8001b56:	481a      	ldr	r0, [pc, #104]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001b58:	f003 fb06 	bl	8005168 <HAL_TIM_PWM_ConfigChannel>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8001b62:	f7ff fdbd 	bl	80016e0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b66:	2300      	movs	r3, #0
 8001b68:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b72:	2300      	movs	r3, #0
 8001b74:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b76:	2300      	movs	r3, #0
 8001b78:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b7e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001b84:	2300      	movs	r3, #0
 8001b86:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001b8c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b90:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001b92:	2300      	movs	r3, #0
 8001b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001b96:	2300      	movs	r3, #0
 8001b98:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b9e:	1d3b      	adds	r3, r7, #4
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4807      	ldr	r0, [pc, #28]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001ba4:	f004 f82e 	bl	8005c04 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001bae:	f7ff fd97 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001bb2:	4803      	ldr	r0, [pc, #12]	@ (8001bc0 <MX_TIM1_Init+0x134>)
 8001bb4:	f000 f9ec 	bl	8001f90 <HAL_TIM_MspPostInit>

}
 8001bb8:	bf00      	nop
 8001bba:	3760      	adds	r7, #96	@ 0x60
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20001544 	.word	0x20001544
 8001bc4:	40012c00 	.word	0x40012c00

08001bc8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08a      	sub	sp, #40	@ 0x28
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bce:	f107 031c 	add.w	r3, r7, #28
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
 8001bd8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bda:	463b      	mov	r3, r7
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
 8001be8:	615a      	str	r2, [r3, #20]
 8001bea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bec:	4b27      	ldr	r3, [pc, #156]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001bee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bf2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 8001bf4:	4b25      	ldr	r3, [pc, #148]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001bf6:	220f      	movs	r2, #15
 8001bf8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bfa:	4b24      	ldr	r3, [pc, #144]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 39;
 8001c00:	4b22      	ldr	r3, [pc, #136]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c02:	2227      	movs	r2, #39	@ 0x27
 8001c04:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c06:	4b21      	ldr	r3, [pc, #132]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c12:	481e      	ldr	r0, [pc, #120]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c14:	f003 f8aa 	bl	8004d6c <HAL_TIM_PWM_Init>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001c1e:	f7ff fd5f 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c26:	2300      	movs	r3, #0
 8001c28:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c2a:	f107 031c 	add.w	r3, r7, #28
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4816      	ldr	r0, [pc, #88]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c32:	f003 ff65 	bl	8005b00 <HAL_TIMEx_MasterConfigSynchronization>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001c3c:	f7ff fd50 	bl	80016e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c40:	2360      	movs	r3, #96	@ 0x60
 8001c42:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c44:	2300      	movs	r3, #0
 8001c46:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c50:	463b      	mov	r3, r7
 8001c52:	2200      	movs	r2, #0
 8001c54:	4619      	mov	r1, r3
 8001c56:	480d      	ldr	r0, [pc, #52]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c58:	f003 fa86 	bl	8005168 <HAL_TIM_PWM_ConfigChannel>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001c62:	f7ff fd3d 	bl	80016e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c66:	463b      	mov	r3, r7
 8001c68:	2204      	movs	r2, #4
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4807      	ldr	r0, [pc, #28]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c6e:	f003 fa7b 	bl	8005168 <HAL_TIM_PWM_ConfigChannel>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001c78:	f7ff fd32 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c7c:	4803      	ldr	r0, [pc, #12]	@ (8001c8c <MX_TIM2_Init+0xc4>)
 8001c7e:	f000 f987 	bl	8001f90 <HAL_TIM_MspPostInit>

}
 8001c82:	bf00      	nop
 8001c84:	3728      	adds	r7, #40	@ 0x28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20001590 	.word	0x20001590

08001c90 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b08c      	sub	sp, #48	@ 0x30
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c96:	f107 030c 	add.w	r3, r7, #12
 8001c9a:	2224      	movs	r2, #36	@ 0x24
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f007 ffe2 	bl	8009c68 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca4:	463b      	mov	r3, r7
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	605a      	str	r2, [r3, #4]
 8001cac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cae:	4b21      	ldr	r3, [pc, #132]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001cb0:	4a21      	ldr	r2, [pc, #132]	@ (8001d38 <MX_TIM3_Init+0xa8>)
 8001cb2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001cb4:	4b1f      	ldr	r3, [pc, #124]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cba:	4b1e      	ldr	r3, [pc, #120]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001cc0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001cc2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cc6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cce:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cec:	2301      	movs	r3, #1
 8001cee:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001cf8:	f107 030c 	add.w	r3, r7, #12
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	480d      	ldr	r0, [pc, #52]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001d00:	f003 f98c 	bl	800501c <HAL_TIM_Encoder_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001d0a:	f7ff fce9 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d12:	2300      	movs	r3, #0
 8001d14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d16:	463b      	mov	r3, r7
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4806      	ldr	r0, [pc, #24]	@ (8001d34 <MX_TIM3_Init+0xa4>)
 8001d1c:	f003 fef0 	bl	8005b00 <HAL_TIMEx_MasterConfigSynchronization>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001d26:	f7ff fcdb 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d2a:	bf00      	nop
 8001d2c:	3730      	adds	r7, #48	@ 0x30
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	200015dc 	.word	0x200015dc
 8001d38:	40000400 	.word	0x40000400

08001d3c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b094      	sub	sp, #80	@ 0x50
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001d42:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d46:	2224      	movs	r2, #36	@ 0x24
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f007 ff8c 	bl	8009c68 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d50:	f107 0320 	add.w	r3, r7, #32
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d5c:	1d3b      	adds	r3, r7, #4
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	60da      	str	r2, [r3, #12]
 8001d68:	611a      	str	r2, [r3, #16]
 8001d6a:	615a      	str	r2, [r3, #20]
 8001d6c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d6e:	4b30      	ldr	r3, [pc, #192]	@ (8001e30 <MX_TIM4_Init+0xf4>)
 8001d70:	4a30      	ldr	r2, [pc, #192]	@ (8001e34 <MX_TIM4_Init+0xf8>)
 8001d72:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d74:	4b2e      	ldr	r3, [pc, #184]	@ (8001e30 <MX_TIM4_Init+0xf4>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e30 <MX_TIM4_Init+0xf4>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001d80:	4b2b      	ldr	r3, [pc, #172]	@ (8001e30 <MX_TIM4_Init+0xf4>)
 8001d82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d86:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d88:	4b29      	ldr	r3, [pc, #164]	@ (8001e30 <MX_TIM4_Init+0xf4>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d8e:	4b28      	ldr	r3, [pc, #160]	@ (8001e30 <MX_TIM4_Init+0xf4>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001d94:	4826      	ldr	r0, [pc, #152]	@ (8001e30 <MX_TIM4_Init+0xf4>)
 8001d96:	f002 ffe9 	bl	8004d6c <HAL_TIM_PWM_Init>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001da0:	f7ff fc9e 	bl	80016e0 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001da4:	2301      	movs	r3, #1
 8001da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001da8:	2300      	movs	r3, #0
 8001daa:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001dac:	2301      	movs	r3, #1
 8001dae:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001db0:	2300      	movs	r3, #0
 8001db2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.IC1Filter = 0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001db8:	2300      	movs	r3, #0
 8001dba:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.IC2Filter = 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001dc8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4818      	ldr	r0, [pc, #96]	@ (8001e30 <MX_TIM4_Init+0xf4>)
 8001dd0:	f003 f924 	bl	800501c <HAL_TIM_Encoder_Init>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 8001dda:	f7ff fc81 	bl	80016e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dde:	2300      	movs	r3, #0
 8001de0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de2:	2300      	movs	r3, #0
 8001de4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001de6:	f107 0320 	add.w	r3, r7, #32
 8001dea:	4619      	mov	r1, r3
 8001dec:	4810      	ldr	r0, [pc, #64]	@ (8001e30 <MX_TIM4_Init+0xf4>)
 8001dee:	f003 fe87 	bl	8005b00 <HAL_TIMEx_MasterConfigSynchronization>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_TIM4_Init+0xc0>
  {
    Error_Handler();
 8001df8:	f7ff fc72 	bl	80016e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dfc:	2360      	movs	r3, #96	@ 0x60
 8001dfe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e00:	2300      	movs	r3, #0
 8001e02:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e04:	2300      	movs	r3, #0
 8001e06:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e0c:	1d3b      	adds	r3, r7, #4
 8001e0e:	220c      	movs	r2, #12
 8001e10:	4619      	mov	r1, r3
 8001e12:	4807      	ldr	r0, [pc, #28]	@ (8001e30 <MX_TIM4_Init+0xf4>)
 8001e14:	f003 f9a8 	bl	8005168 <HAL_TIM_PWM_ConfigChannel>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 8001e1e:	f7ff fc5f 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001e22:	4803      	ldr	r0, [pc, #12]	@ (8001e30 <MX_TIM4_Init+0xf4>)
 8001e24:	f000 f8b4 	bl	8001f90 <HAL_TIM_MspPostInit>

}
 8001e28:	bf00      	nop
 8001e2a:	3750      	adds	r7, #80	@ 0x50
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	20001628 	.word	0x20001628
 8001e34:	40000800 	.word	0x40000800

08001e38 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b08c      	sub	sp, #48	@ 0x30
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e40:	f107 031c 	add.w	r3, r7, #28
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM1)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a2a      	ldr	r2, [pc, #168]	@ (8001f00 <HAL_TIM_PWM_MspInit+0xc8>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d10c      	bne.n	8001e74 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e5a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e5e:	4a29      	ldr	r2, [pc, #164]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e60:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e64:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e66:	4b27      	ldr	r3, [pc, #156]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e6e:	61bb      	str	r3, [r7, #24]
 8001e70:	69bb      	ldr	r3, [r7, #24]

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001e72:	e040      	b.n	8001ef6 <HAL_TIM_PWM_MspInit+0xbe>
  else if(tim_pwmHandle->Instance==TIM2)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e7c:	d10c      	bne.n	8001e98 <HAL_TIM_PWM_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e7e:	4b21      	ldr	r3, [pc, #132]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e82:	4a20      	ldr	r2, [pc, #128]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e84:	f043 0301 	orr.w	r3, r3, #1
 8001e88:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xcc>)
 8001e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	617b      	str	r3, [r7, #20]
 8001e94:	697b      	ldr	r3, [r7, #20]
}
 8001e96:	e02e      	b.n	8001ef6 <HAL_TIM_PWM_MspInit+0xbe>
  else if(tim_pwmHandle->Instance==TIM4)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a1a      	ldr	r2, [pc, #104]	@ (8001f08 <HAL_TIM_PWM_MspInit+0xd0>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d129      	bne.n	8001ef6 <HAL_TIM_PWM_MspInit+0xbe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ea2:	4b18      	ldr	r3, [pc, #96]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xcc>)
 8001ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea6:	4a17      	ldr	r2, [pc, #92]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xcc>)
 8001ea8:	f043 0304 	orr.w	r3, r3, #4
 8001eac:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eae:	4b15      	ldr	r3, [pc, #84]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xcc>)
 8001eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb2:	f003 0304 	and.w	r3, r3, #4
 8001eb6:	613b      	str	r3, [r7, #16]
 8001eb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eba:	4b12      	ldr	r3, [pc, #72]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xcc>)
 8001ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ebe:	4a11      	ldr	r2, [pc, #68]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xcc>)
 8001ec0:	f043 0301 	orr.w	r3, r3, #1
 8001ec4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8001f04 <HAL_TIM_PWM_MspInit+0xcc>)
 8001ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	60fb      	str	r3, [r7, #12]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ed2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001ee4:	230a      	movs	r3, #10
 8001ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee8:	f107 031c 	add.w	r3, r7, #28
 8001eec:	4619      	mov	r1, r3
 8001eee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ef2:	f000 fe6b 	bl	8002bcc <HAL_GPIO_Init>
}
 8001ef6:	bf00      	nop
 8001ef8:	3730      	adds	r7, #48	@ 0x30
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40012c00 	.word	0x40012c00
 8001f04:	40021000 	.word	0x40021000
 8001f08:	40000800 	.word	0x40000800

08001f0c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08a      	sub	sp, #40	@ 0x28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f14:	f107 0314 	add.w	r3, r7, #20
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a17      	ldr	r2, [pc, #92]	@ (8001f88 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d128      	bne.n	8001f80 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f2e:	4b17      	ldr	r3, [pc, #92]	@ (8001f8c <HAL_TIM_Encoder_MspInit+0x80>)
 8001f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f32:	4a16      	ldr	r2, [pc, #88]	@ (8001f8c <HAL_TIM_Encoder_MspInit+0x80>)
 8001f34:	f043 0302 	orr.w	r3, r3, #2
 8001f38:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f3a:	4b14      	ldr	r3, [pc, #80]	@ (8001f8c <HAL_TIM_Encoder_MspInit+0x80>)
 8001f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	613b      	str	r3, [r7, #16]
 8001f44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f46:	4b11      	ldr	r3, [pc, #68]	@ (8001f8c <HAL_TIM_Encoder_MspInit+0x80>)
 8001f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4a:	4a10      	ldr	r2, [pc, #64]	@ (8001f8c <HAL_TIM_Encoder_MspInit+0x80>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f52:	4b0e      	ldr	r3, [pc, #56]	@ (8001f8c <HAL_TIM_Encoder_MspInit+0x80>)
 8001f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001f5e:	2350      	movs	r3, #80	@ 0x50
 8001f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f62:	2302      	movs	r3, #2
 8001f64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f72:	f107 0314 	add.w	r3, r7, #20
 8001f76:	4619      	mov	r1, r3
 8001f78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f7c:	f000 fe26 	bl	8002bcc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001f80:	bf00      	nop
 8001f82:	3728      	adds	r7, #40	@ 0x28
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40000400 	.word	0x40000400
 8001f8c:	40021000 	.word	0x40021000

08001f90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08a      	sub	sp, #40	@ 0x28
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f98:	f107 0314 	add.w	r3, r7, #20
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a35      	ldr	r2, [pc, #212]	@ (8002084 <HAL_TIM_MspPostInit+0xf4>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d11e      	bne.n	8001ff0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb2:	4b35      	ldr	r3, [pc, #212]	@ (8002088 <HAL_TIM_MspPostInit+0xf8>)
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb6:	4a34      	ldr	r2, [pc, #208]	@ (8002088 <HAL_TIM_MspPostInit+0xf8>)
 8001fb8:	f043 0301 	orr.w	r3, r3, #1
 8001fbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fbe:	4b32      	ldr	r3, [pc, #200]	@ (8002088 <HAL_TIM_MspPostInit+0xf8>)
 8001fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	613b      	str	r3, [r7, #16]
 8001fc8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001fdc:	2306      	movs	r3, #6
 8001fde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe0:	f107 0314 	add.w	r3, r7, #20
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fea:	f000 fdef 	bl	8002bcc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001fee:	e044      	b.n	800207a <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM2)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ff8:	d11d      	bne.n	8002036 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffa:	4b23      	ldr	r3, [pc, #140]	@ (8002088 <HAL_TIM_MspPostInit+0xf8>)
 8001ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffe:	4a22      	ldr	r2, [pc, #136]	@ (8002088 <HAL_TIM_MspPostInit+0xf8>)
 8002000:	f043 0301 	orr.w	r3, r3, #1
 8002004:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002006:	4b20      	ldr	r3, [pc, #128]	@ (8002088 <HAL_TIM_MspPostInit+0xf8>)
 8002008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	60fb      	str	r3, [r7, #12]
 8002010:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002012:	2303      	movs	r3, #3
 8002014:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002016:	2302      	movs	r3, #2
 8002018:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201a:	2300      	movs	r3, #0
 800201c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201e:	2300      	movs	r3, #0
 8002020:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002022:	2301      	movs	r3, #1
 8002024:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002026:	f107 0314 	add.w	r3, r7, #20
 800202a:	4619      	mov	r1, r3
 800202c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002030:	f000 fdcc 	bl	8002bcc <HAL_GPIO_Init>
}
 8002034:	e021      	b.n	800207a <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM4)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a14      	ldr	r2, [pc, #80]	@ (800208c <HAL_TIM_MspPostInit+0xfc>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d11c      	bne.n	800207a <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002040:	4b11      	ldr	r3, [pc, #68]	@ (8002088 <HAL_TIM_MspPostInit+0xf8>)
 8002042:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002044:	4a10      	ldr	r2, [pc, #64]	@ (8002088 <HAL_TIM_MspPostInit+0xf8>)
 8002046:	f043 0302 	orr.w	r3, r3, #2
 800204a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800204c:	4b0e      	ldr	r3, [pc, #56]	@ (8002088 <HAL_TIM_MspPostInit+0xf8>)
 800204e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002050:	f003 0302 	and.w	r3, r3, #2
 8002054:	60bb      	str	r3, [r7, #8]
 8002056:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TIM4_CH4_M_SCTR_LIDAR_Pin;
 8002058:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800205c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205e:	2302      	movs	r3, #2
 8002060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002066:	2300      	movs	r3, #0
 8002068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800206a:	2302      	movs	r3, #2
 800206c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(TIM4_CH4_M_SCTR_LIDAR_GPIO_Port, &GPIO_InitStruct);
 800206e:	f107 0314 	add.w	r3, r7, #20
 8002072:	4619      	mov	r1, r3
 8002074:	4806      	ldr	r0, [pc, #24]	@ (8002090 <HAL_TIM_MspPostInit+0x100>)
 8002076:	f000 fda9 	bl	8002bcc <HAL_GPIO_Init>
}
 800207a:	bf00      	nop
 800207c:	3728      	adds	r7, #40	@ 0x28
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40012c00 	.word	0x40012c00
 8002088:	40021000 	.word	0x40021000
 800208c:	40000800 	.word	0x40000800
 8002090:	48000400 	.word	0x48000400

08002094 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002098:	4b22      	ldr	r3, [pc, #136]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 800209a:	4a23      	ldr	r2, [pc, #140]	@ (8002128 <MX_USART2_UART_Init+0x94>)
 800209c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800209e:	4b21      	ldr	r3, [pc, #132]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 80020a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 80020ba:	220c      	movs	r2, #12
 80020bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020be:	4b19      	ldr	r3, [pc, #100]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020c4:	4b17      	ldr	r3, [pc, #92]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020ca:	4b16      	ldr	r3, [pc, #88]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80020d0:	4b14      	ldr	r3, [pc, #80]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020d6:	4b13      	ldr	r3, [pc, #76]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 80020d8:	2200      	movs	r2, #0
 80020da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020dc:	4811      	ldr	r0, [pc, #68]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 80020de:	f003 fe1d 	bl	8005d1c <HAL_UART_Init>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80020e8:	f7ff fafa 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020ec:	2100      	movs	r1, #0
 80020ee:	480d      	ldr	r0, [pc, #52]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 80020f0:	f004 fe69 	bl	8006dc6 <HAL_UARTEx_SetTxFifoThreshold>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80020fa:	f7ff faf1 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020fe:	2100      	movs	r1, #0
 8002100:	4808      	ldr	r0, [pc, #32]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 8002102:	f004 fe9e 	bl	8006e42 <HAL_UARTEx_SetRxFifoThreshold>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800210c:	f7ff fae8 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002110:	4804      	ldr	r0, [pc, #16]	@ (8002124 <MX_USART2_UART_Init+0x90>)
 8002112:	f004 fe1f 	bl	8006d54 <HAL_UARTEx_DisableFifoMode>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800211c:	f7ff fae0 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002120:	bf00      	nop
 8002122:	bd80      	pop	{r7, pc}
 8002124:	20001674 	.word	0x20001674
 8002128:	40004400 	.word	0x40004400

0800212c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002130:	4b22      	ldr	r3, [pc, #136]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 8002132:	4a23      	ldr	r2, [pc, #140]	@ (80021c0 <MX_USART3_UART_Init+0x94>)
 8002134:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 128000;
 8002136:	4b21      	ldr	r3, [pc, #132]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 8002138:	f44f 32fa 	mov.w	r2, #128000	@ 0x1f400
 800213c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800213e:	4b1f      	ldr	r3, [pc, #124]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 8002140:	2200      	movs	r2, #0
 8002142:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002144:	4b1d      	ldr	r3, [pc, #116]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 8002146:	2200      	movs	r2, #0
 8002148:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800214a:	4b1c      	ldr	r3, [pc, #112]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 800214c:	2200      	movs	r2, #0
 800214e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002150:	4b1a      	ldr	r3, [pc, #104]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 8002152:	220c      	movs	r2, #12
 8002154:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002156:	4b19      	ldr	r3, [pc, #100]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 8002158:	2200      	movs	r2, #0
 800215a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800215c:	4b17      	ldr	r3, [pc, #92]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 800215e:	2200      	movs	r2, #0
 8002160:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002162:	4b16      	ldr	r3, [pc, #88]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 8002164:	2200      	movs	r2, #0
 8002166:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002168:	4b14      	ldr	r3, [pc, #80]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 800216a:	2200      	movs	r2, #0
 800216c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800216e:	4b13      	ldr	r3, [pc, #76]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 8002170:	2200      	movs	r2, #0
 8002172:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002174:	4811      	ldr	r0, [pc, #68]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 8002176:	f003 fdd1 	bl	8005d1c <HAL_UART_Init>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002180:	f7ff faae 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002184:	2100      	movs	r1, #0
 8002186:	480d      	ldr	r0, [pc, #52]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 8002188:	f004 fe1d 	bl	8006dc6 <HAL_UARTEx_SetTxFifoThreshold>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002192:	f7ff faa5 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002196:	2100      	movs	r1, #0
 8002198:	4808      	ldr	r0, [pc, #32]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 800219a:	f004 fe52 	bl	8006e42 <HAL_UARTEx_SetRxFifoThreshold>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80021a4:	f7ff fa9c 	bl	80016e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80021a8:	4804      	ldr	r0, [pc, #16]	@ (80021bc <MX_USART3_UART_Init+0x90>)
 80021aa:	f004 fdd3 	bl	8006d54 <HAL_UARTEx_DisableFifoMode>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80021b4:	f7ff fa94 	bl	80016e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80021b8:	bf00      	nop
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20001708 	.word	0x20001708
 80021c0:	40004800 	.word	0x40004800

080021c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b09c      	sub	sp, #112	@ 0x70
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021cc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	60da      	str	r2, [r3, #12]
 80021da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021dc:	f107 0318 	add.w	r3, r7, #24
 80021e0:	2244      	movs	r2, #68	@ 0x44
 80021e2:	2100      	movs	r1, #0
 80021e4:	4618      	mov	r0, r3
 80021e6:	f007 fd3f 	bl	8009c68 <memset>
  if(uartHandle->Instance==USART2)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a52      	ldr	r2, [pc, #328]	@ (8002338 <HAL_UART_MspInit+0x174>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d137      	bne.n	8002264 <HAL_UART_MspInit+0xa0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80021f4:	2302      	movs	r3, #2
 80021f6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80021f8:	2300      	movs	r3, #0
 80021fa:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021fc:	f107 0318 	add.w	r3, r7, #24
 8002200:	4618      	mov	r0, r3
 8002202:	f001 fc8d 	bl	8003b20 <HAL_RCCEx_PeriphCLKConfig>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800220c:	f7ff fa68 	bl	80016e0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002210:	4b4a      	ldr	r3, [pc, #296]	@ (800233c <HAL_UART_MspInit+0x178>)
 8002212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002214:	4a49      	ldr	r2, [pc, #292]	@ (800233c <HAL_UART_MspInit+0x178>)
 8002216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800221a:	6593      	str	r3, [r2, #88]	@ 0x58
 800221c:	4b47      	ldr	r3, [pc, #284]	@ (800233c <HAL_UART_MspInit+0x178>)
 800221e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002220:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002224:	617b      	str	r3, [r7, #20]
 8002226:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002228:	4b44      	ldr	r3, [pc, #272]	@ (800233c <HAL_UART_MspInit+0x178>)
 800222a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800222c:	4a43      	ldr	r2, [pc, #268]	@ (800233c <HAL_UART_MspInit+0x178>)
 800222e:	f043 0301 	orr.w	r3, r3, #1
 8002232:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002234:	4b41      	ldr	r3, [pc, #260]	@ (800233c <HAL_UART_MspInit+0x178>)
 8002236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	613b      	str	r3, [r7, #16]
 800223e:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002240:	230c      	movs	r3, #12
 8002242:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002244:	2302      	movs	r3, #2
 8002246:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224c:	2300      	movs	r3, #0
 800224e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002250:	2307      	movs	r3, #7
 8002252:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002254:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002258:	4619      	mov	r1, r3
 800225a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800225e:	f000 fcb5 	bl	8002bcc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002262:	e065      	b.n	8002330 <HAL_UART_MspInit+0x16c>
  else if(uartHandle->Instance==USART3)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a35      	ldr	r2, [pc, #212]	@ (8002340 <HAL_UART_MspInit+0x17c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d160      	bne.n	8002330 <HAL_UART_MspInit+0x16c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800226e:	2304      	movs	r3, #4
 8002270:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002272:	2300      	movs	r3, #0
 8002274:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002276:	f107 0318 	add.w	r3, r7, #24
 800227a:	4618      	mov	r0, r3
 800227c:	f001 fc50 	bl	8003b20 <HAL_RCCEx_PeriphCLKConfig>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8002286:	f7ff fa2b 	bl	80016e0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800228a:	4b2c      	ldr	r3, [pc, #176]	@ (800233c <HAL_UART_MspInit+0x178>)
 800228c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800228e:	4a2b      	ldr	r2, [pc, #172]	@ (800233c <HAL_UART_MspInit+0x178>)
 8002290:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002294:	6593      	str	r3, [r2, #88]	@ 0x58
 8002296:	4b29      	ldr	r3, [pc, #164]	@ (800233c <HAL_UART_MspInit+0x178>)
 8002298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800229a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a2:	4b26      	ldr	r3, [pc, #152]	@ (800233c <HAL_UART_MspInit+0x178>)
 80022a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a6:	4a25      	ldr	r2, [pc, #148]	@ (800233c <HAL_UART_MspInit+0x178>)
 80022a8:	f043 0302 	orr.w	r3, r3, #2
 80022ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022ae:	4b23      	ldr	r3, [pc, #140]	@ (800233c <HAL_UART_MspInit+0x178>)
 80022b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b2:	f003 0302 	and.w	r3, r3, #2
 80022b6:	60bb      	str	r3, [r7, #8]
 80022b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART3_TX_LIDAR_Pin|USART3_RX_LIDAR_Pin;
 80022ba:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80022be:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c0:	2302      	movs	r3, #2
 80022c2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c8:	2300      	movs	r3, #0
 80022ca:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80022cc:	2307      	movs	r3, #7
 80022ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80022d4:	4619      	mov	r1, r3
 80022d6:	481b      	ldr	r0, [pc, #108]	@ (8002344 <HAL_UART_MspInit+0x180>)
 80022d8:	f000 fc78 	bl	8002bcc <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel1;
 80022dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002348 <HAL_UART_MspInit+0x184>)
 80022de:	4a1b      	ldr	r2, [pc, #108]	@ (800234c <HAL_UART_MspInit+0x188>)
 80022e0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80022e2:	4b19      	ldr	r3, [pc, #100]	@ (8002348 <HAL_UART_MspInit+0x184>)
 80022e4:	221c      	movs	r2, #28
 80022e6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022e8:	4b17      	ldr	r3, [pc, #92]	@ (8002348 <HAL_UART_MspInit+0x184>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022ee:	4b16      	ldr	r3, [pc, #88]	@ (8002348 <HAL_UART_MspInit+0x184>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022f4:	4b14      	ldr	r3, [pc, #80]	@ (8002348 <HAL_UART_MspInit+0x184>)
 80022f6:	2280      	movs	r2, #128	@ 0x80
 80022f8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022fa:	4b13      	ldr	r3, [pc, #76]	@ (8002348 <HAL_UART_MspInit+0x184>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002300:	4b11      	ldr	r3, [pc, #68]	@ (8002348 <HAL_UART_MspInit+0x184>)
 8002302:	2200      	movs	r2, #0
 8002304:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002306:	4b10      	ldr	r3, [pc, #64]	@ (8002348 <HAL_UART_MspInit+0x184>)
 8002308:	2220      	movs	r2, #32
 800230a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800230c:	4b0e      	ldr	r3, [pc, #56]	@ (8002348 <HAL_UART_MspInit+0x184>)
 800230e:	2200      	movs	r2, #0
 8002310:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002312:	480d      	ldr	r0, [pc, #52]	@ (8002348 <HAL_UART_MspInit+0x184>)
 8002314:	f000 f9e8 	bl	80026e8 <HAL_DMA_Init>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <HAL_UART_MspInit+0x15e>
      Error_Handler();
 800231e:	f7ff f9df 	bl	80016e0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a08      	ldr	r2, [pc, #32]	@ (8002348 <HAL_UART_MspInit+0x184>)
 8002326:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800232a:	4a07      	ldr	r2, [pc, #28]	@ (8002348 <HAL_UART_MspInit+0x184>)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8002330:	bf00      	nop
 8002332:	3770      	adds	r7, #112	@ 0x70
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40004400 	.word	0x40004400
 800233c:	40021000 	.word	0x40021000
 8002340:	40004800 	.word	0x40004800
 8002344:	48000400 	.word	0x48000400
 8002348:	2000179c 	.word	0x2000179c
 800234c:	40020008 	.word	0x40020008

08002350 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002350:	480d      	ldr	r0, [pc, #52]	@ (8002388 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002352:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002354:	f7ff fb88 	bl	8001a68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002358:	480c      	ldr	r0, [pc, #48]	@ (800238c <LoopForever+0x6>)
  ldr r1, =_edata
 800235a:	490d      	ldr	r1, [pc, #52]	@ (8002390 <LoopForever+0xa>)
  ldr r2, =_sidata
 800235c:	4a0d      	ldr	r2, [pc, #52]	@ (8002394 <LoopForever+0xe>)
  movs r3, #0
 800235e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002360:	e002      	b.n	8002368 <LoopCopyDataInit>

08002362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002366:	3304      	adds	r3, #4

08002368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800236a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800236c:	d3f9      	bcc.n	8002362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800236e:	4a0a      	ldr	r2, [pc, #40]	@ (8002398 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002370:	4c0a      	ldr	r4, [pc, #40]	@ (800239c <LoopForever+0x16>)
  movs r3, #0
 8002372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002374:	e001      	b.n	800237a <LoopFillZerobss>

08002376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002378:	3204      	adds	r2, #4

0800237a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800237a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800237c:	d3fb      	bcc.n	8002376 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800237e:	f007 fccb 	bl	8009d18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002382:	f7ff f823 	bl	80013cc <main>

08002386 <LoopForever>:

LoopForever:
    b LoopForever
 8002386:	e7fe      	b.n	8002386 <LoopForever>
  ldr   r0, =_estack
 8002388:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800238c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002390:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002394:	0800d8f8 	.word	0x0800d8f8
  ldr r2, =_sbss
 8002398:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800239c:	200041b0 	.word	0x200041b0

080023a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023a0:	e7fe      	b.n	80023a0 <ADC1_2_IRQHandler>

080023a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b082      	sub	sp, #8
 80023a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023a8:	2300      	movs	r3, #0
 80023aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ac:	2003      	movs	r0, #3
 80023ae:	f000 f95b 	bl	8002668 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023b2:	200f      	movs	r0, #15
 80023b4:	f000 f80e 	bl	80023d4 <HAL_InitTick>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d002      	beq.n	80023c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	71fb      	strb	r3, [r7, #7]
 80023c2:	e001      	b.n	80023c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023c4:	f7ff fa14 	bl	80017f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023c8:	79fb      	ldrb	r3, [r7, #7]

}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
	...

080023d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023dc:	2300      	movs	r3, #0
 80023de:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80023e0:	4b16      	ldr	r3, [pc, #88]	@ (800243c <HAL_InitTick+0x68>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d022      	beq.n	800242e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80023e8:	4b15      	ldr	r3, [pc, #84]	@ (8002440 <HAL_InitTick+0x6c>)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	4b13      	ldr	r3, [pc, #76]	@ (800243c <HAL_InitTick+0x68>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80023f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80023f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023fc:	4618      	mov	r0, r3
 80023fe:	f000 f966 	bl	80026ce <HAL_SYSTICK_Config>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d10f      	bne.n	8002428 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2b0f      	cmp	r3, #15
 800240c:	d809      	bhi.n	8002422 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800240e:	2200      	movs	r2, #0
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	f04f 30ff 	mov.w	r0, #4294967295
 8002416:	f000 f932 	bl	800267e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800241a:	4a0a      	ldr	r2, [pc, #40]	@ (8002444 <HAL_InitTick+0x70>)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6013      	str	r3, [r2, #0]
 8002420:	e007      	b.n	8002432 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	73fb      	strb	r3, [r7, #15]
 8002426:	e004      	b.n	8002432 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	73fb      	strb	r3, [r7, #15]
 800242c:	e001      	b.n	8002432 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002432:	7bfb      	ldrb	r3, [r7, #15]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20000008 	.word	0x20000008
 8002440:	20000000 	.word	0x20000000
 8002444:	20000004 	.word	0x20000004

08002448 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800244c:	4b05      	ldr	r3, [pc, #20]	@ (8002464 <HAL_IncTick+0x1c>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	4b05      	ldr	r3, [pc, #20]	@ (8002468 <HAL_IncTick+0x20>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4413      	add	r3, r2
 8002456:	4a03      	ldr	r2, [pc, #12]	@ (8002464 <HAL_IncTick+0x1c>)
 8002458:	6013      	str	r3, [r2, #0]
}
 800245a:	bf00      	nop
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr
 8002464:	200017fc 	.word	0x200017fc
 8002468:	20000008 	.word	0x20000008

0800246c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  return uwTick;
 8002470:	4b03      	ldr	r3, [pc, #12]	@ (8002480 <HAL_GetTick+0x14>)
 8002472:	681b      	ldr	r3, [r3, #0]
}
 8002474:	4618      	mov	r0, r3
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	200017fc 	.word	0x200017fc

08002484 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800248c:	f7ff ffee 	bl	800246c <HAL_GetTick>
 8002490:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800249c:	d004      	beq.n	80024a8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800249e:	4b09      	ldr	r3, [pc, #36]	@ (80024c4 <HAL_Delay+0x40>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	4413      	add	r3, r2
 80024a6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024a8:	bf00      	nop
 80024aa:	f7ff ffdf 	bl	800246c <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	68fa      	ldr	r2, [r7, #12]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d8f7      	bhi.n	80024aa <HAL_Delay+0x26>
  {
  }
}
 80024ba:	bf00      	nop
 80024bc:	bf00      	nop
 80024be:	3710      	adds	r7, #16
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	20000008 	.word	0x20000008

080024c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f003 0307 	and.w	r3, r3, #7
 80024d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024d8:	4b0c      	ldr	r3, [pc, #48]	@ (800250c <__NVIC_SetPriorityGrouping+0x44>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024de:	68ba      	ldr	r2, [r7, #8]
 80024e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024e4:	4013      	ands	r3, r2
 80024e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024fa:	4a04      	ldr	r2, [pc, #16]	@ (800250c <__NVIC_SetPriorityGrouping+0x44>)
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	60d3      	str	r3, [r2, #12]
}
 8002500:	bf00      	nop
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr
 800250c:	e000ed00 	.word	0xe000ed00

08002510 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002514:	4b04      	ldr	r3, [pc, #16]	@ (8002528 <__NVIC_GetPriorityGrouping+0x18>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	0a1b      	lsrs	r3, r3, #8
 800251a:	f003 0307 	and.w	r3, r3, #7
}
 800251e:	4618      	mov	r0, r3
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253a:	2b00      	cmp	r3, #0
 800253c:	db0b      	blt.n	8002556 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800253e:	79fb      	ldrb	r3, [r7, #7]
 8002540:	f003 021f 	and.w	r2, r3, #31
 8002544:	4907      	ldr	r1, [pc, #28]	@ (8002564 <__NVIC_EnableIRQ+0x38>)
 8002546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254a:	095b      	lsrs	r3, r3, #5
 800254c:	2001      	movs	r0, #1
 800254e:	fa00 f202 	lsl.w	r2, r0, r2
 8002552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002556:	bf00      	nop
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	e000e100 	.word	0xe000e100

08002568 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	6039      	str	r1, [r7, #0]
 8002572:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002578:	2b00      	cmp	r3, #0
 800257a:	db0a      	blt.n	8002592 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	b2da      	uxtb	r2, r3
 8002580:	490c      	ldr	r1, [pc, #48]	@ (80025b4 <__NVIC_SetPriority+0x4c>)
 8002582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002586:	0112      	lsls	r2, r2, #4
 8002588:	b2d2      	uxtb	r2, r2
 800258a:	440b      	add	r3, r1
 800258c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002590:	e00a      	b.n	80025a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	b2da      	uxtb	r2, r3
 8002596:	4908      	ldr	r1, [pc, #32]	@ (80025b8 <__NVIC_SetPriority+0x50>)
 8002598:	79fb      	ldrb	r3, [r7, #7]
 800259a:	f003 030f 	and.w	r3, r3, #15
 800259e:	3b04      	subs	r3, #4
 80025a0:	0112      	lsls	r2, r2, #4
 80025a2:	b2d2      	uxtb	r2, r2
 80025a4:	440b      	add	r3, r1
 80025a6:	761a      	strb	r2, [r3, #24]
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	e000e100 	.word	0xe000e100
 80025b8:	e000ed00 	.word	0xe000ed00

080025bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025bc:	b480      	push	{r7}
 80025be:	b089      	sub	sp, #36	@ 0x24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f003 0307 	and.w	r3, r3, #7
 80025ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	f1c3 0307 	rsb	r3, r3, #7
 80025d6:	2b04      	cmp	r3, #4
 80025d8:	bf28      	it	cs
 80025da:	2304      	movcs	r3, #4
 80025dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	3304      	adds	r3, #4
 80025e2:	2b06      	cmp	r3, #6
 80025e4:	d902      	bls.n	80025ec <NVIC_EncodePriority+0x30>
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	3b03      	subs	r3, #3
 80025ea:	e000      	b.n	80025ee <NVIC_EncodePriority+0x32>
 80025ec:	2300      	movs	r3, #0
 80025ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f0:	f04f 32ff 	mov.w	r2, #4294967295
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	43da      	mvns	r2, r3
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	401a      	ands	r2, r3
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002604:	f04f 31ff 	mov.w	r1, #4294967295
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	fa01 f303 	lsl.w	r3, r1, r3
 800260e:	43d9      	mvns	r1, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002614:	4313      	orrs	r3, r2
         );
}
 8002616:	4618      	mov	r0, r3
 8002618:	3724      	adds	r7, #36	@ 0x24
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
	...

08002624 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3b01      	subs	r3, #1
 8002630:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002634:	d301      	bcc.n	800263a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002636:	2301      	movs	r3, #1
 8002638:	e00f      	b.n	800265a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800263a:	4a0a      	ldr	r2, [pc, #40]	@ (8002664 <SysTick_Config+0x40>)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3b01      	subs	r3, #1
 8002640:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002642:	210f      	movs	r1, #15
 8002644:	f04f 30ff 	mov.w	r0, #4294967295
 8002648:	f7ff ff8e 	bl	8002568 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800264c:	4b05      	ldr	r3, [pc, #20]	@ (8002664 <SysTick_Config+0x40>)
 800264e:	2200      	movs	r2, #0
 8002650:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002652:	4b04      	ldr	r3, [pc, #16]	@ (8002664 <SysTick_Config+0x40>)
 8002654:	2207      	movs	r2, #7
 8002656:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	e000e010 	.word	0xe000e010

08002668 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f7ff ff29 	bl	80024c8 <__NVIC_SetPriorityGrouping>
}
 8002676:	bf00      	nop
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b086      	sub	sp, #24
 8002682:	af00      	add	r7, sp, #0
 8002684:	4603      	mov	r3, r0
 8002686:	60b9      	str	r1, [r7, #8]
 8002688:	607a      	str	r2, [r7, #4]
 800268a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800268c:	f7ff ff40 	bl	8002510 <__NVIC_GetPriorityGrouping>
 8002690:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	68b9      	ldr	r1, [r7, #8]
 8002696:	6978      	ldr	r0, [r7, #20]
 8002698:	f7ff ff90 	bl	80025bc <NVIC_EncodePriority>
 800269c:	4602      	mov	r2, r0
 800269e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026a2:	4611      	mov	r1, r2
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff ff5f 	bl	8002568 <__NVIC_SetPriority>
}
 80026aa:	bf00      	nop
 80026ac:	3718      	adds	r7, #24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b082      	sub	sp, #8
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	4603      	mov	r3, r0
 80026ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff ff33 	bl	800252c <__NVIC_EnableIRQ>
}
 80026c6:	bf00      	nop
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f7ff ffa4 	bl	8002624 <SysTick_Config>
 80026dc:	4603      	mov	r3, r0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
	...

080026e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e08d      	b.n	8002816 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	461a      	mov	r2, r3
 8002700:	4b47      	ldr	r3, [pc, #284]	@ (8002820 <HAL_DMA_Init+0x138>)
 8002702:	429a      	cmp	r2, r3
 8002704:	d80f      	bhi.n	8002726 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	461a      	mov	r2, r3
 800270c:	4b45      	ldr	r3, [pc, #276]	@ (8002824 <HAL_DMA_Init+0x13c>)
 800270e:	4413      	add	r3, r2
 8002710:	4a45      	ldr	r2, [pc, #276]	@ (8002828 <HAL_DMA_Init+0x140>)
 8002712:	fba2 2303 	umull	r2, r3, r2, r3
 8002716:	091b      	lsrs	r3, r3, #4
 8002718:	009a      	lsls	r2, r3, #2
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a42      	ldr	r2, [pc, #264]	@ (800282c <HAL_DMA_Init+0x144>)
 8002722:	641a      	str	r2, [r3, #64]	@ 0x40
 8002724:	e00e      	b.n	8002744 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	461a      	mov	r2, r3
 800272c:	4b40      	ldr	r3, [pc, #256]	@ (8002830 <HAL_DMA_Init+0x148>)
 800272e:	4413      	add	r3, r2
 8002730:	4a3d      	ldr	r2, [pc, #244]	@ (8002828 <HAL_DMA_Init+0x140>)
 8002732:	fba2 2303 	umull	r2, r3, r2, r3
 8002736:	091b      	lsrs	r3, r3, #4
 8002738:	009a      	lsls	r2, r3, #2
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a3c      	ldr	r2, [pc, #240]	@ (8002834 <HAL_DMA_Init+0x14c>)
 8002742:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2202      	movs	r2, #2
 8002748:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800275a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800275e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002768:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002774:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002780:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a1b      	ldr	r3, [r3, #32]
 8002786:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	4313      	orrs	r3, r2
 800278c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68fa      	ldr	r2, [r7, #12]
 8002794:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f9b6 	bl	8002b08 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027a4:	d102      	bne.n	80027ac <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027b4:	b2d2      	uxtb	r2, r2
 80027b6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80027c0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d010      	beq.n	80027ec <HAL_DMA_Init+0x104>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	2b04      	cmp	r3, #4
 80027d0:	d80c      	bhi.n	80027ec <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f000 f9d6 	bl	8002b84 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027dc:	2200      	movs	r2, #0
 80027de:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	e008      	b.n	80027fe <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	40020407 	.word	0x40020407
 8002824:	bffdfff8 	.word	0xbffdfff8
 8002828:	cccccccd 	.word	0xcccccccd
 800282c:	40020000 	.word	0x40020000
 8002830:	bffdfbf8 	.word	0xbffdfbf8
 8002834:	40020400 	.word	0x40020400

08002838 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
 8002844:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002846:	2300      	movs	r3, #0
 8002848:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <HAL_DMA_Start_IT+0x20>
 8002854:	2302      	movs	r3, #2
 8002856:	e066      	b.n	8002926 <HAL_DMA_Start_IT+0xee>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002866:	b2db      	uxtb	r3, r3
 8002868:	2b01      	cmp	r3, #1
 800286a:	d155      	bne.n	8002918 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2202      	movs	r2, #2
 8002870:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f022 0201 	bic.w	r2, r2, #1
 8002888:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	68b9      	ldr	r1, [r7, #8]
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f000 f8fb 	bl	8002a8c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289a:	2b00      	cmp	r3, #0
 800289c:	d008      	beq.n	80028b0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f042 020e 	orr.w	r2, r2, #14
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	e00f      	b.n	80028d0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f022 0204 	bic.w	r2, r2, #4
 80028be:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f042 020a 	orr.w	r2, r2, #10
 80028ce:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d007      	beq.n	80028ee <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80028ec:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d007      	beq.n	8002906 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002900:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002904:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f042 0201 	orr.w	r2, r2, #1
 8002914:	601a      	str	r2, [r3, #0]
 8002916:	e005      	b.n	8002924 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002920:	2302      	movs	r3, #2
 8002922:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002924:	7dfb      	ldrb	r3, [r7, #23]
}
 8002926:	4618      	mov	r0, r3
 8002928:	3718      	adds	r7, #24
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800292e:	b580      	push	{r7, lr}
 8002930:	b084      	sub	sp, #16
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294a:	f003 031f 	and.w	r3, r3, #31
 800294e:	2204      	movs	r2, #4
 8002950:	409a      	lsls	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	4013      	ands	r3, r2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d026      	beq.n	80029a8 <HAL_DMA_IRQHandler+0x7a>
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	2b00      	cmp	r3, #0
 8002962:	d021      	beq.n	80029a8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0320 	and.w	r3, r3, #32
 800296e:	2b00      	cmp	r3, #0
 8002970:	d107      	bne.n	8002982 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f022 0204 	bic.w	r2, r2, #4
 8002980:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002986:	f003 021f 	and.w	r2, r3, #31
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298e:	2104      	movs	r1, #4
 8002990:	fa01 f202 	lsl.w	r2, r1, r2
 8002994:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299a:	2b00      	cmp	r3, #0
 800299c:	d071      	beq.n	8002a82 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80029a6:	e06c      	b.n	8002a82 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ac:	f003 031f 	and.w	r3, r3, #31
 80029b0:	2202      	movs	r2, #2
 80029b2:	409a      	lsls	r2, r3
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	4013      	ands	r3, r2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d02e      	beq.n	8002a1a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d029      	beq.n	8002a1a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0320 	and.w	r3, r3, #32
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10b      	bne.n	80029ec <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f022 020a 	bic.w	r2, r2, #10
 80029e2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f0:	f003 021f 	and.w	r2, r3, #31
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f8:	2102      	movs	r1, #2
 80029fa:	fa01 f202 	lsl.w	r2, r1, r2
 80029fe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d038      	beq.n	8002a82 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002a18:	e033      	b.n	8002a82 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a1e:	f003 031f 	and.w	r3, r3, #31
 8002a22:	2208      	movs	r2, #8
 8002a24:	409a      	lsls	r2, r3
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d02a      	beq.n	8002a84 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	f003 0308 	and.w	r3, r3, #8
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d025      	beq.n	8002a84 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 020e 	bic.w	r2, r2, #14
 8002a46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4c:	f003 021f 	and.w	r2, r3, #31
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a54:	2101      	movs	r1, #1
 8002a56:	fa01 f202 	lsl.w	r2, r1, r2
 8002a5a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2201      	movs	r2, #1
 8002a66:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d004      	beq.n	8002a84 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002a82:	bf00      	nop
 8002a84:	bf00      	nop
}
 8002a86:	3710      	adds	r7, #16
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
 8002a98:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002aa2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d004      	beq.n	8002ab6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002ab4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aba:	f003 021f 	and.w	r2, r3, #31
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	2101      	movs	r1, #1
 8002ac4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ac8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	683a      	ldr	r2, [r7, #0]
 8002ad0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	2b10      	cmp	r3, #16
 8002ad8:	d108      	bne.n	8002aec <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002aea:	e007      	b.n	8002afc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68ba      	ldr	r2, [r7, #8]
 8002af2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	60da      	str	r2, [r3, #12]
}
 8002afc:	bf00      	nop
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b087      	sub	sp, #28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	461a      	mov	r2, r3
 8002b16:	4b16      	ldr	r3, [pc, #88]	@ (8002b70 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d802      	bhi.n	8002b22 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002b1c:	4b15      	ldr	r3, [pc, #84]	@ (8002b74 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002b1e:	617b      	str	r3, [r7, #20]
 8002b20:	e001      	b.n	8002b26 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002b22:	4b15      	ldr	r3, [pc, #84]	@ (8002b78 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002b24:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	3b08      	subs	r3, #8
 8002b32:	4a12      	ldr	r2, [pc, #72]	@ (8002b7c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002b34:	fba2 2303 	umull	r2, r3, r2, r3
 8002b38:	091b      	lsrs	r3, r3, #4
 8002b3a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b40:	089b      	lsrs	r3, r3, #2
 8002b42:	009a      	lsls	r2, r3, #2
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	4413      	add	r3, r2
 8002b48:	461a      	mov	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a0b      	ldr	r2, [pc, #44]	@ (8002b80 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002b52:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f003 031f 	and.w	r3, r3, #31
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	409a      	lsls	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002b62:	bf00      	nop
 8002b64:	371c      	adds	r7, #28
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	40020407 	.word	0x40020407
 8002b74:	40020800 	.word	0x40020800
 8002b78:	40020820 	.word	0x40020820
 8002b7c:	cccccccd 	.word	0xcccccccd
 8002b80:	40020880 	.word	0x40020880

08002b84 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002b98:	4413      	add	r3, r2
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a08      	ldr	r2, [pc, #32]	@ (8002bc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002ba6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	3b01      	subs	r3, #1
 8002bac:	f003 031f 	and.w	r3, r3, #31
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	409a      	lsls	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002bb8:	bf00      	nop
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr
 8002bc4:	1000823f 	.word	0x1000823f
 8002bc8:	40020940 	.word	0x40020940

08002bcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b087      	sub	sp, #28
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002bda:	e15a      	b.n	8002e92 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	2101      	movs	r1, #1
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	fa01 f303 	lsl.w	r3, r1, r3
 8002be8:	4013      	ands	r3, r2
 8002bea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	f000 814c 	beq.w	8002e8c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f003 0303 	and.w	r3, r3, #3
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d005      	beq.n	8002c0c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d130      	bne.n	8002c6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	2203      	movs	r2, #3
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	43db      	mvns	r3, r3
 8002c1e:	693a      	ldr	r2, [r7, #16]
 8002c20:	4013      	ands	r3, r2
 8002c22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	68da      	ldr	r2, [r3, #12]
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	693a      	ldr	r2, [r7, #16]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c42:	2201      	movs	r2, #1
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	43db      	mvns	r3, r3
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	091b      	lsrs	r3, r3, #4
 8002c58:	f003 0201 	and.w	r2, r3, #1
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f003 0303 	and.w	r3, r3, #3
 8002c76:	2b03      	cmp	r3, #3
 8002c78:	d017      	beq.n	8002caa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	2203      	movs	r2, #3
 8002c86:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	4013      	ands	r3, r2
 8002c90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	689a      	ldr	r2, [r3, #8]
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	693a      	ldr	r2, [r7, #16]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f003 0303 	and.w	r3, r3, #3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d123      	bne.n	8002cfe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	08da      	lsrs	r2, r3, #3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	3208      	adds	r2, #8
 8002cbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	f003 0307 	and.w	r3, r3, #7
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	220f      	movs	r2, #15
 8002cce:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd2:	43db      	mvns	r3, r3
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	691a      	ldr	r2, [r3, #16]
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	f003 0307 	and.w	r3, r3, #7
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	08da      	lsrs	r2, r3, #3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	3208      	adds	r2, #8
 8002cf8:	6939      	ldr	r1, [r7, #16]
 8002cfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	2203      	movs	r2, #3
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	43db      	mvns	r3, r3
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4013      	ands	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f003 0203 	and.w	r2, r3, #3
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	693a      	ldr	r2, [r7, #16]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	693a      	ldr	r2, [r7, #16]
 8002d30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 80a6 	beq.w	8002e8c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d40:	4b5b      	ldr	r3, [pc, #364]	@ (8002eb0 <HAL_GPIO_Init+0x2e4>)
 8002d42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d44:	4a5a      	ldr	r2, [pc, #360]	@ (8002eb0 <HAL_GPIO_Init+0x2e4>)
 8002d46:	f043 0301 	orr.w	r3, r3, #1
 8002d4a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d4c:	4b58      	ldr	r3, [pc, #352]	@ (8002eb0 <HAL_GPIO_Init+0x2e4>)
 8002d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	60bb      	str	r3, [r7, #8]
 8002d56:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d58:	4a56      	ldr	r2, [pc, #344]	@ (8002eb4 <HAL_GPIO_Init+0x2e8>)
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	089b      	lsrs	r3, r3, #2
 8002d5e:	3302      	adds	r3, #2
 8002d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d64:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	f003 0303 	and.w	r3, r3, #3
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	220f      	movs	r2, #15
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	43db      	mvns	r3, r3
 8002d76:	693a      	ldr	r2, [r7, #16]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002d82:	d01f      	beq.n	8002dc4 <HAL_GPIO_Init+0x1f8>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a4c      	ldr	r2, [pc, #304]	@ (8002eb8 <HAL_GPIO_Init+0x2ec>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d019      	beq.n	8002dc0 <HAL_GPIO_Init+0x1f4>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a4b      	ldr	r2, [pc, #300]	@ (8002ebc <HAL_GPIO_Init+0x2f0>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d013      	beq.n	8002dbc <HAL_GPIO_Init+0x1f0>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4a4a      	ldr	r2, [pc, #296]	@ (8002ec0 <HAL_GPIO_Init+0x2f4>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d00d      	beq.n	8002db8 <HAL_GPIO_Init+0x1ec>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	4a49      	ldr	r2, [pc, #292]	@ (8002ec4 <HAL_GPIO_Init+0x2f8>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d007      	beq.n	8002db4 <HAL_GPIO_Init+0x1e8>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	4a48      	ldr	r2, [pc, #288]	@ (8002ec8 <HAL_GPIO_Init+0x2fc>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d101      	bne.n	8002db0 <HAL_GPIO_Init+0x1e4>
 8002dac:	2305      	movs	r3, #5
 8002dae:	e00a      	b.n	8002dc6 <HAL_GPIO_Init+0x1fa>
 8002db0:	2306      	movs	r3, #6
 8002db2:	e008      	b.n	8002dc6 <HAL_GPIO_Init+0x1fa>
 8002db4:	2304      	movs	r3, #4
 8002db6:	e006      	b.n	8002dc6 <HAL_GPIO_Init+0x1fa>
 8002db8:	2303      	movs	r3, #3
 8002dba:	e004      	b.n	8002dc6 <HAL_GPIO_Init+0x1fa>
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	e002      	b.n	8002dc6 <HAL_GPIO_Init+0x1fa>
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e000      	b.n	8002dc6 <HAL_GPIO_Init+0x1fa>
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	f002 0203 	and.w	r2, r2, #3
 8002dcc:	0092      	lsls	r2, r2, #2
 8002dce:	4093      	lsls	r3, r2
 8002dd0:	693a      	ldr	r2, [r7, #16]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002dd6:	4937      	ldr	r1, [pc, #220]	@ (8002eb4 <HAL_GPIO_Init+0x2e8>)
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	089b      	lsrs	r3, r3, #2
 8002ddc:	3302      	adds	r3, #2
 8002dde:	693a      	ldr	r2, [r7, #16]
 8002de0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002de4:	4b39      	ldr	r3, [pc, #228]	@ (8002ecc <HAL_GPIO_Init+0x300>)
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	43db      	mvns	r3, r3
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	4013      	ands	r3, r2
 8002df2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d003      	beq.n	8002e08 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e08:	4a30      	ldr	r2, [pc, #192]	@ (8002ecc <HAL_GPIO_Init+0x300>)
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e0e:	4b2f      	ldr	r3, [pc, #188]	@ (8002ecc <HAL_GPIO_Init+0x300>)
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	43db      	mvns	r3, r3
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d003      	beq.n	8002e32 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002e2a:	693a      	ldr	r2, [r7, #16]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e32:	4a26      	ldr	r2, [pc, #152]	@ (8002ecc <HAL_GPIO_Init+0x300>)
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002e38:	4b24      	ldr	r3, [pc, #144]	@ (8002ecc <HAL_GPIO_Init+0x300>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	43db      	mvns	r3, r3
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4013      	ands	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d003      	beq.n	8002e5c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e5c:	4a1b      	ldr	r2, [pc, #108]	@ (8002ecc <HAL_GPIO_Init+0x300>)
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002e62:	4b1a      	ldr	r3, [pc, #104]	@ (8002ecc <HAL_GPIO_Init+0x300>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	43db      	mvns	r3, r3
 8002e6c:	693a      	ldr	r2, [r7, #16]
 8002e6e:	4013      	ands	r3, r2
 8002e70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d003      	beq.n	8002e86 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e86:	4a11      	ldr	r2, [pc, #68]	@ (8002ecc <HAL_GPIO_Init+0x300>)
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	fa22 f303 	lsr.w	r3, r2, r3
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f47f ae9d 	bne.w	8002bdc <HAL_GPIO_Init+0x10>
  }
}
 8002ea2:	bf00      	nop
 8002ea4:	bf00      	nop
 8002ea6:	371c      	adds	r7, #28
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	40010000 	.word	0x40010000
 8002eb8:	48000400 	.word	0x48000400
 8002ebc:	48000800 	.word	0x48000800
 8002ec0:	48000c00 	.word	0x48000c00
 8002ec4:	48001000 	.word	0x48001000
 8002ec8:	48001400 	.word	0x48001400
 8002ecc:	40010400 	.word	0x40010400

08002ed0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	460b      	mov	r3, r1
 8002eda:	807b      	strh	r3, [r7, #2]
 8002edc:	4613      	mov	r3, r2
 8002ede:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ee0:	787b      	ldrb	r3, [r7, #1]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ee6:	887a      	ldrh	r2, [r7, #2]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002eec:	e002      	b.n	8002ef4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002eee:	887a      	ldrh	r2, [r7, #2]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	460b      	mov	r3, r1
 8002f0a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f12:	887a      	ldrh	r2, [r7, #2]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	4013      	ands	r3, r2
 8002f18:	041a      	lsls	r2, r3, #16
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	43d9      	mvns	r1, r3
 8002f1e:	887b      	ldrh	r3, [r7, #2]
 8002f20:	400b      	ands	r3, r1
 8002f22:	431a      	orrs	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	619a      	str	r2, [r3, #24]
}
 8002f28:	bf00      	nop
 8002f2a:	3714      	adds	r7, #20
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr

08002f34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f3e:	4b08      	ldr	r3, [pc, #32]	@ (8002f60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f40:	695a      	ldr	r2, [r3, #20]
 8002f42:	88fb      	ldrh	r3, [r7, #6]
 8002f44:	4013      	ands	r3, r2
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d006      	beq.n	8002f58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f4a:	4a05      	ldr	r2, [pc, #20]	@ (8002f60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f4c:	88fb      	ldrh	r3, [r7, #6]
 8002f4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f50:	88fb      	ldrh	r3, [r7, #6]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fe fb40 	bl	80015d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f58:	bf00      	nop
 8002f5a:	3708      	adds	r7, #8
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	40010400 	.word	0x40010400

08002f64 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b085      	sub	sp, #20
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d141      	bne.n	8002ff6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f72:	4b4b      	ldr	r3, [pc, #300]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f7e:	d131      	bne.n	8002fe4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f80:	4b47      	ldr	r3, [pc, #284]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f86:	4a46      	ldr	r2, [pc, #280]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f8c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f90:	4b43      	ldr	r3, [pc, #268]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f98:	4a41      	ldr	r2, [pc, #260]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f9e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002fa0:	4b40      	ldr	r3, [pc, #256]	@ (80030a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2232      	movs	r2, #50	@ 0x32
 8002fa6:	fb02 f303 	mul.w	r3, r2, r3
 8002faa:	4a3f      	ldr	r2, [pc, #252]	@ (80030a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002fac:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb0:	0c9b      	lsrs	r3, r3, #18
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fb6:	e002      	b.n	8002fbe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fbe:	4b38      	ldr	r3, [pc, #224]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fca:	d102      	bne.n	8002fd2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1f2      	bne.n	8002fb8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fd2:	4b33      	ldr	r3, [pc, #204]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fde:	d158      	bne.n	8003092 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e057      	b.n	8003094 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002fe4:	4b2e      	ldr	r3, [pc, #184]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002fea:	4a2d      	ldr	r2, [pc, #180]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002fec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ff0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002ff4:	e04d      	b.n	8003092 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ffc:	d141      	bne.n	8003082 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ffe:	4b28      	ldr	r3, [pc, #160]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800300a:	d131      	bne.n	8003070 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800300c:	4b24      	ldr	r3, [pc, #144]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800300e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003012:	4a23      	ldr	r2, [pc, #140]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003014:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003018:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800301c:	4b20      	ldr	r3, [pc, #128]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003024:	4a1e      	ldr	r2, [pc, #120]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003026:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800302a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800302c:	4b1d      	ldr	r3, [pc, #116]	@ (80030a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2232      	movs	r2, #50	@ 0x32
 8003032:	fb02 f303 	mul.w	r3, r2, r3
 8003036:	4a1c      	ldr	r2, [pc, #112]	@ (80030a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003038:	fba2 2303 	umull	r2, r3, r2, r3
 800303c:	0c9b      	lsrs	r3, r3, #18
 800303e:	3301      	adds	r3, #1
 8003040:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003042:	e002      	b.n	800304a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	3b01      	subs	r3, #1
 8003048:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800304a:	4b15      	ldr	r3, [pc, #84]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003052:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003056:	d102      	bne.n	800305e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1f2      	bne.n	8003044 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800305e:	4b10      	ldr	r3, [pc, #64]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003066:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800306a:	d112      	bne.n	8003092 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e011      	b.n	8003094 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003070:	4b0b      	ldr	r3, [pc, #44]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003072:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003076:	4a0a      	ldr	r2, [pc, #40]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003078:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800307c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003080:	e007      	b.n	8003092 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003082:	4b07      	ldr	r3, [pc, #28]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800308a:	4a05      	ldr	r2, [pc, #20]	@ (80030a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800308c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003090:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3714      	adds	r7, #20
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr
 80030a0:	40007000 	.word	0x40007000
 80030a4:	20000000 	.word	0x20000000
 80030a8:	431bde83 	.word	0x431bde83

080030ac <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80030b0:	4b05      	ldr	r3, [pc, #20]	@ (80030c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	4a04      	ldr	r2, [pc, #16]	@ (80030c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80030b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030ba:	6093      	str	r3, [r2, #8]
}
 80030bc:	bf00      	nop
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	40007000 	.word	0x40007000

080030cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b088      	sub	sp, #32
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d101      	bne.n	80030de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e2fe      	b.n	80036dc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d075      	beq.n	80031d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030ea:	4b97      	ldr	r3, [pc, #604]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f003 030c 	and.w	r3, r3, #12
 80030f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030f4:	4b94      	ldr	r3, [pc, #592]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	f003 0303 	and.w	r3, r3, #3
 80030fc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80030fe:	69bb      	ldr	r3, [r7, #24]
 8003100:	2b0c      	cmp	r3, #12
 8003102:	d102      	bne.n	800310a <HAL_RCC_OscConfig+0x3e>
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	2b03      	cmp	r3, #3
 8003108:	d002      	beq.n	8003110 <HAL_RCC_OscConfig+0x44>
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	2b08      	cmp	r3, #8
 800310e:	d10b      	bne.n	8003128 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003110:	4b8d      	ldr	r3, [pc, #564]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d05b      	beq.n	80031d4 <HAL_RCC_OscConfig+0x108>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d157      	bne.n	80031d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e2d9      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003130:	d106      	bne.n	8003140 <HAL_RCC_OscConfig+0x74>
 8003132:	4b85      	ldr	r3, [pc, #532]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a84      	ldr	r2, [pc, #528]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800313c:	6013      	str	r3, [r2, #0]
 800313e:	e01d      	b.n	800317c <HAL_RCC_OscConfig+0xb0>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003148:	d10c      	bne.n	8003164 <HAL_RCC_OscConfig+0x98>
 800314a:	4b7f      	ldr	r3, [pc, #508]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a7e      	ldr	r2, [pc, #504]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003150:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003154:	6013      	str	r3, [r2, #0]
 8003156:	4b7c      	ldr	r3, [pc, #496]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a7b      	ldr	r2, [pc, #492]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 800315c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003160:	6013      	str	r3, [r2, #0]
 8003162:	e00b      	b.n	800317c <HAL_RCC_OscConfig+0xb0>
 8003164:	4b78      	ldr	r3, [pc, #480]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a77      	ldr	r2, [pc, #476]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 800316a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800316e:	6013      	str	r3, [r2, #0]
 8003170:	4b75      	ldr	r3, [pc, #468]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a74      	ldr	r2, [pc, #464]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003176:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800317a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d013      	beq.n	80031ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003184:	f7ff f972 	bl	800246c <HAL_GetTick>
 8003188:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800318a:	e008      	b.n	800319e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800318c:	f7ff f96e 	bl	800246c <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	2b64      	cmp	r3, #100	@ 0x64
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e29e      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800319e:	4b6a      	ldr	r3, [pc, #424]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d0f0      	beq.n	800318c <HAL_RCC_OscConfig+0xc0>
 80031aa:	e014      	b.n	80031d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ac:	f7ff f95e 	bl	800246c <HAL_GetTick>
 80031b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031b4:	f7ff f95a 	bl	800246c <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b64      	cmp	r3, #100	@ 0x64
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e28a      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031c6:	4b60      	ldr	r3, [pc, #384]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d1f0      	bne.n	80031b4 <HAL_RCC_OscConfig+0xe8>
 80031d2:	e000      	b.n	80031d6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d075      	beq.n	80032ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031e2:	4b59      	ldr	r3, [pc, #356]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f003 030c 	and.w	r3, r3, #12
 80031ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031ec:	4b56      	ldr	r3, [pc, #344]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	f003 0303 	and.w	r3, r3, #3
 80031f4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	2b0c      	cmp	r3, #12
 80031fa:	d102      	bne.n	8003202 <HAL_RCC_OscConfig+0x136>
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d002      	beq.n	8003208 <HAL_RCC_OscConfig+0x13c>
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	2b04      	cmp	r3, #4
 8003206:	d11f      	bne.n	8003248 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003208:	4b4f      	ldr	r3, [pc, #316]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003210:	2b00      	cmp	r3, #0
 8003212:	d005      	beq.n	8003220 <HAL_RCC_OscConfig+0x154>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d101      	bne.n	8003220 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e25d      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003220:	4b49      	ldr	r3, [pc, #292]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	691b      	ldr	r3, [r3, #16]
 800322c:	061b      	lsls	r3, r3, #24
 800322e:	4946      	ldr	r1, [pc, #280]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003230:	4313      	orrs	r3, r2
 8003232:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003234:	4b45      	ldr	r3, [pc, #276]	@ (800334c <HAL_RCC_OscConfig+0x280>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4618      	mov	r0, r3
 800323a:	f7ff f8cb 	bl	80023d4 <HAL_InitTick>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d043      	beq.n	80032cc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e249      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d023      	beq.n	8003298 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003250:	4b3d      	ldr	r3, [pc, #244]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a3c      	ldr	r2, [pc, #240]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003256:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800325a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800325c:	f7ff f906 	bl	800246c <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003264:	f7ff f902 	bl	800246c <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e232      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003276:	4b34      	ldr	r3, [pc, #208]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800327e:	2b00      	cmp	r3, #0
 8003280:	d0f0      	beq.n	8003264 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003282:	4b31      	ldr	r3, [pc, #196]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	061b      	lsls	r3, r3, #24
 8003290:	492d      	ldr	r1, [pc, #180]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003292:	4313      	orrs	r3, r2
 8003294:	604b      	str	r3, [r1, #4]
 8003296:	e01a      	b.n	80032ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003298:	4b2b      	ldr	r3, [pc, #172]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a2a      	ldr	r2, [pc, #168]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 800329e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a4:	f7ff f8e2 	bl	800246c <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ac:	f7ff f8de 	bl	800246c <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e20e      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032be:	4b22      	ldr	r3, [pc, #136]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1f0      	bne.n	80032ac <HAL_RCC_OscConfig+0x1e0>
 80032ca:	e000      	b.n	80032ce <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0308 	and.w	r3, r3, #8
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d041      	beq.n	800335e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d01c      	beq.n	800331c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032e2:	4b19      	ldr	r3, [pc, #100]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 80032e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032e8:	4a17      	ldr	r2, [pc, #92]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 80032ea:	f043 0301 	orr.w	r3, r3, #1
 80032ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f2:	f7ff f8bb 	bl	800246c <HAL_GetTick>
 80032f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032f8:	e008      	b.n	800330c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032fa:	f7ff f8b7 	bl	800246c <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b02      	cmp	r3, #2
 8003306:	d901      	bls.n	800330c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e1e7      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800330c:	4b0e      	ldr	r3, [pc, #56]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 800330e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d0ef      	beq.n	80032fa <HAL_RCC_OscConfig+0x22e>
 800331a:	e020      	b.n	800335e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800331c:	4b0a      	ldr	r3, [pc, #40]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 800331e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003322:	4a09      	ldr	r2, [pc, #36]	@ (8003348 <HAL_RCC_OscConfig+0x27c>)
 8003324:	f023 0301 	bic.w	r3, r3, #1
 8003328:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800332c:	f7ff f89e 	bl	800246c <HAL_GetTick>
 8003330:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003332:	e00d      	b.n	8003350 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003334:	f7ff f89a 	bl	800246c <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d906      	bls.n	8003350 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e1ca      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
 8003346:	bf00      	nop
 8003348:	40021000 	.word	0x40021000
 800334c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003350:	4b8c      	ldr	r3, [pc, #560]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 8003352:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1ea      	bne.n	8003334 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0304 	and.w	r3, r3, #4
 8003366:	2b00      	cmp	r3, #0
 8003368:	f000 80a6 	beq.w	80034b8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800336c:	2300      	movs	r3, #0
 800336e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003370:	4b84      	ldr	r3, [pc, #528]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 8003372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d101      	bne.n	8003380 <HAL_RCC_OscConfig+0x2b4>
 800337c:	2301      	movs	r3, #1
 800337e:	e000      	b.n	8003382 <HAL_RCC_OscConfig+0x2b6>
 8003380:	2300      	movs	r3, #0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00d      	beq.n	80033a2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003386:	4b7f      	ldr	r3, [pc, #508]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 8003388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800338a:	4a7e      	ldr	r2, [pc, #504]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 800338c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003390:	6593      	str	r3, [r2, #88]	@ 0x58
 8003392:	4b7c      	ldr	r3, [pc, #496]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 8003394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800339a:	60fb      	str	r3, [r7, #12]
 800339c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800339e:	2301      	movs	r3, #1
 80033a0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033a2:	4b79      	ldr	r3, [pc, #484]	@ (8003588 <HAL_RCC_OscConfig+0x4bc>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d118      	bne.n	80033e0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033ae:	4b76      	ldr	r3, [pc, #472]	@ (8003588 <HAL_RCC_OscConfig+0x4bc>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a75      	ldr	r2, [pc, #468]	@ (8003588 <HAL_RCC_OscConfig+0x4bc>)
 80033b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033ba:	f7ff f857 	bl	800246c <HAL_GetTick>
 80033be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033c0:	e008      	b.n	80033d4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033c2:	f7ff f853 	bl	800246c <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d901      	bls.n	80033d4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e183      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033d4:	4b6c      	ldr	r3, [pc, #432]	@ (8003588 <HAL_RCC_OscConfig+0x4bc>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d0f0      	beq.n	80033c2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d108      	bne.n	80033fa <HAL_RCC_OscConfig+0x32e>
 80033e8:	4b66      	ldr	r3, [pc, #408]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 80033ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033ee:	4a65      	ldr	r2, [pc, #404]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 80033f0:	f043 0301 	orr.w	r3, r3, #1
 80033f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80033f8:	e024      	b.n	8003444 <HAL_RCC_OscConfig+0x378>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	2b05      	cmp	r3, #5
 8003400:	d110      	bne.n	8003424 <HAL_RCC_OscConfig+0x358>
 8003402:	4b60      	ldr	r3, [pc, #384]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 8003404:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003408:	4a5e      	ldr	r2, [pc, #376]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 800340a:	f043 0304 	orr.w	r3, r3, #4
 800340e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003412:	4b5c      	ldr	r3, [pc, #368]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 8003414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003418:	4a5a      	ldr	r2, [pc, #360]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 800341a:	f043 0301 	orr.w	r3, r3, #1
 800341e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003422:	e00f      	b.n	8003444 <HAL_RCC_OscConfig+0x378>
 8003424:	4b57      	ldr	r3, [pc, #348]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 8003426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800342a:	4a56      	ldr	r2, [pc, #344]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 800342c:	f023 0301 	bic.w	r3, r3, #1
 8003430:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003434:	4b53      	ldr	r3, [pc, #332]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 8003436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800343a:	4a52      	ldr	r2, [pc, #328]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 800343c:	f023 0304 	bic.w	r3, r3, #4
 8003440:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d016      	beq.n	800347a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800344c:	f7ff f80e 	bl	800246c <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003452:	e00a      	b.n	800346a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003454:	f7ff f80a 	bl	800246c <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003462:	4293      	cmp	r3, r2
 8003464:	d901      	bls.n	800346a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e138      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800346a:	4b46      	ldr	r3, [pc, #280]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 800346c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003470:	f003 0302 	and.w	r3, r3, #2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d0ed      	beq.n	8003454 <HAL_RCC_OscConfig+0x388>
 8003478:	e015      	b.n	80034a6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800347a:	f7fe fff7 	bl	800246c <HAL_GetTick>
 800347e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003480:	e00a      	b.n	8003498 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003482:	f7fe fff3 	bl	800246c <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003490:	4293      	cmp	r3, r2
 8003492:	d901      	bls.n	8003498 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e121      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003498:	4b3a      	ldr	r3, [pc, #232]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 800349a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1ed      	bne.n	8003482 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034a6:	7ffb      	ldrb	r3, [r7, #31]
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d105      	bne.n	80034b8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ac:	4b35      	ldr	r3, [pc, #212]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 80034ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034b0:	4a34      	ldr	r2, [pc, #208]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 80034b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034b6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0320 	and.w	r3, r3, #32
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d03c      	beq.n	800353e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d01c      	beq.n	8003506 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80034cc:	4b2d      	ldr	r3, [pc, #180]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 80034ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80034d2:	4a2c      	ldr	r2, [pc, #176]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 80034d4:	f043 0301 	orr.w	r3, r3, #1
 80034d8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034dc:	f7fe ffc6 	bl	800246c <HAL_GetTick>
 80034e0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034e2:	e008      	b.n	80034f6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80034e4:	f7fe ffc2 	bl	800246c <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e0f2      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80034f6:	4b23      	ldr	r3, [pc, #140]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 80034f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d0ef      	beq.n	80034e4 <HAL_RCC_OscConfig+0x418>
 8003504:	e01b      	b.n	800353e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003506:	4b1f      	ldr	r3, [pc, #124]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 8003508:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800350c:	4a1d      	ldr	r2, [pc, #116]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 800350e:	f023 0301 	bic.w	r3, r3, #1
 8003512:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003516:	f7fe ffa9 	bl	800246c <HAL_GetTick>
 800351a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800351c:	e008      	b.n	8003530 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800351e:	f7fe ffa5 	bl	800246c <HAL_GetTick>
 8003522:	4602      	mov	r2, r0
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d901      	bls.n	8003530 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	e0d5      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003530:	4b14      	ldr	r3, [pc, #80]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 8003532:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1ef      	bne.n	800351e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	69db      	ldr	r3, [r3, #28]
 8003542:	2b00      	cmp	r3, #0
 8003544:	f000 80c9 	beq.w	80036da <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003548:	4b0e      	ldr	r3, [pc, #56]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f003 030c 	and.w	r3, r3, #12
 8003550:	2b0c      	cmp	r3, #12
 8003552:	f000 8083 	beq.w	800365c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	69db      	ldr	r3, [r3, #28]
 800355a:	2b02      	cmp	r3, #2
 800355c:	d15e      	bne.n	800361c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800355e:	4b09      	ldr	r3, [pc, #36]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a08      	ldr	r2, [pc, #32]	@ (8003584 <HAL_RCC_OscConfig+0x4b8>)
 8003564:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003568:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800356a:	f7fe ff7f 	bl	800246c <HAL_GetTick>
 800356e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003570:	e00c      	b.n	800358c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003572:	f7fe ff7b 	bl	800246c <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d905      	bls.n	800358c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e0ab      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
 8003584:	40021000 	.word	0x40021000
 8003588:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800358c:	4b55      	ldr	r3, [pc, #340]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d1ec      	bne.n	8003572 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003598:	4b52      	ldr	r3, [pc, #328]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 800359a:	68da      	ldr	r2, [r3, #12]
 800359c:	4b52      	ldr	r3, [pc, #328]	@ (80036e8 <HAL_RCC_OscConfig+0x61c>)
 800359e:	4013      	ands	r3, r2
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	6a11      	ldr	r1, [r2, #32]
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035a8:	3a01      	subs	r2, #1
 80035aa:	0112      	lsls	r2, r2, #4
 80035ac:	4311      	orrs	r1, r2
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80035b2:	0212      	lsls	r2, r2, #8
 80035b4:	4311      	orrs	r1, r2
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80035ba:	0852      	lsrs	r2, r2, #1
 80035bc:	3a01      	subs	r2, #1
 80035be:	0552      	lsls	r2, r2, #21
 80035c0:	4311      	orrs	r1, r2
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80035c6:	0852      	lsrs	r2, r2, #1
 80035c8:	3a01      	subs	r2, #1
 80035ca:	0652      	lsls	r2, r2, #25
 80035cc:	4311      	orrs	r1, r2
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80035d2:	06d2      	lsls	r2, r2, #27
 80035d4:	430a      	orrs	r2, r1
 80035d6:	4943      	ldr	r1, [pc, #268]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035dc:	4b41      	ldr	r3, [pc, #260]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a40      	ldr	r2, [pc, #256]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 80035e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035e6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035e8:	4b3e      	ldr	r3, [pc, #248]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	4a3d      	ldr	r2, [pc, #244]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 80035ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035f2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f4:	f7fe ff3a 	bl	800246c <HAL_GetTick>
 80035f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035fa:	e008      	b.n	800360e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035fc:	f7fe ff36 	bl	800246c <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b02      	cmp	r3, #2
 8003608:	d901      	bls.n	800360e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e066      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800360e:	4b35      	ldr	r3, [pc, #212]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d0f0      	beq.n	80035fc <HAL_RCC_OscConfig+0x530>
 800361a:	e05e      	b.n	80036da <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800361c:	4b31      	ldr	r3, [pc, #196]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a30      	ldr	r2, [pc, #192]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 8003622:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003626:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003628:	f7fe ff20 	bl	800246c <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800362e:	e008      	b.n	8003642 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003630:	f7fe ff1c 	bl	800246c <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b02      	cmp	r3, #2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e04c      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003642:	4b28      	ldr	r3, [pc, #160]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1f0      	bne.n	8003630 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800364e:	4b25      	ldr	r3, [pc, #148]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 8003650:	68da      	ldr	r2, [r3, #12]
 8003652:	4924      	ldr	r1, [pc, #144]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 8003654:	4b25      	ldr	r3, [pc, #148]	@ (80036ec <HAL_RCC_OscConfig+0x620>)
 8003656:	4013      	ands	r3, r2
 8003658:	60cb      	str	r3, [r1, #12]
 800365a:	e03e      	b.n	80036da <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	69db      	ldr	r3, [r3, #28]
 8003660:	2b01      	cmp	r3, #1
 8003662:	d101      	bne.n	8003668 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e039      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003668:	4b1e      	ldr	r3, [pc, #120]	@ (80036e4 <HAL_RCC_OscConfig+0x618>)
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	f003 0203 	and.w	r2, r3, #3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	429a      	cmp	r2, r3
 800367a:	d12c      	bne.n	80036d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003686:	3b01      	subs	r3, #1
 8003688:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800368a:	429a      	cmp	r2, r3
 800368c:	d123      	bne.n	80036d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003698:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800369a:	429a      	cmp	r2, r3
 800369c:	d11b      	bne.n	80036d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d113      	bne.n	80036d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b8:	085b      	lsrs	r3, r3, #1
 80036ba:	3b01      	subs	r3, #1
 80036bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80036be:	429a      	cmp	r2, r3
 80036c0:	d109      	bne.n	80036d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036cc:	085b      	lsrs	r3, r3, #1
 80036ce:	3b01      	subs	r3, #1
 80036d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d001      	beq.n	80036da <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e000      	b.n	80036dc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3720      	adds	r7, #32
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40021000 	.word	0x40021000
 80036e8:	019f800c 	.word	0x019f800c
 80036ec:	feeefffc 	.word	0xfeeefffc

080036f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b086      	sub	sp, #24
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80036fa:	2300      	movs	r3, #0
 80036fc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d101      	bne.n	8003708 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e11e      	b.n	8003946 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003708:	4b91      	ldr	r3, [pc, #580]	@ (8003950 <HAL_RCC_ClockConfig+0x260>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 030f 	and.w	r3, r3, #15
 8003710:	683a      	ldr	r2, [r7, #0]
 8003712:	429a      	cmp	r2, r3
 8003714:	d910      	bls.n	8003738 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003716:	4b8e      	ldr	r3, [pc, #568]	@ (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f023 020f 	bic.w	r2, r3, #15
 800371e:	498c      	ldr	r1, [pc, #560]	@ (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	4313      	orrs	r3, r2
 8003724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003726:	4b8a      	ldr	r3, [pc, #552]	@ (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 030f 	and.w	r3, r3, #15
 800372e:	683a      	ldr	r2, [r7, #0]
 8003730:	429a      	cmp	r2, r3
 8003732:	d001      	beq.n	8003738 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e106      	b.n	8003946 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	2b00      	cmp	r3, #0
 8003742:	d073      	beq.n	800382c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	2b03      	cmp	r3, #3
 800374a:	d129      	bne.n	80037a0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800374c:	4b81      	ldr	r3, [pc, #516]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d101      	bne.n	800375c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e0f4      	b.n	8003946 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800375c:	f000 f99c 	bl	8003a98 <RCC_GetSysClockFreqFromPLLSource>
 8003760:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	4a7c      	ldr	r2, [pc, #496]	@ (8003958 <HAL_RCC_ClockConfig+0x268>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d93f      	bls.n	80037ea <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800376a:	4b7a      	ldr	r3, [pc, #488]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d009      	beq.n	800378a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800377e:	2b00      	cmp	r3, #0
 8003780:	d033      	beq.n	80037ea <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003786:	2b00      	cmp	r3, #0
 8003788:	d12f      	bne.n	80037ea <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800378a:	4b72      	ldr	r3, [pc, #456]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003792:	4a70      	ldr	r2, [pc, #448]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 8003794:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003798:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800379a:	2380      	movs	r3, #128	@ 0x80
 800379c:	617b      	str	r3, [r7, #20]
 800379e:	e024      	b.n	80037ea <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d107      	bne.n	80037b8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037a8:	4b6a      	ldr	r3, [pc, #424]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d109      	bne.n	80037c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e0c6      	b.n	8003946 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037b8:	4b66      	ldr	r3, [pc, #408]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d101      	bne.n	80037c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e0be      	b.n	8003946 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80037c8:	f000 f8ce 	bl	8003968 <HAL_RCC_GetSysClockFreq>
 80037cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	4a61      	ldr	r2, [pc, #388]	@ (8003958 <HAL_RCC_ClockConfig+0x268>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d909      	bls.n	80037ea <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80037d6:	4b5f      	ldr	r3, [pc, #380]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037de:	4a5d      	ldr	r2, [pc, #372]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 80037e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037e4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80037e6:	2380      	movs	r3, #128	@ 0x80
 80037e8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037ea:	4b5a      	ldr	r3, [pc, #360]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f023 0203 	bic.w	r2, r3, #3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	4957      	ldr	r1, [pc, #348]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037fc:	f7fe fe36 	bl	800246c <HAL_GetTick>
 8003800:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003802:	e00a      	b.n	800381a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003804:	f7fe fe32 	bl	800246c <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003812:	4293      	cmp	r3, r2
 8003814:	d901      	bls.n	800381a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e095      	b.n	8003946 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800381a:	4b4e      	ldr	r3, [pc, #312]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 020c 	and.w	r2, r3, #12
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	429a      	cmp	r2, r3
 800382a:	d1eb      	bne.n	8003804 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0302 	and.w	r3, r3, #2
 8003834:	2b00      	cmp	r3, #0
 8003836:	d023      	beq.n	8003880 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0304 	and.w	r3, r3, #4
 8003840:	2b00      	cmp	r3, #0
 8003842:	d005      	beq.n	8003850 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003844:	4b43      	ldr	r3, [pc, #268]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	4a42      	ldr	r2, [pc, #264]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 800384a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800384e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0308 	and.w	r3, r3, #8
 8003858:	2b00      	cmp	r3, #0
 800385a:	d007      	beq.n	800386c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800385c:	4b3d      	ldr	r3, [pc, #244]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003864:	4a3b      	ldr	r2, [pc, #236]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 8003866:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800386a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800386c:	4b39      	ldr	r3, [pc, #228]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	4936      	ldr	r1, [pc, #216]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 800387a:	4313      	orrs	r3, r2
 800387c:	608b      	str	r3, [r1, #8]
 800387e:	e008      	b.n	8003892 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	2b80      	cmp	r3, #128	@ 0x80
 8003884:	d105      	bne.n	8003892 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003886:	4b33      	ldr	r3, [pc, #204]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	4a32      	ldr	r2, [pc, #200]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 800388c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003890:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003892:	4b2f      	ldr	r3, [pc, #188]	@ (8003950 <HAL_RCC_ClockConfig+0x260>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 030f 	and.w	r3, r3, #15
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	429a      	cmp	r2, r3
 800389e:	d21d      	bcs.n	80038dc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003950 <HAL_RCC_ClockConfig+0x260>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f023 020f 	bic.w	r2, r3, #15
 80038a8:	4929      	ldr	r1, [pc, #164]	@ (8003950 <HAL_RCC_ClockConfig+0x260>)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80038b0:	f7fe fddc 	bl	800246c <HAL_GetTick>
 80038b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038b6:	e00a      	b.n	80038ce <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038b8:	f7fe fdd8 	bl	800246c <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e03b      	b.n	8003946 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ce:	4b20      	ldr	r3, [pc, #128]	@ (8003950 <HAL_RCC_ClockConfig+0x260>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 030f 	and.w	r3, r3, #15
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d1ed      	bne.n	80038b8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0304 	and.w	r3, r3, #4
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d008      	beq.n	80038fa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038e8:	4b1a      	ldr	r3, [pc, #104]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	4917      	ldr	r1, [pc, #92]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 80038f6:	4313      	orrs	r3, r2
 80038f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0308 	and.w	r3, r3, #8
 8003902:	2b00      	cmp	r3, #0
 8003904:	d009      	beq.n	800391a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003906:	4b13      	ldr	r3, [pc, #76]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	490f      	ldr	r1, [pc, #60]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 8003916:	4313      	orrs	r3, r2
 8003918:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800391a:	f000 f825 	bl	8003968 <HAL_RCC_GetSysClockFreq>
 800391e:	4602      	mov	r2, r0
 8003920:	4b0c      	ldr	r3, [pc, #48]	@ (8003954 <HAL_RCC_ClockConfig+0x264>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	091b      	lsrs	r3, r3, #4
 8003926:	f003 030f 	and.w	r3, r3, #15
 800392a:	490c      	ldr	r1, [pc, #48]	@ (800395c <HAL_RCC_ClockConfig+0x26c>)
 800392c:	5ccb      	ldrb	r3, [r1, r3]
 800392e:	f003 031f 	and.w	r3, r3, #31
 8003932:	fa22 f303 	lsr.w	r3, r2, r3
 8003936:	4a0a      	ldr	r2, [pc, #40]	@ (8003960 <HAL_RCC_ClockConfig+0x270>)
 8003938:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800393a:	4b0a      	ldr	r3, [pc, #40]	@ (8003964 <HAL_RCC_ClockConfig+0x274>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4618      	mov	r0, r3
 8003940:	f7fe fd48 	bl	80023d4 <HAL_InitTick>
 8003944:	4603      	mov	r3, r0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3718      	adds	r7, #24
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	40022000 	.word	0x40022000
 8003954:	40021000 	.word	0x40021000
 8003958:	04c4b400 	.word	0x04c4b400
 800395c:	0800d478 	.word	0x0800d478
 8003960:	20000000 	.word	0x20000000
 8003964:	20000004 	.word	0x20000004

08003968 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003968:	b480      	push	{r7}
 800396a:	b087      	sub	sp, #28
 800396c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800396e:	4b2c      	ldr	r3, [pc, #176]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	f003 030c 	and.w	r3, r3, #12
 8003976:	2b04      	cmp	r3, #4
 8003978:	d102      	bne.n	8003980 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800397a:	4b2a      	ldr	r3, [pc, #168]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0xbc>)
 800397c:	613b      	str	r3, [r7, #16]
 800397e:	e047      	b.n	8003a10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003980:	4b27      	ldr	r3, [pc, #156]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f003 030c 	and.w	r3, r3, #12
 8003988:	2b08      	cmp	r3, #8
 800398a:	d102      	bne.n	8003992 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800398c:	4b25      	ldr	r3, [pc, #148]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0xbc>)
 800398e:	613b      	str	r3, [r7, #16]
 8003990:	e03e      	b.n	8003a10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003992:	4b23      	ldr	r3, [pc, #140]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f003 030c 	and.w	r3, r3, #12
 800399a:	2b0c      	cmp	r3, #12
 800399c:	d136      	bne.n	8003a0c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800399e:	4b20      	ldr	r3, [pc, #128]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	f003 0303 	and.w	r3, r3, #3
 80039a6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039a8:	4b1d      	ldr	r3, [pc, #116]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	091b      	lsrs	r3, r3, #4
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	3301      	adds	r3, #1
 80039b4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2b03      	cmp	r3, #3
 80039ba:	d10c      	bne.n	80039d6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039bc:	4a19      	ldr	r2, [pc, #100]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c4:	4a16      	ldr	r2, [pc, #88]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039c6:	68d2      	ldr	r2, [r2, #12]
 80039c8:	0a12      	lsrs	r2, r2, #8
 80039ca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80039ce:	fb02 f303 	mul.w	r3, r2, r3
 80039d2:	617b      	str	r3, [r7, #20]
      break;
 80039d4:	e00c      	b.n	80039f0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039d6:	4a13      	ldr	r2, [pc, #76]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	fbb2 f3f3 	udiv	r3, r2, r3
 80039de:	4a10      	ldr	r2, [pc, #64]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039e0:	68d2      	ldr	r2, [r2, #12]
 80039e2:	0a12      	lsrs	r2, r2, #8
 80039e4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80039e8:	fb02 f303 	mul.w	r3, r2, r3
 80039ec:	617b      	str	r3, [r7, #20]
      break;
 80039ee:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80039f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	0e5b      	lsrs	r3, r3, #25
 80039f6:	f003 0303 	and.w	r3, r3, #3
 80039fa:	3301      	adds	r3, #1
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003a00:	697a      	ldr	r2, [r7, #20]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a08:	613b      	str	r3, [r7, #16]
 8003a0a:	e001      	b.n	8003a10 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003a10:	693b      	ldr	r3, [r7, #16]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	371c      	adds	r7, #28
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	40021000 	.word	0x40021000
 8003a24:	00f42400 	.word	0x00f42400

08003a28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a2c:	4b03      	ldr	r3, [pc, #12]	@ (8003a3c <HAL_RCC_GetHCLKFreq+0x14>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	20000000 	.word	0x20000000

08003a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003a44:	f7ff fff0 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	4b06      	ldr	r3, [pc, #24]	@ (8003a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	0a1b      	lsrs	r3, r3, #8
 8003a50:	f003 0307 	and.w	r3, r3, #7
 8003a54:	4904      	ldr	r1, [pc, #16]	@ (8003a68 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a56:	5ccb      	ldrb	r3, [r1, r3]
 8003a58:	f003 031f 	and.w	r3, r3, #31
 8003a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40021000 	.word	0x40021000
 8003a68:	0800d488 	.word	0x0800d488

08003a6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a70:	f7ff ffda 	bl	8003a28 <HAL_RCC_GetHCLKFreq>
 8003a74:	4602      	mov	r2, r0
 8003a76:	4b06      	ldr	r3, [pc, #24]	@ (8003a90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	0adb      	lsrs	r3, r3, #11
 8003a7c:	f003 0307 	and.w	r3, r3, #7
 8003a80:	4904      	ldr	r1, [pc, #16]	@ (8003a94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a82:	5ccb      	ldrb	r3, [r1, r3]
 8003a84:	f003 031f 	and.w	r3, r3, #31
 8003a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40021000 	.word	0x40021000
 8003a94:	0800d488 	.word	0x0800d488

08003a98 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b087      	sub	sp, #28
 8003a9c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003b18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	f003 0303 	and.w	r3, r3, #3
 8003aa6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	091b      	lsrs	r3, r3, #4
 8003aae:	f003 030f 	and.w	r3, r3, #15
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	2b03      	cmp	r3, #3
 8003aba:	d10c      	bne.n	8003ad6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003abc:	4a17      	ldr	r2, [pc, #92]	@ (8003b1c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac4:	4a14      	ldr	r2, [pc, #80]	@ (8003b18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ac6:	68d2      	ldr	r2, [r2, #12]
 8003ac8:	0a12      	lsrs	r2, r2, #8
 8003aca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003ace:	fb02 f303 	mul.w	r3, r2, r3
 8003ad2:	617b      	str	r3, [r7, #20]
    break;
 8003ad4:	e00c      	b.n	8003af0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ad6:	4a11      	ldr	r2, [pc, #68]	@ (8003b1c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ade:	4a0e      	ldr	r2, [pc, #56]	@ (8003b18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ae0:	68d2      	ldr	r2, [r2, #12]
 8003ae2:	0a12      	lsrs	r2, r2, #8
 8003ae4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003ae8:	fb02 f303 	mul.w	r3, r2, r3
 8003aec:	617b      	str	r3, [r7, #20]
    break;
 8003aee:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003af0:	4b09      	ldr	r3, [pc, #36]	@ (8003b18 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	0e5b      	lsrs	r3, r3, #25
 8003af6:	f003 0303 	and.w	r3, r3, #3
 8003afa:	3301      	adds	r3, #1
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003b00:	697a      	ldr	r2, [r7, #20]
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b08:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003b0a:	687b      	ldr	r3, [r7, #4]
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	371c      	adds	r7, #28
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	00f42400 	.word	0x00f42400

08003b20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b28:	2300      	movs	r3, #0
 8003b2a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	f000 8098 	beq.w	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b42:	4b43      	ldr	r3, [pc, #268]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10d      	bne.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b4e:	4b40      	ldr	r3, [pc, #256]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b52:	4a3f      	ldr	r2, [pc, #252]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b58:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b5a:	4b3d      	ldr	r3, [pc, #244]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b62:	60bb      	str	r3, [r7, #8]
 8003b64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b66:	2301      	movs	r3, #1
 8003b68:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b6a:	4b3a      	ldr	r3, [pc, #232]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a39      	ldr	r2, [pc, #228]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003b70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b74:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b76:	f7fe fc79 	bl	800246c <HAL_GetTick>
 8003b7a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b7c:	e009      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b7e:	f7fe fc75 	bl	800246c <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d902      	bls.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	74fb      	strb	r3, [r7, #19]
        break;
 8003b90:	e005      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b92:	4b30      	ldr	r3, [pc, #192]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d0ef      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003b9e:	7cfb      	ldrb	r3, [r7, #19]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d159      	bne.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003ba4:	4b2a      	ldr	r3, [pc, #168]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003baa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bae:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d01e      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d019      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003bc0:	4b23      	ldr	r3, [pc, #140]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003bcc:	4b20      	ldr	r3, [pc, #128]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bd2:	4a1f      	ldr	r2, [pc, #124]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003be2:	4a1b      	ldr	r2, [pc, #108]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003be4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003be8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003bec:	4a18      	ldr	r2, [pc, #96]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	f003 0301 	and.w	r3, r3, #1
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d016      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bfe:	f7fe fc35 	bl	800246c <HAL_GetTick>
 8003c02:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c04:	e00b      	b.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c06:	f7fe fc31 	bl	800246c <HAL_GetTick>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	1ad3      	subs	r3, r2, r3
 8003c10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d902      	bls.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	74fb      	strb	r3, [r7, #19]
            break;
 8003c1c:	e006      	b.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d0ec      	beq.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003c2c:	7cfb      	ldrb	r3, [r7, #19]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d10b      	bne.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c32:	4b07      	ldr	r3, [pc, #28]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c40:	4903      	ldr	r1, [pc, #12]	@ (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003c48:	e008      	b.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c4a:	7cfb      	ldrb	r3, [r7, #19]
 8003c4c:	74bb      	strb	r3, [r7, #18]
 8003c4e:	e005      	b.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003c50:	40021000 	.word	0x40021000
 8003c54:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c58:	7cfb      	ldrb	r3, [r7, #19]
 8003c5a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c5c:	7c7b      	ldrb	r3, [r7, #17]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d105      	bne.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c62:	4ba6      	ldr	r3, [pc, #664]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c66:	4aa5      	ldr	r2, [pc, #660]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c6c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00a      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c7a:	4ba0      	ldr	r3, [pc, #640]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c80:	f023 0203 	bic.w	r2, r3, #3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	499c      	ldr	r1, [pc, #624]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00a      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c9c:	4b97      	ldr	r3, [pc, #604]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ca2:	f023 020c 	bic.w	r2, r3, #12
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	4994      	ldr	r1, [pc, #592]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0304 	and.w	r3, r3, #4
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d00a      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cbe:	4b8f      	ldr	r3, [pc, #572]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cc4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	498b      	ldr	r1, [pc, #556]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0308 	and.w	r3, r3, #8
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00a      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ce0:	4b86      	ldr	r3, [pc, #536]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	4983      	ldr	r1, [pc, #524]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0320 	and.w	r3, r3, #32
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00a      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d02:	4b7e      	ldr	r3, [pc, #504]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d08:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	695b      	ldr	r3, [r3, #20]
 8003d10:	497a      	ldr	r1, [pc, #488]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d12:	4313      	orrs	r3, r2
 8003d14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00a      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d24:	4b75      	ldr	r3, [pc, #468]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d2a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	4972      	ldr	r1, [pc, #456]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00a      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d46:	4b6d      	ldr	r3, [pc, #436]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d4c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	69db      	ldr	r3, [r3, #28]
 8003d54:	4969      	ldr	r1, [pc, #420]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00a      	beq.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d68:	4b64      	ldr	r3, [pc, #400]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d6e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a1b      	ldr	r3, [r3, #32]
 8003d76:	4961      	ldr	r1, [pc, #388]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00a      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d8a:	4b5c      	ldr	r3, [pc, #368]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d90:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d98:	4958      	ldr	r1, [pc, #352]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d015      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003dac:	4b53      	ldr	r3, [pc, #332]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003db2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dba:	4950      	ldr	r1, [pc, #320]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dca:	d105      	bne.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003dcc:	4b4b      	ldr	r3, [pc, #300]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	4a4a      	ldr	r2, [pc, #296]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003dd6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d015      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003de4:	4b45      	ldr	r3, [pc, #276]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df2:	4942      	ldr	r1, [pc, #264]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dfe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e02:	d105      	bne.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e04:	4b3d      	ldr	r3, [pc, #244]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	4a3c      	ldr	r2, [pc, #240]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e0e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d015      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e1c:	4b37      	ldr	r3, [pc, #220]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e22:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2a:	4934      	ldr	r1, [pc, #208]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e3a:	d105      	bne.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e3c:	4b2f      	ldr	r3, [pc, #188]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	4a2e      	ldr	r2, [pc, #184]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e46:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d015      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e54:	4b29      	ldr	r3, [pc, #164]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e5a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e62:	4926      	ldr	r1, [pc, #152]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e72:	d105      	bne.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e74:	4b21      	ldr	r3, [pc, #132]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	4a20      	ldr	r2, [pc, #128]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e7e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d015      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9a:	4918      	ldr	r1, [pc, #96]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003eaa:	d105      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003eac:	4b13      	ldr	r3, [pc, #76]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	4a12      	ldr	r2, [pc, #72]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003eb6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d015      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003ec4:	4b0d      	ldr	r3, [pc, #52]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eca:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ed2:	490a      	ldr	r1, [pc, #40]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ede:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ee2:	d105      	bne.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003ee4:	4b05      	ldr	r3, [pc, #20]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	4a04      	ldr	r2, [pc, #16]	@ (8003efc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003ef0:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3718      	adds	r7, #24
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	40021000 	.word	0x40021000

08003f00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d101      	bne.n	8003f12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e09d      	b.n	800404e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d108      	bne.n	8003f2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f22:	d009      	beq.n	8003f38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	61da      	str	r2, [r3, #28]
 8003f2a:	e005      	b.n	8003f38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d106      	bne.n	8003f58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f7fd fc08 	bl	8001768 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f6e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f78:	d902      	bls.n	8003f80 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	60fb      	str	r3, [r7, #12]
 8003f7e:	e002      	b.n	8003f86 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003f80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f84:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003f8e:	d007      	beq.n	8003fa0 <HAL_SPI_Init+0xa0>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f98:	d002      	beq.n	8003fa0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003fb0:	431a      	orrs	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	f003 0301 	and.w	r3, r3, #1
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fce:	431a      	orrs	r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	69db      	ldr	r3, [r3, #28]
 8003fd4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fe2:	ea42 0103 	orr.w	r1, r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fea:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	0c1b      	lsrs	r3, r3, #16
 8003ffc:	f003 0204 	and.w	r2, r3, #4
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004004:	f003 0310 	and.w	r3, r3, #16
 8004008:	431a      	orrs	r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	431a      	orrs	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800401c:	ea42 0103 	orr.w	r1, r2, r3
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	430a      	orrs	r2, r1
 800402c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	69da      	ldr	r2, [r3, #28]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800403c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b088      	sub	sp, #32
 800405a:	af00      	add	r7, sp, #0
 800405c:	60f8      	str	r0, [r7, #12]
 800405e:	60b9      	str	r1, [r7, #8]
 8004060:	603b      	str	r3, [r7, #0]
 8004062:	4613      	mov	r3, r2
 8004064:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004066:	2300      	movs	r3, #0
 8004068:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004070:	2b01      	cmp	r3, #1
 8004072:	d101      	bne.n	8004078 <HAL_SPI_Transmit+0x22>
 8004074:	2302      	movs	r3, #2
 8004076:	e15f      	b.n	8004338 <HAL_SPI_Transmit+0x2e2>
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004080:	f7fe f9f4 	bl	800246c <HAL_GetTick>
 8004084:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004086:	88fb      	ldrh	r3, [r7, #6]
 8004088:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b01      	cmp	r3, #1
 8004094:	d002      	beq.n	800409c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004096:	2302      	movs	r3, #2
 8004098:	77fb      	strb	r3, [r7, #31]
    goto error;
 800409a:	e148      	b.n	800432e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d002      	beq.n	80040a8 <HAL_SPI_Transmit+0x52>
 80040a2:	88fb      	ldrh	r3, [r7, #6]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d102      	bne.n	80040ae <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	77fb      	strb	r3, [r7, #31]
    goto error;
 80040ac:	e13f      	b.n	800432e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2203      	movs	r2, #3
 80040b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	68ba      	ldr	r2, [r7, #8]
 80040c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	88fa      	ldrh	r2, [r7, #6]
 80040c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	88fa      	ldrh	r2, [r7, #6]
 80040cc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2200      	movs	r2, #0
 80040d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2200      	movs	r2, #0
 80040e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2200      	movs	r2, #0
 80040ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040f8:	d10f      	bne.n	800411a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004108:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004118:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004124:	2b40      	cmp	r3, #64	@ 0x40
 8004126:	d007      	beq.n	8004138 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004136:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004140:	d94f      	bls.n	80041e2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <HAL_SPI_Transmit+0xfa>
 800414a:	8afb      	ldrh	r3, [r7, #22]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d142      	bne.n	80041d6 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004154:	881a      	ldrh	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004160:	1c9a      	adds	r2, r3, #2
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800416a:	b29b      	uxth	r3, r3
 800416c:	3b01      	subs	r3, #1
 800416e:	b29a      	uxth	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004174:	e02f      	b.n	80041d6 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b02      	cmp	r3, #2
 8004182:	d112      	bne.n	80041aa <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004188:	881a      	ldrh	r2, [r3, #0]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004194:	1c9a      	adds	r2, r3, #2
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800419e:	b29b      	uxth	r3, r3
 80041a0:	3b01      	subs	r3, #1
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041a8:	e015      	b.n	80041d6 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041aa:	f7fe f95f 	bl	800246c <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	69bb      	ldr	r3, [r7, #24]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	683a      	ldr	r2, [r7, #0]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d803      	bhi.n	80041c2 <HAL_SPI_Transmit+0x16c>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c0:	d102      	bne.n	80041c8 <HAL_SPI_Transmit+0x172>
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d106      	bne.n	80041d6 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80041d4:	e0ab      	b.n	800432e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041da:	b29b      	uxth	r3, r3
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1ca      	bne.n	8004176 <HAL_SPI_Transmit+0x120>
 80041e0:	e080      	b.n	80042e4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d002      	beq.n	80041f0 <HAL_SPI_Transmit+0x19a>
 80041ea:	8afb      	ldrh	r3, [r7, #22]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d174      	bne.n	80042da <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d912      	bls.n	8004220 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041fe:	881a      	ldrh	r2, [r3, #0]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800420a:	1c9a      	adds	r2, r3, #2
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004214:	b29b      	uxth	r3, r3
 8004216:	3b02      	subs	r3, #2
 8004218:	b29a      	uxth	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800421e:	e05c      	b.n	80042da <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	330c      	adds	r3, #12
 800422a:	7812      	ldrb	r2, [r2, #0]
 800422c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004232:	1c5a      	adds	r2, r3, #1
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800423c:	b29b      	uxth	r3, r3
 800423e:	3b01      	subs	r3, #1
 8004240:	b29a      	uxth	r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004246:	e048      	b.n	80042da <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b02      	cmp	r3, #2
 8004254:	d12b      	bne.n	80042ae <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800425a:	b29b      	uxth	r3, r3
 800425c:	2b01      	cmp	r3, #1
 800425e:	d912      	bls.n	8004286 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004264:	881a      	ldrh	r2, [r3, #0]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004270:	1c9a      	adds	r2, r3, #2
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800427a:	b29b      	uxth	r3, r3
 800427c:	3b02      	subs	r3, #2
 800427e:	b29a      	uxth	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004284:	e029      	b.n	80042da <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	330c      	adds	r3, #12
 8004290:	7812      	ldrb	r2, [r2, #0]
 8004292:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004298:	1c5a      	adds	r2, r3, #1
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	3b01      	subs	r3, #1
 80042a6:	b29a      	uxth	r2, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042ac:	e015      	b.n	80042da <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042ae:	f7fe f8dd 	bl	800246c <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	683a      	ldr	r2, [r7, #0]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d803      	bhi.n	80042c6 <HAL_SPI_Transmit+0x270>
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042c4:	d102      	bne.n	80042cc <HAL_SPI_Transmit+0x276>
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d106      	bne.n	80042da <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80042d8:	e029      	b.n	800432e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042de:	b29b      	uxth	r3, r3
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1b1      	bne.n	8004248 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042e4:	69ba      	ldr	r2, [r7, #24]
 80042e6:	6839      	ldr	r1, [r7, #0]
 80042e8:	68f8      	ldr	r0, [r7, #12]
 80042ea:	f000 fcf9 	bl	8004ce0 <SPI_EndRxTxTransaction>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d002      	beq.n	80042fa <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2220      	movs	r2, #32
 80042f8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d10a      	bne.n	8004318 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004302:	2300      	movs	r3, #0
 8004304:	613b      	str	r3, [r7, #16]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	613b      	str	r3, [r7, #16]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	613b      	str	r3, [r7, #16]
 8004316:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800431c:	2b00      	cmp	r3, #0
 800431e:	d002      	beq.n	8004326 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	77fb      	strb	r3, [r7, #31]
 8004324:	e003      	b.n	800432e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2201      	movs	r2, #1
 800432a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004336:	7ffb      	ldrb	r3, [r7, #31]
}
 8004338:	4618      	mov	r0, r3
 800433a:	3720      	adds	r7, #32
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b088      	sub	sp, #32
 8004344:	af02      	add	r7, sp, #8
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	603b      	str	r3, [r7, #0]
 800434c:	4613      	mov	r3, r2
 800434e:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004350:	2300      	movs	r3, #0
 8004352:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800435a:	b2db      	uxtb	r3, r3
 800435c:	2b01      	cmp	r3, #1
 800435e:	d002      	beq.n	8004366 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004360:	2302      	movs	r3, #2
 8004362:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004364:	e11a      	b.n	800459c <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800436e:	d112      	bne.n	8004396 <HAL_SPI_Receive+0x56>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d10e      	bne.n	8004396 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2204      	movs	r2, #4
 800437c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004380:	88fa      	ldrh	r2, [r7, #6]
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	9300      	str	r3, [sp, #0]
 8004386:	4613      	mov	r3, r2
 8004388:	68ba      	ldr	r2, [r7, #8]
 800438a:	68b9      	ldr	r1, [r7, #8]
 800438c:	68f8      	ldr	r0, [r7, #12]
 800438e:	f000 f90e 	bl	80045ae <HAL_SPI_TransmitReceive>
 8004392:	4603      	mov	r3, r0
 8004394:	e107      	b.n	80045a6 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800439c:	2b01      	cmp	r3, #1
 800439e:	d101      	bne.n	80043a4 <HAL_SPI_Receive+0x64>
 80043a0:	2302      	movs	r3, #2
 80043a2:	e100      	b.n	80045a6 <HAL_SPI_Receive+0x266>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043ac:	f7fe f85e 	bl	800246c <HAL_GetTick>
 80043b0:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d002      	beq.n	80043be <HAL_SPI_Receive+0x7e>
 80043b8:	88fb      	ldrh	r3, [r7, #6]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d102      	bne.n	80043c4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80043c2:	e0eb      	b.n	800459c <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2204      	movs	r2, #4
 80043c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	68ba      	ldr	r2, [r7, #8]
 80043d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	88fa      	ldrh	r2, [r7, #6]
 80043dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	88fa      	ldrh	r2, [r7, #6]
 80043e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800440e:	d908      	bls.n	8004422 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	685a      	ldr	r2, [r3, #4]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800441e:	605a      	str	r2, [r3, #4]
 8004420:	e007      	b.n	8004432 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	685a      	ldr	r2, [r3, #4]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004430:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800443a:	d10f      	bne.n	800445c <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800444a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800445a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004466:	2b40      	cmp	r3, #64	@ 0x40
 8004468:	d007      	beq.n	800447a <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004478:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004482:	d86f      	bhi.n	8004564 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004484:	e034      	b.n	80044f0 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	f003 0301 	and.w	r3, r3, #1
 8004490:	2b01      	cmp	r3, #1
 8004492:	d117      	bne.n	80044c4 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f103 020c 	add.w	r2, r3, #12
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a0:	7812      	ldrb	r2, [r2, #0]
 80044a2:	b2d2      	uxtb	r2, r2
 80044a4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044aa:	1c5a      	adds	r2, r3, #1
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	3b01      	subs	r3, #1
 80044ba:	b29a      	uxth	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80044c2:	e015      	b.n	80044f0 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044c4:	f7fd ffd2 	bl	800246c <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	683a      	ldr	r2, [r7, #0]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d803      	bhi.n	80044dc <HAL_SPI_Receive+0x19c>
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044da:	d102      	bne.n	80044e2 <HAL_SPI_Receive+0x1a2>
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d106      	bne.n	80044f0 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2201      	movs	r2, #1
 80044ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80044ee:	e055      	b.n	800459c <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1c4      	bne.n	8004486 <HAL_SPI_Receive+0x146>
 80044fc:	e038      	b.n	8004570 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	2b01      	cmp	r3, #1
 800450a:	d115      	bne.n	8004538 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68da      	ldr	r2, [r3, #12]
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004516:	b292      	uxth	r2, r2
 8004518:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451e:	1c9a      	adds	r2, r3, #2
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800452a:	b29b      	uxth	r3, r3
 800452c:	3b01      	subs	r3, #1
 800452e:	b29a      	uxth	r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004536:	e015      	b.n	8004564 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004538:	f7fd ff98 	bl	800246c <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	429a      	cmp	r2, r3
 8004546:	d803      	bhi.n	8004550 <HAL_SPI_Receive+0x210>
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800454e:	d102      	bne.n	8004556 <HAL_SPI_Receive+0x216>
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d106      	bne.n	8004564 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2201      	movs	r2, #1
 800455e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004562:	e01b      	b.n	800459c <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800456a:	b29b      	uxth	r3, r3
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1c6      	bne.n	80044fe <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004570:	693a      	ldr	r2, [r7, #16]
 8004572:	6839      	ldr	r1, [r7, #0]
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 fb5b 	bl	8004c30 <SPI_EndRxTransaction>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d002      	beq.n	8004586 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2220      	movs	r2, #32
 8004584:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800458a:	2b00      	cmp	r3, #0
 800458c:	d002      	beq.n	8004594 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	75fb      	strb	r3, [r7, #23]
 8004592:	e003      	b.n	800459c <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80045a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3718      	adds	r7, #24
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}

080045ae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80045ae:	b580      	push	{r7, lr}
 80045b0:	b08a      	sub	sp, #40	@ 0x28
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	60f8      	str	r0, [r7, #12]
 80045b6:	60b9      	str	r1, [r7, #8]
 80045b8:	607a      	str	r2, [r7, #4]
 80045ba:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045bc:	2301      	movs	r3, #1
 80045be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80045c0:	2300      	movs	r3, #0
 80045c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d101      	bne.n	80045d4 <HAL_SPI_TransmitReceive+0x26>
 80045d0:	2302      	movs	r3, #2
 80045d2:	e20a      	b.n	80049ea <HAL_SPI_TransmitReceive+0x43c>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045dc:	f7fd ff46 	bl	800246c <HAL_GetTick>
 80045e0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80045e8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80045f0:	887b      	ldrh	r3, [r7, #2]
 80045f2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80045f4:	887b      	ldrh	r3, [r7, #2]
 80045f6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80045f8:	7efb      	ldrb	r3, [r7, #27]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d00e      	beq.n	800461c <HAL_SPI_TransmitReceive+0x6e>
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004604:	d106      	bne.n	8004614 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d102      	bne.n	8004614 <HAL_SPI_TransmitReceive+0x66>
 800460e:	7efb      	ldrb	r3, [r7, #27]
 8004610:	2b04      	cmp	r3, #4
 8004612:	d003      	beq.n	800461c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004614:	2302      	movs	r3, #2
 8004616:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800461a:	e1e0      	b.n	80049de <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d005      	beq.n	800462e <HAL_SPI_TransmitReceive+0x80>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d002      	beq.n	800462e <HAL_SPI_TransmitReceive+0x80>
 8004628:	887b      	ldrh	r3, [r7, #2]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d103      	bne.n	8004636 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004634:	e1d3      	b.n	80049de <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b04      	cmp	r3, #4
 8004640:	d003      	beq.n	800464a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2205      	movs	r2, #5
 8004646:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	887a      	ldrh	r2, [r7, #2]
 800465a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	887a      	ldrh	r2, [r7, #2]
 8004662:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	887a      	ldrh	r2, [r7, #2]
 8004670:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	887a      	ldrh	r2, [r7, #2]
 8004676:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800468c:	d802      	bhi.n	8004694 <HAL_SPI_TransmitReceive+0xe6>
 800468e:	8a3b      	ldrh	r3, [r7, #16]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d908      	bls.n	80046a6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	685a      	ldr	r2, [r3, #4]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80046a2:	605a      	str	r2, [r3, #4]
 80046a4:	e007      	b.n	80046b6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	685a      	ldr	r2, [r3, #4]
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046b4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046c0:	2b40      	cmp	r3, #64	@ 0x40
 80046c2:	d007      	beq.n	80046d4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80046dc:	f240 8081 	bls.w	80047e2 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d002      	beq.n	80046ee <HAL_SPI_TransmitReceive+0x140>
 80046e8:	8a7b      	ldrh	r3, [r7, #18]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d16d      	bne.n	80047ca <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f2:	881a      	ldrh	r2, [r3, #0]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fe:	1c9a      	adds	r2, r3, #2
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004708:	b29b      	uxth	r3, r3
 800470a:	3b01      	subs	r3, #1
 800470c:	b29a      	uxth	r2, r3
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004712:	e05a      	b.n	80047ca <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b02      	cmp	r3, #2
 8004720:	d11b      	bne.n	800475a <HAL_SPI_TransmitReceive+0x1ac>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004726:	b29b      	uxth	r3, r3
 8004728:	2b00      	cmp	r3, #0
 800472a:	d016      	beq.n	800475a <HAL_SPI_TransmitReceive+0x1ac>
 800472c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800472e:	2b01      	cmp	r3, #1
 8004730:	d113      	bne.n	800475a <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004736:	881a      	ldrh	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004742:	1c9a      	adds	r2, r3, #2
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800474c:	b29b      	uxth	r3, r3
 800474e:	3b01      	subs	r3, #1
 8004750:	b29a      	uxth	r2, r3
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004756:	2300      	movs	r3, #0
 8004758:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f003 0301 	and.w	r3, r3, #1
 8004764:	2b01      	cmp	r3, #1
 8004766:	d11c      	bne.n	80047a2 <HAL_SPI_TransmitReceive+0x1f4>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800476e:	b29b      	uxth	r3, r3
 8004770:	2b00      	cmp	r3, #0
 8004772:	d016      	beq.n	80047a2 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477e:	b292      	uxth	r2, r2
 8004780:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004786:	1c9a      	adds	r2, r3, #2
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004792:	b29b      	uxth	r3, r3
 8004794:	3b01      	subs	r3, #1
 8004796:	b29a      	uxth	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800479e:	2301      	movs	r3, #1
 80047a0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80047a2:	f7fd fe63 	bl	800246c <HAL_GetTick>
 80047a6:	4602      	mov	r2, r0
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d80b      	bhi.n	80047ca <HAL_SPI_TransmitReceive+0x21c>
 80047b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b8:	d007      	beq.n	80047ca <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80047c8:	e109      	b.n	80049de <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d19f      	bne.n	8004714 <HAL_SPI_TransmitReceive+0x166>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80047da:	b29b      	uxth	r3, r3
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d199      	bne.n	8004714 <HAL_SPI_TransmitReceive+0x166>
 80047e0:	e0e3      	b.n	80049aa <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d003      	beq.n	80047f2 <HAL_SPI_TransmitReceive+0x244>
 80047ea:	8a7b      	ldrh	r3, [r7, #18]
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	f040 80cf 	bne.w	8004990 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d912      	bls.n	8004822 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004800:	881a      	ldrh	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480c:	1c9a      	adds	r2, r3, #2
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004816:	b29b      	uxth	r3, r3
 8004818:	3b02      	subs	r3, #2
 800481a:	b29a      	uxth	r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004820:	e0b6      	b.n	8004990 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	330c      	adds	r3, #12
 800482c:	7812      	ldrb	r2, [r2, #0]
 800482e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004834:	1c5a      	adds	r2, r3, #1
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800483e:	b29b      	uxth	r3, r3
 8004840:	3b01      	subs	r3, #1
 8004842:	b29a      	uxth	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004848:	e0a2      	b.n	8004990 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	f003 0302 	and.w	r3, r3, #2
 8004854:	2b02      	cmp	r3, #2
 8004856:	d134      	bne.n	80048c2 <HAL_SPI_TransmitReceive+0x314>
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800485c:	b29b      	uxth	r3, r3
 800485e:	2b00      	cmp	r3, #0
 8004860:	d02f      	beq.n	80048c2 <HAL_SPI_TransmitReceive+0x314>
 8004862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004864:	2b01      	cmp	r3, #1
 8004866:	d12c      	bne.n	80048c2 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800486c:	b29b      	uxth	r3, r3
 800486e:	2b01      	cmp	r3, #1
 8004870:	d912      	bls.n	8004898 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004876:	881a      	ldrh	r2, [r3, #0]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004882:	1c9a      	adds	r2, r3, #2
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800488c:	b29b      	uxth	r3, r3
 800488e:	3b02      	subs	r3, #2
 8004890:	b29a      	uxth	r2, r3
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004896:	e012      	b.n	80048be <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	330c      	adds	r3, #12
 80048a2:	7812      	ldrb	r2, [r2, #0]
 80048a4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048aa:	1c5a      	adds	r2, r3, #1
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	3b01      	subs	r3, #1
 80048b8:	b29a      	uxth	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048be:	2300      	movs	r3, #0
 80048c0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f003 0301 	and.w	r3, r3, #1
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d148      	bne.n	8004962 <HAL_SPI_TransmitReceive+0x3b4>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d042      	beq.n	8004962 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d923      	bls.n	8004930 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68da      	ldr	r2, [r3, #12]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f2:	b292      	uxth	r2, r2
 80048f4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048fa:	1c9a      	adds	r2, r3, #2
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004906:	b29b      	uxth	r3, r3
 8004908:	3b02      	subs	r3, #2
 800490a:	b29a      	uxth	r2, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004918:	b29b      	uxth	r3, r3
 800491a:	2b01      	cmp	r3, #1
 800491c:	d81f      	bhi.n	800495e <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	685a      	ldr	r2, [r3, #4]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800492c:	605a      	str	r2, [r3, #4]
 800492e:	e016      	b.n	800495e <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f103 020c 	add.w	r2, r3, #12
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800493c:	7812      	ldrb	r2, [r2, #0]
 800493e:	b2d2      	uxtb	r2, r2
 8004940:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004946:	1c5a      	adds	r2, r3, #1
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004952:	b29b      	uxth	r3, r3
 8004954:	3b01      	subs	r3, #1
 8004956:	b29a      	uxth	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800495e:	2301      	movs	r3, #1
 8004960:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004962:	f7fd fd83 	bl	800246c <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800496e:	429a      	cmp	r2, r3
 8004970:	d803      	bhi.n	800497a <HAL_SPI_TransmitReceive+0x3cc>
 8004972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004978:	d102      	bne.n	8004980 <HAL_SPI_TransmitReceive+0x3d2>
 800497a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497c:	2b00      	cmp	r3, #0
 800497e:	d107      	bne.n	8004990 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2201      	movs	r2, #1
 800498a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800498e:	e026      	b.n	80049de <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004994:	b29b      	uxth	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	f47f af57 	bne.w	800484a <HAL_SPI_TransmitReceive+0x29c>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f47f af50 	bne.w	800484a <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049aa:	69fa      	ldr	r2, [r7, #28]
 80049ac:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f000 f996 	bl	8004ce0 <SPI_EndRxTxTransaction>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d005      	beq.n	80049c6 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2220      	movs	r2, #32
 80049c4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d003      	beq.n	80049d6 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049d4:	e003      	b.n	80049de <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2201      	movs	r2, #1
 80049da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80049e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3728      	adds	r7, #40	@ 0x28
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
	...

080049f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b088      	sub	sp, #32
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	603b      	str	r3, [r7, #0]
 8004a00:	4613      	mov	r3, r2
 8004a02:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a04:	f7fd fd32 	bl	800246c <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a0c:	1a9b      	subs	r3, r3, r2
 8004a0e:	683a      	ldr	r2, [r7, #0]
 8004a10:	4413      	add	r3, r2
 8004a12:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a14:	f7fd fd2a 	bl	800246c <HAL_GetTick>
 8004a18:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a1a:	4b39      	ldr	r3, [pc, #228]	@ (8004b00 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	015b      	lsls	r3, r3, #5
 8004a20:	0d1b      	lsrs	r3, r3, #20
 8004a22:	69fa      	ldr	r2, [r7, #28]
 8004a24:	fb02 f303 	mul.w	r3, r2, r3
 8004a28:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a2a:	e054      	b.n	8004ad6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a32:	d050      	beq.n	8004ad6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a34:	f7fd fd1a 	bl	800246c <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	69fa      	ldr	r2, [r7, #28]
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d902      	bls.n	8004a4a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d13d      	bne.n	8004ac6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004a58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a62:	d111      	bne.n	8004a88 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a6c:	d004      	beq.n	8004a78 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a76:	d107      	bne.n	8004a88 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a90:	d10f      	bne.n	8004ab2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004aa0:	601a      	str	r2, [r3, #0]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ab0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e017      	b.n	8004af6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d101      	bne.n	8004ad0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004acc:	2300      	movs	r3, #0
 8004ace:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	689a      	ldr	r2, [r3, #8]
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	4013      	ands	r3, r2
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	bf0c      	ite	eq
 8004ae6:	2301      	moveq	r3, #1
 8004ae8:	2300      	movne	r3, #0
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	461a      	mov	r2, r3
 8004aee:	79fb      	ldrb	r3, [r7, #7]
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d19b      	bne.n	8004a2c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004af4:	2300      	movs	r3, #0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3720      	adds	r7, #32
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	20000000 	.word	0x20000000

08004b04 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b08a      	sub	sp, #40	@ 0x28
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
 8004b10:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004b12:	2300      	movs	r3, #0
 8004b14:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004b16:	f7fd fca9 	bl	800246c <HAL_GetTick>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b1e:	1a9b      	subs	r3, r3, r2
 8004b20:	683a      	ldr	r2, [r7, #0]
 8004b22:	4413      	add	r3, r2
 8004b24:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004b26:	f7fd fca1 	bl	800246c <HAL_GetTick>
 8004b2a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	330c      	adds	r3, #12
 8004b32:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004b34:	4b3d      	ldr	r3, [pc, #244]	@ (8004c2c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	4613      	mov	r3, r2
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	4413      	add	r3, r2
 8004b3e:	00da      	lsls	r2, r3, #3
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	0d1b      	lsrs	r3, r3, #20
 8004b44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b46:	fb02 f303 	mul.w	r3, r2, r3
 8004b4a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004b4c:	e060      	b.n	8004c10 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004b54:	d107      	bne.n	8004b66 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d104      	bne.n	8004b66 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	781b      	ldrb	r3, [r3, #0]
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004b64:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b6c:	d050      	beq.n	8004c10 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b6e:	f7fd fc7d 	bl	800246c <HAL_GetTick>
 8004b72:	4602      	mov	r2, r0
 8004b74:	6a3b      	ldr	r3, [r7, #32]
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d902      	bls.n	8004b84 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d13d      	bne.n	8004c00 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685a      	ldr	r2, [r3, #4]
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b92:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b9c:	d111      	bne.n	8004bc2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ba6:	d004      	beq.n	8004bb2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bb0:	d107      	bne.n	8004bc2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bc0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bca:	d10f      	bne.n	8004bec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bda:	601a      	str	r2, [r3, #0]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e010      	b.n	8004c22 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c00:	69bb      	ldr	r3, [r7, #24]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004c06:	2300      	movs	r3, #0
 8004c08:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	689a      	ldr	r2, [r3, #8]
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d196      	bne.n	8004b4e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3728      	adds	r7, #40	@ 0x28
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	20000000 	.word	0x20000000

08004c30 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af02      	add	r7, sp, #8
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c44:	d111      	bne.n	8004c6a <SPI_EndRxTransaction+0x3a>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c4e:	d004      	beq.n	8004c5a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c58:	d107      	bne.n	8004c6a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c68:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	9300      	str	r3, [sp, #0]
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	2200      	movs	r2, #0
 8004c72:	2180      	movs	r1, #128	@ 0x80
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f7ff febd 	bl	80049f4 <SPI_WaitFlagStateUntilTimeout>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d007      	beq.n	8004c90 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c84:	f043 0220 	orr.w	r2, r3, #32
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	e023      	b.n	8004cd8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c98:	d11d      	bne.n	8004cd6 <SPI_EndRxTransaction+0xa6>
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ca2:	d004      	beq.n	8004cae <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cac:	d113      	bne.n	8004cd6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004cba:	68f8      	ldr	r0, [r7, #12]
 8004cbc:	f7ff ff22 	bl	8004b04 <SPI_WaitFifoStateUntilTimeout>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d007      	beq.n	8004cd6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cca:	f043 0220 	orr.w	r2, r3, #32
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e000      	b.n	8004cd8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004cd6:	2300      	movs	r3, #0
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3710      	adds	r7, #16
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}

08004ce0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af02      	add	r7, sp, #8
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	9300      	str	r3, [sp, #0]
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f7ff ff03 	bl	8004b04 <SPI_WaitFifoStateUntilTimeout>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d007      	beq.n	8004d14 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d08:	f043 0220 	orr.w	r2, r3, #32
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e027      	b.n	8004d64 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	9300      	str	r3, [sp, #0]
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	2180      	movs	r1, #128	@ 0x80
 8004d1e:	68f8      	ldr	r0, [r7, #12]
 8004d20:	f7ff fe68 	bl	80049f4 <SPI_WaitFlagStateUntilTimeout>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d007      	beq.n	8004d3a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d2e:	f043 0220 	orr.w	r2, r3, #32
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e014      	b.n	8004d64 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	9300      	str	r3, [sp, #0]
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004d46:	68f8      	ldr	r0, [r7, #12]
 8004d48:	f7ff fedc 	bl	8004b04 <SPI_WaitFifoStateUntilTimeout>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d007      	beq.n	8004d62 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d56:	f043 0220 	orr.w	r2, r3, #32
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e000      	b.n	8004d64 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3710      	adds	r7, #16
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d101      	bne.n	8004d7e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e049      	b.n	8004e12 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d106      	bne.n	8004d98 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f7fd f850 	bl	8001e38 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2202      	movs	r2, #2
 8004d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	3304      	adds	r3, #4
 8004da8:	4619      	mov	r1, r3
 8004daa:	4610      	mov	r0, r2
 8004dac:	f000 faf0 	bl	8005390 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3708      	adds	r7, #8
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
	...

08004e1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d109      	bne.n	8004e40 <HAL_TIM_PWM_Start+0x24>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	bf14      	ite	ne
 8004e38:	2301      	movne	r3, #1
 8004e3a:	2300      	moveq	r3, #0
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	e03c      	b.n	8004eba <HAL_TIM_PWM_Start+0x9e>
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	2b04      	cmp	r3, #4
 8004e44:	d109      	bne.n	8004e5a <HAL_TIM_PWM_Start+0x3e>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	bf14      	ite	ne
 8004e52:	2301      	movne	r3, #1
 8004e54:	2300      	moveq	r3, #0
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	e02f      	b.n	8004eba <HAL_TIM_PWM_Start+0x9e>
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	2b08      	cmp	r3, #8
 8004e5e:	d109      	bne.n	8004e74 <HAL_TIM_PWM_Start+0x58>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	bf14      	ite	ne
 8004e6c:	2301      	movne	r3, #1
 8004e6e:	2300      	moveq	r3, #0
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	e022      	b.n	8004eba <HAL_TIM_PWM_Start+0x9e>
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	2b0c      	cmp	r3, #12
 8004e78:	d109      	bne.n	8004e8e <HAL_TIM_PWM_Start+0x72>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e80:	b2db      	uxtb	r3, r3
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	bf14      	ite	ne
 8004e86:	2301      	movne	r3, #1
 8004e88:	2300      	moveq	r3, #0
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	e015      	b.n	8004eba <HAL_TIM_PWM_Start+0x9e>
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	2b10      	cmp	r3, #16
 8004e92:	d109      	bne.n	8004ea8 <HAL_TIM_PWM_Start+0x8c>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	bf14      	ite	ne
 8004ea0:	2301      	movne	r3, #1
 8004ea2:	2300      	moveq	r3, #0
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	e008      	b.n	8004eba <HAL_TIM_PWM_Start+0x9e>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004eae:	b2db      	uxtb	r3, r3
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	bf14      	ite	ne
 8004eb4:	2301      	movne	r3, #1
 8004eb6:	2300      	moveq	r3, #0
 8004eb8:	b2db      	uxtb	r3, r3
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d001      	beq.n	8004ec2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e097      	b.n	8004ff2 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d104      	bne.n	8004ed2 <HAL_TIM_PWM_Start+0xb6>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2202      	movs	r2, #2
 8004ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ed0:	e023      	b.n	8004f1a <HAL_TIM_PWM_Start+0xfe>
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2b04      	cmp	r3, #4
 8004ed6:	d104      	bne.n	8004ee2 <HAL_TIM_PWM_Start+0xc6>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2202      	movs	r2, #2
 8004edc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ee0:	e01b      	b.n	8004f1a <HAL_TIM_PWM_Start+0xfe>
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	2b08      	cmp	r3, #8
 8004ee6:	d104      	bne.n	8004ef2 <HAL_TIM_PWM_Start+0xd6>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2202      	movs	r2, #2
 8004eec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ef0:	e013      	b.n	8004f1a <HAL_TIM_PWM_Start+0xfe>
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	2b0c      	cmp	r3, #12
 8004ef6:	d104      	bne.n	8004f02 <HAL_TIM_PWM_Start+0xe6>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2202      	movs	r2, #2
 8004efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f00:	e00b      	b.n	8004f1a <HAL_TIM_PWM_Start+0xfe>
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	2b10      	cmp	r3, #16
 8004f06:	d104      	bne.n	8004f12 <HAL_TIM_PWM_Start+0xf6>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2202      	movs	r2, #2
 8004f0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f10:	e003      	b.n	8004f1a <HAL_TIM_PWM_Start+0xfe>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2202      	movs	r2, #2
 8004f16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	6839      	ldr	r1, [r7, #0]
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 fdc6 	bl	8005ab4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a33      	ldr	r2, [pc, #204]	@ (8004ffc <HAL_TIM_PWM_Start+0x1e0>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d013      	beq.n	8004f5a <HAL_TIM_PWM_Start+0x13e>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a32      	ldr	r2, [pc, #200]	@ (8005000 <HAL_TIM_PWM_Start+0x1e4>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d00e      	beq.n	8004f5a <HAL_TIM_PWM_Start+0x13e>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a30      	ldr	r2, [pc, #192]	@ (8005004 <HAL_TIM_PWM_Start+0x1e8>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d009      	beq.n	8004f5a <HAL_TIM_PWM_Start+0x13e>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a2f      	ldr	r2, [pc, #188]	@ (8005008 <HAL_TIM_PWM_Start+0x1ec>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d004      	beq.n	8004f5a <HAL_TIM_PWM_Start+0x13e>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a2d      	ldr	r2, [pc, #180]	@ (800500c <HAL_TIM_PWM_Start+0x1f0>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d101      	bne.n	8004f5e <HAL_TIM_PWM_Start+0x142>
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e000      	b.n	8004f60 <HAL_TIM_PWM_Start+0x144>
 8004f5e:	2300      	movs	r3, #0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d007      	beq.n	8004f74 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f72:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a20      	ldr	r2, [pc, #128]	@ (8004ffc <HAL_TIM_PWM_Start+0x1e0>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d018      	beq.n	8004fb0 <HAL_TIM_PWM_Start+0x194>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f86:	d013      	beq.n	8004fb0 <HAL_TIM_PWM_Start+0x194>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a20      	ldr	r2, [pc, #128]	@ (8005010 <HAL_TIM_PWM_Start+0x1f4>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d00e      	beq.n	8004fb0 <HAL_TIM_PWM_Start+0x194>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a1f      	ldr	r2, [pc, #124]	@ (8005014 <HAL_TIM_PWM_Start+0x1f8>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d009      	beq.n	8004fb0 <HAL_TIM_PWM_Start+0x194>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a17      	ldr	r2, [pc, #92]	@ (8005000 <HAL_TIM_PWM_Start+0x1e4>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d004      	beq.n	8004fb0 <HAL_TIM_PWM_Start+0x194>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a16      	ldr	r2, [pc, #88]	@ (8005004 <HAL_TIM_PWM_Start+0x1e8>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d115      	bne.n	8004fdc <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	689a      	ldr	r2, [r3, #8]
 8004fb6:	4b18      	ldr	r3, [pc, #96]	@ (8005018 <HAL_TIM_PWM_Start+0x1fc>)
 8004fb8:	4013      	ands	r3, r2
 8004fba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2b06      	cmp	r3, #6
 8004fc0:	d015      	beq.n	8004fee <HAL_TIM_PWM_Start+0x1d2>
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fc8:	d011      	beq.n	8004fee <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f042 0201 	orr.w	r2, r2, #1
 8004fd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fda:	e008      	b.n	8004fee <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f042 0201 	orr.w	r2, r2, #1
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	e000      	b.n	8004ff0 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ff0:	2300      	movs	r3, #0
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3710      	adds	r7, #16
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	40012c00 	.word	0x40012c00
 8005000:	40013400 	.word	0x40013400
 8005004:	40014000 	.word	0x40014000
 8005008:	40014400 	.word	0x40014400
 800500c:	40014800 	.word	0x40014800
 8005010:	40000400 	.word	0x40000400
 8005014:	40000800 	.word	0x40000800
 8005018:	00010007 	.word	0x00010007

0800501c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d101      	bne.n	8005030 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e097      	b.n	8005160 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005036:	b2db      	uxtb	r3, r3
 8005038:	2b00      	cmp	r3, #0
 800503a:	d106      	bne.n	800504a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f7fc ff61 	bl	8001f0c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2202      	movs	r2, #2
 800504e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	6812      	ldr	r2, [r2, #0]
 800505c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005060:	f023 0307 	bic.w	r3, r3, #7
 8005064:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	3304      	adds	r3, #4
 800506e:	4619      	mov	r1, r3
 8005070:	4610      	mov	r0, r2
 8005072:	f000 f98d 	bl	8005390 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	6a1b      	ldr	r3, [r3, #32]
 800508c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	697a      	ldr	r2, [r7, #20]
 8005094:	4313      	orrs	r3, r2
 8005096:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800509e:	f023 0303 	bic.w	r3, r3, #3
 80050a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	689a      	ldr	r2, [r3, #8]
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	021b      	lsls	r3, r3, #8
 80050ae:	4313      	orrs	r3, r2
 80050b0:	693a      	ldr	r2, [r7, #16]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80050bc:	f023 030c 	bic.w	r3, r3, #12
 80050c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	68da      	ldr	r2, [r3, #12]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	69db      	ldr	r3, [r3, #28]
 80050d6:	021b      	lsls	r3, r3, #8
 80050d8:	4313      	orrs	r3, r2
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	4313      	orrs	r3, r2
 80050de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	011a      	lsls	r2, r3, #4
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	6a1b      	ldr	r3, [r3, #32]
 80050ea:	031b      	lsls	r3, r3, #12
 80050ec:	4313      	orrs	r3, r2
 80050ee:	693a      	ldr	r2, [r7, #16]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80050fa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005102:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685a      	ldr	r2, [r3, #4]
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	695b      	ldr	r3, [r3, #20]
 800510c:	011b      	lsls	r3, r3, #4
 800510e:	4313      	orrs	r3, r2
 8005110:	68fa      	ldr	r2, [r7, #12]
 8005112:	4313      	orrs	r3, r2
 8005114:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	697a      	ldr	r2, [r7, #20]
 800511c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	693a      	ldr	r2, [r7, #16]
 8005124:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2201      	movs	r2, #1
 800513a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2201      	movs	r2, #1
 800514a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800515e:	2300      	movs	r3, #0
}
 8005160:	4618      	mov	r0, r3
 8005162:	3718      	adds	r7, #24
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b086      	sub	sp, #24
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005174:	2300      	movs	r3, #0
 8005176:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800517e:	2b01      	cmp	r3, #1
 8005180:	d101      	bne.n	8005186 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005182:	2302      	movs	r3, #2
 8005184:	e0ff      	b.n	8005386 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2b14      	cmp	r3, #20
 8005192:	f200 80f0 	bhi.w	8005376 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005196:	a201      	add	r2, pc, #4	@ (adr r2, 800519c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800519c:	080051f1 	.word	0x080051f1
 80051a0:	08005377 	.word	0x08005377
 80051a4:	08005377 	.word	0x08005377
 80051a8:	08005377 	.word	0x08005377
 80051ac:	08005231 	.word	0x08005231
 80051b0:	08005377 	.word	0x08005377
 80051b4:	08005377 	.word	0x08005377
 80051b8:	08005377 	.word	0x08005377
 80051bc:	08005273 	.word	0x08005273
 80051c0:	08005377 	.word	0x08005377
 80051c4:	08005377 	.word	0x08005377
 80051c8:	08005377 	.word	0x08005377
 80051cc:	080052b3 	.word	0x080052b3
 80051d0:	08005377 	.word	0x08005377
 80051d4:	08005377 	.word	0x08005377
 80051d8:	08005377 	.word	0x08005377
 80051dc:	080052f5 	.word	0x080052f5
 80051e0:	08005377 	.word	0x08005377
 80051e4:	08005377 	.word	0x08005377
 80051e8:	08005377 	.word	0x08005377
 80051ec:	08005335 	.word	0x08005335
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68b9      	ldr	r1, [r7, #8]
 80051f6:	4618      	mov	r0, r3
 80051f8:	f000 f966 	bl	80054c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	699a      	ldr	r2, [r3, #24]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f042 0208 	orr.w	r2, r2, #8
 800520a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	699a      	ldr	r2, [r3, #24]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f022 0204 	bic.w	r2, r2, #4
 800521a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6999      	ldr	r1, [r3, #24]
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	691a      	ldr	r2, [r3, #16]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	430a      	orrs	r2, r1
 800522c:	619a      	str	r2, [r3, #24]
      break;
 800522e:	e0a5      	b.n	800537c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68b9      	ldr	r1, [r7, #8]
 8005236:	4618      	mov	r0, r3
 8005238:	f000 f9d6 	bl	80055e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	699a      	ldr	r2, [r3, #24]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800524a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	699a      	ldr	r2, [r3, #24]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800525a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6999      	ldr	r1, [r3, #24]
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	021a      	lsls	r2, r3, #8
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	430a      	orrs	r2, r1
 800526e:	619a      	str	r2, [r3, #24]
      break;
 8005270:	e084      	b.n	800537c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68b9      	ldr	r1, [r7, #8]
 8005278:	4618      	mov	r0, r3
 800527a:	f000 fa3f 	bl	80056fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	69da      	ldr	r2, [r3, #28]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f042 0208 	orr.w	r2, r2, #8
 800528c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	69da      	ldr	r2, [r3, #28]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f022 0204 	bic.w	r2, r2, #4
 800529c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	69d9      	ldr	r1, [r3, #28]
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	691a      	ldr	r2, [r3, #16]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	430a      	orrs	r2, r1
 80052ae:	61da      	str	r2, [r3, #28]
      break;
 80052b0:	e064      	b.n	800537c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68b9      	ldr	r1, [r7, #8]
 80052b8:	4618      	mov	r0, r3
 80052ba:	f000 faa7 	bl	800580c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	69da      	ldr	r2, [r3, #28]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	69da      	ldr	r2, [r3, #28]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	69d9      	ldr	r1, [r3, #28]
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	691b      	ldr	r3, [r3, #16]
 80052e8:	021a      	lsls	r2, r3, #8
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	430a      	orrs	r2, r1
 80052f0:	61da      	str	r2, [r3, #28]
      break;
 80052f2:	e043      	b.n	800537c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68b9      	ldr	r1, [r7, #8]
 80052fa:	4618      	mov	r0, r3
 80052fc:	f000 fb10 	bl	8005920 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f042 0208 	orr.w	r2, r2, #8
 800530e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 0204 	bic.w	r2, r2, #4
 800531e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	691a      	ldr	r2, [r3, #16]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	430a      	orrs	r2, r1
 8005330:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005332:	e023      	b.n	800537c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68b9      	ldr	r1, [r7, #8]
 800533a:	4618      	mov	r0, r3
 800533c:	f000 fb54 	bl	80059e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800534e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800535e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	021a      	lsls	r2, r3, #8
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	430a      	orrs	r2, r1
 8005372:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005374:	e002      	b.n	800537c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	75fb      	strb	r3, [r7, #23]
      break;
 800537a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005384:	7dfb      	ldrb	r3, [r7, #23]
}
 8005386:	4618      	mov	r0, r3
 8005388:	3718      	adds	r7, #24
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop

08005390 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005390:	b480      	push	{r7}
 8005392:	b085      	sub	sp, #20
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
 8005398:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4a42      	ldr	r2, [pc, #264]	@ (80054ac <TIM_Base_SetConfig+0x11c>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d00f      	beq.n	80053c8 <TIM_Base_SetConfig+0x38>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053ae:	d00b      	beq.n	80053c8 <TIM_Base_SetConfig+0x38>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a3f      	ldr	r2, [pc, #252]	@ (80054b0 <TIM_Base_SetConfig+0x120>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d007      	beq.n	80053c8 <TIM_Base_SetConfig+0x38>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a3e      	ldr	r2, [pc, #248]	@ (80054b4 <TIM_Base_SetConfig+0x124>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d003      	beq.n	80053c8 <TIM_Base_SetConfig+0x38>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a3d      	ldr	r2, [pc, #244]	@ (80054b8 <TIM_Base_SetConfig+0x128>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d108      	bne.n	80053da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	68fa      	ldr	r2, [r7, #12]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a33      	ldr	r2, [pc, #204]	@ (80054ac <TIM_Base_SetConfig+0x11c>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d01b      	beq.n	800541a <TIM_Base_SetConfig+0x8a>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053e8:	d017      	beq.n	800541a <TIM_Base_SetConfig+0x8a>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a30      	ldr	r2, [pc, #192]	@ (80054b0 <TIM_Base_SetConfig+0x120>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d013      	beq.n	800541a <TIM_Base_SetConfig+0x8a>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a2f      	ldr	r2, [pc, #188]	@ (80054b4 <TIM_Base_SetConfig+0x124>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d00f      	beq.n	800541a <TIM_Base_SetConfig+0x8a>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a2e      	ldr	r2, [pc, #184]	@ (80054b8 <TIM_Base_SetConfig+0x128>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d00b      	beq.n	800541a <TIM_Base_SetConfig+0x8a>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a2d      	ldr	r2, [pc, #180]	@ (80054bc <TIM_Base_SetConfig+0x12c>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d007      	beq.n	800541a <TIM_Base_SetConfig+0x8a>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a2c      	ldr	r2, [pc, #176]	@ (80054c0 <TIM_Base_SetConfig+0x130>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d003      	beq.n	800541a <TIM_Base_SetConfig+0x8a>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a2b      	ldr	r2, [pc, #172]	@ (80054c4 <TIM_Base_SetConfig+0x134>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d108      	bne.n	800542c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005420:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	4313      	orrs	r3, r2
 800542a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	4313      	orrs	r3, r2
 8005438:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	68fa      	ldr	r2, [r7, #12]
 800543e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	689a      	ldr	r2, [r3, #8]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a16      	ldr	r2, [pc, #88]	@ (80054ac <TIM_Base_SetConfig+0x11c>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d00f      	beq.n	8005478 <TIM_Base_SetConfig+0xe8>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a17      	ldr	r2, [pc, #92]	@ (80054b8 <TIM_Base_SetConfig+0x128>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d00b      	beq.n	8005478 <TIM_Base_SetConfig+0xe8>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a16      	ldr	r2, [pc, #88]	@ (80054bc <TIM_Base_SetConfig+0x12c>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d007      	beq.n	8005478 <TIM_Base_SetConfig+0xe8>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a15      	ldr	r2, [pc, #84]	@ (80054c0 <TIM_Base_SetConfig+0x130>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d003      	beq.n	8005478 <TIM_Base_SetConfig+0xe8>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a14      	ldr	r2, [pc, #80]	@ (80054c4 <TIM_Base_SetConfig+0x134>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d103      	bne.n	8005480 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	691a      	ldr	r2, [r3, #16]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	691b      	ldr	r3, [r3, #16]
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b01      	cmp	r3, #1
 8005490:	d105      	bne.n	800549e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	691b      	ldr	r3, [r3, #16]
 8005496:	f023 0201 	bic.w	r2, r3, #1
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	611a      	str	r2, [r3, #16]
  }
}
 800549e:	bf00      	nop
 80054a0:	3714      	adds	r7, #20
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	40012c00 	.word	0x40012c00
 80054b0:	40000400 	.word	0x40000400
 80054b4:	40000800 	.word	0x40000800
 80054b8:	40013400 	.word	0x40013400
 80054bc:	40014000 	.word	0x40014000
 80054c0:	40014400 	.word	0x40014400
 80054c4:	40014800 	.word	0x40014800

080054c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b087      	sub	sp, #28
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	f023 0201 	bic.w	r2, r3, #1
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f023 0303 	bic.w	r3, r3, #3
 8005502:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	4313      	orrs	r3, r2
 800550c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f023 0302 	bic.w	r3, r3, #2
 8005514:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	4313      	orrs	r3, r2
 800551e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	4a2c      	ldr	r2, [pc, #176]	@ (80055d4 <TIM_OC1_SetConfig+0x10c>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d00f      	beq.n	8005548 <TIM_OC1_SetConfig+0x80>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a2b      	ldr	r2, [pc, #172]	@ (80055d8 <TIM_OC1_SetConfig+0x110>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d00b      	beq.n	8005548 <TIM_OC1_SetConfig+0x80>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a2a      	ldr	r2, [pc, #168]	@ (80055dc <TIM_OC1_SetConfig+0x114>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d007      	beq.n	8005548 <TIM_OC1_SetConfig+0x80>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a29      	ldr	r2, [pc, #164]	@ (80055e0 <TIM_OC1_SetConfig+0x118>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d003      	beq.n	8005548 <TIM_OC1_SetConfig+0x80>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a28      	ldr	r2, [pc, #160]	@ (80055e4 <TIM_OC1_SetConfig+0x11c>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d10c      	bne.n	8005562 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	f023 0308 	bic.w	r3, r3, #8
 800554e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	4313      	orrs	r3, r2
 8005558:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	f023 0304 	bic.w	r3, r3, #4
 8005560:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a1b      	ldr	r2, [pc, #108]	@ (80055d4 <TIM_OC1_SetConfig+0x10c>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d00f      	beq.n	800558a <TIM_OC1_SetConfig+0xc2>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a1a      	ldr	r2, [pc, #104]	@ (80055d8 <TIM_OC1_SetConfig+0x110>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d00b      	beq.n	800558a <TIM_OC1_SetConfig+0xc2>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a19      	ldr	r2, [pc, #100]	@ (80055dc <TIM_OC1_SetConfig+0x114>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d007      	beq.n	800558a <TIM_OC1_SetConfig+0xc2>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a18      	ldr	r2, [pc, #96]	@ (80055e0 <TIM_OC1_SetConfig+0x118>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d003      	beq.n	800558a <TIM_OC1_SetConfig+0xc2>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a17      	ldr	r2, [pc, #92]	@ (80055e4 <TIM_OC1_SetConfig+0x11c>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d111      	bne.n	80055ae <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005590:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005598:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	699b      	ldr	r3, [r3, #24]
 80055a8:	693a      	ldr	r2, [r7, #16]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	685a      	ldr	r2, [r3, #4]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	697a      	ldr	r2, [r7, #20]
 80055c6:	621a      	str	r2, [r3, #32]
}
 80055c8:	bf00      	nop
 80055ca:	371c      	adds	r7, #28
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr
 80055d4:	40012c00 	.word	0x40012c00
 80055d8:	40013400 	.word	0x40013400
 80055dc:	40014000 	.word	0x40014000
 80055e0:	40014400 	.word	0x40014400
 80055e4:	40014800 	.word	0x40014800

080055e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b087      	sub	sp, #28
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a1b      	ldr	r3, [r3, #32]
 80055f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a1b      	ldr	r3, [r3, #32]
 80055fc:	f023 0210 	bic.w	r2, r3, #16
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	699b      	ldr	r3, [r3, #24]
 800560e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005616:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800561a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005622:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	021b      	lsls	r3, r3, #8
 800562a:	68fa      	ldr	r2, [r7, #12]
 800562c:	4313      	orrs	r3, r2
 800562e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f023 0320 	bic.w	r3, r3, #32
 8005636:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	011b      	lsls	r3, r3, #4
 800563e:	697a      	ldr	r2, [r7, #20]
 8005640:	4313      	orrs	r3, r2
 8005642:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a28      	ldr	r2, [pc, #160]	@ (80056e8 <TIM_OC2_SetConfig+0x100>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d003      	beq.n	8005654 <TIM_OC2_SetConfig+0x6c>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a27      	ldr	r2, [pc, #156]	@ (80056ec <TIM_OC2_SetConfig+0x104>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d10d      	bne.n	8005670 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800565a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	011b      	lsls	r3, r3, #4
 8005662:	697a      	ldr	r2, [r7, #20]
 8005664:	4313      	orrs	r3, r2
 8005666:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800566e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4a1d      	ldr	r2, [pc, #116]	@ (80056e8 <TIM_OC2_SetConfig+0x100>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d00f      	beq.n	8005698 <TIM_OC2_SetConfig+0xb0>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a1c      	ldr	r2, [pc, #112]	@ (80056ec <TIM_OC2_SetConfig+0x104>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d00b      	beq.n	8005698 <TIM_OC2_SetConfig+0xb0>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a1b      	ldr	r2, [pc, #108]	@ (80056f0 <TIM_OC2_SetConfig+0x108>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d007      	beq.n	8005698 <TIM_OC2_SetConfig+0xb0>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a1a      	ldr	r2, [pc, #104]	@ (80056f4 <TIM_OC2_SetConfig+0x10c>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d003      	beq.n	8005698 <TIM_OC2_SetConfig+0xb0>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a19      	ldr	r2, [pc, #100]	@ (80056f8 <TIM_OC2_SetConfig+0x110>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d113      	bne.n	80056c0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800569e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	693a      	ldr	r2, [r7, #16]
 80056b0:	4313      	orrs	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	699b      	ldr	r3, [r3, #24]
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	693a      	ldr	r2, [r7, #16]
 80056bc:	4313      	orrs	r3, r2
 80056be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	693a      	ldr	r2, [r7, #16]
 80056c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	68fa      	ldr	r2, [r7, #12]
 80056ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	685a      	ldr	r2, [r3, #4]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	621a      	str	r2, [r3, #32]
}
 80056da:	bf00      	nop
 80056dc:	371c      	adds	r7, #28
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	40012c00 	.word	0x40012c00
 80056ec:	40013400 	.word	0x40013400
 80056f0:	40014000 	.word	0x40014000
 80056f4:	40014400 	.word	0x40014400
 80056f8:	40014800 	.word	0x40014800

080056fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b087      	sub	sp, #28
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a1b      	ldr	r3, [r3, #32]
 800570a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a1b      	ldr	r3, [r3, #32]
 8005710:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	69db      	ldr	r3, [r3, #28]
 8005722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800572a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800572e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f023 0303 	bic.w	r3, r3, #3
 8005736:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	4313      	orrs	r3, r2
 8005740:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005748:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	021b      	lsls	r3, r3, #8
 8005750:	697a      	ldr	r2, [r7, #20]
 8005752:	4313      	orrs	r3, r2
 8005754:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a27      	ldr	r2, [pc, #156]	@ (80057f8 <TIM_OC3_SetConfig+0xfc>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d003      	beq.n	8005766 <TIM_OC3_SetConfig+0x6a>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a26      	ldr	r2, [pc, #152]	@ (80057fc <TIM_OC3_SetConfig+0x100>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d10d      	bne.n	8005782 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800576c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	021b      	lsls	r3, r3, #8
 8005774:	697a      	ldr	r2, [r7, #20]
 8005776:	4313      	orrs	r3, r2
 8005778:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005780:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a1c      	ldr	r2, [pc, #112]	@ (80057f8 <TIM_OC3_SetConfig+0xfc>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d00f      	beq.n	80057aa <TIM_OC3_SetConfig+0xae>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a1b      	ldr	r2, [pc, #108]	@ (80057fc <TIM_OC3_SetConfig+0x100>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d00b      	beq.n	80057aa <TIM_OC3_SetConfig+0xae>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a1a      	ldr	r2, [pc, #104]	@ (8005800 <TIM_OC3_SetConfig+0x104>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d007      	beq.n	80057aa <TIM_OC3_SetConfig+0xae>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a19      	ldr	r2, [pc, #100]	@ (8005804 <TIM_OC3_SetConfig+0x108>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d003      	beq.n	80057aa <TIM_OC3_SetConfig+0xae>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a18      	ldr	r2, [pc, #96]	@ (8005808 <TIM_OC3_SetConfig+0x10c>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d113      	bne.n	80057d2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	011b      	lsls	r3, r3, #4
 80057c0:	693a      	ldr	r2, [r7, #16]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	011b      	lsls	r3, r3, #4
 80057cc:	693a      	ldr	r2, [r7, #16]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	685a      	ldr	r2, [r3, #4]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	697a      	ldr	r2, [r7, #20]
 80057ea:	621a      	str	r2, [r3, #32]
}
 80057ec:	bf00      	nop
 80057ee:	371c      	adds	r7, #28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	40012c00 	.word	0x40012c00
 80057fc:	40013400 	.word	0x40013400
 8005800:	40014000 	.word	0x40014000
 8005804:	40014400 	.word	0x40014400
 8005808:	40014800 	.word	0x40014800

0800580c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800580c:	b480      	push	{r7}
 800580e:	b087      	sub	sp, #28
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a1b      	ldr	r3, [r3, #32]
 8005820:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	69db      	ldr	r3, [r3, #28]
 8005832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800583a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800583e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005846:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	021b      	lsls	r3, r3, #8
 800584e:	68fa      	ldr	r2, [r7, #12]
 8005850:	4313      	orrs	r3, r2
 8005852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800585a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	031b      	lsls	r3, r3, #12
 8005862:	697a      	ldr	r2, [r7, #20]
 8005864:	4313      	orrs	r3, r2
 8005866:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a28      	ldr	r2, [pc, #160]	@ (800590c <TIM_OC4_SetConfig+0x100>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d003      	beq.n	8005878 <TIM_OC4_SetConfig+0x6c>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a27      	ldr	r2, [pc, #156]	@ (8005910 <TIM_OC4_SetConfig+0x104>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d10d      	bne.n	8005894 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800587e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	031b      	lsls	r3, r3, #12
 8005886:	697a      	ldr	r2, [r7, #20]
 8005888:	4313      	orrs	r3, r2
 800588a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005892:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a1d      	ldr	r2, [pc, #116]	@ (800590c <TIM_OC4_SetConfig+0x100>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d00f      	beq.n	80058bc <TIM_OC4_SetConfig+0xb0>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a1c      	ldr	r2, [pc, #112]	@ (8005910 <TIM_OC4_SetConfig+0x104>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d00b      	beq.n	80058bc <TIM_OC4_SetConfig+0xb0>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a1b      	ldr	r2, [pc, #108]	@ (8005914 <TIM_OC4_SetConfig+0x108>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d007      	beq.n	80058bc <TIM_OC4_SetConfig+0xb0>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	4a1a      	ldr	r2, [pc, #104]	@ (8005918 <TIM_OC4_SetConfig+0x10c>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d003      	beq.n	80058bc <TIM_OC4_SetConfig+0xb0>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4a19      	ldr	r2, [pc, #100]	@ (800591c <TIM_OC4_SetConfig+0x110>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d113      	bne.n	80058e4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058c2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80058ca:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	695b      	ldr	r3, [r3, #20]
 80058d0:	019b      	lsls	r3, r3, #6
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	019b      	lsls	r3, r3, #6
 80058de:	693a      	ldr	r2, [r7, #16]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	693a      	ldr	r2, [r7, #16]
 80058e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	68fa      	ldr	r2, [r7, #12]
 80058ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	685a      	ldr	r2, [r3, #4]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	621a      	str	r2, [r3, #32]
}
 80058fe:	bf00      	nop
 8005900:	371c      	adds	r7, #28
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr
 800590a:	bf00      	nop
 800590c:	40012c00 	.word	0x40012c00
 8005910:	40013400 	.word	0x40013400
 8005914:	40014000 	.word	0x40014000
 8005918:	40014400 	.word	0x40014400
 800591c:	40014800 	.word	0x40014800

08005920 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005920:	b480      	push	{r7}
 8005922:	b087      	sub	sp, #28
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a1b      	ldr	r3, [r3, #32]
 800592e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6a1b      	ldr	r3, [r3, #32]
 8005934:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800594e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005952:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	4313      	orrs	r3, r2
 800595c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005964:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	041b      	lsls	r3, r3, #16
 800596c:	693a      	ldr	r2, [r7, #16]
 800596e:	4313      	orrs	r3, r2
 8005970:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a17      	ldr	r2, [pc, #92]	@ (80059d4 <TIM_OC5_SetConfig+0xb4>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d00f      	beq.n	800599a <TIM_OC5_SetConfig+0x7a>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a16      	ldr	r2, [pc, #88]	@ (80059d8 <TIM_OC5_SetConfig+0xb8>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d00b      	beq.n	800599a <TIM_OC5_SetConfig+0x7a>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a15      	ldr	r2, [pc, #84]	@ (80059dc <TIM_OC5_SetConfig+0xbc>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d007      	beq.n	800599a <TIM_OC5_SetConfig+0x7a>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a14      	ldr	r2, [pc, #80]	@ (80059e0 <TIM_OC5_SetConfig+0xc0>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d003      	beq.n	800599a <TIM_OC5_SetConfig+0x7a>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a13      	ldr	r2, [pc, #76]	@ (80059e4 <TIM_OC5_SetConfig+0xc4>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d109      	bne.n	80059ae <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059a0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	695b      	ldr	r3, [r3, #20]
 80059a6:	021b      	lsls	r3, r3, #8
 80059a8:	697a      	ldr	r2, [r7, #20]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	697a      	ldr	r2, [r7, #20]
 80059b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	685a      	ldr	r2, [r3, #4]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	693a      	ldr	r2, [r7, #16]
 80059c6:	621a      	str	r2, [r3, #32]
}
 80059c8:	bf00      	nop
 80059ca:	371c      	adds	r7, #28
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr
 80059d4:	40012c00 	.word	0x40012c00
 80059d8:	40013400 	.word	0x40013400
 80059dc:	40014000 	.word	0x40014000
 80059e0:	40014400 	.word	0x40014400
 80059e4:	40014800 	.word	0x40014800

080059e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b087      	sub	sp, #28
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a1b      	ldr	r3, [r3, #32]
 80059f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6a1b      	ldr	r3, [r3, #32]
 80059fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	021b      	lsls	r3, r3, #8
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005a2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	051b      	lsls	r3, r3, #20
 8005a36:	693a      	ldr	r2, [r7, #16]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4a18      	ldr	r2, [pc, #96]	@ (8005aa0 <TIM_OC6_SetConfig+0xb8>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d00f      	beq.n	8005a64 <TIM_OC6_SetConfig+0x7c>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	4a17      	ldr	r2, [pc, #92]	@ (8005aa4 <TIM_OC6_SetConfig+0xbc>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d00b      	beq.n	8005a64 <TIM_OC6_SetConfig+0x7c>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	4a16      	ldr	r2, [pc, #88]	@ (8005aa8 <TIM_OC6_SetConfig+0xc0>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d007      	beq.n	8005a64 <TIM_OC6_SetConfig+0x7c>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4a15      	ldr	r2, [pc, #84]	@ (8005aac <TIM_OC6_SetConfig+0xc4>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d003      	beq.n	8005a64 <TIM_OC6_SetConfig+0x7c>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a14      	ldr	r2, [pc, #80]	@ (8005ab0 <TIM_OC6_SetConfig+0xc8>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d109      	bne.n	8005a78 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a6a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	695b      	ldr	r3, [r3, #20]
 8005a70:	029b      	lsls	r3, r3, #10
 8005a72:	697a      	ldr	r2, [r7, #20]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	697a      	ldr	r2, [r7, #20]
 8005a7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	685a      	ldr	r2, [r3, #4]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	621a      	str	r2, [r3, #32]
}
 8005a92:	bf00      	nop
 8005a94:	371c      	adds	r7, #28
 8005a96:	46bd      	mov	sp, r7
 8005a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9c:	4770      	bx	lr
 8005a9e:	bf00      	nop
 8005aa0:	40012c00 	.word	0x40012c00
 8005aa4:	40013400 	.word	0x40013400
 8005aa8:	40014000 	.word	0x40014000
 8005aac:	40014400 	.word	0x40014400
 8005ab0:	40014800 	.word	0x40014800

08005ab4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b087      	sub	sp, #28
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	f003 031f 	and.w	r3, r3, #31
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8005acc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6a1a      	ldr	r2, [r3, #32]
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	43db      	mvns	r3, r3
 8005ad6:	401a      	ands	r2, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6a1a      	ldr	r2, [r3, #32]
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	f003 031f 	and.w	r3, r3, #31
 8005ae6:	6879      	ldr	r1, [r7, #4]
 8005ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8005aec:	431a      	orrs	r2, r3
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	621a      	str	r2, [r3, #32]
}
 8005af2:	bf00      	nop
 8005af4:	371c      	adds	r7, #28
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
	...

08005b00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b085      	sub	sp, #20
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d101      	bne.n	8005b18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b14:	2302      	movs	r3, #2
 8005b16:	e065      	b.n	8005be4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a2c      	ldr	r2, [pc, #176]	@ (8005bf0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d004      	beq.n	8005b4c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a2b      	ldr	r2, [pc, #172]	@ (8005bf4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d108      	bne.n	8005b5e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005b52:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005b64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b68:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	4313      	orrs	r3, r2
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a1b      	ldr	r2, [pc, #108]	@ (8005bf0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d018      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b8e:	d013      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a18      	ldr	r2, [pc, #96]	@ (8005bf8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d00e      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a17      	ldr	r2, [pc, #92]	@ (8005bfc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d009      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a12      	ldr	r2, [pc, #72]	@ (8005bf4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d004      	beq.n	8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a13      	ldr	r2, [pc, #76]	@ (8005c00 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d10c      	bne.n	8005bd2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005bbe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	68ba      	ldr	r2, [r7, #8]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68ba      	ldr	r2, [r7, #8]
 8005bd0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3714      	adds	r7, #20
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr
 8005bf0:	40012c00 	.word	0x40012c00
 8005bf4:	40013400 	.word	0x40013400
 8005bf8:	40000400 	.word	0x40000400
 8005bfc:	40000800 	.word	0x40000800
 8005c00:	40014000 	.word	0x40014000

08005c04 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b085      	sub	sp, #20
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d101      	bne.n	8005c20 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e073      	b.n	8005d08 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	691b      	ldr	r3, [r3, #16]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	695b      	ldr	r3, [r3, #20]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c86:	4313      	orrs	r3, r2
 8005c88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	041b      	lsls	r3, r3, #16
 8005c96:	4313      	orrs	r3, r2
 8005c98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	69db      	ldr	r3, [r3, #28]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a19      	ldr	r2, [pc, #100]	@ (8005d14 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d004      	beq.n	8005cbc <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a18      	ldr	r2, [pc, #96]	@ (8005d18 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d11c      	bne.n	8005cf6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc6:	051b      	lsls	r3, r3, #20
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d06:	2300      	movs	r3, #0
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3714      	adds	r7, #20
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr
 8005d14:	40012c00 	.word	0x40012c00
 8005d18:	40013400 	.word	0x40013400

08005d1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b082      	sub	sp, #8
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d101      	bne.n	8005d2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e042      	b.n	8005db4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d106      	bne.n	8005d46 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f7fc fa3f 	bl	80021c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2224      	movs	r2, #36	@ 0x24
 8005d4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f022 0201 	bic.w	r2, r2, #1
 8005d5c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d002      	beq.n	8005d6c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f000 fbf8 	bl	800655c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f000 f929 	bl	8005fc4 <UART_SetConfig>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d101      	bne.n	8005d7c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e01b      	b.n	8005db4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	685a      	ldr	r2, [r3, #4]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689a      	ldr	r2, [r3, #8]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f042 0201 	orr.w	r2, r2, #1
 8005daa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f000 fc77 	bl	80066a0 <UART_CheckIdleState>
 8005db2:	4603      	mov	r3, r0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3708      	adds	r7, #8
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b08a      	sub	sp, #40	@ 0x28
 8005dc0:	af02      	add	r7, sp, #8
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	603b      	str	r3, [r7, #0]
 8005dc8:	4613      	mov	r3, r2
 8005dca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dd2:	2b20      	cmp	r3, #32
 8005dd4:	d17b      	bne.n	8005ece <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d002      	beq.n	8005de2 <HAL_UART_Transmit+0x26>
 8005ddc:	88fb      	ldrh	r3, [r7, #6]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d101      	bne.n	8005de6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e074      	b.n	8005ed0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2221      	movs	r2, #33	@ 0x21
 8005df2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005df6:	f7fc fb39 	bl	800246c <HAL_GetTick>
 8005dfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	88fa      	ldrh	r2, [r7, #6]
 8005e00:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	88fa      	ldrh	r2, [r7, #6]
 8005e08:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e14:	d108      	bne.n	8005e28 <HAL_UART_Transmit+0x6c>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d104      	bne.n	8005e28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	61bb      	str	r3, [r7, #24]
 8005e26:	e003      	b.n	8005e30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e30:	e030      	b.n	8005e94 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	9300      	str	r3, [sp, #0]
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	2180      	movs	r1, #128	@ 0x80
 8005e3c:	68f8      	ldr	r0, [r7, #12]
 8005e3e:	f000 fcd9 	bl	80067f4 <UART_WaitOnFlagUntilTimeout>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d005      	beq.n	8005e54 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2220      	movs	r2, #32
 8005e4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e03d      	b.n	8005ed0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d10b      	bne.n	8005e72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e5a:	69bb      	ldr	r3, [r7, #24]
 8005e5c:	881b      	ldrh	r3, [r3, #0]
 8005e5e:	461a      	mov	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e68:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005e6a:	69bb      	ldr	r3, [r7, #24]
 8005e6c:	3302      	adds	r3, #2
 8005e6e:	61bb      	str	r3, [r7, #24]
 8005e70:	e007      	b.n	8005e82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e72:	69fb      	ldr	r3, [r7, #28]
 8005e74:	781a      	ldrb	r2, [r3, #0]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	b29a      	uxth	r2, r3
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1c8      	bne.n	8005e32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	9300      	str	r3, [sp, #0]
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	2140      	movs	r1, #64	@ 0x40
 8005eaa:	68f8      	ldr	r0, [r7, #12]
 8005eac:	f000 fca2 	bl	80067f4 <UART_WaitOnFlagUntilTimeout>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d005      	beq.n	8005ec2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2220      	movs	r2, #32
 8005eba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e006      	b.n	8005ed0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2220      	movs	r2, #32
 8005ec6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	e000      	b.n	8005ed0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005ece:	2302      	movs	r3, #2
  }
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3720      	adds	r7, #32
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b08a      	sub	sp, #40	@ 0x28
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	60f8      	str	r0, [r7, #12]
 8005ee0:	60b9      	str	r1, [r7, #8]
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005eec:	2b20      	cmp	r3, #32
 8005eee:	d137      	bne.n	8005f60 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d002      	beq.n	8005efc <HAL_UART_Receive_DMA+0x24>
 8005ef6:	88fb      	ldrh	r3, [r7, #6]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d101      	bne.n	8005f00 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	e030      	b.n	8005f62 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2200      	movs	r2, #0
 8005f04:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a18      	ldr	r2, [pc, #96]	@ (8005f6c <HAL_UART_Receive_DMA+0x94>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d01f      	beq.n	8005f50 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d018      	beq.n	8005f50 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	e853 3f00 	ldrex	r3, [r3]
 8005f2a:	613b      	str	r3, [r7, #16]
   return(result);
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005f32:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	461a      	mov	r2, r3
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3c:	623b      	str	r3, [r7, #32]
 8005f3e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f40:	69f9      	ldr	r1, [r7, #28]
 8005f42:	6a3a      	ldr	r2, [r7, #32]
 8005f44:	e841 2300 	strex	r3, r2, [r1]
 8005f48:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d1e6      	bne.n	8005f1e <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005f50:	88fb      	ldrh	r3, [r7, #6]
 8005f52:	461a      	mov	r2, r3
 8005f54:	68b9      	ldr	r1, [r7, #8]
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	f000 fcba 	bl	80068d0 <UART_Start_Receive_DMA>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	e000      	b.n	8005f62 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005f60:	2302      	movs	r3, #2
  }
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3728      	adds	r7, #40	@ 0x28
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	40008000 	.word	0x40008000

08005f70 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005f78:	bf00      	nop
 8005f7a:	370c      	adds	r7, #12
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr

08005f84 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005f8c:	bf00      	nop
 8005f8e:	370c      	adds	r7, #12
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005fa0:	bf00      	nop
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fb8:	bf00      	nop
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fc8:	b08c      	sub	sp, #48	@ 0x30
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	689a      	ldr	r2, [r3, #8]
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	691b      	ldr	r3, [r3, #16]
 8005fdc:	431a      	orrs	r2, r3
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	695b      	ldr	r3, [r3, #20]
 8005fe2:	431a      	orrs	r2, r3
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	69db      	ldr	r3, [r3, #28]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	4bab      	ldr	r3, [pc, #684]	@ (80062a0 <UART_SetConfig+0x2dc>)
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	697a      	ldr	r2, [r7, #20]
 8005ff8:	6812      	ldr	r2, [r2, #0]
 8005ffa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ffc:	430b      	orrs	r3, r1
 8005ffe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	68da      	ldr	r2, [r3, #12]
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	430a      	orrs	r2, r1
 8006014:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	699b      	ldr	r3, [r3, #24]
 800601a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4aa0      	ldr	r2, [pc, #640]	@ (80062a4 <UART_SetConfig+0x2e0>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d004      	beq.n	8006030 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800602c:	4313      	orrs	r3, r2
 800602e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800603a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800603e:	697a      	ldr	r2, [r7, #20]
 8006040:	6812      	ldr	r2, [r2, #0]
 8006042:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006044:	430b      	orrs	r3, r1
 8006046:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800604e:	f023 010f 	bic.w	r1, r3, #15
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	430a      	orrs	r2, r1
 800605c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a91      	ldr	r2, [pc, #580]	@ (80062a8 <UART_SetConfig+0x2e4>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d125      	bne.n	80060b4 <UART_SetConfig+0xf0>
 8006068:	4b90      	ldr	r3, [pc, #576]	@ (80062ac <UART_SetConfig+0x2e8>)
 800606a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800606e:	f003 0303 	and.w	r3, r3, #3
 8006072:	2b03      	cmp	r3, #3
 8006074:	d81a      	bhi.n	80060ac <UART_SetConfig+0xe8>
 8006076:	a201      	add	r2, pc, #4	@ (adr r2, 800607c <UART_SetConfig+0xb8>)
 8006078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607c:	0800608d 	.word	0x0800608d
 8006080:	0800609d 	.word	0x0800609d
 8006084:	08006095 	.word	0x08006095
 8006088:	080060a5 	.word	0x080060a5
 800608c:	2301      	movs	r3, #1
 800608e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006092:	e0d6      	b.n	8006242 <UART_SetConfig+0x27e>
 8006094:	2302      	movs	r3, #2
 8006096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800609a:	e0d2      	b.n	8006242 <UART_SetConfig+0x27e>
 800609c:	2304      	movs	r3, #4
 800609e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060a2:	e0ce      	b.n	8006242 <UART_SetConfig+0x27e>
 80060a4:	2308      	movs	r3, #8
 80060a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060aa:	e0ca      	b.n	8006242 <UART_SetConfig+0x27e>
 80060ac:	2310      	movs	r3, #16
 80060ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060b2:	e0c6      	b.n	8006242 <UART_SetConfig+0x27e>
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a7d      	ldr	r2, [pc, #500]	@ (80062b0 <UART_SetConfig+0x2ec>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d138      	bne.n	8006130 <UART_SetConfig+0x16c>
 80060be:	4b7b      	ldr	r3, [pc, #492]	@ (80062ac <UART_SetConfig+0x2e8>)
 80060c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060c4:	f003 030c 	and.w	r3, r3, #12
 80060c8:	2b0c      	cmp	r3, #12
 80060ca:	d82d      	bhi.n	8006128 <UART_SetConfig+0x164>
 80060cc:	a201      	add	r2, pc, #4	@ (adr r2, 80060d4 <UART_SetConfig+0x110>)
 80060ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d2:	bf00      	nop
 80060d4:	08006109 	.word	0x08006109
 80060d8:	08006129 	.word	0x08006129
 80060dc:	08006129 	.word	0x08006129
 80060e0:	08006129 	.word	0x08006129
 80060e4:	08006119 	.word	0x08006119
 80060e8:	08006129 	.word	0x08006129
 80060ec:	08006129 	.word	0x08006129
 80060f0:	08006129 	.word	0x08006129
 80060f4:	08006111 	.word	0x08006111
 80060f8:	08006129 	.word	0x08006129
 80060fc:	08006129 	.word	0x08006129
 8006100:	08006129 	.word	0x08006129
 8006104:	08006121 	.word	0x08006121
 8006108:	2300      	movs	r3, #0
 800610a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800610e:	e098      	b.n	8006242 <UART_SetConfig+0x27e>
 8006110:	2302      	movs	r3, #2
 8006112:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006116:	e094      	b.n	8006242 <UART_SetConfig+0x27e>
 8006118:	2304      	movs	r3, #4
 800611a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800611e:	e090      	b.n	8006242 <UART_SetConfig+0x27e>
 8006120:	2308      	movs	r3, #8
 8006122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006126:	e08c      	b.n	8006242 <UART_SetConfig+0x27e>
 8006128:	2310      	movs	r3, #16
 800612a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800612e:	e088      	b.n	8006242 <UART_SetConfig+0x27e>
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a5f      	ldr	r2, [pc, #380]	@ (80062b4 <UART_SetConfig+0x2f0>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d125      	bne.n	8006186 <UART_SetConfig+0x1c2>
 800613a:	4b5c      	ldr	r3, [pc, #368]	@ (80062ac <UART_SetConfig+0x2e8>)
 800613c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006140:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006144:	2b30      	cmp	r3, #48	@ 0x30
 8006146:	d016      	beq.n	8006176 <UART_SetConfig+0x1b2>
 8006148:	2b30      	cmp	r3, #48	@ 0x30
 800614a:	d818      	bhi.n	800617e <UART_SetConfig+0x1ba>
 800614c:	2b20      	cmp	r3, #32
 800614e:	d00a      	beq.n	8006166 <UART_SetConfig+0x1a2>
 8006150:	2b20      	cmp	r3, #32
 8006152:	d814      	bhi.n	800617e <UART_SetConfig+0x1ba>
 8006154:	2b00      	cmp	r3, #0
 8006156:	d002      	beq.n	800615e <UART_SetConfig+0x19a>
 8006158:	2b10      	cmp	r3, #16
 800615a:	d008      	beq.n	800616e <UART_SetConfig+0x1aa>
 800615c:	e00f      	b.n	800617e <UART_SetConfig+0x1ba>
 800615e:	2300      	movs	r3, #0
 8006160:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006164:	e06d      	b.n	8006242 <UART_SetConfig+0x27e>
 8006166:	2302      	movs	r3, #2
 8006168:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800616c:	e069      	b.n	8006242 <UART_SetConfig+0x27e>
 800616e:	2304      	movs	r3, #4
 8006170:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006174:	e065      	b.n	8006242 <UART_SetConfig+0x27e>
 8006176:	2308      	movs	r3, #8
 8006178:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800617c:	e061      	b.n	8006242 <UART_SetConfig+0x27e>
 800617e:	2310      	movs	r3, #16
 8006180:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006184:	e05d      	b.n	8006242 <UART_SetConfig+0x27e>
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a4b      	ldr	r2, [pc, #300]	@ (80062b8 <UART_SetConfig+0x2f4>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d125      	bne.n	80061dc <UART_SetConfig+0x218>
 8006190:	4b46      	ldr	r3, [pc, #280]	@ (80062ac <UART_SetConfig+0x2e8>)
 8006192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006196:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800619a:	2bc0      	cmp	r3, #192	@ 0xc0
 800619c:	d016      	beq.n	80061cc <UART_SetConfig+0x208>
 800619e:	2bc0      	cmp	r3, #192	@ 0xc0
 80061a0:	d818      	bhi.n	80061d4 <UART_SetConfig+0x210>
 80061a2:	2b80      	cmp	r3, #128	@ 0x80
 80061a4:	d00a      	beq.n	80061bc <UART_SetConfig+0x1f8>
 80061a6:	2b80      	cmp	r3, #128	@ 0x80
 80061a8:	d814      	bhi.n	80061d4 <UART_SetConfig+0x210>
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d002      	beq.n	80061b4 <UART_SetConfig+0x1f0>
 80061ae:	2b40      	cmp	r3, #64	@ 0x40
 80061b0:	d008      	beq.n	80061c4 <UART_SetConfig+0x200>
 80061b2:	e00f      	b.n	80061d4 <UART_SetConfig+0x210>
 80061b4:	2300      	movs	r3, #0
 80061b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ba:	e042      	b.n	8006242 <UART_SetConfig+0x27e>
 80061bc:	2302      	movs	r3, #2
 80061be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061c2:	e03e      	b.n	8006242 <UART_SetConfig+0x27e>
 80061c4:	2304      	movs	r3, #4
 80061c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061ca:	e03a      	b.n	8006242 <UART_SetConfig+0x27e>
 80061cc:	2308      	movs	r3, #8
 80061ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061d2:	e036      	b.n	8006242 <UART_SetConfig+0x27e>
 80061d4:	2310      	movs	r3, #16
 80061d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061da:	e032      	b.n	8006242 <UART_SetConfig+0x27e>
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a30      	ldr	r2, [pc, #192]	@ (80062a4 <UART_SetConfig+0x2e0>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d12a      	bne.n	800623c <UART_SetConfig+0x278>
 80061e6:	4b31      	ldr	r3, [pc, #196]	@ (80062ac <UART_SetConfig+0x2e8>)
 80061e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80061f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80061f4:	d01a      	beq.n	800622c <UART_SetConfig+0x268>
 80061f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80061fa:	d81b      	bhi.n	8006234 <UART_SetConfig+0x270>
 80061fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006200:	d00c      	beq.n	800621c <UART_SetConfig+0x258>
 8006202:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006206:	d815      	bhi.n	8006234 <UART_SetConfig+0x270>
 8006208:	2b00      	cmp	r3, #0
 800620a:	d003      	beq.n	8006214 <UART_SetConfig+0x250>
 800620c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006210:	d008      	beq.n	8006224 <UART_SetConfig+0x260>
 8006212:	e00f      	b.n	8006234 <UART_SetConfig+0x270>
 8006214:	2300      	movs	r3, #0
 8006216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800621a:	e012      	b.n	8006242 <UART_SetConfig+0x27e>
 800621c:	2302      	movs	r3, #2
 800621e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006222:	e00e      	b.n	8006242 <UART_SetConfig+0x27e>
 8006224:	2304      	movs	r3, #4
 8006226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800622a:	e00a      	b.n	8006242 <UART_SetConfig+0x27e>
 800622c:	2308      	movs	r3, #8
 800622e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006232:	e006      	b.n	8006242 <UART_SetConfig+0x27e>
 8006234:	2310      	movs	r3, #16
 8006236:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800623a:	e002      	b.n	8006242 <UART_SetConfig+0x27e>
 800623c:	2310      	movs	r3, #16
 800623e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a17      	ldr	r2, [pc, #92]	@ (80062a4 <UART_SetConfig+0x2e0>)
 8006248:	4293      	cmp	r3, r2
 800624a:	f040 80a8 	bne.w	800639e <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800624e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006252:	2b08      	cmp	r3, #8
 8006254:	d834      	bhi.n	80062c0 <UART_SetConfig+0x2fc>
 8006256:	a201      	add	r2, pc, #4	@ (adr r2, 800625c <UART_SetConfig+0x298>)
 8006258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625c:	08006281 	.word	0x08006281
 8006260:	080062c1 	.word	0x080062c1
 8006264:	08006289 	.word	0x08006289
 8006268:	080062c1 	.word	0x080062c1
 800626c:	0800628f 	.word	0x0800628f
 8006270:	080062c1 	.word	0x080062c1
 8006274:	080062c1 	.word	0x080062c1
 8006278:	080062c1 	.word	0x080062c1
 800627c:	08006297 	.word	0x08006297
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006280:	f7fd fbde 	bl	8003a40 <HAL_RCC_GetPCLK1Freq>
 8006284:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006286:	e021      	b.n	80062cc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006288:	4b0c      	ldr	r3, [pc, #48]	@ (80062bc <UART_SetConfig+0x2f8>)
 800628a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800628c:	e01e      	b.n	80062cc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800628e:	f7fd fb6b 	bl	8003968 <HAL_RCC_GetSysClockFreq>
 8006292:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006294:	e01a      	b.n	80062cc <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006296:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800629a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800629c:	e016      	b.n	80062cc <UART_SetConfig+0x308>
 800629e:	bf00      	nop
 80062a0:	cfff69f3 	.word	0xcfff69f3
 80062a4:	40008000 	.word	0x40008000
 80062a8:	40013800 	.word	0x40013800
 80062ac:	40021000 	.word	0x40021000
 80062b0:	40004400 	.word	0x40004400
 80062b4:	40004800 	.word	0x40004800
 80062b8:	40004c00 	.word	0x40004c00
 80062bc:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80062c0:	2300      	movs	r3, #0
 80062c2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80062ca:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80062cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f000 812a 	beq.w	8006528 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d8:	4a9e      	ldr	r2, [pc, #632]	@ (8006554 <UART_SetConfig+0x590>)
 80062da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062de:	461a      	mov	r2, r3
 80062e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80062e6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	685a      	ldr	r2, [r3, #4]
 80062ec:	4613      	mov	r3, r2
 80062ee:	005b      	lsls	r3, r3, #1
 80062f0:	4413      	add	r3, r2
 80062f2:	69ba      	ldr	r2, [r7, #24]
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d305      	bcc.n	8006304 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80062fe:	69ba      	ldr	r2, [r7, #24]
 8006300:	429a      	cmp	r2, r3
 8006302:	d903      	bls.n	800630c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800630a:	e10d      	b.n	8006528 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800630c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630e:	2200      	movs	r2, #0
 8006310:	60bb      	str	r3, [r7, #8]
 8006312:	60fa      	str	r2, [r7, #12]
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006318:	4a8e      	ldr	r2, [pc, #568]	@ (8006554 <UART_SetConfig+0x590>)
 800631a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800631e:	b29b      	uxth	r3, r3
 8006320:	2200      	movs	r2, #0
 8006322:	603b      	str	r3, [r7, #0]
 8006324:	607a      	str	r2, [r7, #4]
 8006326:	e9d7 2300 	ldrd	r2, r3, [r7]
 800632a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800632e:	f7fa fcd3 	bl	8000cd8 <__aeabi_uldivmod>
 8006332:	4602      	mov	r2, r0
 8006334:	460b      	mov	r3, r1
 8006336:	4610      	mov	r0, r2
 8006338:	4619      	mov	r1, r3
 800633a:	f04f 0200 	mov.w	r2, #0
 800633e:	f04f 0300 	mov.w	r3, #0
 8006342:	020b      	lsls	r3, r1, #8
 8006344:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006348:	0202      	lsls	r2, r0, #8
 800634a:	6979      	ldr	r1, [r7, #20]
 800634c:	6849      	ldr	r1, [r1, #4]
 800634e:	0849      	lsrs	r1, r1, #1
 8006350:	2000      	movs	r0, #0
 8006352:	460c      	mov	r4, r1
 8006354:	4605      	mov	r5, r0
 8006356:	eb12 0804 	adds.w	r8, r2, r4
 800635a:	eb43 0905 	adc.w	r9, r3, r5
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	469a      	mov	sl, r3
 8006366:	4693      	mov	fp, r2
 8006368:	4652      	mov	r2, sl
 800636a:	465b      	mov	r3, fp
 800636c:	4640      	mov	r0, r8
 800636e:	4649      	mov	r1, r9
 8006370:	f7fa fcb2 	bl	8000cd8 <__aeabi_uldivmod>
 8006374:	4602      	mov	r2, r0
 8006376:	460b      	mov	r3, r1
 8006378:	4613      	mov	r3, r2
 800637a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800637c:	6a3b      	ldr	r3, [r7, #32]
 800637e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006382:	d308      	bcc.n	8006396 <UART_SetConfig+0x3d2>
 8006384:	6a3b      	ldr	r3, [r7, #32]
 8006386:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800638a:	d204      	bcs.n	8006396 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	6a3a      	ldr	r2, [r7, #32]
 8006392:	60da      	str	r2, [r3, #12]
 8006394:	e0c8      	b.n	8006528 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800639c:	e0c4      	b.n	8006528 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	69db      	ldr	r3, [r3, #28]
 80063a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063a6:	d167      	bne.n	8006478 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80063a8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063ac:	2b08      	cmp	r3, #8
 80063ae:	d828      	bhi.n	8006402 <UART_SetConfig+0x43e>
 80063b0:	a201      	add	r2, pc, #4	@ (adr r2, 80063b8 <UART_SetConfig+0x3f4>)
 80063b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063b6:	bf00      	nop
 80063b8:	080063dd 	.word	0x080063dd
 80063bc:	080063e5 	.word	0x080063e5
 80063c0:	080063ed 	.word	0x080063ed
 80063c4:	08006403 	.word	0x08006403
 80063c8:	080063f3 	.word	0x080063f3
 80063cc:	08006403 	.word	0x08006403
 80063d0:	08006403 	.word	0x08006403
 80063d4:	08006403 	.word	0x08006403
 80063d8:	080063fb 	.word	0x080063fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063dc:	f7fd fb30 	bl	8003a40 <HAL_RCC_GetPCLK1Freq>
 80063e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063e2:	e014      	b.n	800640e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063e4:	f7fd fb42 	bl	8003a6c <HAL_RCC_GetPCLK2Freq>
 80063e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063ea:	e010      	b.n	800640e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063ec:	4b5a      	ldr	r3, [pc, #360]	@ (8006558 <UART_SetConfig+0x594>)
 80063ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80063f0:	e00d      	b.n	800640e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063f2:	f7fd fab9 	bl	8003968 <HAL_RCC_GetSysClockFreq>
 80063f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80063f8:	e009      	b.n	800640e <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006400:	e005      	b.n	800640e <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006402:	2300      	movs	r3, #0
 8006404:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800640c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800640e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006410:	2b00      	cmp	r3, #0
 8006412:	f000 8089 	beq.w	8006528 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641a:	4a4e      	ldr	r2, [pc, #312]	@ (8006554 <UART_SetConfig+0x590>)
 800641c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006420:	461a      	mov	r2, r3
 8006422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006424:	fbb3 f3f2 	udiv	r3, r3, r2
 8006428:	005a      	lsls	r2, r3, #1
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	085b      	lsrs	r3, r3, #1
 8006430:	441a      	add	r2, r3
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	fbb2 f3f3 	udiv	r3, r2, r3
 800643a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800643c:	6a3b      	ldr	r3, [r7, #32]
 800643e:	2b0f      	cmp	r3, #15
 8006440:	d916      	bls.n	8006470 <UART_SetConfig+0x4ac>
 8006442:	6a3b      	ldr	r3, [r7, #32]
 8006444:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006448:	d212      	bcs.n	8006470 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800644a:	6a3b      	ldr	r3, [r7, #32]
 800644c:	b29b      	uxth	r3, r3
 800644e:	f023 030f 	bic.w	r3, r3, #15
 8006452:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006454:	6a3b      	ldr	r3, [r7, #32]
 8006456:	085b      	lsrs	r3, r3, #1
 8006458:	b29b      	uxth	r3, r3
 800645a:	f003 0307 	and.w	r3, r3, #7
 800645e:	b29a      	uxth	r2, r3
 8006460:	8bfb      	ldrh	r3, [r7, #30]
 8006462:	4313      	orrs	r3, r2
 8006464:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	8bfa      	ldrh	r2, [r7, #30]
 800646c:	60da      	str	r2, [r3, #12]
 800646e:	e05b      	b.n	8006528 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006476:	e057      	b.n	8006528 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006478:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800647c:	2b08      	cmp	r3, #8
 800647e:	d828      	bhi.n	80064d2 <UART_SetConfig+0x50e>
 8006480:	a201      	add	r2, pc, #4	@ (adr r2, 8006488 <UART_SetConfig+0x4c4>)
 8006482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006486:	bf00      	nop
 8006488:	080064ad 	.word	0x080064ad
 800648c:	080064b5 	.word	0x080064b5
 8006490:	080064bd 	.word	0x080064bd
 8006494:	080064d3 	.word	0x080064d3
 8006498:	080064c3 	.word	0x080064c3
 800649c:	080064d3 	.word	0x080064d3
 80064a0:	080064d3 	.word	0x080064d3
 80064a4:	080064d3 	.word	0x080064d3
 80064a8:	080064cb 	.word	0x080064cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064ac:	f7fd fac8 	bl	8003a40 <HAL_RCC_GetPCLK1Freq>
 80064b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064b2:	e014      	b.n	80064de <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064b4:	f7fd fada 	bl	8003a6c <HAL_RCC_GetPCLK2Freq>
 80064b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064ba:	e010      	b.n	80064de <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064bc:	4b26      	ldr	r3, [pc, #152]	@ (8006558 <UART_SetConfig+0x594>)
 80064be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064c0:	e00d      	b.n	80064de <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064c2:	f7fd fa51 	bl	8003968 <HAL_RCC_GetSysClockFreq>
 80064c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064c8:	e009      	b.n	80064de <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064d0:	e005      	b.n	80064de <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80064d2:	2300      	movs	r3, #0
 80064d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80064dc:	bf00      	nop
    }

    if (pclk != 0U)
 80064de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d021      	beq.n	8006528 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e8:	4a1a      	ldr	r2, [pc, #104]	@ (8006554 <UART_SetConfig+0x590>)
 80064ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064ee:	461a      	mov	r2, r3
 80064f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80064f6:	697b      	ldr	r3, [r7, #20]
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	085b      	lsrs	r3, r3, #1
 80064fc:	441a      	add	r2, r3
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	fbb2 f3f3 	udiv	r3, r2, r3
 8006506:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006508:	6a3b      	ldr	r3, [r7, #32]
 800650a:	2b0f      	cmp	r3, #15
 800650c:	d909      	bls.n	8006522 <UART_SetConfig+0x55e>
 800650e:	6a3b      	ldr	r3, [r7, #32]
 8006510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006514:	d205      	bcs.n	8006522 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006516:	6a3b      	ldr	r3, [r7, #32]
 8006518:	b29a      	uxth	r2, r3
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	60da      	str	r2, [r3, #12]
 8006520:	e002      	b.n	8006528 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	2201      	movs	r2, #1
 800652c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	2201      	movs	r2, #1
 8006534:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	2200      	movs	r2, #0
 800653c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	2200      	movs	r2, #0
 8006542:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006544:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006548:	4618      	mov	r0, r3
 800654a:	3730      	adds	r7, #48	@ 0x30
 800654c:	46bd      	mov	sp, r7
 800654e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006552:	bf00      	nop
 8006554:	0800d490 	.word	0x0800d490
 8006558:	00f42400 	.word	0x00f42400

0800655c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006568:	f003 0308 	and.w	r3, r3, #8
 800656c:	2b00      	cmp	r3, #0
 800656e:	d00a      	beq.n	8006586 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	430a      	orrs	r2, r1
 8006584:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800658a:	f003 0301 	and.w	r3, r3, #1
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00a      	beq.n	80065a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	430a      	orrs	r2, r1
 80065a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ac:	f003 0302 	and.w	r3, r3, #2
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00a      	beq.n	80065ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	430a      	orrs	r2, r1
 80065c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ce:	f003 0304 	and.w	r3, r3, #4
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00a      	beq.n	80065ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	430a      	orrs	r2, r1
 80065ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f0:	f003 0310 	and.w	r3, r3, #16
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d00a      	beq.n	800660e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	430a      	orrs	r2, r1
 800660c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006612:	f003 0320 	and.w	r3, r3, #32
 8006616:	2b00      	cmp	r3, #0
 8006618:	d00a      	beq.n	8006630 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	430a      	orrs	r2, r1
 800662e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006638:	2b00      	cmp	r3, #0
 800663a:	d01a      	beq.n	8006672 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	430a      	orrs	r2, r1
 8006650:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006656:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800665a:	d10a      	bne.n	8006672 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	430a      	orrs	r2, r1
 8006670:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00a      	beq.n	8006694 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	430a      	orrs	r2, r1
 8006692:	605a      	str	r2, [r3, #4]
  }
}
 8006694:	bf00      	nop
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b098      	sub	sp, #96	@ 0x60
 80066a4:	af02      	add	r7, sp, #8
 80066a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066b0:	f7fb fedc 	bl	800246c <HAL_GetTick>
 80066b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f003 0308 	and.w	r3, r3, #8
 80066c0:	2b08      	cmp	r3, #8
 80066c2:	d12f      	bne.n	8006724 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80066c8:	9300      	str	r3, [sp, #0]
 80066ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066cc:	2200      	movs	r2, #0
 80066ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 f88e 	bl	80067f4 <UART_WaitOnFlagUntilTimeout>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d022      	beq.n	8006724 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e6:	e853 3f00 	ldrex	r3, [r3]
 80066ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	461a      	mov	r2, r3
 80066fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80066fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006700:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006702:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006704:	e841 2300 	strex	r3, r2, [r1]
 8006708:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800670a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1e6      	bne.n	80066de <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2220      	movs	r2, #32
 8006714:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006720:	2303      	movs	r3, #3
 8006722:	e063      	b.n	80067ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 0304 	and.w	r3, r3, #4
 800672e:	2b04      	cmp	r3, #4
 8006730:	d149      	bne.n	80067c6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006732:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006736:	9300      	str	r3, [sp, #0]
 8006738:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800673a:	2200      	movs	r2, #0
 800673c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	f000 f857 	bl	80067f4 <UART_WaitOnFlagUntilTimeout>
 8006746:	4603      	mov	r3, r0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d03c      	beq.n	80067c6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006754:	e853 3f00 	ldrex	r3, [r3]
 8006758:	623b      	str	r3, [r7, #32]
   return(result);
 800675a:	6a3b      	ldr	r3, [r7, #32]
 800675c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006760:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	461a      	mov	r2, r3
 8006768:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800676a:	633b      	str	r3, [r7, #48]	@ 0x30
 800676c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800676e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006770:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006772:	e841 2300 	strex	r3, r2, [r1]
 8006776:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1e6      	bne.n	800674c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	3308      	adds	r3, #8
 8006784:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	e853 3f00 	ldrex	r3, [r3]
 800678c:	60fb      	str	r3, [r7, #12]
   return(result);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f023 0301 	bic.w	r3, r3, #1
 8006794:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	3308      	adds	r3, #8
 800679c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800679e:	61fa      	str	r2, [r7, #28]
 80067a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a2:	69b9      	ldr	r1, [r7, #24]
 80067a4:	69fa      	ldr	r2, [r7, #28]
 80067a6:	e841 2300 	strex	r3, r2, [r1]
 80067aa:	617b      	str	r3, [r7, #20]
   return(result);
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1e5      	bne.n	800677e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2220      	movs	r2, #32
 80067b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e012      	b.n	80067ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2220      	movs	r2, #32
 80067ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2220      	movs	r2, #32
 80067d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80067ea:	2300      	movs	r3, #0
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3758      	adds	r7, #88	@ 0x58
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	603b      	str	r3, [r7, #0]
 8006800:	4613      	mov	r3, r2
 8006802:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006804:	e04f      	b.n	80068a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800680c:	d04b      	beq.n	80068a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800680e:	f7fb fe2d 	bl	800246c <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	69ba      	ldr	r2, [r7, #24]
 800681a:	429a      	cmp	r2, r3
 800681c:	d302      	bcc.n	8006824 <UART_WaitOnFlagUntilTimeout+0x30>
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d101      	bne.n	8006828 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006824:	2303      	movs	r3, #3
 8006826:	e04e      	b.n	80068c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 0304 	and.w	r3, r3, #4
 8006832:	2b00      	cmp	r3, #0
 8006834:	d037      	beq.n	80068a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	2b80      	cmp	r3, #128	@ 0x80
 800683a:	d034      	beq.n	80068a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	2b40      	cmp	r3, #64	@ 0x40
 8006840:	d031      	beq.n	80068a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	69db      	ldr	r3, [r3, #28]
 8006848:	f003 0308 	and.w	r3, r3, #8
 800684c:	2b08      	cmp	r3, #8
 800684e:	d110      	bne.n	8006872 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2208      	movs	r2, #8
 8006856:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006858:	68f8      	ldr	r0, [r7, #12]
 800685a:	f000 f920 	bl	8006a9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2208      	movs	r2, #8
 8006862:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2200      	movs	r2, #0
 800686a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	e029      	b.n	80068c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	69db      	ldr	r3, [r3, #28]
 8006878:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800687c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006880:	d111      	bne.n	80068a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800688a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800688c:	68f8      	ldr	r0, [r7, #12]
 800688e:	f000 f906 	bl	8006a9e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2220      	movs	r2, #32
 8006896:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2200      	movs	r2, #0
 800689e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e00f      	b.n	80068c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	69da      	ldr	r2, [r3, #28]
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	4013      	ands	r3, r2
 80068b0:	68ba      	ldr	r2, [r7, #8]
 80068b2:	429a      	cmp	r2, r3
 80068b4:	bf0c      	ite	eq
 80068b6:	2301      	moveq	r3, #1
 80068b8:	2300      	movne	r3, #0
 80068ba:	b2db      	uxtb	r3, r3
 80068bc:	461a      	mov	r2, r3
 80068be:	79fb      	ldrb	r3, [r7, #7]
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d0a0      	beq.n	8006806 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068c4:	2300      	movs	r3, #0
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3710      	adds	r7, #16
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
	...

080068d0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b096      	sub	sp, #88	@ 0x58
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	4613      	mov	r3, r2
 80068dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	68ba      	ldr	r2, [r7, #8]
 80068e2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	88fa      	ldrh	r2, [r7, #6]
 80068e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	2200      	movs	r2, #0
 80068f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2222      	movs	r2, #34	@ 0x22
 80068f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006902:	2b00      	cmp	r3, #0
 8006904:	d02d      	beq.n	8006962 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800690c:	4a40      	ldr	r2, [pc, #256]	@ (8006a10 <UART_Start_Receive_DMA+0x140>)
 800690e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006916:	4a3f      	ldr	r2, [pc, #252]	@ (8006a14 <UART_Start_Receive_DMA+0x144>)
 8006918:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006920:	4a3d      	ldr	r2, [pc, #244]	@ (8006a18 <UART_Start_Receive_DMA+0x148>)
 8006922:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800692a:	2200      	movs	r2, #0
 800692c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	3324      	adds	r3, #36	@ 0x24
 800693a:	4619      	mov	r1, r3
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006940:	461a      	mov	r2, r3
 8006942:	88fb      	ldrh	r3, [r7, #6]
 8006944:	f7fb ff78 	bl	8002838 <HAL_DMA_Start_IT>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	d009      	beq.n	8006962 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2210      	movs	r2, #16
 8006952:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2220      	movs	r2, #32
 800695a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e051      	b.n	8006a06 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	691b      	ldr	r3, [r3, #16]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d018      	beq.n	800699c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006972:	e853 3f00 	ldrex	r3, [r3]
 8006976:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800697a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800697e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	461a      	mov	r2, r3
 8006986:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006988:	64bb      	str	r3, [r7, #72]	@ 0x48
 800698a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800698e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006990:	e841 2300 	strex	r3, r2, [r1]
 8006994:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006996:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006998:	2b00      	cmp	r3, #0
 800699a:	d1e6      	bne.n	800696a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	3308      	adds	r3, #8
 80069a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069a6:	e853 3f00 	ldrex	r3, [r3]
 80069aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ae:	f043 0301 	orr.w	r3, r3, #1
 80069b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	3308      	adds	r3, #8
 80069ba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80069bc:	637a      	str	r2, [r7, #52]	@ 0x34
 80069be:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80069c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069c4:	e841 2300 	strex	r3, r2, [r1]
 80069c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80069ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d1e5      	bne.n	800699c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	3308      	adds	r3, #8
 80069d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	e853 3f00 	ldrex	r3, [r3]
 80069de:	613b      	str	r3, [r7, #16]
   return(result);
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	3308      	adds	r3, #8
 80069ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80069f0:	623a      	str	r2, [r7, #32]
 80069f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f4:	69f9      	ldr	r1, [r7, #28]
 80069f6:	6a3a      	ldr	r2, [r7, #32]
 80069f8:	e841 2300 	strex	r3, r2, [r1]
 80069fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80069fe:	69bb      	ldr	r3, [r7, #24]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d1e5      	bne.n	80069d0 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3758      	adds	r7, #88	@ 0x58
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
 8006a0e:	bf00      	nop
 8006a10:	08006b6b 	.word	0x08006b6b
 8006a14:	08006c97 	.word	0x08006c97
 8006a18:	08006cd5 	.word	0x08006cd5

08006a1c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b08f      	sub	sp, #60	@ 0x3c
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a2a:	6a3b      	ldr	r3, [r7, #32]
 8006a2c:	e853 3f00 	ldrex	r3, [r3]
 8006a30:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006a38:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	461a      	mov	r2, r3
 8006a40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a44:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a4a:	e841 2300 	strex	r3, r2, [r1]
 8006a4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1e6      	bne.n	8006a24 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	3308      	adds	r3, #8
 8006a5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	e853 3f00 	ldrex	r3, [r3]
 8006a64:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006a6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	3308      	adds	r3, #8
 8006a74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a76:	61ba      	str	r2, [r7, #24]
 8006a78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a7a:	6979      	ldr	r1, [r7, #20]
 8006a7c:	69ba      	ldr	r2, [r7, #24]
 8006a7e:	e841 2300 	strex	r3, r2, [r1]
 8006a82:	613b      	str	r3, [r7, #16]
   return(result);
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d1e5      	bne.n	8006a56 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2220      	movs	r2, #32
 8006a8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8006a92:	bf00      	nop
 8006a94:	373c      	adds	r7, #60	@ 0x3c
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr

08006a9e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a9e:	b480      	push	{r7}
 8006aa0:	b095      	sub	sp, #84	@ 0x54
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aae:	e853 3f00 	ldrex	r3, [r3]
 8006ab2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ac4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ac6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006aca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006acc:	e841 2300 	strex	r3, r2, [r1]
 8006ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d1e6      	bne.n	8006aa6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	3308      	adds	r3, #8
 8006ade:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae0:	6a3b      	ldr	r3, [r7, #32]
 8006ae2:	e853 3f00 	ldrex	r3, [r3]
 8006ae6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ae8:	69fb      	ldr	r3, [r7, #28]
 8006aea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006aee:	f023 0301 	bic.w	r3, r3, #1
 8006af2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	3308      	adds	r3, #8
 8006afa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006afc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006afe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b04:	e841 2300 	strex	r3, r2, [r1]
 8006b08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d1e3      	bne.n	8006ad8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d118      	bne.n	8006b4a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	e853 3f00 	ldrex	r3, [r3]
 8006b24:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	f023 0310 	bic.w	r3, r3, #16
 8006b2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	461a      	mov	r2, r3
 8006b34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b36:	61bb      	str	r3, [r7, #24]
 8006b38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b3a:	6979      	ldr	r1, [r7, #20]
 8006b3c:	69ba      	ldr	r2, [r7, #24]
 8006b3e:	e841 2300 	strex	r3, r2, [r1]
 8006b42:	613b      	str	r3, [r7, #16]
   return(result);
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d1e6      	bne.n	8006b18 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2220      	movs	r2, #32
 8006b4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006b5e:	bf00      	nop
 8006b60:	3754      	adds	r7, #84	@ 0x54
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr

08006b6a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006b6a:	b580      	push	{r7, lr}
 8006b6c:	b09c      	sub	sp, #112	@ 0x70
 8006b6e:	af00      	add	r7, sp, #0
 8006b70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b76:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f003 0320 	and.w	r3, r3, #32
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d171      	bne.n	8006c6a <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8006b86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b96:	e853 3f00 	ldrex	r3, [r3]
 8006b9a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ba2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ba4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	461a      	mov	r2, r3
 8006baa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006bac:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bae:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006bb2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006bb4:	e841 2300 	strex	r3, r2, [r1]
 8006bb8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006bba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d1e6      	bne.n	8006b8e <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	3308      	adds	r3, #8
 8006bc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bca:	e853 3f00 	ldrex	r3, [r3]
 8006bce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bd2:	f023 0301 	bic.w	r3, r3, #1
 8006bd6:	667b      	str	r3, [r7, #100]	@ 0x64
 8006bd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	3308      	adds	r3, #8
 8006bde:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006be0:	647a      	str	r2, [r7, #68]	@ 0x44
 8006be2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006be6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006be8:	e841 2300 	strex	r3, r2, [r1]
 8006bec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006bee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d1e5      	bne.n	8006bc0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	3308      	adds	r3, #8
 8006bfa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfe:	e853 3f00 	ldrex	r3, [r3]
 8006c02:	623b      	str	r3, [r7, #32]
   return(result);
 8006c04:	6a3b      	ldr	r3, [r7, #32]
 8006c06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c0a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	3308      	adds	r3, #8
 8006c12:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006c14:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c1c:	e841 2300 	strex	r3, r2, [r1]
 8006c20:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d1e5      	bne.n	8006bf4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006c28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d118      	bne.n	8006c6a <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	e853 3f00 	ldrex	r3, [r3]
 8006c44:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f023 0310 	bic.w	r3, r3, #16
 8006c4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	461a      	mov	r2, r3
 8006c54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c56:	61fb      	str	r3, [r7, #28]
 8006c58:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5a:	69b9      	ldr	r1, [r7, #24]
 8006c5c:	69fa      	ldr	r2, [r7, #28]
 8006c5e:	e841 2300 	strex	r3, r2, [r1]
 8006c62:	617b      	str	r3, [r7, #20]
   return(result);
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1e6      	bne.n	8006c38 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d107      	bne.n	8006c88 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c7a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c7e:	4619      	mov	r1, r3
 8006c80:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006c82:	f7ff f993 	bl	8005fac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006c86:	e002      	b.n	8006c8e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006c88:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006c8a:	f7ff f971 	bl	8005f70 <HAL_UART_RxCpltCallback>
}
 8006c8e:	bf00      	nop
 8006c90:	3770      	adds	r7, #112	@ 0x70
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}

08006c96 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c96:	b580      	push	{r7, lr}
 8006c98:	b084      	sub	sp, #16
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cae:	2b01      	cmp	r3, #1
 8006cb0:	d109      	bne.n	8006cc6 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006cb8:	085b      	lsrs	r3, r3, #1
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	68f8      	ldr	r0, [r7, #12]
 8006cc0:	f7ff f974 	bl	8005fac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006cc4:	e002      	b.n	8006ccc <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8006cc6:	68f8      	ldr	r0, [r7, #12]
 8006cc8:	f7ff f95c 	bl	8005f84 <HAL_UART_RxHalfCpltCallback>
}
 8006ccc:	bf00      	nop
 8006cce:	3710      	adds	r7, #16
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ce8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cf0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cfc:	2b80      	cmp	r3, #128	@ 0x80
 8006cfe:	d109      	bne.n	8006d14 <UART_DMAError+0x40>
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	2b21      	cmp	r3, #33	@ 0x21
 8006d04:	d106      	bne.n	8006d14 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8006d0e:	6978      	ldr	r0, [r7, #20]
 8006d10:	f7ff fe84 	bl	8006a1c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d1e:	2b40      	cmp	r3, #64	@ 0x40
 8006d20:	d109      	bne.n	8006d36 <UART_DMAError+0x62>
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2b22      	cmp	r3, #34	@ 0x22
 8006d26:	d106      	bne.n	8006d36 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8006d30:	6978      	ldr	r0, [r7, #20]
 8006d32:	f7ff feb4 	bl	8006a9e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d3c:	f043 0210 	orr.w	r2, r3, #16
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d46:	6978      	ldr	r0, [r7, #20]
 8006d48:	f7ff f926 	bl	8005f98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d4c:	bf00      	nop
 8006d4e:	3718      	adds	r7, #24
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b085      	sub	sp, #20
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d101      	bne.n	8006d6a <HAL_UARTEx_DisableFifoMode+0x16>
 8006d66:	2302      	movs	r3, #2
 8006d68:	e027      	b.n	8006dba <HAL_UARTEx_DisableFifoMode+0x66>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2224      	movs	r2, #36	@ 0x24
 8006d76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f022 0201 	bic.w	r2, r2, #1
 8006d90:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006d98:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	68fa      	ldr	r2, [r7, #12]
 8006da6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2220      	movs	r2, #32
 8006dac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2200      	movs	r2, #0
 8006db4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006db8:	2300      	movs	r3, #0
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3714      	adds	r7, #20
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr

08006dc6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b084      	sub	sp, #16
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
 8006dce:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d101      	bne.n	8006dde <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006dda:	2302      	movs	r3, #2
 8006ddc:	e02d      	b.n	8006e3a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2201      	movs	r2, #1
 8006de2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2224      	movs	r2, #36	@ 0x24
 8006dea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f022 0201 	bic.w	r2, r2, #1
 8006e04:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	683a      	ldr	r2, [r7, #0]
 8006e16:	430a      	orrs	r2, r1
 8006e18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 f850 	bl	8006ec0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	68fa      	ldr	r2, [r7, #12]
 8006e26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2220      	movs	r2, #32
 8006e2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2200      	movs	r2, #0
 8006e34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3710      	adds	r7, #16
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}

08006e42 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e42:	b580      	push	{r7, lr}
 8006e44:	b084      	sub	sp, #16
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	6078      	str	r0, [r7, #4]
 8006e4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006e52:	2b01      	cmp	r3, #1
 8006e54:	d101      	bne.n	8006e5a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006e56:	2302      	movs	r3, #2
 8006e58:	e02d      	b.n	8006eb6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2224      	movs	r2, #36	@ 0x24
 8006e66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f022 0201 	bic.w	r2, r2, #1
 8006e80:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	683a      	ldr	r2, [r7, #0]
 8006e92:	430a      	orrs	r2, r1
 8006e94:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f000 f812 	bl	8006ec0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68fa      	ldr	r2, [r7, #12]
 8006ea2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
}
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	3710      	adds	r7, #16
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	bd80      	pop	{r7, pc}
	...

08006ec0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b085      	sub	sp, #20
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d108      	bne.n	8006ee2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2201      	movs	r2, #1
 8006edc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006ee0:	e031      	b.n	8006f46 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006ee2:	2308      	movs	r3, #8
 8006ee4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006ee6:	2308      	movs	r3, #8
 8006ee8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	0e5b      	lsrs	r3, r3, #25
 8006ef2:	b2db      	uxtb	r3, r3
 8006ef4:	f003 0307 	and.w	r3, r3, #7
 8006ef8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	0f5b      	lsrs	r3, r3, #29
 8006f02:	b2db      	uxtb	r3, r3
 8006f04:	f003 0307 	and.w	r3, r3, #7
 8006f08:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f0a:	7bbb      	ldrb	r3, [r7, #14]
 8006f0c:	7b3a      	ldrb	r2, [r7, #12]
 8006f0e:	4911      	ldr	r1, [pc, #68]	@ (8006f54 <UARTEx_SetNbDataToProcess+0x94>)
 8006f10:	5c8a      	ldrb	r2, [r1, r2]
 8006f12:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006f16:	7b3a      	ldrb	r2, [r7, #12]
 8006f18:	490f      	ldr	r1, [pc, #60]	@ (8006f58 <UARTEx_SetNbDataToProcess+0x98>)
 8006f1a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f1c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f20:	b29a      	uxth	r2, r3
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f28:	7bfb      	ldrb	r3, [r7, #15]
 8006f2a:	7b7a      	ldrb	r2, [r7, #13]
 8006f2c:	4909      	ldr	r1, [pc, #36]	@ (8006f54 <UARTEx_SetNbDataToProcess+0x94>)
 8006f2e:	5c8a      	ldrb	r2, [r1, r2]
 8006f30:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006f34:	7b7a      	ldrb	r2, [r7, #13]
 8006f36:	4908      	ldr	r1, [pc, #32]	@ (8006f58 <UARTEx_SetNbDataToProcess+0x98>)
 8006f38:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f3a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f3e:	b29a      	uxth	r2, r3
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006f46:	bf00      	nop
 8006f48:	3714      	adds	r7, #20
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	0800d4a8 	.word	0x0800d4a8
 8006f58:	0800d4b0 	.word	0x0800d4b0

08006f5c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b085      	sub	sp, #20
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	4603      	mov	r3, r0
 8006f64:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006f66:	2300      	movs	r3, #0
 8006f68:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006f6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f6e:	2b84      	cmp	r3, #132	@ 0x84
 8006f70:	d005      	beq.n	8006f7e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006f72:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	4413      	add	r3, r2
 8006f7a:	3303      	adds	r3, #3
 8006f7c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3714      	adds	r7, #20
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr

08006f8c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006f90:	f000 fb1c 	bl	80075cc <vTaskStartScheduler>
  
  return osOK;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	bd80      	pop	{r7, pc}

08006f9a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006f9a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f9c:	b087      	sub	sp, #28
 8006f9e:	af02      	add	r7, sp, #8
 8006fa0:	6078      	str	r0, [r7, #4]
 8006fa2:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	685c      	ldr	r4, [r3, #4]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006fb0:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f7ff ffcf 	bl	8006f5c <makeFreeRtosPriority>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	f107 030c 	add.w	r3, r7, #12
 8006fc4:	9301      	str	r3, [sp, #4]
 8006fc6:	9200      	str	r2, [sp, #0]
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	4632      	mov	r2, r6
 8006fcc:	4629      	mov	r1, r5
 8006fce:	4620      	mov	r0, r4
 8006fd0:	f000 f992 	bl	80072f8 <xTaskCreate>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d001      	beq.n	8006fde <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	e000      	b.n	8006fe0 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8006fde:	68fb      	ldr	r3, [r7, #12]
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3714      	adds	r7, #20
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006fe8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b084      	sub	sp, #16
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d001      	beq.n	8006ffe <osDelay+0x16>
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	e000      	b.n	8007000 <osDelay+0x18>
 8006ffe:	2301      	movs	r3, #1
 8007000:	4618      	mov	r0, r3
 8007002:	f000 faad 	bl	8007560 <vTaskDelay>
  
  return osOK;
 8007006:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007008:	4618      	mov	r0, r3
 800700a:	3710      	adds	r7, #16
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007010:	b480      	push	{r7}
 8007012:	b083      	sub	sp, #12
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f103 0208 	add.w	r2, r3, #8
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f04f 32ff 	mov.w	r2, #4294967295
 8007028:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	f103 0208 	add.w	r2, r3, #8
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f103 0208 	add.w	r2, r3, #8
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007044:	bf00      	nop
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704e:	4770      	bx	lr

08007050 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800705e:	bf00      	nop
 8007060:	370c      	adds	r7, #12
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr

0800706a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800706a:	b480      	push	{r7}
 800706c:	b085      	sub	sp, #20
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
 8007072:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	689a      	ldr	r2, [r3, #8]
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	683a      	ldr	r2, [r7, #0]
 800708e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	683a      	ldr	r2, [r7, #0]
 8007094:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	1c5a      	adds	r2, r3, #1
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	601a      	str	r2, [r3, #0]
}
 80070a6:	bf00      	nop
 80070a8:	3714      	adds	r7, #20
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr

080070b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80070b2:	b480      	push	{r7}
 80070b4:	b085      	sub	sp, #20
 80070b6:	af00      	add	r7, sp, #0
 80070b8:	6078      	str	r0, [r7, #4]
 80070ba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070c8:	d103      	bne.n	80070d2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	691b      	ldr	r3, [r3, #16]
 80070ce:	60fb      	str	r3, [r7, #12]
 80070d0:	e00c      	b.n	80070ec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	3308      	adds	r3, #8
 80070d6:	60fb      	str	r3, [r7, #12]
 80070d8:	e002      	b.n	80070e0 <vListInsert+0x2e>
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	60fb      	str	r3, [r7, #12]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	68ba      	ldr	r2, [r7, #8]
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d2f6      	bcs.n	80070da <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	685a      	ldr	r2, [r3, #4]
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	683a      	ldr	r2, [r7, #0]
 80070fa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	68fa      	ldr	r2, [r7, #12]
 8007100:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	683a      	ldr	r2, [r7, #0]
 8007106:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	1c5a      	adds	r2, r3, #1
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	601a      	str	r2, [r3, #0]
}
 8007118:	bf00      	nop
 800711a:	3714      	adds	r7, #20
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007124:	b480      	push	{r7}
 8007126:	b085      	sub	sp, #20
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	691b      	ldr	r3, [r3, #16]
 8007130:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	687a      	ldr	r2, [r7, #4]
 8007138:	6892      	ldr	r2, [r2, #8]
 800713a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	6852      	ldr	r2, [r2, #4]
 8007144:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	429a      	cmp	r2, r3
 800714e:	d103      	bne.n	8007158 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	689a      	ldr	r2, [r3, #8]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	1e5a      	subs	r2, r3, #1
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
}
 800716c:	4618      	mov	r0, r3
 800716e:	3714      	adds	r7, #20
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d10b      	bne.n	80071a4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800718c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007190:	f383 8811 	msr	BASEPRI, r3
 8007194:	f3bf 8f6f 	isb	sy
 8007198:	f3bf 8f4f 	dsb	sy
 800719c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800719e:	bf00      	nop
 80071a0:	bf00      	nop
 80071a2:	e7fd      	b.n	80071a0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80071a4:	f000 ffc8 	bl	8008138 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071b0:	68f9      	ldr	r1, [r7, #12]
 80071b2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80071b4:	fb01 f303 	mul.w	r3, r1, r3
 80071b8:	441a      	add	r2, r3
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2200      	movs	r2, #0
 80071c2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681a      	ldr	r2, [r3, #0]
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071d4:	3b01      	subs	r3, #1
 80071d6:	68f9      	ldr	r1, [r7, #12]
 80071d8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80071da:	fb01 f303 	mul.w	r3, r1, r3
 80071de:	441a      	add	r2, r3
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	22ff      	movs	r2, #255	@ 0xff
 80071e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	22ff      	movs	r2, #255	@ 0xff
 80071f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d114      	bne.n	8007224 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d01a      	beq.n	8007238 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	3310      	adds	r3, #16
 8007206:	4618      	mov	r0, r3
 8007208:	f000 fbea 	bl	80079e0 <xTaskRemoveFromEventList>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d012      	beq.n	8007238 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007212:	4b0d      	ldr	r3, [pc, #52]	@ (8007248 <xQueueGenericReset+0xd0>)
 8007214:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007218:	601a      	str	r2, [r3, #0]
 800721a:	f3bf 8f4f 	dsb	sy
 800721e:	f3bf 8f6f 	isb	sy
 8007222:	e009      	b.n	8007238 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	3310      	adds	r3, #16
 8007228:	4618      	mov	r0, r3
 800722a:	f7ff fef1 	bl	8007010 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	3324      	adds	r3, #36	@ 0x24
 8007232:	4618      	mov	r0, r3
 8007234:	f7ff feec 	bl	8007010 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007238:	f000 ffb0 	bl	800819c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800723c:	2301      	movs	r3, #1
}
 800723e:	4618      	mov	r0, r3
 8007240:	3710      	adds	r7, #16
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	e000ed04 	.word	0xe000ed04

0800724c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800724c:	b580      	push	{r7, lr}
 800724e:	b08a      	sub	sp, #40	@ 0x28
 8007250:	af02      	add	r7, sp, #8
 8007252:	60f8      	str	r0, [r7, #12]
 8007254:	60b9      	str	r1, [r7, #8]
 8007256:	4613      	mov	r3, r2
 8007258:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d10b      	bne.n	8007278 <xQueueGenericCreate+0x2c>
	__asm volatile
 8007260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007264:	f383 8811 	msr	BASEPRI, r3
 8007268:	f3bf 8f6f 	isb	sy
 800726c:	f3bf 8f4f 	dsb	sy
 8007270:	613b      	str	r3, [r7, #16]
}
 8007272:	bf00      	nop
 8007274:	bf00      	nop
 8007276:	e7fd      	b.n	8007274 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	68ba      	ldr	r2, [r7, #8]
 800727c:	fb02 f303 	mul.w	r3, r2, r3
 8007280:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	3348      	adds	r3, #72	@ 0x48
 8007286:	4618      	mov	r0, r3
 8007288:	f001 f878 	bl	800837c <pvPortMalloc>
 800728c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d00d      	beq.n	80072b0 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007294:	69bb      	ldr	r3, [r7, #24]
 8007296:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	3348      	adds	r3, #72	@ 0x48
 800729c:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800729e:	79fa      	ldrb	r2, [r7, #7]
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	9300      	str	r3, [sp, #0]
 80072a4:	4613      	mov	r3, r2
 80072a6:	697a      	ldr	r2, [r7, #20]
 80072a8:	68b9      	ldr	r1, [r7, #8]
 80072aa:	68f8      	ldr	r0, [r7, #12]
 80072ac:	f000 f805 	bl	80072ba <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80072b0:	69bb      	ldr	r3, [r7, #24]
	}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3720      	adds	r7, #32
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}

080072ba <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80072ba:	b580      	push	{r7, lr}
 80072bc:	b084      	sub	sp, #16
 80072be:	af00      	add	r7, sp, #0
 80072c0:	60f8      	str	r0, [r7, #12]
 80072c2:	60b9      	str	r1, [r7, #8]
 80072c4:	607a      	str	r2, [r7, #4]
 80072c6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d103      	bne.n	80072d6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80072ce:	69bb      	ldr	r3, [r7, #24]
 80072d0:	69ba      	ldr	r2, [r7, #24]
 80072d2:	601a      	str	r2, [r3, #0]
 80072d4:	e002      	b.n	80072dc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80072d6:	69bb      	ldr	r3, [r7, #24]
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80072dc:	69bb      	ldr	r3, [r7, #24]
 80072de:	68fa      	ldr	r2, [r7, #12]
 80072e0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80072e2:	69bb      	ldr	r3, [r7, #24]
 80072e4:	68ba      	ldr	r2, [r7, #8]
 80072e6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80072e8:	2101      	movs	r1, #1
 80072ea:	69b8      	ldr	r0, [r7, #24]
 80072ec:	f7ff ff44 	bl	8007178 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80072f0:	bf00      	nop
 80072f2:	3710      	adds	r7, #16
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b08c      	sub	sp, #48	@ 0x30
 80072fc:	af04      	add	r7, sp, #16
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	60b9      	str	r1, [r7, #8]
 8007302:	603b      	str	r3, [r7, #0]
 8007304:	4613      	mov	r3, r2
 8007306:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007308:	88fb      	ldrh	r3, [r7, #6]
 800730a:	009b      	lsls	r3, r3, #2
 800730c:	4618      	mov	r0, r3
 800730e:	f001 f835 	bl	800837c <pvPortMalloc>
 8007312:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d00e      	beq.n	8007338 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800731a:	2054      	movs	r0, #84	@ 0x54
 800731c:	f001 f82e 	bl	800837c <pvPortMalloc>
 8007320:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d003      	beq.n	8007330 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	697a      	ldr	r2, [r7, #20]
 800732c:	631a      	str	r2, [r3, #48]	@ 0x30
 800732e:	e005      	b.n	800733c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007330:	6978      	ldr	r0, [r7, #20]
 8007332:	f001 f8f1 	bl	8008518 <vPortFree>
 8007336:	e001      	b.n	800733c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007338:	2300      	movs	r3, #0
 800733a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d013      	beq.n	800736a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007342:	88fa      	ldrh	r2, [r7, #6]
 8007344:	2300      	movs	r3, #0
 8007346:	9303      	str	r3, [sp, #12]
 8007348:	69fb      	ldr	r3, [r7, #28]
 800734a:	9302      	str	r3, [sp, #8]
 800734c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800734e:	9301      	str	r3, [sp, #4]
 8007350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007352:	9300      	str	r3, [sp, #0]
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	68b9      	ldr	r1, [r7, #8]
 8007358:	68f8      	ldr	r0, [r7, #12]
 800735a:	f000 f80e 	bl	800737a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800735e:	69f8      	ldr	r0, [r7, #28]
 8007360:	f000 f894 	bl	800748c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007364:	2301      	movs	r3, #1
 8007366:	61bb      	str	r3, [r7, #24]
 8007368:	e002      	b.n	8007370 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800736a:	f04f 33ff 	mov.w	r3, #4294967295
 800736e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007370:	69bb      	ldr	r3, [r7, #24]
	}
 8007372:	4618      	mov	r0, r3
 8007374:	3720      	adds	r7, #32
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}

0800737a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800737a:	b580      	push	{r7, lr}
 800737c:	b088      	sub	sp, #32
 800737e:	af00      	add	r7, sp, #0
 8007380:	60f8      	str	r0, [r7, #12]
 8007382:	60b9      	str	r1, [r7, #8]
 8007384:	607a      	str	r2, [r7, #4]
 8007386:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800738a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007392:	3b01      	subs	r3, #1
 8007394:	009b      	lsls	r3, r3, #2
 8007396:	4413      	add	r3, r2
 8007398:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800739a:	69bb      	ldr	r3, [r7, #24]
 800739c:	f023 0307 	bic.w	r3, r3, #7
 80073a0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80073a2:	69bb      	ldr	r3, [r7, #24]
 80073a4:	f003 0307 	and.w	r3, r3, #7
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00b      	beq.n	80073c4 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80073ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b0:	f383 8811 	msr	BASEPRI, r3
 80073b4:	f3bf 8f6f 	isb	sy
 80073b8:	f3bf 8f4f 	dsb	sy
 80073bc:	617b      	str	r3, [r7, #20]
}
 80073be:	bf00      	nop
 80073c0:	bf00      	nop
 80073c2:	e7fd      	b.n	80073c0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d01f      	beq.n	800740a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073ca:	2300      	movs	r3, #0
 80073cc:	61fb      	str	r3, [r7, #28]
 80073ce:	e012      	b.n	80073f6 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80073d0:	68ba      	ldr	r2, [r7, #8]
 80073d2:	69fb      	ldr	r3, [r7, #28]
 80073d4:	4413      	add	r3, r2
 80073d6:	7819      	ldrb	r1, [r3, #0]
 80073d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073da:	69fb      	ldr	r3, [r7, #28]
 80073dc:	4413      	add	r3, r2
 80073de:	3334      	adds	r3, #52	@ 0x34
 80073e0:	460a      	mov	r2, r1
 80073e2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80073e4:	68ba      	ldr	r2, [r7, #8]
 80073e6:	69fb      	ldr	r3, [r7, #28]
 80073e8:	4413      	add	r3, r2
 80073ea:	781b      	ldrb	r3, [r3, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d006      	beq.n	80073fe <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073f0:	69fb      	ldr	r3, [r7, #28]
 80073f2:	3301      	adds	r3, #1
 80073f4:	61fb      	str	r3, [r7, #28]
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	2b0f      	cmp	r3, #15
 80073fa:	d9e9      	bls.n	80073d0 <prvInitialiseNewTask+0x56>
 80073fc:	e000      	b.n	8007400 <prvInitialiseNewTask+0x86>
			{
				break;
 80073fe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007402:	2200      	movs	r2, #0
 8007404:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007408:	e003      	b.n	8007412 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800740a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740c:	2200      	movs	r2, #0
 800740e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007414:	2b06      	cmp	r3, #6
 8007416:	d901      	bls.n	800741c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007418:	2306      	movs	r3, #6
 800741a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800741c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800741e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007420:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007424:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007426:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742a:	2200      	movs	r2, #0
 800742c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800742e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007430:	3304      	adds	r3, #4
 8007432:	4618      	mov	r0, r3
 8007434:	f7ff fe0c 	bl	8007050 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743a:	3318      	adds	r3, #24
 800743c:	4618      	mov	r0, r3
 800743e:	f7ff fe07 	bl	8007050 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007444:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007446:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800744a:	f1c3 0207 	rsb	r2, r3, #7
 800744e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007450:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007456:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745a:	2200      	movs	r2, #0
 800745c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800745e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007460:	2200      	movs	r2, #0
 8007462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007466:	683a      	ldr	r2, [r7, #0]
 8007468:	68f9      	ldr	r1, [r7, #12]
 800746a:	69b8      	ldr	r0, [r7, #24]
 800746c:	f000 fd32 	bl	8007ed4 <pxPortInitialiseStack>
 8007470:	4602      	mov	r2, r0
 8007472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007474:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007478:	2b00      	cmp	r3, #0
 800747a:	d002      	beq.n	8007482 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800747c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800747e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007480:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007482:	bf00      	nop
 8007484:	3720      	adds	r7, #32
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
	...

0800748c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007494:	f000 fe50 	bl	8008138 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007498:	4b2a      	ldr	r3, [pc, #168]	@ (8007544 <prvAddNewTaskToReadyList+0xb8>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	3301      	adds	r3, #1
 800749e:	4a29      	ldr	r2, [pc, #164]	@ (8007544 <prvAddNewTaskToReadyList+0xb8>)
 80074a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80074a2:	4b29      	ldr	r3, [pc, #164]	@ (8007548 <prvAddNewTaskToReadyList+0xbc>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d109      	bne.n	80074be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80074aa:	4a27      	ldr	r2, [pc, #156]	@ (8007548 <prvAddNewTaskToReadyList+0xbc>)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80074b0:	4b24      	ldr	r3, [pc, #144]	@ (8007544 <prvAddNewTaskToReadyList+0xb8>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d110      	bne.n	80074da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80074b8:	f000 fb0e 	bl	8007ad8 <prvInitialiseTaskLists>
 80074bc:	e00d      	b.n	80074da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80074be:	4b23      	ldr	r3, [pc, #140]	@ (800754c <prvAddNewTaskToReadyList+0xc0>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d109      	bne.n	80074da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80074c6:	4b20      	ldr	r3, [pc, #128]	@ (8007548 <prvAddNewTaskToReadyList+0xbc>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d802      	bhi.n	80074da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80074d4:	4a1c      	ldr	r2, [pc, #112]	@ (8007548 <prvAddNewTaskToReadyList+0xbc>)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80074da:	4b1d      	ldr	r3, [pc, #116]	@ (8007550 <prvAddNewTaskToReadyList+0xc4>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	3301      	adds	r3, #1
 80074e0:	4a1b      	ldr	r2, [pc, #108]	@ (8007550 <prvAddNewTaskToReadyList+0xc4>)
 80074e2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e8:	2201      	movs	r2, #1
 80074ea:	409a      	lsls	r2, r3
 80074ec:	4b19      	ldr	r3, [pc, #100]	@ (8007554 <prvAddNewTaskToReadyList+0xc8>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4313      	orrs	r3, r2
 80074f2:	4a18      	ldr	r2, [pc, #96]	@ (8007554 <prvAddNewTaskToReadyList+0xc8>)
 80074f4:	6013      	str	r3, [r2, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074fa:	4613      	mov	r3, r2
 80074fc:	009b      	lsls	r3, r3, #2
 80074fe:	4413      	add	r3, r2
 8007500:	009b      	lsls	r3, r3, #2
 8007502:	4a15      	ldr	r2, [pc, #84]	@ (8007558 <prvAddNewTaskToReadyList+0xcc>)
 8007504:	441a      	add	r2, r3
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	3304      	adds	r3, #4
 800750a:	4619      	mov	r1, r3
 800750c:	4610      	mov	r0, r2
 800750e:	f7ff fdac 	bl	800706a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007512:	f000 fe43 	bl	800819c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007516:	4b0d      	ldr	r3, [pc, #52]	@ (800754c <prvAddNewTaskToReadyList+0xc0>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d00e      	beq.n	800753c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800751e:	4b0a      	ldr	r3, [pc, #40]	@ (8007548 <prvAddNewTaskToReadyList+0xbc>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007528:	429a      	cmp	r2, r3
 800752a:	d207      	bcs.n	800753c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800752c:	4b0b      	ldr	r3, [pc, #44]	@ (800755c <prvAddNewTaskToReadyList+0xd0>)
 800752e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007532:	601a      	str	r2, [r3, #0]
 8007534:	f3bf 8f4f 	dsb	sy
 8007538:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800753c:	bf00      	nop
 800753e:	3708      	adds	r7, #8
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	20001900 	.word	0x20001900
 8007548:	20001800 	.word	0x20001800
 800754c:	2000190c 	.word	0x2000190c
 8007550:	2000191c 	.word	0x2000191c
 8007554:	20001908 	.word	0x20001908
 8007558:	20001804 	.word	0x20001804
 800755c:	e000ed04 	.word	0xe000ed04

08007560 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007560:	b580      	push	{r7, lr}
 8007562:	b084      	sub	sp, #16
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007568:	2300      	movs	r3, #0
 800756a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d018      	beq.n	80075a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007572:	4b14      	ldr	r3, [pc, #80]	@ (80075c4 <vTaskDelay+0x64>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d00b      	beq.n	8007592 <vTaskDelay+0x32>
	__asm volatile
 800757a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800757e:	f383 8811 	msr	BASEPRI, r3
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	f3bf 8f4f 	dsb	sy
 800758a:	60bb      	str	r3, [r7, #8]
}
 800758c:	bf00      	nop
 800758e:	bf00      	nop
 8007590:	e7fd      	b.n	800758e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007592:	f000 f863 	bl	800765c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007596:	2100      	movs	r1, #0
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f000 fc35 	bl	8007e08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800759e:	f000 f86b 	bl	8007678 <xTaskResumeAll>
 80075a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d107      	bne.n	80075ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80075aa:	4b07      	ldr	r3, [pc, #28]	@ (80075c8 <vTaskDelay+0x68>)
 80075ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075b0:	601a      	str	r2, [r3, #0]
 80075b2:	f3bf 8f4f 	dsb	sy
 80075b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80075ba:	bf00      	nop
 80075bc:	3710      	adds	r7, #16
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop
 80075c4:	20001928 	.word	0x20001928
 80075c8:	e000ed04 	.word	0xe000ed04

080075cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b086      	sub	sp, #24
 80075d0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80075d2:	4b1c      	ldr	r3, [pc, #112]	@ (8007644 <vTaskStartScheduler+0x78>)
 80075d4:	9301      	str	r3, [sp, #4]
 80075d6:	2300      	movs	r3, #0
 80075d8:	9300      	str	r3, [sp, #0]
 80075da:	2300      	movs	r3, #0
 80075dc:	2280      	movs	r2, #128	@ 0x80
 80075de:	491a      	ldr	r1, [pc, #104]	@ (8007648 <vTaskStartScheduler+0x7c>)
 80075e0:	481a      	ldr	r0, [pc, #104]	@ (800764c <vTaskStartScheduler+0x80>)
 80075e2:	f7ff fe89 	bl	80072f8 <xTaskCreate>
 80075e6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d116      	bne.n	800761c <vTaskStartScheduler+0x50>
	__asm volatile
 80075ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f2:	f383 8811 	msr	BASEPRI, r3
 80075f6:	f3bf 8f6f 	isb	sy
 80075fa:	f3bf 8f4f 	dsb	sy
 80075fe:	60bb      	str	r3, [r7, #8]
}
 8007600:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007602:	4b13      	ldr	r3, [pc, #76]	@ (8007650 <vTaskStartScheduler+0x84>)
 8007604:	f04f 32ff 	mov.w	r2, #4294967295
 8007608:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800760a:	4b12      	ldr	r3, [pc, #72]	@ (8007654 <vTaskStartScheduler+0x88>)
 800760c:	2201      	movs	r2, #1
 800760e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007610:	4b11      	ldr	r3, [pc, #68]	@ (8007658 <vTaskStartScheduler+0x8c>)
 8007612:	2200      	movs	r2, #0
 8007614:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007616:	f000 fceb 	bl	8007ff0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800761a:	e00f      	b.n	800763c <vTaskStartScheduler+0x70>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007622:	d10b      	bne.n	800763c <vTaskStartScheduler+0x70>
	__asm volatile
 8007624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007628:	f383 8811 	msr	BASEPRI, r3
 800762c:	f3bf 8f6f 	isb	sy
 8007630:	f3bf 8f4f 	dsb	sy
 8007634:	607b      	str	r3, [r7, #4]
}
 8007636:	bf00      	nop
 8007638:	bf00      	nop
 800763a:	e7fd      	b.n	8007638 <vTaskStartScheduler+0x6c>
}
 800763c:	bf00      	nop
 800763e:	3710      	adds	r7, #16
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	20001924 	.word	0x20001924
 8007648:	0800d420 	.word	0x0800d420
 800764c:	08007aa9 	.word	0x08007aa9
 8007650:	20001920 	.word	0x20001920
 8007654:	2000190c 	.word	0x2000190c
 8007658:	20001904 	.word	0x20001904

0800765c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800765c:	b480      	push	{r7}
 800765e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007660:	4b04      	ldr	r3, [pc, #16]	@ (8007674 <vTaskSuspendAll+0x18>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	3301      	adds	r3, #1
 8007666:	4a03      	ldr	r2, [pc, #12]	@ (8007674 <vTaskSuspendAll+0x18>)
 8007668:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800766a:	bf00      	nop
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	20001928 	.word	0x20001928

08007678 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b084      	sub	sp, #16
 800767c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800767e:	2300      	movs	r3, #0
 8007680:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007682:	2300      	movs	r3, #0
 8007684:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007686:	4b42      	ldr	r3, [pc, #264]	@ (8007790 <xTaskResumeAll+0x118>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d10b      	bne.n	80076a6 <xTaskResumeAll+0x2e>
	__asm volatile
 800768e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007692:	f383 8811 	msr	BASEPRI, r3
 8007696:	f3bf 8f6f 	isb	sy
 800769a:	f3bf 8f4f 	dsb	sy
 800769e:	603b      	str	r3, [r7, #0]
}
 80076a0:	bf00      	nop
 80076a2:	bf00      	nop
 80076a4:	e7fd      	b.n	80076a2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80076a6:	f000 fd47 	bl	8008138 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80076aa:	4b39      	ldr	r3, [pc, #228]	@ (8007790 <xTaskResumeAll+0x118>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	3b01      	subs	r3, #1
 80076b0:	4a37      	ldr	r2, [pc, #220]	@ (8007790 <xTaskResumeAll+0x118>)
 80076b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076b4:	4b36      	ldr	r3, [pc, #216]	@ (8007790 <xTaskResumeAll+0x118>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d161      	bne.n	8007780 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80076bc:	4b35      	ldr	r3, [pc, #212]	@ (8007794 <xTaskResumeAll+0x11c>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d05d      	beq.n	8007780 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80076c4:	e02e      	b.n	8007724 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076c6:	4b34      	ldr	r3, [pc, #208]	@ (8007798 <xTaskResumeAll+0x120>)
 80076c8:	68db      	ldr	r3, [r3, #12]
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	3318      	adds	r3, #24
 80076d2:	4618      	mov	r0, r3
 80076d4:	f7ff fd26 	bl	8007124 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	3304      	adds	r3, #4
 80076dc:	4618      	mov	r0, r3
 80076de:	f7ff fd21 	bl	8007124 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e6:	2201      	movs	r2, #1
 80076e8:	409a      	lsls	r2, r3
 80076ea:	4b2c      	ldr	r3, [pc, #176]	@ (800779c <xTaskResumeAll+0x124>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4313      	orrs	r3, r2
 80076f0:	4a2a      	ldr	r2, [pc, #168]	@ (800779c <xTaskResumeAll+0x124>)
 80076f2:	6013      	str	r3, [r2, #0]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076f8:	4613      	mov	r3, r2
 80076fa:	009b      	lsls	r3, r3, #2
 80076fc:	4413      	add	r3, r2
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	4a27      	ldr	r2, [pc, #156]	@ (80077a0 <xTaskResumeAll+0x128>)
 8007702:	441a      	add	r2, r3
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	3304      	adds	r3, #4
 8007708:	4619      	mov	r1, r3
 800770a:	4610      	mov	r0, r2
 800770c:	f7ff fcad 	bl	800706a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007714:	4b23      	ldr	r3, [pc, #140]	@ (80077a4 <xTaskResumeAll+0x12c>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800771a:	429a      	cmp	r2, r3
 800771c:	d302      	bcc.n	8007724 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800771e:	4b22      	ldr	r3, [pc, #136]	@ (80077a8 <xTaskResumeAll+0x130>)
 8007720:	2201      	movs	r2, #1
 8007722:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007724:	4b1c      	ldr	r3, [pc, #112]	@ (8007798 <xTaskResumeAll+0x120>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d1cc      	bne.n	80076c6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d001      	beq.n	8007736 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007732:	f000 fa4f 	bl	8007bd4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007736:	4b1d      	ldr	r3, [pc, #116]	@ (80077ac <xTaskResumeAll+0x134>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d010      	beq.n	8007764 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007742:	f000 f837 	bl	80077b4 <xTaskIncrementTick>
 8007746:	4603      	mov	r3, r0
 8007748:	2b00      	cmp	r3, #0
 800774a:	d002      	beq.n	8007752 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800774c:	4b16      	ldr	r3, [pc, #88]	@ (80077a8 <xTaskResumeAll+0x130>)
 800774e:	2201      	movs	r2, #1
 8007750:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	3b01      	subs	r3, #1
 8007756:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1f1      	bne.n	8007742 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800775e:	4b13      	ldr	r3, [pc, #76]	@ (80077ac <xTaskResumeAll+0x134>)
 8007760:	2200      	movs	r2, #0
 8007762:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007764:	4b10      	ldr	r3, [pc, #64]	@ (80077a8 <xTaskResumeAll+0x130>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d009      	beq.n	8007780 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800776c:	2301      	movs	r3, #1
 800776e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007770:	4b0f      	ldr	r3, [pc, #60]	@ (80077b0 <xTaskResumeAll+0x138>)
 8007772:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007776:	601a      	str	r2, [r3, #0]
 8007778:	f3bf 8f4f 	dsb	sy
 800777c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007780:	f000 fd0c 	bl	800819c <vPortExitCritical>

	return xAlreadyYielded;
 8007784:	68bb      	ldr	r3, [r7, #8]
}
 8007786:	4618      	mov	r0, r3
 8007788:	3710      	adds	r7, #16
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
 800778e:	bf00      	nop
 8007790:	20001928 	.word	0x20001928
 8007794:	20001900 	.word	0x20001900
 8007798:	200018c0 	.word	0x200018c0
 800779c:	20001908 	.word	0x20001908
 80077a0:	20001804 	.word	0x20001804
 80077a4:	20001800 	.word	0x20001800
 80077a8:	20001914 	.word	0x20001914
 80077ac:	20001910 	.word	0x20001910
 80077b0:	e000ed04 	.word	0xe000ed04

080077b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b086      	sub	sp, #24
 80077b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80077ba:	2300      	movs	r3, #0
 80077bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077be:	4b4f      	ldr	r3, [pc, #316]	@ (80078fc <xTaskIncrementTick+0x148>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	f040 808f 	bne.w	80078e6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80077c8:	4b4d      	ldr	r3, [pc, #308]	@ (8007900 <xTaskIncrementTick+0x14c>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	3301      	adds	r3, #1
 80077ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80077d0:	4a4b      	ldr	r2, [pc, #300]	@ (8007900 <xTaskIncrementTick+0x14c>)
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d121      	bne.n	8007820 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80077dc:	4b49      	ldr	r3, [pc, #292]	@ (8007904 <xTaskIncrementTick+0x150>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d00b      	beq.n	80077fe <xTaskIncrementTick+0x4a>
	__asm volatile
 80077e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ea:	f383 8811 	msr	BASEPRI, r3
 80077ee:	f3bf 8f6f 	isb	sy
 80077f2:	f3bf 8f4f 	dsb	sy
 80077f6:	603b      	str	r3, [r7, #0]
}
 80077f8:	bf00      	nop
 80077fa:	bf00      	nop
 80077fc:	e7fd      	b.n	80077fa <xTaskIncrementTick+0x46>
 80077fe:	4b41      	ldr	r3, [pc, #260]	@ (8007904 <xTaskIncrementTick+0x150>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	60fb      	str	r3, [r7, #12]
 8007804:	4b40      	ldr	r3, [pc, #256]	@ (8007908 <xTaskIncrementTick+0x154>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a3e      	ldr	r2, [pc, #248]	@ (8007904 <xTaskIncrementTick+0x150>)
 800780a:	6013      	str	r3, [r2, #0]
 800780c:	4a3e      	ldr	r2, [pc, #248]	@ (8007908 <xTaskIncrementTick+0x154>)
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	6013      	str	r3, [r2, #0]
 8007812:	4b3e      	ldr	r3, [pc, #248]	@ (800790c <xTaskIncrementTick+0x158>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	3301      	adds	r3, #1
 8007818:	4a3c      	ldr	r2, [pc, #240]	@ (800790c <xTaskIncrementTick+0x158>)
 800781a:	6013      	str	r3, [r2, #0]
 800781c:	f000 f9da 	bl	8007bd4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007820:	4b3b      	ldr	r3, [pc, #236]	@ (8007910 <xTaskIncrementTick+0x15c>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	693a      	ldr	r2, [r7, #16]
 8007826:	429a      	cmp	r2, r3
 8007828:	d348      	bcc.n	80078bc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800782a:	4b36      	ldr	r3, [pc, #216]	@ (8007904 <xTaskIncrementTick+0x150>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d104      	bne.n	800783e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007834:	4b36      	ldr	r3, [pc, #216]	@ (8007910 <xTaskIncrementTick+0x15c>)
 8007836:	f04f 32ff 	mov.w	r2, #4294967295
 800783a:	601a      	str	r2, [r3, #0]
					break;
 800783c:	e03e      	b.n	80078bc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800783e:	4b31      	ldr	r3, [pc, #196]	@ (8007904 <xTaskIncrementTick+0x150>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800784e:	693a      	ldr	r2, [r7, #16]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	429a      	cmp	r2, r3
 8007854:	d203      	bcs.n	800785e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007856:	4a2e      	ldr	r2, [pc, #184]	@ (8007910 <xTaskIncrementTick+0x15c>)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800785c:	e02e      	b.n	80078bc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	3304      	adds	r3, #4
 8007862:	4618      	mov	r0, r3
 8007864:	f7ff fc5e 	bl	8007124 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800786c:	2b00      	cmp	r3, #0
 800786e:	d004      	beq.n	800787a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	3318      	adds	r3, #24
 8007874:	4618      	mov	r0, r3
 8007876:	f7ff fc55 	bl	8007124 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800787e:	2201      	movs	r2, #1
 8007880:	409a      	lsls	r2, r3
 8007882:	4b24      	ldr	r3, [pc, #144]	@ (8007914 <xTaskIncrementTick+0x160>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4313      	orrs	r3, r2
 8007888:	4a22      	ldr	r2, [pc, #136]	@ (8007914 <xTaskIncrementTick+0x160>)
 800788a:	6013      	str	r3, [r2, #0]
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007890:	4613      	mov	r3, r2
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	4413      	add	r3, r2
 8007896:	009b      	lsls	r3, r3, #2
 8007898:	4a1f      	ldr	r2, [pc, #124]	@ (8007918 <xTaskIncrementTick+0x164>)
 800789a:	441a      	add	r2, r3
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	3304      	adds	r3, #4
 80078a0:	4619      	mov	r1, r3
 80078a2:	4610      	mov	r0, r2
 80078a4:	f7ff fbe1 	bl	800706a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078ac:	4b1b      	ldr	r3, [pc, #108]	@ (800791c <xTaskIncrementTick+0x168>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d3b9      	bcc.n	800782a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80078b6:	2301      	movs	r3, #1
 80078b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078ba:	e7b6      	b.n	800782a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80078bc:	4b17      	ldr	r3, [pc, #92]	@ (800791c <xTaskIncrementTick+0x168>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078c2:	4915      	ldr	r1, [pc, #84]	@ (8007918 <xTaskIncrementTick+0x164>)
 80078c4:	4613      	mov	r3, r2
 80078c6:	009b      	lsls	r3, r3, #2
 80078c8:	4413      	add	r3, r2
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	440b      	add	r3, r1
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d901      	bls.n	80078d8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80078d4:	2301      	movs	r3, #1
 80078d6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80078d8:	4b11      	ldr	r3, [pc, #68]	@ (8007920 <xTaskIncrementTick+0x16c>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d007      	beq.n	80078f0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80078e0:	2301      	movs	r3, #1
 80078e2:	617b      	str	r3, [r7, #20]
 80078e4:	e004      	b.n	80078f0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80078e6:	4b0f      	ldr	r3, [pc, #60]	@ (8007924 <xTaskIncrementTick+0x170>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	3301      	adds	r3, #1
 80078ec:	4a0d      	ldr	r2, [pc, #52]	@ (8007924 <xTaskIncrementTick+0x170>)
 80078ee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80078f0:	697b      	ldr	r3, [r7, #20]
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3718      	adds	r7, #24
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bd80      	pop	{r7, pc}
 80078fa:	bf00      	nop
 80078fc:	20001928 	.word	0x20001928
 8007900:	20001904 	.word	0x20001904
 8007904:	200018b8 	.word	0x200018b8
 8007908:	200018bc 	.word	0x200018bc
 800790c:	20001918 	.word	0x20001918
 8007910:	20001920 	.word	0x20001920
 8007914:	20001908 	.word	0x20001908
 8007918:	20001804 	.word	0x20001804
 800791c:	20001800 	.word	0x20001800
 8007920:	20001914 	.word	0x20001914
 8007924:	20001910 	.word	0x20001910

08007928 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007928:	b480      	push	{r7}
 800792a:	b087      	sub	sp, #28
 800792c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800792e:	4b27      	ldr	r3, [pc, #156]	@ (80079cc <vTaskSwitchContext+0xa4>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d003      	beq.n	800793e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007936:	4b26      	ldr	r3, [pc, #152]	@ (80079d0 <vTaskSwitchContext+0xa8>)
 8007938:	2201      	movs	r2, #1
 800793a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800793c:	e040      	b.n	80079c0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800793e:	4b24      	ldr	r3, [pc, #144]	@ (80079d0 <vTaskSwitchContext+0xa8>)
 8007940:	2200      	movs	r2, #0
 8007942:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007944:	4b23      	ldr	r3, [pc, #140]	@ (80079d4 <vTaskSwitchContext+0xac>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	fab3 f383 	clz	r3, r3
 8007950:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007952:	7afb      	ldrb	r3, [r7, #11]
 8007954:	f1c3 031f 	rsb	r3, r3, #31
 8007958:	617b      	str	r3, [r7, #20]
 800795a:	491f      	ldr	r1, [pc, #124]	@ (80079d8 <vTaskSwitchContext+0xb0>)
 800795c:	697a      	ldr	r2, [r7, #20]
 800795e:	4613      	mov	r3, r2
 8007960:	009b      	lsls	r3, r3, #2
 8007962:	4413      	add	r3, r2
 8007964:	009b      	lsls	r3, r3, #2
 8007966:	440b      	add	r3, r1
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d10b      	bne.n	8007986 <vTaskSwitchContext+0x5e>
	__asm volatile
 800796e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007972:	f383 8811 	msr	BASEPRI, r3
 8007976:	f3bf 8f6f 	isb	sy
 800797a:	f3bf 8f4f 	dsb	sy
 800797e:	607b      	str	r3, [r7, #4]
}
 8007980:	bf00      	nop
 8007982:	bf00      	nop
 8007984:	e7fd      	b.n	8007982 <vTaskSwitchContext+0x5a>
 8007986:	697a      	ldr	r2, [r7, #20]
 8007988:	4613      	mov	r3, r2
 800798a:	009b      	lsls	r3, r3, #2
 800798c:	4413      	add	r3, r2
 800798e:	009b      	lsls	r3, r3, #2
 8007990:	4a11      	ldr	r2, [pc, #68]	@ (80079d8 <vTaskSwitchContext+0xb0>)
 8007992:	4413      	add	r3, r2
 8007994:	613b      	str	r3, [r7, #16]
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	685a      	ldr	r2, [r3, #4]
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	605a      	str	r2, [r3, #4]
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	685a      	ldr	r2, [r3, #4]
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	3308      	adds	r3, #8
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d104      	bne.n	80079b6 <vTaskSwitchContext+0x8e>
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	685a      	ldr	r2, [r3, #4]
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	605a      	str	r2, [r3, #4]
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	4a07      	ldr	r2, [pc, #28]	@ (80079dc <vTaskSwitchContext+0xb4>)
 80079be:	6013      	str	r3, [r2, #0]
}
 80079c0:	bf00      	nop
 80079c2:	371c      	adds	r7, #28
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr
 80079cc:	20001928 	.word	0x20001928
 80079d0:	20001914 	.word	0x20001914
 80079d4:	20001908 	.word	0x20001908
 80079d8:	20001804 	.word	0x20001804
 80079dc:	20001800 	.word	0x20001800

080079e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b086      	sub	sp, #24
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	68db      	ldr	r3, [r3, #12]
 80079ec:	68db      	ldr	r3, [r3, #12]
 80079ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d10b      	bne.n	8007a0e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80079f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fa:	f383 8811 	msr	BASEPRI, r3
 80079fe:	f3bf 8f6f 	isb	sy
 8007a02:	f3bf 8f4f 	dsb	sy
 8007a06:	60fb      	str	r3, [r7, #12]
}
 8007a08:	bf00      	nop
 8007a0a:	bf00      	nop
 8007a0c:	e7fd      	b.n	8007a0a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	3318      	adds	r3, #24
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7ff fb86 	bl	8007124 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a18:	4b1d      	ldr	r3, [pc, #116]	@ (8007a90 <xTaskRemoveFromEventList+0xb0>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d11c      	bne.n	8007a5a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	3304      	adds	r3, #4
 8007a24:	4618      	mov	r0, r3
 8007a26:	f7ff fb7d 	bl	8007124 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a2e:	2201      	movs	r2, #1
 8007a30:	409a      	lsls	r2, r3
 8007a32:	4b18      	ldr	r3, [pc, #96]	@ (8007a94 <xTaskRemoveFromEventList+0xb4>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	4a16      	ldr	r2, [pc, #88]	@ (8007a94 <xTaskRemoveFromEventList+0xb4>)
 8007a3a:	6013      	str	r3, [r2, #0]
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a40:	4613      	mov	r3, r2
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	4413      	add	r3, r2
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	4a13      	ldr	r2, [pc, #76]	@ (8007a98 <xTaskRemoveFromEventList+0xb8>)
 8007a4a:	441a      	add	r2, r3
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	3304      	adds	r3, #4
 8007a50:	4619      	mov	r1, r3
 8007a52:	4610      	mov	r0, r2
 8007a54:	f7ff fb09 	bl	800706a <vListInsertEnd>
 8007a58:	e005      	b.n	8007a66 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	3318      	adds	r3, #24
 8007a5e:	4619      	mov	r1, r3
 8007a60:	480e      	ldr	r0, [pc, #56]	@ (8007a9c <xTaskRemoveFromEventList+0xbc>)
 8007a62:	f7ff fb02 	bl	800706a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8007aa0 <xTaskRemoveFromEventList+0xc0>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d905      	bls.n	8007a80 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007a74:	2301      	movs	r3, #1
 8007a76:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007a78:	4b0a      	ldr	r3, [pc, #40]	@ (8007aa4 <xTaskRemoveFromEventList+0xc4>)
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	601a      	str	r2, [r3, #0]
 8007a7e:	e001      	b.n	8007a84 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007a80:	2300      	movs	r3, #0
 8007a82:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007a84:	697b      	ldr	r3, [r7, #20]
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3718      	adds	r7, #24
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	20001928 	.word	0x20001928
 8007a94:	20001908 	.word	0x20001908
 8007a98:	20001804 	.word	0x20001804
 8007a9c:	200018c0 	.word	0x200018c0
 8007aa0:	20001800 	.word	0x20001800
 8007aa4:	20001914 	.word	0x20001914

08007aa8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b082      	sub	sp, #8
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007ab0:	f000 f852 	bl	8007b58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007ab4:	4b06      	ldr	r3, [pc, #24]	@ (8007ad0 <prvIdleTask+0x28>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d9f9      	bls.n	8007ab0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007abc:	4b05      	ldr	r3, [pc, #20]	@ (8007ad4 <prvIdleTask+0x2c>)
 8007abe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ac2:	601a      	str	r2, [r3, #0]
 8007ac4:	f3bf 8f4f 	dsb	sy
 8007ac8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007acc:	e7f0      	b.n	8007ab0 <prvIdleTask+0x8>
 8007ace:	bf00      	nop
 8007ad0:	20001804 	.word	0x20001804
 8007ad4:	e000ed04 	.word	0xe000ed04

08007ad8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b082      	sub	sp, #8
 8007adc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ade:	2300      	movs	r3, #0
 8007ae0:	607b      	str	r3, [r7, #4]
 8007ae2:	e00c      	b.n	8007afe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	4613      	mov	r3, r2
 8007ae8:	009b      	lsls	r3, r3, #2
 8007aea:	4413      	add	r3, r2
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	4a12      	ldr	r2, [pc, #72]	@ (8007b38 <prvInitialiseTaskLists+0x60>)
 8007af0:	4413      	add	r3, r2
 8007af2:	4618      	mov	r0, r3
 8007af4:	f7ff fa8c 	bl	8007010 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	3301      	adds	r3, #1
 8007afc:	607b      	str	r3, [r7, #4]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2b06      	cmp	r3, #6
 8007b02:	d9ef      	bls.n	8007ae4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007b04:	480d      	ldr	r0, [pc, #52]	@ (8007b3c <prvInitialiseTaskLists+0x64>)
 8007b06:	f7ff fa83 	bl	8007010 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007b0a:	480d      	ldr	r0, [pc, #52]	@ (8007b40 <prvInitialiseTaskLists+0x68>)
 8007b0c:	f7ff fa80 	bl	8007010 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007b10:	480c      	ldr	r0, [pc, #48]	@ (8007b44 <prvInitialiseTaskLists+0x6c>)
 8007b12:	f7ff fa7d 	bl	8007010 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007b16:	480c      	ldr	r0, [pc, #48]	@ (8007b48 <prvInitialiseTaskLists+0x70>)
 8007b18:	f7ff fa7a 	bl	8007010 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007b1c:	480b      	ldr	r0, [pc, #44]	@ (8007b4c <prvInitialiseTaskLists+0x74>)
 8007b1e:	f7ff fa77 	bl	8007010 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007b22:	4b0b      	ldr	r3, [pc, #44]	@ (8007b50 <prvInitialiseTaskLists+0x78>)
 8007b24:	4a05      	ldr	r2, [pc, #20]	@ (8007b3c <prvInitialiseTaskLists+0x64>)
 8007b26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007b28:	4b0a      	ldr	r3, [pc, #40]	@ (8007b54 <prvInitialiseTaskLists+0x7c>)
 8007b2a:	4a05      	ldr	r2, [pc, #20]	@ (8007b40 <prvInitialiseTaskLists+0x68>)
 8007b2c:	601a      	str	r2, [r3, #0]
}
 8007b2e:	bf00      	nop
 8007b30:	3708      	adds	r7, #8
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	20001804 	.word	0x20001804
 8007b3c:	20001890 	.word	0x20001890
 8007b40:	200018a4 	.word	0x200018a4
 8007b44:	200018c0 	.word	0x200018c0
 8007b48:	200018d4 	.word	0x200018d4
 8007b4c:	200018ec 	.word	0x200018ec
 8007b50:	200018b8 	.word	0x200018b8
 8007b54:	200018bc 	.word	0x200018bc

08007b58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b082      	sub	sp, #8
 8007b5c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b5e:	e019      	b.n	8007b94 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007b60:	f000 faea 	bl	8008138 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b64:	4b10      	ldr	r3, [pc, #64]	@ (8007ba8 <prvCheckTasksWaitingTermination+0x50>)
 8007b66:	68db      	ldr	r3, [r3, #12]
 8007b68:	68db      	ldr	r3, [r3, #12]
 8007b6a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	3304      	adds	r3, #4
 8007b70:	4618      	mov	r0, r3
 8007b72:	f7ff fad7 	bl	8007124 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007b76:	4b0d      	ldr	r3, [pc, #52]	@ (8007bac <prvCheckTasksWaitingTermination+0x54>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	4a0b      	ldr	r2, [pc, #44]	@ (8007bac <prvCheckTasksWaitingTermination+0x54>)
 8007b7e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007b80:	4b0b      	ldr	r3, [pc, #44]	@ (8007bb0 <prvCheckTasksWaitingTermination+0x58>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	3b01      	subs	r3, #1
 8007b86:	4a0a      	ldr	r2, [pc, #40]	@ (8007bb0 <prvCheckTasksWaitingTermination+0x58>)
 8007b88:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007b8a:	f000 fb07 	bl	800819c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 f810 	bl	8007bb4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b94:	4b06      	ldr	r3, [pc, #24]	@ (8007bb0 <prvCheckTasksWaitingTermination+0x58>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e1      	bne.n	8007b60 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007b9c:	bf00      	nop
 8007b9e:	bf00      	nop
 8007ba0:	3708      	adds	r7, #8
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}
 8007ba6:	bf00      	nop
 8007ba8:	200018d4 	.word	0x200018d4
 8007bac:	20001900 	.word	0x20001900
 8007bb0:	200018e8 	.word	0x200018e8

08007bb4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b082      	sub	sp, #8
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f000 fca9 	bl	8008518 <vPortFree>
			vPortFree( pxTCB );
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f000 fca6 	bl	8008518 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007bcc:	bf00      	nop
 8007bce:	3708      	adds	r7, #8
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}

08007bd4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bda:	4b0c      	ldr	r3, [pc, #48]	@ (8007c0c <prvResetNextTaskUnblockTime+0x38>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d104      	bne.n	8007bee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007be4:	4b0a      	ldr	r3, [pc, #40]	@ (8007c10 <prvResetNextTaskUnblockTime+0x3c>)
 8007be6:	f04f 32ff 	mov.w	r2, #4294967295
 8007bea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007bec:	e008      	b.n	8007c00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bee:	4b07      	ldr	r3, [pc, #28]	@ (8007c0c <prvResetNextTaskUnblockTime+0x38>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	68db      	ldr	r3, [r3, #12]
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	4a04      	ldr	r2, [pc, #16]	@ (8007c10 <prvResetNextTaskUnblockTime+0x3c>)
 8007bfe:	6013      	str	r3, [r2, #0]
}
 8007c00:	bf00      	nop
 8007c02:	370c      	adds	r7, #12
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr
 8007c0c:	200018b8 	.word	0x200018b8
 8007c10:	20001920 	.word	0x20001920

08007c14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007c48 <xTaskGetSchedulerState+0x34>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d102      	bne.n	8007c28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007c22:	2301      	movs	r3, #1
 8007c24:	607b      	str	r3, [r7, #4]
 8007c26:	e008      	b.n	8007c3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c28:	4b08      	ldr	r3, [pc, #32]	@ (8007c4c <xTaskGetSchedulerState+0x38>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d102      	bne.n	8007c36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007c30:	2302      	movs	r3, #2
 8007c32:	607b      	str	r3, [r7, #4]
 8007c34:	e001      	b.n	8007c3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007c36:	2300      	movs	r3, #0
 8007c38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007c3a:	687b      	ldr	r3, [r7, #4]
	}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr
 8007c48:	2000190c 	.word	0x2000190c
 8007c4c:	20001928 	.word	0x20001928

08007c50 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b084      	sub	sp, #16
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
 8007c58:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8007c5a:	f000 fa6d 	bl	8008138 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8007c5e:	4b1e      	ldr	r3, [pc, #120]	@ (8007cd8 <ulTaskNotifyTake+0x88>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d113      	bne.n	8007c90 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007c68:	4b1b      	ldr	r3, [pc, #108]	@ (8007cd8 <ulTaskNotifyTake+0x88>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00b      	beq.n	8007c90 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007c78:	2101      	movs	r1, #1
 8007c7a:	6838      	ldr	r0, [r7, #0]
 8007c7c:	f000 f8c4 	bl	8007e08 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007c80:	4b16      	ldr	r3, [pc, #88]	@ (8007cdc <ulTaskNotifyTake+0x8c>)
 8007c82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c86:	601a      	str	r2, [r3, #0]
 8007c88:	f3bf 8f4f 	dsb	sy
 8007c8c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007c90:	f000 fa84 	bl	800819c <vPortExitCritical>

		taskENTER_CRITICAL();
 8007c94:	f000 fa50 	bl	8008138 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8007c98:	4b0f      	ldr	r3, [pc, #60]	@ (8007cd8 <ulTaskNotifyTake+0x88>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c9e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d00c      	beq.n	8007cc0 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d004      	beq.n	8007cb6 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8007cac:	4b0a      	ldr	r3, [pc, #40]	@ (8007cd8 <ulTaskNotifyTake+0x88>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	64da      	str	r2, [r3, #76]	@ 0x4c
 8007cb4:	e004      	b.n	8007cc0 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8007cb6:	4b08      	ldr	r3, [pc, #32]	@ (8007cd8 <ulTaskNotifyTake+0x88>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68fa      	ldr	r2, [r7, #12]
 8007cbc:	3a01      	subs	r2, #1
 8007cbe:	64da      	str	r2, [r3, #76]	@ 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007cc0:	4b05      	ldr	r3, [pc, #20]	@ (8007cd8 <ulTaskNotifyTake+0x88>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 8007cca:	f000 fa67 	bl	800819c <vPortExitCritical>

		return ulReturn;
 8007cce:	68fb      	ldr	r3, [r7, #12]
	}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3710      	adds	r7, #16
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}
 8007cd8:	20001800 	.word	0x20001800
 8007cdc:	e000ed04 	.word	0xe000ed04

08007ce0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b08a      	sub	sp, #40	@ 0x28
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d10b      	bne.n	8007d08 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8007cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cf4:	f383 8811 	msr	BASEPRI, r3
 8007cf8:	f3bf 8f6f 	isb	sy
 8007cfc:	f3bf 8f4f 	dsb	sy
 8007d00:	61bb      	str	r3, [r7, #24]
}
 8007d02:	bf00      	nop
 8007d04:	bf00      	nop
 8007d06:	e7fd      	b.n	8007d04 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d08:	f000 faf6 	bl	80082f8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007d10:	f3ef 8211 	mrs	r2, BASEPRI
 8007d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d18:	f383 8811 	msr	BASEPRI, r3
 8007d1c:	f3bf 8f6f 	isb	sy
 8007d20:	f3bf 8f4f 	dsb	sy
 8007d24:	617a      	str	r2, [r7, #20]
 8007d26:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007d28:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d2a:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007d32:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d36:	2202      	movs	r2, #2
 8007d38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8007d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d40:	1c5a      	adds	r2, r3, #1
 8007d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d44:	64da      	str	r2, [r3, #76]	@ 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007d46:	7ffb      	ldrb	r3, [r7, #31]
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d146      	bne.n	8007dda <vTaskNotifyGiveFromISR+0xfa>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d00b      	beq.n	8007d6c <vTaskNotifyGiveFromISR+0x8c>
	__asm volatile
 8007d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d58:	f383 8811 	msr	BASEPRI, r3
 8007d5c:	f3bf 8f6f 	isb	sy
 8007d60:	f3bf 8f4f 	dsb	sy
 8007d64:	60fb      	str	r3, [r7, #12]
}
 8007d66:	bf00      	nop
 8007d68:	bf00      	nop
 8007d6a:	e7fd      	b.n	8007d68 <vTaskNotifyGiveFromISR+0x88>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d6c:	4b20      	ldr	r3, [pc, #128]	@ (8007df0 <vTaskNotifyGiveFromISR+0x110>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d11c      	bne.n	8007dae <vTaskNotifyGiveFromISR+0xce>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d76:	3304      	adds	r3, #4
 8007d78:	4618      	mov	r0, r3
 8007d7a:	f7ff f9d3 	bl	8007124 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d82:	2201      	movs	r2, #1
 8007d84:	409a      	lsls	r2, r3
 8007d86:	4b1b      	ldr	r3, [pc, #108]	@ (8007df4 <vTaskNotifyGiveFromISR+0x114>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	4a19      	ldr	r2, [pc, #100]	@ (8007df4 <vTaskNotifyGiveFromISR+0x114>)
 8007d8e:	6013      	str	r3, [r2, #0]
 8007d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007d94:	4613      	mov	r3, r2
 8007d96:	009b      	lsls	r3, r3, #2
 8007d98:	4413      	add	r3, r2
 8007d9a:	009b      	lsls	r3, r3, #2
 8007d9c:	4a16      	ldr	r2, [pc, #88]	@ (8007df8 <vTaskNotifyGiveFromISR+0x118>)
 8007d9e:	441a      	add	r2, r3
 8007da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da2:	3304      	adds	r3, #4
 8007da4:	4619      	mov	r1, r3
 8007da6:	4610      	mov	r0, r2
 8007da8:	f7ff f95f 	bl	800706a <vListInsertEnd>
 8007dac:	e005      	b.n	8007dba <vTaskNotifyGiveFromISR+0xda>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db0:	3318      	adds	r3, #24
 8007db2:	4619      	mov	r1, r3
 8007db4:	4811      	ldr	r0, [pc, #68]	@ (8007dfc <vTaskNotifyGiveFromISR+0x11c>)
 8007db6:	f7ff f958 	bl	800706a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dbe:	4b10      	ldr	r3, [pc, #64]	@ (8007e00 <vTaskNotifyGiveFromISR+0x120>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	d908      	bls.n	8007dda <vTaskNotifyGiveFromISR+0xfa>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d002      	beq.n	8007dd4 <vTaskNotifyGiveFromISR+0xf4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8007dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8007e04 <vTaskNotifyGiveFromISR+0x124>)
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	601a      	str	r2, [r3, #0]
 8007dda:	6a3b      	ldr	r3, [r7, #32]
 8007ddc:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007de4:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8007de6:	bf00      	nop
 8007de8:	3728      	adds	r7, #40	@ 0x28
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}
 8007dee:	bf00      	nop
 8007df0:	20001928 	.word	0x20001928
 8007df4:	20001908 	.word	0x20001908
 8007df8:	20001804 	.word	0x20001804
 8007dfc:	200018c0 	.word	0x200018c0
 8007e00:	20001800 	.word	0x20001800
 8007e04:	20001914 	.word	0x20001914

08007e08 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007e12:	4b29      	ldr	r3, [pc, #164]	@ (8007eb8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e18:	4b28      	ldr	r3, [pc, #160]	@ (8007ebc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	3304      	adds	r3, #4
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7ff f980 	bl	8007124 <uxListRemove>
 8007e24:	4603      	mov	r3, r0
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d10b      	bne.n	8007e42 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007e2a:	4b24      	ldr	r3, [pc, #144]	@ (8007ebc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e30:	2201      	movs	r2, #1
 8007e32:	fa02 f303 	lsl.w	r3, r2, r3
 8007e36:	43da      	mvns	r2, r3
 8007e38:	4b21      	ldr	r3, [pc, #132]	@ (8007ec0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	4a20      	ldr	r2, [pc, #128]	@ (8007ec0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007e40:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e48:	d10a      	bne.n	8007e60 <prvAddCurrentTaskToDelayedList+0x58>
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d007      	beq.n	8007e60 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e50:	4b1a      	ldr	r3, [pc, #104]	@ (8007ebc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	3304      	adds	r3, #4
 8007e56:	4619      	mov	r1, r3
 8007e58:	481a      	ldr	r0, [pc, #104]	@ (8007ec4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007e5a:	f7ff f906 	bl	800706a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007e5e:	e026      	b.n	8007eae <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007e60:	68fa      	ldr	r2, [r7, #12]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	4413      	add	r3, r2
 8007e66:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007e68:	4b14      	ldr	r3, [pc, #80]	@ (8007ebc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	68ba      	ldr	r2, [r7, #8]
 8007e6e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007e70:	68ba      	ldr	r2, [r7, #8]
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	429a      	cmp	r2, r3
 8007e76:	d209      	bcs.n	8007e8c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e78:	4b13      	ldr	r3, [pc, #76]	@ (8007ec8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007e7a:	681a      	ldr	r2, [r3, #0]
 8007e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8007ebc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	3304      	adds	r3, #4
 8007e82:	4619      	mov	r1, r3
 8007e84:	4610      	mov	r0, r2
 8007e86:	f7ff f914 	bl	80070b2 <vListInsert>
}
 8007e8a:	e010      	b.n	8007eae <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8007ecc <prvAddCurrentTaskToDelayedList+0xc4>)
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	4b0a      	ldr	r3, [pc, #40]	@ (8007ebc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	3304      	adds	r3, #4
 8007e96:	4619      	mov	r1, r3
 8007e98:	4610      	mov	r0, r2
 8007e9a:	f7ff f90a 	bl	80070b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007e9e:	4b0c      	ldr	r3, [pc, #48]	@ (8007ed0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	68ba      	ldr	r2, [r7, #8]
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d202      	bcs.n	8007eae <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007ea8:	4a09      	ldr	r2, [pc, #36]	@ (8007ed0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	6013      	str	r3, [r2, #0]
}
 8007eae:	bf00      	nop
 8007eb0:	3710      	adds	r7, #16
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	20001904 	.word	0x20001904
 8007ebc:	20001800 	.word	0x20001800
 8007ec0:	20001908 	.word	0x20001908
 8007ec4:	200018ec 	.word	0x200018ec
 8007ec8:	200018bc 	.word	0x200018bc
 8007ecc:	200018b8 	.word	0x200018b8
 8007ed0:	20001920 	.word	0x20001920

08007ed4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b085      	sub	sp, #20
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	60b9      	str	r1, [r7, #8]
 8007ede:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	3b04      	subs	r3, #4
 8007ee4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007eec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	3b04      	subs	r3, #4
 8007ef2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	f023 0201 	bic.w	r2, r3, #1
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	3b04      	subs	r3, #4
 8007f02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007f04:	4a0c      	ldr	r2, [pc, #48]	@ (8007f38 <pxPortInitialiseStack+0x64>)
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	3b14      	subs	r3, #20
 8007f0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007f10:	687a      	ldr	r2, [r7, #4]
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	3b04      	subs	r3, #4
 8007f1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f06f 0202 	mvn.w	r2, #2
 8007f22:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	3b20      	subs	r3, #32
 8007f28:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3714      	adds	r7, #20
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr
 8007f38:	08007f3d 	.word	0x08007f3d

08007f3c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b085      	sub	sp, #20
 8007f40:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007f42:	2300      	movs	r3, #0
 8007f44:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007f46:	4b13      	ldr	r3, [pc, #76]	@ (8007f94 <prvTaskExitError+0x58>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f4e:	d00b      	beq.n	8007f68 <prvTaskExitError+0x2c>
	__asm volatile
 8007f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f54:	f383 8811 	msr	BASEPRI, r3
 8007f58:	f3bf 8f6f 	isb	sy
 8007f5c:	f3bf 8f4f 	dsb	sy
 8007f60:	60fb      	str	r3, [r7, #12]
}
 8007f62:	bf00      	nop
 8007f64:	bf00      	nop
 8007f66:	e7fd      	b.n	8007f64 <prvTaskExitError+0x28>
	__asm volatile
 8007f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f6c:	f383 8811 	msr	BASEPRI, r3
 8007f70:	f3bf 8f6f 	isb	sy
 8007f74:	f3bf 8f4f 	dsb	sy
 8007f78:	60bb      	str	r3, [r7, #8]
}
 8007f7a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007f7c:	bf00      	nop
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d0fc      	beq.n	8007f7e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007f84:	bf00      	nop
 8007f86:	bf00      	nop
 8007f88:	3714      	adds	r7, #20
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr
 8007f92:	bf00      	nop
 8007f94:	2000000c 	.word	0x2000000c
	...

08007fa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007fa0:	4b07      	ldr	r3, [pc, #28]	@ (8007fc0 <pxCurrentTCBConst2>)
 8007fa2:	6819      	ldr	r1, [r3, #0]
 8007fa4:	6808      	ldr	r0, [r1, #0]
 8007fa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007faa:	f380 8809 	msr	PSP, r0
 8007fae:	f3bf 8f6f 	isb	sy
 8007fb2:	f04f 0000 	mov.w	r0, #0
 8007fb6:	f380 8811 	msr	BASEPRI, r0
 8007fba:	4770      	bx	lr
 8007fbc:	f3af 8000 	nop.w

08007fc0 <pxCurrentTCBConst2>:
 8007fc0:	20001800 	.word	0x20001800
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007fc4:	bf00      	nop
 8007fc6:	bf00      	nop

08007fc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007fc8:	4808      	ldr	r0, [pc, #32]	@ (8007fec <prvPortStartFirstTask+0x24>)
 8007fca:	6800      	ldr	r0, [r0, #0]
 8007fcc:	6800      	ldr	r0, [r0, #0]
 8007fce:	f380 8808 	msr	MSP, r0
 8007fd2:	f04f 0000 	mov.w	r0, #0
 8007fd6:	f380 8814 	msr	CONTROL, r0
 8007fda:	b662      	cpsie	i
 8007fdc:	b661      	cpsie	f
 8007fde:	f3bf 8f4f 	dsb	sy
 8007fe2:	f3bf 8f6f 	isb	sy
 8007fe6:	df00      	svc	0
 8007fe8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007fea:	bf00      	nop
 8007fec:	e000ed08 	.word	0xe000ed08

08007ff0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b086      	sub	sp, #24
 8007ff4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007ff6:	4b47      	ldr	r3, [pc, #284]	@ (8008114 <xPortStartScheduler+0x124>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a47      	ldr	r2, [pc, #284]	@ (8008118 <xPortStartScheduler+0x128>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d10b      	bne.n	8008018 <xPortStartScheduler+0x28>
	__asm volatile
 8008000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008004:	f383 8811 	msr	BASEPRI, r3
 8008008:	f3bf 8f6f 	isb	sy
 800800c:	f3bf 8f4f 	dsb	sy
 8008010:	613b      	str	r3, [r7, #16]
}
 8008012:	bf00      	nop
 8008014:	bf00      	nop
 8008016:	e7fd      	b.n	8008014 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008018:	4b3e      	ldr	r3, [pc, #248]	@ (8008114 <xPortStartScheduler+0x124>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a3f      	ldr	r2, [pc, #252]	@ (800811c <xPortStartScheduler+0x12c>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d10b      	bne.n	800803a <xPortStartScheduler+0x4a>
	__asm volatile
 8008022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008026:	f383 8811 	msr	BASEPRI, r3
 800802a:	f3bf 8f6f 	isb	sy
 800802e:	f3bf 8f4f 	dsb	sy
 8008032:	60fb      	str	r3, [r7, #12]
}
 8008034:	bf00      	nop
 8008036:	bf00      	nop
 8008038:	e7fd      	b.n	8008036 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800803a:	4b39      	ldr	r3, [pc, #228]	@ (8008120 <xPortStartScheduler+0x130>)
 800803c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	781b      	ldrb	r3, [r3, #0]
 8008042:	b2db      	uxtb	r3, r3
 8008044:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	22ff      	movs	r2, #255	@ 0xff
 800804a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	781b      	ldrb	r3, [r3, #0]
 8008050:	b2db      	uxtb	r3, r3
 8008052:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008054:	78fb      	ldrb	r3, [r7, #3]
 8008056:	b2db      	uxtb	r3, r3
 8008058:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800805c:	b2da      	uxtb	r2, r3
 800805e:	4b31      	ldr	r3, [pc, #196]	@ (8008124 <xPortStartScheduler+0x134>)
 8008060:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008062:	4b31      	ldr	r3, [pc, #196]	@ (8008128 <xPortStartScheduler+0x138>)
 8008064:	2207      	movs	r2, #7
 8008066:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008068:	e009      	b.n	800807e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800806a:	4b2f      	ldr	r3, [pc, #188]	@ (8008128 <xPortStartScheduler+0x138>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	3b01      	subs	r3, #1
 8008070:	4a2d      	ldr	r2, [pc, #180]	@ (8008128 <xPortStartScheduler+0x138>)
 8008072:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008074:	78fb      	ldrb	r3, [r7, #3]
 8008076:	b2db      	uxtb	r3, r3
 8008078:	005b      	lsls	r3, r3, #1
 800807a:	b2db      	uxtb	r3, r3
 800807c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800807e:	78fb      	ldrb	r3, [r7, #3]
 8008080:	b2db      	uxtb	r3, r3
 8008082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008086:	2b80      	cmp	r3, #128	@ 0x80
 8008088:	d0ef      	beq.n	800806a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800808a:	4b27      	ldr	r3, [pc, #156]	@ (8008128 <xPortStartScheduler+0x138>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f1c3 0307 	rsb	r3, r3, #7
 8008092:	2b04      	cmp	r3, #4
 8008094:	d00b      	beq.n	80080ae <xPortStartScheduler+0xbe>
	__asm volatile
 8008096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800809a:	f383 8811 	msr	BASEPRI, r3
 800809e:	f3bf 8f6f 	isb	sy
 80080a2:	f3bf 8f4f 	dsb	sy
 80080a6:	60bb      	str	r3, [r7, #8]
}
 80080a8:	bf00      	nop
 80080aa:	bf00      	nop
 80080ac:	e7fd      	b.n	80080aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80080ae:	4b1e      	ldr	r3, [pc, #120]	@ (8008128 <xPortStartScheduler+0x138>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	021b      	lsls	r3, r3, #8
 80080b4:	4a1c      	ldr	r2, [pc, #112]	@ (8008128 <xPortStartScheduler+0x138>)
 80080b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80080b8:	4b1b      	ldr	r3, [pc, #108]	@ (8008128 <xPortStartScheduler+0x138>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80080c0:	4a19      	ldr	r2, [pc, #100]	@ (8008128 <xPortStartScheduler+0x138>)
 80080c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	b2da      	uxtb	r2, r3
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80080cc:	4b17      	ldr	r3, [pc, #92]	@ (800812c <xPortStartScheduler+0x13c>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a16      	ldr	r2, [pc, #88]	@ (800812c <xPortStartScheduler+0x13c>)
 80080d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80080d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80080d8:	4b14      	ldr	r3, [pc, #80]	@ (800812c <xPortStartScheduler+0x13c>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a13      	ldr	r2, [pc, #76]	@ (800812c <xPortStartScheduler+0x13c>)
 80080de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80080e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80080e4:	f000 f8da 	bl	800829c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80080e8:	4b11      	ldr	r3, [pc, #68]	@ (8008130 <xPortStartScheduler+0x140>)
 80080ea:	2200      	movs	r2, #0
 80080ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80080ee:	f000 f8f9 	bl	80082e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80080f2:	4b10      	ldr	r3, [pc, #64]	@ (8008134 <xPortStartScheduler+0x144>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a0f      	ldr	r2, [pc, #60]	@ (8008134 <xPortStartScheduler+0x144>)
 80080f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80080fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80080fe:	f7ff ff63 	bl	8007fc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008102:	f7ff fc11 	bl	8007928 <vTaskSwitchContext>
	prvTaskExitError();
 8008106:	f7ff ff19 	bl	8007f3c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800810a:	2300      	movs	r3, #0
}
 800810c:	4618      	mov	r0, r3
 800810e:	3718      	adds	r7, #24
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}
 8008114:	e000ed00 	.word	0xe000ed00
 8008118:	410fc271 	.word	0x410fc271
 800811c:	410fc270 	.word	0x410fc270
 8008120:	e000e400 	.word	0xe000e400
 8008124:	2000192c 	.word	0x2000192c
 8008128:	20001930 	.word	0x20001930
 800812c:	e000ed20 	.word	0xe000ed20
 8008130:	2000000c 	.word	0x2000000c
 8008134:	e000ef34 	.word	0xe000ef34

08008138 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008138:	b480      	push	{r7}
 800813a:	b083      	sub	sp, #12
 800813c:	af00      	add	r7, sp, #0
	__asm volatile
 800813e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008142:	f383 8811 	msr	BASEPRI, r3
 8008146:	f3bf 8f6f 	isb	sy
 800814a:	f3bf 8f4f 	dsb	sy
 800814e:	607b      	str	r3, [r7, #4]
}
 8008150:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008152:	4b10      	ldr	r3, [pc, #64]	@ (8008194 <vPortEnterCritical+0x5c>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	3301      	adds	r3, #1
 8008158:	4a0e      	ldr	r2, [pc, #56]	@ (8008194 <vPortEnterCritical+0x5c>)
 800815a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800815c:	4b0d      	ldr	r3, [pc, #52]	@ (8008194 <vPortEnterCritical+0x5c>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	2b01      	cmp	r3, #1
 8008162:	d110      	bne.n	8008186 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008164:	4b0c      	ldr	r3, [pc, #48]	@ (8008198 <vPortEnterCritical+0x60>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	b2db      	uxtb	r3, r3
 800816a:	2b00      	cmp	r3, #0
 800816c:	d00b      	beq.n	8008186 <vPortEnterCritical+0x4e>
	__asm volatile
 800816e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008172:	f383 8811 	msr	BASEPRI, r3
 8008176:	f3bf 8f6f 	isb	sy
 800817a:	f3bf 8f4f 	dsb	sy
 800817e:	603b      	str	r3, [r7, #0]
}
 8008180:	bf00      	nop
 8008182:	bf00      	nop
 8008184:	e7fd      	b.n	8008182 <vPortEnterCritical+0x4a>
	}
}
 8008186:	bf00      	nop
 8008188:	370c      	adds	r7, #12
 800818a:	46bd      	mov	sp, r7
 800818c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008190:	4770      	bx	lr
 8008192:	bf00      	nop
 8008194:	2000000c 	.word	0x2000000c
 8008198:	e000ed04 	.word	0xe000ed04

0800819c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800819c:	b480      	push	{r7}
 800819e:	b083      	sub	sp, #12
 80081a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80081a2:	4b12      	ldr	r3, [pc, #72]	@ (80081ec <vPortExitCritical+0x50>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d10b      	bne.n	80081c2 <vPortExitCritical+0x26>
	__asm volatile
 80081aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ae:	f383 8811 	msr	BASEPRI, r3
 80081b2:	f3bf 8f6f 	isb	sy
 80081b6:	f3bf 8f4f 	dsb	sy
 80081ba:	607b      	str	r3, [r7, #4]
}
 80081bc:	bf00      	nop
 80081be:	bf00      	nop
 80081c0:	e7fd      	b.n	80081be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80081c2:	4b0a      	ldr	r3, [pc, #40]	@ (80081ec <vPortExitCritical+0x50>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	3b01      	subs	r3, #1
 80081c8:	4a08      	ldr	r2, [pc, #32]	@ (80081ec <vPortExitCritical+0x50>)
 80081ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80081cc:	4b07      	ldr	r3, [pc, #28]	@ (80081ec <vPortExitCritical+0x50>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d105      	bne.n	80081e0 <vPortExitCritical+0x44>
 80081d4:	2300      	movs	r3, #0
 80081d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	f383 8811 	msr	BASEPRI, r3
}
 80081de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr
 80081ec:	2000000c 	.word	0x2000000c

080081f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80081f0:	f3ef 8009 	mrs	r0, PSP
 80081f4:	f3bf 8f6f 	isb	sy
 80081f8:	4b15      	ldr	r3, [pc, #84]	@ (8008250 <pxCurrentTCBConst>)
 80081fa:	681a      	ldr	r2, [r3, #0]
 80081fc:	f01e 0f10 	tst.w	lr, #16
 8008200:	bf08      	it	eq
 8008202:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008206:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800820a:	6010      	str	r0, [r2, #0]
 800820c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008210:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008214:	f380 8811 	msr	BASEPRI, r0
 8008218:	f3bf 8f4f 	dsb	sy
 800821c:	f3bf 8f6f 	isb	sy
 8008220:	f7ff fb82 	bl	8007928 <vTaskSwitchContext>
 8008224:	f04f 0000 	mov.w	r0, #0
 8008228:	f380 8811 	msr	BASEPRI, r0
 800822c:	bc09      	pop	{r0, r3}
 800822e:	6819      	ldr	r1, [r3, #0]
 8008230:	6808      	ldr	r0, [r1, #0]
 8008232:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008236:	f01e 0f10 	tst.w	lr, #16
 800823a:	bf08      	it	eq
 800823c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008240:	f380 8809 	msr	PSP, r0
 8008244:	f3bf 8f6f 	isb	sy
 8008248:	4770      	bx	lr
 800824a:	bf00      	nop
 800824c:	f3af 8000 	nop.w

08008250 <pxCurrentTCBConst>:
 8008250:	20001800 	.word	0x20001800
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008254:	bf00      	nop
 8008256:	bf00      	nop

08008258 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b082      	sub	sp, #8
 800825c:	af00      	add	r7, sp, #0
	__asm volatile
 800825e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008262:	f383 8811 	msr	BASEPRI, r3
 8008266:	f3bf 8f6f 	isb	sy
 800826a:	f3bf 8f4f 	dsb	sy
 800826e:	607b      	str	r3, [r7, #4]
}
 8008270:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008272:	f7ff fa9f 	bl	80077b4 <xTaskIncrementTick>
 8008276:	4603      	mov	r3, r0
 8008278:	2b00      	cmp	r3, #0
 800827a:	d003      	beq.n	8008284 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800827c:	4b06      	ldr	r3, [pc, #24]	@ (8008298 <xPortSysTickHandler+0x40>)
 800827e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008282:	601a      	str	r2, [r3, #0]
 8008284:	2300      	movs	r3, #0
 8008286:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	f383 8811 	msr	BASEPRI, r3
}
 800828e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008290:	bf00      	nop
 8008292:	3708      	adds	r7, #8
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}
 8008298:	e000ed04 	.word	0xe000ed04

0800829c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800829c:	b480      	push	{r7}
 800829e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80082a0:	4b0b      	ldr	r3, [pc, #44]	@ (80082d0 <vPortSetupTimerInterrupt+0x34>)
 80082a2:	2200      	movs	r2, #0
 80082a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80082a6:	4b0b      	ldr	r3, [pc, #44]	@ (80082d4 <vPortSetupTimerInterrupt+0x38>)
 80082a8:	2200      	movs	r2, #0
 80082aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80082ac:	4b0a      	ldr	r3, [pc, #40]	@ (80082d8 <vPortSetupTimerInterrupt+0x3c>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a0a      	ldr	r2, [pc, #40]	@ (80082dc <vPortSetupTimerInterrupt+0x40>)
 80082b2:	fba2 2303 	umull	r2, r3, r2, r3
 80082b6:	099b      	lsrs	r3, r3, #6
 80082b8:	4a09      	ldr	r2, [pc, #36]	@ (80082e0 <vPortSetupTimerInterrupt+0x44>)
 80082ba:	3b01      	subs	r3, #1
 80082bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80082be:	4b04      	ldr	r3, [pc, #16]	@ (80082d0 <vPortSetupTimerInterrupt+0x34>)
 80082c0:	2207      	movs	r2, #7
 80082c2:	601a      	str	r2, [r3, #0]
}
 80082c4:	bf00      	nop
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop
 80082d0:	e000e010 	.word	0xe000e010
 80082d4:	e000e018 	.word	0xe000e018
 80082d8:	20000000 	.word	0x20000000
 80082dc:	10624dd3 	.word	0x10624dd3
 80082e0:	e000e014 	.word	0xe000e014

080082e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80082e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80082f4 <vPortEnableVFP+0x10>
 80082e8:	6801      	ldr	r1, [r0, #0]
 80082ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80082ee:	6001      	str	r1, [r0, #0]
 80082f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80082f2:	bf00      	nop
 80082f4:	e000ed88 	.word	0xe000ed88

080082f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80082f8:	b480      	push	{r7}
 80082fa:	b085      	sub	sp, #20
 80082fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80082fe:	f3ef 8305 	mrs	r3, IPSR
 8008302:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2b0f      	cmp	r3, #15
 8008308:	d915      	bls.n	8008336 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800830a:	4a18      	ldr	r2, [pc, #96]	@ (800836c <vPortValidateInterruptPriority+0x74>)
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	4413      	add	r3, r2
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008314:	4b16      	ldr	r3, [pc, #88]	@ (8008370 <vPortValidateInterruptPriority+0x78>)
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	7afa      	ldrb	r2, [r7, #11]
 800831a:	429a      	cmp	r2, r3
 800831c:	d20b      	bcs.n	8008336 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800831e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008322:	f383 8811 	msr	BASEPRI, r3
 8008326:	f3bf 8f6f 	isb	sy
 800832a:	f3bf 8f4f 	dsb	sy
 800832e:	607b      	str	r3, [r7, #4]
}
 8008330:	bf00      	nop
 8008332:	bf00      	nop
 8008334:	e7fd      	b.n	8008332 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008336:	4b0f      	ldr	r3, [pc, #60]	@ (8008374 <vPortValidateInterruptPriority+0x7c>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800833e:	4b0e      	ldr	r3, [pc, #56]	@ (8008378 <vPortValidateInterruptPriority+0x80>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	429a      	cmp	r2, r3
 8008344:	d90b      	bls.n	800835e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800834a:	f383 8811 	msr	BASEPRI, r3
 800834e:	f3bf 8f6f 	isb	sy
 8008352:	f3bf 8f4f 	dsb	sy
 8008356:	603b      	str	r3, [r7, #0]
}
 8008358:	bf00      	nop
 800835a:	bf00      	nop
 800835c:	e7fd      	b.n	800835a <vPortValidateInterruptPriority+0x62>
	}
 800835e:	bf00      	nop
 8008360:	3714      	adds	r7, #20
 8008362:	46bd      	mov	sp, r7
 8008364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop
 800836c:	e000e3f0 	.word	0xe000e3f0
 8008370:	2000192c 	.word	0x2000192c
 8008374:	e000ed0c 	.word	0xe000ed0c
 8008378:	20001930 	.word	0x20001930

0800837c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b08a      	sub	sp, #40	@ 0x28
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008384:	2300      	movs	r3, #0
 8008386:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008388:	f7ff f968 	bl	800765c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800838c:	4b5c      	ldr	r3, [pc, #368]	@ (8008500 <pvPortMalloc+0x184>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d101      	bne.n	8008398 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008394:	f000 f924 	bl	80085e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008398:	4b5a      	ldr	r3, [pc, #360]	@ (8008504 <pvPortMalloc+0x188>)
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	4013      	ands	r3, r2
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	f040 8095 	bne.w	80084d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d01e      	beq.n	80083ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80083ac:	2208      	movs	r2, #8
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	4413      	add	r3, r2
 80083b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f003 0307 	and.w	r3, r3, #7
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d015      	beq.n	80083ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f023 0307 	bic.w	r3, r3, #7
 80083c4:	3308      	adds	r3, #8
 80083c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f003 0307 	and.w	r3, r3, #7
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d00b      	beq.n	80083ea <pvPortMalloc+0x6e>
	__asm volatile
 80083d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d6:	f383 8811 	msr	BASEPRI, r3
 80083da:	f3bf 8f6f 	isb	sy
 80083de:	f3bf 8f4f 	dsb	sy
 80083e2:	617b      	str	r3, [r7, #20]
}
 80083e4:	bf00      	nop
 80083e6:	bf00      	nop
 80083e8:	e7fd      	b.n	80083e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d06f      	beq.n	80084d0 <pvPortMalloc+0x154>
 80083f0:	4b45      	ldr	r3, [pc, #276]	@ (8008508 <pvPortMalloc+0x18c>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d86a      	bhi.n	80084d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80083fa:	4b44      	ldr	r3, [pc, #272]	@ (800850c <pvPortMalloc+0x190>)
 80083fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80083fe:	4b43      	ldr	r3, [pc, #268]	@ (800850c <pvPortMalloc+0x190>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008404:	e004      	b.n	8008410 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008408:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800840a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	687a      	ldr	r2, [r7, #4]
 8008416:	429a      	cmp	r2, r3
 8008418:	d903      	bls.n	8008422 <pvPortMalloc+0xa6>
 800841a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d1f1      	bne.n	8008406 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008422:	4b37      	ldr	r3, [pc, #220]	@ (8008500 <pvPortMalloc+0x184>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008428:	429a      	cmp	r2, r3
 800842a:	d051      	beq.n	80084d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800842c:	6a3b      	ldr	r3, [r7, #32]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	2208      	movs	r2, #8
 8008432:	4413      	add	r3, r2
 8008434:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008438:	681a      	ldr	r2, [r3, #0]
 800843a:	6a3b      	ldr	r3, [r7, #32]
 800843c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800843e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008440:	685a      	ldr	r2, [r3, #4]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	1ad2      	subs	r2, r2, r3
 8008446:	2308      	movs	r3, #8
 8008448:	005b      	lsls	r3, r3, #1
 800844a:	429a      	cmp	r2, r3
 800844c:	d920      	bls.n	8008490 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800844e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	4413      	add	r3, r2
 8008454:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008456:	69bb      	ldr	r3, [r7, #24]
 8008458:	f003 0307 	and.w	r3, r3, #7
 800845c:	2b00      	cmp	r3, #0
 800845e:	d00b      	beq.n	8008478 <pvPortMalloc+0xfc>
	__asm volatile
 8008460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008464:	f383 8811 	msr	BASEPRI, r3
 8008468:	f3bf 8f6f 	isb	sy
 800846c:	f3bf 8f4f 	dsb	sy
 8008470:	613b      	str	r3, [r7, #16]
}
 8008472:	bf00      	nop
 8008474:	bf00      	nop
 8008476:	e7fd      	b.n	8008474 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800847a:	685a      	ldr	r2, [r3, #4]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	1ad2      	subs	r2, r2, r3
 8008480:	69bb      	ldr	r3, [r7, #24]
 8008482:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008486:	687a      	ldr	r2, [r7, #4]
 8008488:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800848a:	69b8      	ldr	r0, [r7, #24]
 800848c:	f000 f90a 	bl	80086a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008490:	4b1d      	ldr	r3, [pc, #116]	@ (8008508 <pvPortMalloc+0x18c>)
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	4a1b      	ldr	r2, [pc, #108]	@ (8008508 <pvPortMalloc+0x18c>)
 800849c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800849e:	4b1a      	ldr	r3, [pc, #104]	@ (8008508 <pvPortMalloc+0x18c>)
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	4b1b      	ldr	r3, [pc, #108]	@ (8008510 <pvPortMalloc+0x194>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	429a      	cmp	r2, r3
 80084a8:	d203      	bcs.n	80084b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80084aa:	4b17      	ldr	r3, [pc, #92]	@ (8008508 <pvPortMalloc+0x18c>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a18      	ldr	r2, [pc, #96]	@ (8008510 <pvPortMalloc+0x194>)
 80084b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80084b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b4:	685a      	ldr	r2, [r3, #4]
 80084b6:	4b13      	ldr	r3, [pc, #76]	@ (8008504 <pvPortMalloc+0x188>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	431a      	orrs	r2, r3
 80084bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80084c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084c2:	2200      	movs	r2, #0
 80084c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80084c6:	4b13      	ldr	r3, [pc, #76]	@ (8008514 <pvPortMalloc+0x198>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	3301      	adds	r3, #1
 80084cc:	4a11      	ldr	r2, [pc, #68]	@ (8008514 <pvPortMalloc+0x198>)
 80084ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80084d0:	f7ff f8d2 	bl	8007678 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80084d4:	69fb      	ldr	r3, [r7, #28]
 80084d6:	f003 0307 	and.w	r3, r3, #7
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d00b      	beq.n	80084f6 <pvPortMalloc+0x17a>
	__asm volatile
 80084de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e2:	f383 8811 	msr	BASEPRI, r3
 80084e6:	f3bf 8f6f 	isb	sy
 80084ea:	f3bf 8f4f 	dsb	sy
 80084ee:	60fb      	str	r3, [r7, #12]
}
 80084f0:	bf00      	nop
 80084f2:	bf00      	nop
 80084f4:	e7fd      	b.n	80084f2 <pvPortMalloc+0x176>
	return pvReturn;
 80084f6:	69fb      	ldr	r3, [r7, #28]
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3728      	adds	r7, #40	@ 0x28
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}
 8008500:	2000404c 	.word	0x2000404c
 8008504:	20004060 	.word	0x20004060
 8008508:	20004050 	.word	0x20004050
 800850c:	20004044 	.word	0x20004044
 8008510:	20004054 	.word	0x20004054
 8008514:	20004058 	.word	0x20004058

08008518 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b086      	sub	sp, #24
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d04f      	beq.n	80085ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800852a:	2308      	movs	r3, #8
 800852c:	425b      	negs	r3, r3
 800852e:	697a      	ldr	r2, [r7, #20]
 8008530:	4413      	add	r3, r2
 8008532:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008538:	693b      	ldr	r3, [r7, #16]
 800853a:	685a      	ldr	r2, [r3, #4]
 800853c:	4b25      	ldr	r3, [pc, #148]	@ (80085d4 <vPortFree+0xbc>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4013      	ands	r3, r2
 8008542:	2b00      	cmp	r3, #0
 8008544:	d10b      	bne.n	800855e <vPortFree+0x46>
	__asm volatile
 8008546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800854a:	f383 8811 	msr	BASEPRI, r3
 800854e:	f3bf 8f6f 	isb	sy
 8008552:	f3bf 8f4f 	dsb	sy
 8008556:	60fb      	str	r3, [r7, #12]
}
 8008558:	bf00      	nop
 800855a:	bf00      	nop
 800855c:	e7fd      	b.n	800855a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00b      	beq.n	800857e <vPortFree+0x66>
	__asm volatile
 8008566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856a:	f383 8811 	msr	BASEPRI, r3
 800856e:	f3bf 8f6f 	isb	sy
 8008572:	f3bf 8f4f 	dsb	sy
 8008576:	60bb      	str	r3, [r7, #8]
}
 8008578:	bf00      	nop
 800857a:	bf00      	nop
 800857c:	e7fd      	b.n	800857a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	685a      	ldr	r2, [r3, #4]
 8008582:	4b14      	ldr	r3, [pc, #80]	@ (80085d4 <vPortFree+0xbc>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4013      	ands	r3, r2
 8008588:	2b00      	cmp	r3, #0
 800858a:	d01e      	beq.n	80085ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d11a      	bne.n	80085ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	685a      	ldr	r2, [r3, #4]
 8008598:	4b0e      	ldr	r3, [pc, #56]	@ (80085d4 <vPortFree+0xbc>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	43db      	mvns	r3, r3
 800859e:	401a      	ands	r2, r3
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80085a4:	f7ff f85a 	bl	800765c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	685a      	ldr	r2, [r3, #4]
 80085ac:	4b0a      	ldr	r3, [pc, #40]	@ (80085d8 <vPortFree+0xc0>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4413      	add	r3, r2
 80085b2:	4a09      	ldr	r2, [pc, #36]	@ (80085d8 <vPortFree+0xc0>)
 80085b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80085b6:	6938      	ldr	r0, [r7, #16]
 80085b8:	f000 f874 	bl	80086a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80085bc:	4b07      	ldr	r3, [pc, #28]	@ (80085dc <vPortFree+0xc4>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	3301      	adds	r3, #1
 80085c2:	4a06      	ldr	r2, [pc, #24]	@ (80085dc <vPortFree+0xc4>)
 80085c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80085c6:	f7ff f857 	bl	8007678 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80085ca:	bf00      	nop
 80085cc:	3718      	adds	r7, #24
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}
 80085d2:	bf00      	nop
 80085d4:	20004060 	.word	0x20004060
 80085d8:	20004050 	.word	0x20004050
 80085dc:	2000405c 	.word	0x2000405c

080085e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80085e0:	b480      	push	{r7}
 80085e2:	b085      	sub	sp, #20
 80085e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80085e6:	f242 7310 	movw	r3, #10000	@ 0x2710
 80085ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80085ec:	4b27      	ldr	r3, [pc, #156]	@ (800868c <prvHeapInit+0xac>)
 80085ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f003 0307 	and.w	r3, r3, #7
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00c      	beq.n	8008614 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	3307      	adds	r3, #7
 80085fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f023 0307 	bic.w	r3, r3, #7
 8008606:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008608:	68ba      	ldr	r2, [r7, #8]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	1ad3      	subs	r3, r2, r3
 800860e:	4a1f      	ldr	r2, [pc, #124]	@ (800868c <prvHeapInit+0xac>)
 8008610:	4413      	add	r3, r2
 8008612:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008618:	4a1d      	ldr	r2, [pc, #116]	@ (8008690 <prvHeapInit+0xb0>)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800861e:	4b1c      	ldr	r3, [pc, #112]	@ (8008690 <prvHeapInit+0xb0>)
 8008620:	2200      	movs	r2, #0
 8008622:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	68ba      	ldr	r2, [r7, #8]
 8008628:	4413      	add	r3, r2
 800862a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800862c:	2208      	movs	r2, #8
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	1a9b      	subs	r3, r3, r2
 8008632:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f023 0307 	bic.w	r3, r3, #7
 800863a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	4a15      	ldr	r2, [pc, #84]	@ (8008694 <prvHeapInit+0xb4>)
 8008640:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008642:	4b14      	ldr	r3, [pc, #80]	@ (8008694 <prvHeapInit+0xb4>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	2200      	movs	r2, #0
 8008648:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800864a:	4b12      	ldr	r3, [pc, #72]	@ (8008694 <prvHeapInit+0xb4>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	2200      	movs	r2, #0
 8008650:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	68fa      	ldr	r2, [r7, #12]
 800865a:	1ad2      	subs	r2, r2, r3
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008660:	4b0c      	ldr	r3, [pc, #48]	@ (8008694 <prvHeapInit+0xb4>)
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	685b      	ldr	r3, [r3, #4]
 800866c:	4a0a      	ldr	r2, [pc, #40]	@ (8008698 <prvHeapInit+0xb8>)
 800866e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	4a09      	ldr	r2, [pc, #36]	@ (800869c <prvHeapInit+0xbc>)
 8008676:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008678:	4b09      	ldr	r3, [pc, #36]	@ (80086a0 <prvHeapInit+0xc0>)
 800867a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800867e:	601a      	str	r2, [r3, #0]
}
 8008680:	bf00      	nop
 8008682:	3714      	adds	r7, #20
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr
 800868c:	20001934 	.word	0x20001934
 8008690:	20004044 	.word	0x20004044
 8008694:	2000404c 	.word	0x2000404c
 8008698:	20004054 	.word	0x20004054
 800869c:	20004050 	.word	0x20004050
 80086a0:	20004060 	.word	0x20004060

080086a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80086a4:	b480      	push	{r7}
 80086a6:	b085      	sub	sp, #20
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80086ac:	4b28      	ldr	r3, [pc, #160]	@ (8008750 <prvInsertBlockIntoFreeList+0xac>)
 80086ae:	60fb      	str	r3, [r7, #12]
 80086b0:	e002      	b.n	80086b8 <prvInsertBlockIntoFreeList+0x14>
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	60fb      	str	r3, [r7, #12]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	687a      	ldr	r2, [r7, #4]
 80086be:	429a      	cmp	r2, r3
 80086c0:	d8f7      	bhi.n	80086b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	68ba      	ldr	r2, [r7, #8]
 80086cc:	4413      	add	r3, r2
 80086ce:	687a      	ldr	r2, [r7, #4]
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d108      	bne.n	80086e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	685a      	ldr	r2, [r3, #4]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	441a      	add	r2, r3
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	68ba      	ldr	r2, [r7, #8]
 80086f0:	441a      	add	r2, r3
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d118      	bne.n	800872c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	4b15      	ldr	r3, [pc, #84]	@ (8008754 <prvInsertBlockIntoFreeList+0xb0>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	429a      	cmp	r2, r3
 8008704:	d00d      	beq.n	8008722 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	685a      	ldr	r2, [r3, #4]
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	441a      	add	r2, r3
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	681a      	ldr	r2, [r3, #0]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	601a      	str	r2, [r3, #0]
 8008720:	e008      	b.n	8008734 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008722:	4b0c      	ldr	r3, [pc, #48]	@ (8008754 <prvInsertBlockIntoFreeList+0xb0>)
 8008724:	681a      	ldr	r2, [r3, #0]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	601a      	str	r2, [r3, #0]
 800872a:	e003      	b.n	8008734 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008734:	68fa      	ldr	r2, [r7, #12]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	429a      	cmp	r2, r3
 800873a:	d002      	beq.n	8008742 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	687a      	ldr	r2, [r7, #4]
 8008740:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008742:	bf00      	nop
 8008744:	3714      	adds	r7, #20
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	20004044 	.word	0x20004044
 8008754:	2000404c 	.word	0x2000404c

08008758 <SPI_Write>:


TaskHandle_t Bump_task = NULL;


void SPI_Write(uint8_t reg, uint8_t value) {
 8008758:	b580      	push	{r7, lr}
 800875a:	b084      	sub	sp, #16
 800875c:	af00      	add	r7, sp, #0
 800875e:	4603      	mov	r3, r0
 8008760:	460a      	mov	r2, r1
 8008762:	71fb      	strb	r3, [r7, #7]
 8008764:	4613      	mov	r3, r2
 8008766:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0] = reg | 0x40;
 8008768:	79fb      	ldrb	r3, [r7, #7]
 800876a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800876e:	b2db      	uxtb	r3, r3
 8008770:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 8008772:	79bb      	ldrb	r3, [r7, #6]
 8008774:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_RESET);
 8008776:	2200      	movs	r2, #0
 8008778:	2120      	movs	r1, #32
 800877a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800877e:	f7fa fba7 	bl	8002ed0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, data, 2, HAL_MAX_DELAY);
 8008782:	f107 010c 	add.w	r1, r7, #12
 8008786:	f04f 33ff 	mov.w	r3, #4294967295
 800878a:	2202      	movs	r2, #2
 800878c:	4806      	ldr	r0, [pc, #24]	@ (80087a8 <SPI_Write+0x50>)
 800878e:	f7fb fc62 	bl	8004056 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_SET);
 8008792:	2201      	movs	r2, #1
 8008794:	2120      	movs	r1, #32
 8008796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800879a:	f7fa fb99 	bl	8002ed0 <HAL_GPIO_WritePin>
}
 800879e:	bf00      	nop
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	bf00      	nop
 80087a8:	200014dc 	.word	0x200014dc

080087ac <SPI_Read>:

uint8_t SPI_Read(uint8_t reg) {
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b084      	sub	sp, #16
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	4603      	mov	r3, r0
 80087b4:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_data = reg | 0x80;
 80087b6:	79fb      	ldrb	r3, [r7, #7]
 80087b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80087bc:	b2db      	uxtb	r3, r3
 80087be:	73fb      	strb	r3, [r7, #15]
	uint8_t rx_data = 0;
 80087c0:	2300      	movs	r3, #0
 80087c2:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_RESET);
 80087c4:	2200      	movs	r2, #0
 80087c6:	2120      	movs	r1, #32
 80087c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80087cc:	f7fa fb80 	bl	8002ed0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &tx_data, 1, HAL_MAX_DELAY);
 80087d0:	f107 010f 	add.w	r1, r7, #15
 80087d4:	f04f 33ff 	mov.w	r3, #4294967295
 80087d8:	2201      	movs	r2, #1
 80087da:	480b      	ldr	r0, [pc, #44]	@ (8008808 <SPI_Read+0x5c>)
 80087dc:	f7fb fc3b 	bl	8004056 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &rx_data, 1, HAL_MAX_DELAY);
 80087e0:	f107 010e 	add.w	r1, r7, #14
 80087e4:	f04f 33ff 	mov.w	r3, #4294967295
 80087e8:	2201      	movs	r2, #1
 80087ea:	4807      	ldr	r0, [pc, #28]	@ (8008808 <SPI_Read+0x5c>)
 80087ec:	f7fb fda8 	bl	8004340 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADXL343_CS_GPIO, ADXL343_CS_PIN, GPIO_PIN_SET);
 80087f0:	2201      	movs	r2, #1
 80087f2:	2120      	movs	r1, #32
 80087f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80087f8:	f7fa fb6a 	bl	8002ed0 <HAL_GPIO_WritePin>

	return rx_data;
 80087fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3710      	adds	r7, #16
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	200014dc 	.word	0x200014dc

0800880c <ADXL343_Init>:
	accel_data[2] = (float)raw_accel[2]; // Accélération Z en g

	return HAL_OK;
}

void ADXL343_Init(void) {
 800880c:	b580      	push	{r7, lr}
 800880e:	b084      	sub	sp, #16
 8008810:	af00      	add	r7, sp, #0
	uint8_t devid = SPI_Read(ADXL343_REG_DEVID);  // Lire le registre DEVID (0x00)
 8008812:	2000      	movs	r0, #0
 8008814:	f7ff ffca 	bl	80087ac <SPI_Read>
 8008818:	4603      	mov	r3, r0
 800881a:	73fb      	strb	r3, [r7, #15]

	if (devid == 0xE5) {
 800881c:	7bfb      	ldrb	r3, [r7, #15]
 800881e:	2be5      	cmp	r3, #229	@ 0xe5
 8008820:	d13f      	bne.n	80088a2 <ADXL343_Init+0x96>
		// Le composant est détecté, procéder à l'initialisation

		SPI_Write(ADXL343_REG_POWER_CTL, 0x00);  // Appareil en standby
 8008822:	2100      	movs	r1, #0
 8008824:	202d      	movs	r0, #45	@ 0x2d
 8008826:	f7ff ff97 	bl	8008758 <SPI_Write>
		SPI_Write(ADXL343_REG_DATA_FORMAT, 0x00);  // DATA_FORMAT : FULL_RES = 1, RANGE = ±2g
 800882a:	2100      	movs	r1, #0
 800882c:	2031      	movs	r0, #49	@ 0x31
 800882e:	f7ff ff93 	bl	8008758 <SPI_Write>

		//Configuration single tap
		SPI_Write(ADXL343_REG_THRESH_TAP, 50);	// Config seuil choc
 8008832:	2132      	movs	r1, #50	@ 0x32
 8008834:	201d      	movs	r0, #29
 8008836:	f7ff ff8f 	bl	8008758 <SPI_Write>
		SPI_Write(ADXL343_REG_DUR, 15);	// Config durée choc
 800883a:	210f      	movs	r1, #15
 800883c:	2021      	movs	r0, #33	@ 0x21
 800883e:	f7ff ff8b 	bl	8008758 <SPI_Write>
		SPI_Write(ADXL343_REG_LATENT, 0xC8);	// Config latence choc
 8008842:	21c8      	movs	r1, #200	@ 0xc8
 8008844:	2022      	movs	r0, #34	@ 0x22
 8008846:	f7ff ff87 	bl	8008758 <SPI_Write>

		SPI_Write(ADXL343_REG_TAP_AXES, 0x07);	// Activer axe X Y
 800884a:	2107      	movs	r1, #7
 800884c:	202a      	movs	r0, #42	@ 0x2a
 800884e:	f7ff ff83 	bl	8008758 <SPI_Write>
		SPI_Write(ADXL343_REG_BW_RATE, 0x0F);  // Configurer la bande passante
 8008852:	210f      	movs	r1, #15
 8008854:	202c      	movs	r0, #44	@ 0x2c
 8008856:	f7ff ff7f 	bl	8008758 <SPI_Write>

		SPI_Write(ADXL343_REG_INT_MAP, 0x00);	// Configurer pin interruption
 800885a:	2100      	movs	r1, #0
 800885c:	202f      	movs	r0, #47	@ 0x2f
 800885e:	f7ff ff7b 	bl	8008758 <SPI_Write>
		SPI_Write(ADXL343_REG_INT_ENABLE, 0x40);  // Activer interruption
 8008862:	2140      	movs	r1, #64	@ 0x40
 8008864:	202e      	movs	r0, #46	@ 0x2e
 8008866:	f7ff ff77 	bl	8008758 <SPI_Write>
		SPI_Write(ADXL343_REG_POWER_CTL, 0x08);
 800886a:	2108      	movs	r1, #8
 800886c:	202d      	movs	r0, #45	@ 0x2d
 800886e:	f7ff ff73 	bl	8008758 <SPI_Write>
		//Read_Acceleration(float *accel_data);    // Lire les données pour effacer l'interruption

		char *msg = "ADXL343 detecte et initialise !\r\n";
 8008872:	4b14      	ldr	r3, [pc, #80]	@ (80088c4 <ADXL343_Init+0xb8>)
 8008874:	607b      	str	r3, [r7, #4]
		HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f7f7 fd22 	bl	80002c0 <strlen>
 800887c:	4603      	mov	r3, r0
 800887e:	b29a      	uxth	r2, r3
 8008880:	f04f 33ff 	mov.w	r3, #4294967295
 8008884:	6879      	ldr	r1, [r7, #4]
 8008886:	4810      	ldr	r0, [pc, #64]	@ (80088c8 <ADXL343_Init+0xbc>)
 8008888:	f7fd fa98 	bl	8005dbc <HAL_UART_Transmit>
		uint8_t check = SPI_Read(ADXL343_REG_INT_SOURCE);
 800888c:	2030      	movs	r0, #48	@ 0x30
 800888e:	f7ff ff8d 	bl	80087ac <SPI_Read>
 8008892:	4603      	mov	r3, r0
 8008894:	70fb      	strb	r3, [r7, #3]
		printf("%x\r\n", check);
 8008896:	78fb      	ldrb	r3, [r7, #3]
 8008898:	4619      	mov	r1, r3
 800889a:	480c      	ldr	r0, [pc, #48]	@ (80088cc <ADXL343_Init+0xc0>)
 800889c:	f001 f87c 	bl	8009998 <iprintf>
	} else {
		char *error_msg = "Erreur : ADXL343 non detecte !\r\n";
		HAL_UART_Transmit(&huart2, (uint8_t *)error_msg, strlen(error_msg), HAL_MAX_DELAY);
	}
}
 80088a0:	e00c      	b.n	80088bc <ADXL343_Init+0xb0>
		char *error_msg = "Erreur : ADXL343 non detecte !\r\n";
 80088a2:	4b0b      	ldr	r3, [pc, #44]	@ (80088d0 <ADXL343_Init+0xc4>)
 80088a4:	60bb      	str	r3, [r7, #8]
		HAL_UART_Transmit(&huart2, (uint8_t *)error_msg, strlen(error_msg), HAL_MAX_DELAY);
 80088a6:	68b8      	ldr	r0, [r7, #8]
 80088a8:	f7f7 fd0a 	bl	80002c0 <strlen>
 80088ac:	4603      	mov	r3, r0
 80088ae:	b29a      	uxth	r2, r3
 80088b0:	f04f 33ff 	mov.w	r3, #4294967295
 80088b4:	68b9      	ldr	r1, [r7, #8]
 80088b6:	4804      	ldr	r0, [pc, #16]	@ (80088c8 <ADXL343_Init+0xbc>)
 80088b8:	f7fd fa80 	bl	8005dbc <HAL_UART_Transmit>
}
 80088bc:	bf00      	nop
 80088be:	3710      	adds	r7, #16
 80088c0:	46bd      	mov	sp, r7
 80088c2:	bd80      	pop	{r7, pc}
 80088c4:	0800d428 	.word	0x0800d428
 80088c8:	20001674 	.word	0x20001674
 80088cc:	0800d44c 	.word	0x0800d44c
 80088d0:	0800d454 	.word	0x0800d454

080088d4 <Motor_Forward_R>:
#define FWD_GPIO_PORT_L GPIOA      // Port pour FWD_L
#define REV_GPIO_PORT_L GPIOA      // Port pour REV_L
#define UART_RX_BUFFER_SIZE 1
#define UART_TX_BUFFER_SIZE 64

void Motor_Forward_R(int percentage) {
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b082      	sub	sp, #8
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
    // Limiter le pourcentage entre 0 et 100
    if (percentage > 100) percentage = 100;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2b64      	cmp	r3, #100	@ 0x64
 80088e0:	dd01      	ble.n	80088e6 <Motor_Forward_R+0x12>
 80088e2:	2364      	movs	r3, #100	@ 0x64
 80088e4:	607b      	str	r3, [r7, #4]
    if (percentage < 0) percentage = 0;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	da01      	bge.n	80088f0 <Motor_Forward_R+0x1c>
 80088ec:	2300      	movs	r3, #0
 80088ee:	607b      	str	r3, [r7, #4]

    // Mettre à jour les GPIO et PWM pour avancer (moteur droit)
    HAL_GPIO_WritePin(REV_GPIO_PORT_R, REV_GPIO_PIN_R, GPIO_PIN_RESET);
 80088f0:	2200      	movs	r2, #0
 80088f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80088f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80088fa:	f7fa fae9 	bl	8002ed0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(FWD_GPIO_PORT_R, FWD_GPIO_PIN_R, GPIO_PIN_SET);
 80088fe:	2201      	movs	r2, #1
 8008900:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008904:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008908:	f7fa fae2 	bl	8002ed0 <HAL_GPIO_WritePin>
    TIM1->CCR1 = 0;
 800890c:	4b09      	ldr	r3, [pc, #36]	@ (8008934 <Motor_Forward_R+0x60>)
 800890e:	2200      	movs	r2, #0
 8008910:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR2 = (percentage * PWM_MAX_DUTY_CYCLE) / 100;
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	4613      	mov	r3, r2
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	4413      	add	r3, r2
 800891a:	00db      	lsls	r3, r3, #3
 800891c:	4a06      	ldr	r2, [pc, #24]	@ (8008938 <Motor_Forward_R+0x64>)
 800891e:	fb82 1203 	smull	r1, r2, r2, r3
 8008922:	1152      	asrs	r2, r2, #5
 8008924:	17db      	asrs	r3, r3, #31
 8008926:	1ad2      	subs	r2, r2, r3
 8008928:	4b02      	ldr	r3, [pc, #8]	@ (8008934 <Motor_Forward_R+0x60>)
 800892a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800892c:	bf00      	nop
 800892e:	3708      	adds	r7, #8
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}
 8008934:	40012c00 	.word	0x40012c00
 8008938:	51eb851f 	.word	0x51eb851f

0800893c <Motor_Reverse_R>:

void Motor_Reverse_R(int percentage) {
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
    // Limiter le pourcentage entre 0 et 100
    if (percentage > 100) percentage = 100;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2b64      	cmp	r3, #100	@ 0x64
 8008948:	dd01      	ble.n	800894e <Motor_Reverse_R+0x12>
 800894a:	2364      	movs	r3, #100	@ 0x64
 800894c:	607b      	str	r3, [r7, #4]
    if (percentage < 0) percentage = 0;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2b00      	cmp	r3, #0
 8008952:	da01      	bge.n	8008958 <Motor_Reverse_R+0x1c>
 8008954:	2300      	movs	r3, #0
 8008956:	607b      	str	r3, [r7, #4]

    // Mettre à jour les GPIO et PWM pour reculer (moteur droit)
    HAL_GPIO_WritePin(FWD_GPIO_PORT_R, FWD_GPIO_PIN_R, GPIO_PIN_RESET);
 8008958:	2200      	movs	r2, #0
 800895a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800895e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008962:	f7fa fab5 	bl	8002ed0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(REV_GPIO_PORT_R, REV_GPIO_PIN_R, GPIO_PIN_SET);
 8008966:	2201      	movs	r2, #1
 8008968:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800896c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008970:	f7fa faae 	bl	8002ed0 <HAL_GPIO_WritePin>
    TIM1->CCR1 = (percentage * PWM_MAX_DUTY_CYCLE) / 100;
 8008974:	687a      	ldr	r2, [r7, #4]
 8008976:	4613      	mov	r3, r2
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	4413      	add	r3, r2
 800897c:	00db      	lsls	r3, r3, #3
 800897e:	4a07      	ldr	r2, [pc, #28]	@ (800899c <Motor_Reverse_R+0x60>)
 8008980:	fb82 1203 	smull	r1, r2, r2, r3
 8008984:	1152      	asrs	r2, r2, #5
 8008986:	17db      	asrs	r3, r3, #31
 8008988:	1ad2      	subs	r2, r2, r3
 800898a:	4b05      	ldr	r3, [pc, #20]	@ (80089a0 <Motor_Reverse_R+0x64>)
 800898c:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR2 = 0;
 800898e:	4b04      	ldr	r3, [pc, #16]	@ (80089a0 <Motor_Reverse_R+0x64>)
 8008990:	2200      	movs	r2, #0
 8008992:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008994:	bf00      	nop
 8008996:	3708      	adds	r7, #8
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}
 800899c:	51eb851f 	.word	0x51eb851f
 80089a0:	40012c00 	.word	0x40012c00

080089a4 <Motor_Forward_L>:

void Motor_Forward_L(int percentage) {
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b082      	sub	sp, #8
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
    // Limiter le pourcentage entre 0 et 100
    if (percentage > 100) percentage = 100;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2b64      	cmp	r3, #100	@ 0x64
 80089b0:	dd01      	ble.n	80089b6 <Motor_Forward_L+0x12>
 80089b2:	2364      	movs	r3, #100	@ 0x64
 80089b4:	607b      	str	r3, [r7, #4]
    if (percentage < 0) percentage = 0;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	da01      	bge.n	80089c0 <Motor_Forward_L+0x1c>
 80089bc:	2300      	movs	r3, #0
 80089be:	607b      	str	r3, [r7, #4]

    // Mettre à jour les GPIO et PWM pour avancer (moteur gauche)
    HAL_GPIO_WritePin(REV_GPIO_PORT_L, REV_GPIO_PIN_L, GPIO_PIN_RESET);
 80089c0:	2200      	movs	r2, #0
 80089c2:	2102      	movs	r1, #2
 80089c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80089c8:	f7fa fa82 	bl	8002ed0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(FWD_GPIO_PORT_L, FWD_GPIO_PIN_L, GPIO_PIN_SET);
 80089cc:	2201      	movs	r2, #1
 80089ce:	2101      	movs	r1, #1
 80089d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80089d4:	f7fa fa7c 	bl	8002ed0 <HAL_GPIO_WritePin>
    TIM2->CCR1 = (percentage * PWM_MAX_DUTY_CYCLE) / 100;
 80089d8:	687a      	ldr	r2, [r7, #4]
 80089da:	4613      	mov	r3, r2
 80089dc:	009b      	lsls	r3, r3, #2
 80089de:	4413      	add	r3, r2
 80089e0:	00db      	lsls	r3, r3, #3
 80089e2:	4a08      	ldr	r2, [pc, #32]	@ (8008a04 <Motor_Forward_L+0x60>)
 80089e4:	fb82 1203 	smull	r1, r2, r2, r3
 80089e8:	1152      	asrs	r2, r2, #5
 80089ea:	17db      	asrs	r3, r3, #31
 80089ec:	1ad2      	subs	r2, r2, r3
 80089ee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80089f2:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM2->CCR2 = 0;
 80089f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80089f8:	2200      	movs	r2, #0
 80089fa:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80089fc:	bf00      	nop
 80089fe:	3708      	adds	r7, #8
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bd80      	pop	{r7, pc}
 8008a04:	51eb851f 	.word	0x51eb851f

08008a08 <Motor_Reverse_L>:

void Motor_Reverse_L(int percentage) {
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	b082      	sub	sp, #8
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
    // Limiter le pourcentage entre 0 et 100
    if (percentage > 100) percentage = 100;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2b64      	cmp	r3, #100	@ 0x64
 8008a14:	dd01      	ble.n	8008a1a <Motor_Reverse_L+0x12>
 8008a16:	2364      	movs	r3, #100	@ 0x64
 8008a18:	607b      	str	r3, [r7, #4]
    if (percentage < 0) percentage = 0;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	da01      	bge.n	8008a24 <Motor_Reverse_L+0x1c>
 8008a20:	2300      	movs	r3, #0
 8008a22:	607b      	str	r3, [r7, #4]

    // Mettre à jour les GPIO et PWM pour reculer (moteur gauche)
    HAL_GPIO_WritePin(FWD_GPIO_PORT_L, FWD_GPIO_PIN_L, GPIO_PIN_RESET);
 8008a24:	2200      	movs	r2, #0
 8008a26:	2101      	movs	r1, #1
 8008a28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008a2c:	f7fa fa50 	bl	8002ed0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(REV_GPIO_PORT_L, REV_GPIO_PIN_L, GPIO_PIN_SET);
 8008a30:	2201      	movs	r2, #1
 8008a32:	2102      	movs	r1, #2
 8008a34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008a38:	f7fa fa4a 	bl	8002ed0 <HAL_GPIO_WritePin>
    TIM2->CCR1 = 0;
 8008a3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008a40:	2200      	movs	r2, #0
 8008a42:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM2->CCR2 = (percentage * PWM_MAX_DUTY_CYCLE) / 100;
 8008a44:	687a      	ldr	r2, [r7, #4]
 8008a46:	4613      	mov	r3, r2
 8008a48:	009b      	lsls	r3, r3, #2
 8008a4a:	4413      	add	r3, r2
 8008a4c:	00db      	lsls	r3, r3, #3
 8008a4e:	4a06      	ldr	r2, [pc, #24]	@ (8008a68 <Motor_Reverse_L+0x60>)
 8008a50:	fb82 1203 	smull	r1, r2, r2, r3
 8008a54:	1152      	asrs	r2, r2, #5
 8008a56:	17db      	asrs	r3, r3, #31
 8008a58:	1ad2      	subs	r2, r2, r3
 8008a5a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008a5e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008a60:	bf00      	nop
 8008a62:	3708      	adds	r7, #8
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}
 8008a68:	51eb851f 	.word	0x51eb851f

08008a6c <Start_Motors>:
    TIM1->CCR2 = 0;
    TIM2->CCR1 = 0;
    TIM2->CCR2 = 0;
}

void Start_Motors(void) {
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8008a70:	2100      	movs	r1, #0
 8008a72:	480f      	ldr	r0, [pc, #60]	@ (8008ab0 <Start_Motors+0x44>)
 8008a74:	f7fc f9d2 	bl	8004e1c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8008a78:	2104      	movs	r1, #4
 8008a7a:	480d      	ldr	r0, [pc, #52]	@ (8008ab0 <Start_Motors+0x44>)
 8008a7c:	f7fc f9ce 	bl	8004e1c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8008a80:	2100      	movs	r1, #0
 8008a82:	480c      	ldr	r0, [pc, #48]	@ (8008ab4 <Start_Motors+0x48>)
 8008a84:	f7fc f9ca 	bl	8004e1c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8008a88:	2104      	movs	r1, #4
 8008a8a:	480a      	ldr	r0, [pc, #40]	@ (8008ab4 <Start_Motors+0x48>)
 8008a8c:	f7fc f9c6 	bl	8004e1c <HAL_TIM_PWM_Start>
    TIM1->CCR1 = 0;
 8008a90:	4b09      	ldr	r3, [pc, #36]	@ (8008ab8 <Start_Motors+0x4c>)
 8008a92:	2200      	movs	r2, #0
 8008a94:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR2 = 0;
 8008a96:	4b08      	ldr	r3, [pc, #32]	@ (8008ab8 <Start_Motors+0x4c>)
 8008a98:	2200      	movs	r2, #0
 8008a9a:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM2->CCR1 = 0;
 8008a9c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM2->CCR2 = 0;
 8008aa4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008aac:	bf00      	nop
 8008aae:	bd80      	pop	{r7, pc}
 8008ab0:	20001544 	.word	0x20001544
 8008ab4:	20001590 	.word	0x20001590
 8008ab8:	40012c00 	.word	0x40012c00

08008abc <LIDAR_Init>:

/*
 * @brief Initialization of the lidar
 * @param
 */
void LIDAR_Init(LIDAR_HandleTypeDef_t * hlidar){
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
	hlidar->huart = &huart3;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	4a09      	ldr	r2, [pc, #36]	@ (8008aec <LIDAR_Init+0x30>)
 8008ac8:	601a      	str	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA, DEV_EN_LIDAR_Pin, GPIO_PIN_SET);
 8008aca:	2201      	movs	r2, #1
 8008acc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008ad0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008ad4:	f7fa f9fc 	bl	8002ed0 <HAL_GPIO_WritePin>
	// Enable M_EN lidar
	HAL_GPIO_WritePin(M_EN_LIDAR_GPIO_Port, M_EN_LIDAR_Pin, GPIO_PIN_SET);
 8008ad8:	2201      	movs	r2, #1
 8008ada:	2104      	movs	r1, #4
 8008adc:	4804      	ldr	r0, [pc, #16]	@ (8008af0 <LIDAR_Init+0x34>)
 8008ade:	f7fa f9f7 	bl	8002ed0 <HAL_GPIO_WritePin>

}
 8008ae2:	bf00      	nop
 8008ae4:	3708      	adds	r7, #8
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	bf00      	nop
 8008aec:	20001708 	.word	0x20001708
 8008af0:	48000400 	.word	0x48000400

08008af4 <LIDAR_Start>:

/*
 * @brief
 * @param
 */
HAL_StatusTypeDef LIDAR_Start(LIDAR_HandleTypeDef_t * hlidar){
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b084      	sub	sp, #16
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
	uint8_t lidar_command[2] = {START_CMD_LIDAR, SCAN_CMD_LIDAR};
 8008afc:	f246 03a5 	movw	r3, #24741	@ 0x60a5
 8008b00:	81bb      	strh	r3, [r7, #12]
	HAL_StatusTypeDef status = HAL_UART_Transmit(hlidar->huart, lidar_command, 2, 2000);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6818      	ldr	r0, [r3, #0]
 8008b06:	f107 010c 	add.w	r1, r7, #12
 8008b0a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8008b0e:	2202      	movs	r2, #2
 8008b10:	f7fd f954 	bl	8005dbc <HAL_UART_Transmit>
 8008b14:	4603      	mov	r3, r0
 8008b16:	73fb      	strb	r3, [r7, #15]
	if(status == HAL_OK){
 8008b18:	7bfb      	ldrb	r3, [r7, #15]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d10a      	bne.n	8008b34 <LIDAR_Start+0x40>
		HAL_UART_Receive_DMA(hlidar->huart, hlidar->data_buff, DATA_BUFF_SIZE_LIDAR);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6818      	ldr	r0, [r3, #0]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	3329      	adds	r3, #41	@ 0x29
 8008b26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008b2a:	4619      	mov	r1, r3
 8008b2c:	f7fd f9d4 	bl	8005ed8 <HAL_UART_Receive_DMA>
		return status;
 8008b30:	7bfb      	ldrb	r3, [r7, #15]
 8008b32:	e000      	b.n	8008b36 <LIDAR_Start+0x42>
	}
	else{
		return status;
 8008b34:	7bfb      	ldrb	r3, [r7, #15]
	}
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3710      	adds	r7, #16
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}

08008b3e <__cvt>:
 8008b3e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b42:	ec57 6b10 	vmov	r6, r7, d0
 8008b46:	2f00      	cmp	r7, #0
 8008b48:	460c      	mov	r4, r1
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	463b      	mov	r3, r7
 8008b4e:	bfbb      	ittet	lt
 8008b50:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008b54:	461f      	movlt	r7, r3
 8008b56:	2300      	movge	r3, #0
 8008b58:	232d      	movlt	r3, #45	@ 0x2d
 8008b5a:	700b      	strb	r3, [r1, #0]
 8008b5c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b5e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008b62:	4691      	mov	r9, r2
 8008b64:	f023 0820 	bic.w	r8, r3, #32
 8008b68:	bfbc      	itt	lt
 8008b6a:	4632      	movlt	r2, r6
 8008b6c:	4616      	movlt	r6, r2
 8008b6e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008b72:	d005      	beq.n	8008b80 <__cvt+0x42>
 8008b74:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008b78:	d100      	bne.n	8008b7c <__cvt+0x3e>
 8008b7a:	3401      	adds	r4, #1
 8008b7c:	2102      	movs	r1, #2
 8008b7e:	e000      	b.n	8008b82 <__cvt+0x44>
 8008b80:	2103      	movs	r1, #3
 8008b82:	ab03      	add	r3, sp, #12
 8008b84:	9301      	str	r3, [sp, #4]
 8008b86:	ab02      	add	r3, sp, #8
 8008b88:	9300      	str	r3, [sp, #0]
 8008b8a:	ec47 6b10 	vmov	d0, r6, r7
 8008b8e:	4653      	mov	r3, sl
 8008b90:	4622      	mov	r2, r4
 8008b92:	f001 f985 	bl	8009ea0 <_dtoa_r>
 8008b96:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008b9a:	4605      	mov	r5, r0
 8008b9c:	d119      	bne.n	8008bd2 <__cvt+0x94>
 8008b9e:	f019 0f01 	tst.w	r9, #1
 8008ba2:	d00e      	beq.n	8008bc2 <__cvt+0x84>
 8008ba4:	eb00 0904 	add.w	r9, r0, r4
 8008ba8:	2200      	movs	r2, #0
 8008baa:	2300      	movs	r3, #0
 8008bac:	4630      	mov	r0, r6
 8008bae:	4639      	mov	r1, r7
 8008bb0:	f7f7 ffb2 	bl	8000b18 <__aeabi_dcmpeq>
 8008bb4:	b108      	cbz	r0, 8008bba <__cvt+0x7c>
 8008bb6:	f8cd 900c 	str.w	r9, [sp, #12]
 8008bba:	2230      	movs	r2, #48	@ 0x30
 8008bbc:	9b03      	ldr	r3, [sp, #12]
 8008bbe:	454b      	cmp	r3, r9
 8008bc0:	d31e      	bcc.n	8008c00 <__cvt+0xc2>
 8008bc2:	9b03      	ldr	r3, [sp, #12]
 8008bc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bc6:	1b5b      	subs	r3, r3, r5
 8008bc8:	4628      	mov	r0, r5
 8008bca:	6013      	str	r3, [r2, #0]
 8008bcc:	b004      	add	sp, #16
 8008bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bd2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008bd6:	eb00 0904 	add.w	r9, r0, r4
 8008bda:	d1e5      	bne.n	8008ba8 <__cvt+0x6a>
 8008bdc:	7803      	ldrb	r3, [r0, #0]
 8008bde:	2b30      	cmp	r3, #48	@ 0x30
 8008be0:	d10a      	bne.n	8008bf8 <__cvt+0xba>
 8008be2:	2200      	movs	r2, #0
 8008be4:	2300      	movs	r3, #0
 8008be6:	4630      	mov	r0, r6
 8008be8:	4639      	mov	r1, r7
 8008bea:	f7f7 ff95 	bl	8000b18 <__aeabi_dcmpeq>
 8008bee:	b918      	cbnz	r0, 8008bf8 <__cvt+0xba>
 8008bf0:	f1c4 0401 	rsb	r4, r4, #1
 8008bf4:	f8ca 4000 	str.w	r4, [sl]
 8008bf8:	f8da 3000 	ldr.w	r3, [sl]
 8008bfc:	4499      	add	r9, r3
 8008bfe:	e7d3      	b.n	8008ba8 <__cvt+0x6a>
 8008c00:	1c59      	adds	r1, r3, #1
 8008c02:	9103      	str	r1, [sp, #12]
 8008c04:	701a      	strb	r2, [r3, #0]
 8008c06:	e7d9      	b.n	8008bbc <__cvt+0x7e>

08008c08 <__exponent>:
 8008c08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c0a:	2900      	cmp	r1, #0
 8008c0c:	bfba      	itte	lt
 8008c0e:	4249      	neglt	r1, r1
 8008c10:	232d      	movlt	r3, #45	@ 0x2d
 8008c12:	232b      	movge	r3, #43	@ 0x2b
 8008c14:	2909      	cmp	r1, #9
 8008c16:	7002      	strb	r2, [r0, #0]
 8008c18:	7043      	strb	r3, [r0, #1]
 8008c1a:	dd29      	ble.n	8008c70 <__exponent+0x68>
 8008c1c:	f10d 0307 	add.w	r3, sp, #7
 8008c20:	461d      	mov	r5, r3
 8008c22:	270a      	movs	r7, #10
 8008c24:	461a      	mov	r2, r3
 8008c26:	fbb1 f6f7 	udiv	r6, r1, r7
 8008c2a:	fb07 1416 	mls	r4, r7, r6, r1
 8008c2e:	3430      	adds	r4, #48	@ 0x30
 8008c30:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008c34:	460c      	mov	r4, r1
 8008c36:	2c63      	cmp	r4, #99	@ 0x63
 8008c38:	f103 33ff 	add.w	r3, r3, #4294967295
 8008c3c:	4631      	mov	r1, r6
 8008c3e:	dcf1      	bgt.n	8008c24 <__exponent+0x1c>
 8008c40:	3130      	adds	r1, #48	@ 0x30
 8008c42:	1e94      	subs	r4, r2, #2
 8008c44:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008c48:	1c41      	adds	r1, r0, #1
 8008c4a:	4623      	mov	r3, r4
 8008c4c:	42ab      	cmp	r3, r5
 8008c4e:	d30a      	bcc.n	8008c66 <__exponent+0x5e>
 8008c50:	f10d 0309 	add.w	r3, sp, #9
 8008c54:	1a9b      	subs	r3, r3, r2
 8008c56:	42ac      	cmp	r4, r5
 8008c58:	bf88      	it	hi
 8008c5a:	2300      	movhi	r3, #0
 8008c5c:	3302      	adds	r3, #2
 8008c5e:	4403      	add	r3, r0
 8008c60:	1a18      	subs	r0, r3, r0
 8008c62:	b003      	add	sp, #12
 8008c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c66:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008c6a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008c6e:	e7ed      	b.n	8008c4c <__exponent+0x44>
 8008c70:	2330      	movs	r3, #48	@ 0x30
 8008c72:	3130      	adds	r1, #48	@ 0x30
 8008c74:	7083      	strb	r3, [r0, #2]
 8008c76:	70c1      	strb	r1, [r0, #3]
 8008c78:	1d03      	adds	r3, r0, #4
 8008c7a:	e7f1      	b.n	8008c60 <__exponent+0x58>

08008c7c <_printf_float>:
 8008c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c80:	b08d      	sub	sp, #52	@ 0x34
 8008c82:	460c      	mov	r4, r1
 8008c84:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008c88:	4616      	mov	r6, r2
 8008c8a:	461f      	mov	r7, r3
 8008c8c:	4605      	mov	r5, r0
 8008c8e:	f000 fff3 	bl	8009c78 <_localeconv_r>
 8008c92:	6803      	ldr	r3, [r0, #0]
 8008c94:	9304      	str	r3, [sp, #16]
 8008c96:	4618      	mov	r0, r3
 8008c98:	f7f7 fb12 	bl	80002c0 <strlen>
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ca0:	f8d8 3000 	ldr.w	r3, [r8]
 8008ca4:	9005      	str	r0, [sp, #20]
 8008ca6:	3307      	adds	r3, #7
 8008ca8:	f023 0307 	bic.w	r3, r3, #7
 8008cac:	f103 0208 	add.w	r2, r3, #8
 8008cb0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008cb4:	f8d4 b000 	ldr.w	fp, [r4]
 8008cb8:	f8c8 2000 	str.w	r2, [r8]
 8008cbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008cc0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008cc4:	9307      	str	r3, [sp, #28]
 8008cc6:	f8cd 8018 	str.w	r8, [sp, #24]
 8008cca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008cce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008cd2:	4b9c      	ldr	r3, [pc, #624]	@ (8008f44 <_printf_float+0x2c8>)
 8008cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8008cd8:	f7f7 ff50 	bl	8000b7c <__aeabi_dcmpun>
 8008cdc:	bb70      	cbnz	r0, 8008d3c <_printf_float+0xc0>
 8008cde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008ce2:	4b98      	ldr	r3, [pc, #608]	@ (8008f44 <_printf_float+0x2c8>)
 8008ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ce8:	f7f7 ff2a 	bl	8000b40 <__aeabi_dcmple>
 8008cec:	bb30      	cbnz	r0, 8008d3c <_printf_float+0xc0>
 8008cee:	2200      	movs	r2, #0
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	4640      	mov	r0, r8
 8008cf4:	4649      	mov	r1, r9
 8008cf6:	f7f7 ff19 	bl	8000b2c <__aeabi_dcmplt>
 8008cfa:	b110      	cbz	r0, 8008d02 <_printf_float+0x86>
 8008cfc:	232d      	movs	r3, #45	@ 0x2d
 8008cfe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d02:	4a91      	ldr	r2, [pc, #580]	@ (8008f48 <_printf_float+0x2cc>)
 8008d04:	4b91      	ldr	r3, [pc, #580]	@ (8008f4c <_printf_float+0x2d0>)
 8008d06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008d0a:	bf94      	ite	ls
 8008d0c:	4690      	movls	r8, r2
 8008d0e:	4698      	movhi	r8, r3
 8008d10:	2303      	movs	r3, #3
 8008d12:	6123      	str	r3, [r4, #16]
 8008d14:	f02b 0304 	bic.w	r3, fp, #4
 8008d18:	6023      	str	r3, [r4, #0]
 8008d1a:	f04f 0900 	mov.w	r9, #0
 8008d1e:	9700      	str	r7, [sp, #0]
 8008d20:	4633      	mov	r3, r6
 8008d22:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008d24:	4621      	mov	r1, r4
 8008d26:	4628      	mov	r0, r5
 8008d28:	f000 f9d2 	bl	80090d0 <_printf_common>
 8008d2c:	3001      	adds	r0, #1
 8008d2e:	f040 808d 	bne.w	8008e4c <_printf_float+0x1d0>
 8008d32:	f04f 30ff 	mov.w	r0, #4294967295
 8008d36:	b00d      	add	sp, #52	@ 0x34
 8008d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d3c:	4642      	mov	r2, r8
 8008d3e:	464b      	mov	r3, r9
 8008d40:	4640      	mov	r0, r8
 8008d42:	4649      	mov	r1, r9
 8008d44:	f7f7 ff1a 	bl	8000b7c <__aeabi_dcmpun>
 8008d48:	b140      	cbz	r0, 8008d5c <_printf_float+0xe0>
 8008d4a:	464b      	mov	r3, r9
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	bfbc      	itt	lt
 8008d50:	232d      	movlt	r3, #45	@ 0x2d
 8008d52:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008d56:	4a7e      	ldr	r2, [pc, #504]	@ (8008f50 <_printf_float+0x2d4>)
 8008d58:	4b7e      	ldr	r3, [pc, #504]	@ (8008f54 <_printf_float+0x2d8>)
 8008d5a:	e7d4      	b.n	8008d06 <_printf_float+0x8a>
 8008d5c:	6863      	ldr	r3, [r4, #4]
 8008d5e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008d62:	9206      	str	r2, [sp, #24]
 8008d64:	1c5a      	adds	r2, r3, #1
 8008d66:	d13b      	bne.n	8008de0 <_printf_float+0x164>
 8008d68:	2306      	movs	r3, #6
 8008d6a:	6063      	str	r3, [r4, #4]
 8008d6c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008d70:	2300      	movs	r3, #0
 8008d72:	6022      	str	r2, [r4, #0]
 8008d74:	9303      	str	r3, [sp, #12]
 8008d76:	ab0a      	add	r3, sp, #40	@ 0x28
 8008d78:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008d7c:	ab09      	add	r3, sp, #36	@ 0x24
 8008d7e:	9300      	str	r3, [sp, #0]
 8008d80:	6861      	ldr	r1, [r4, #4]
 8008d82:	ec49 8b10 	vmov	d0, r8, r9
 8008d86:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	f7ff fed7 	bl	8008b3e <__cvt>
 8008d90:	9b06      	ldr	r3, [sp, #24]
 8008d92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d94:	2b47      	cmp	r3, #71	@ 0x47
 8008d96:	4680      	mov	r8, r0
 8008d98:	d129      	bne.n	8008dee <_printf_float+0x172>
 8008d9a:	1cc8      	adds	r0, r1, #3
 8008d9c:	db02      	blt.n	8008da4 <_printf_float+0x128>
 8008d9e:	6863      	ldr	r3, [r4, #4]
 8008da0:	4299      	cmp	r1, r3
 8008da2:	dd41      	ble.n	8008e28 <_printf_float+0x1ac>
 8008da4:	f1aa 0a02 	sub.w	sl, sl, #2
 8008da8:	fa5f fa8a 	uxtb.w	sl, sl
 8008dac:	3901      	subs	r1, #1
 8008dae:	4652      	mov	r2, sl
 8008db0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008db4:	9109      	str	r1, [sp, #36]	@ 0x24
 8008db6:	f7ff ff27 	bl	8008c08 <__exponent>
 8008dba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008dbc:	1813      	adds	r3, r2, r0
 8008dbe:	2a01      	cmp	r2, #1
 8008dc0:	4681      	mov	r9, r0
 8008dc2:	6123      	str	r3, [r4, #16]
 8008dc4:	dc02      	bgt.n	8008dcc <_printf_float+0x150>
 8008dc6:	6822      	ldr	r2, [r4, #0]
 8008dc8:	07d2      	lsls	r2, r2, #31
 8008dca:	d501      	bpl.n	8008dd0 <_printf_float+0x154>
 8008dcc:	3301      	adds	r3, #1
 8008dce:	6123      	str	r3, [r4, #16]
 8008dd0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d0a2      	beq.n	8008d1e <_printf_float+0xa2>
 8008dd8:	232d      	movs	r3, #45	@ 0x2d
 8008dda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008dde:	e79e      	b.n	8008d1e <_printf_float+0xa2>
 8008de0:	9a06      	ldr	r2, [sp, #24]
 8008de2:	2a47      	cmp	r2, #71	@ 0x47
 8008de4:	d1c2      	bne.n	8008d6c <_printf_float+0xf0>
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d1c0      	bne.n	8008d6c <_printf_float+0xf0>
 8008dea:	2301      	movs	r3, #1
 8008dec:	e7bd      	b.n	8008d6a <_printf_float+0xee>
 8008dee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008df2:	d9db      	bls.n	8008dac <_printf_float+0x130>
 8008df4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008df8:	d118      	bne.n	8008e2c <_printf_float+0x1b0>
 8008dfa:	2900      	cmp	r1, #0
 8008dfc:	6863      	ldr	r3, [r4, #4]
 8008dfe:	dd0b      	ble.n	8008e18 <_printf_float+0x19c>
 8008e00:	6121      	str	r1, [r4, #16]
 8008e02:	b913      	cbnz	r3, 8008e0a <_printf_float+0x18e>
 8008e04:	6822      	ldr	r2, [r4, #0]
 8008e06:	07d0      	lsls	r0, r2, #31
 8008e08:	d502      	bpl.n	8008e10 <_printf_float+0x194>
 8008e0a:	3301      	adds	r3, #1
 8008e0c:	440b      	add	r3, r1
 8008e0e:	6123      	str	r3, [r4, #16]
 8008e10:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008e12:	f04f 0900 	mov.w	r9, #0
 8008e16:	e7db      	b.n	8008dd0 <_printf_float+0x154>
 8008e18:	b913      	cbnz	r3, 8008e20 <_printf_float+0x1a4>
 8008e1a:	6822      	ldr	r2, [r4, #0]
 8008e1c:	07d2      	lsls	r2, r2, #31
 8008e1e:	d501      	bpl.n	8008e24 <_printf_float+0x1a8>
 8008e20:	3302      	adds	r3, #2
 8008e22:	e7f4      	b.n	8008e0e <_printf_float+0x192>
 8008e24:	2301      	movs	r3, #1
 8008e26:	e7f2      	b.n	8008e0e <_printf_float+0x192>
 8008e28:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008e2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e2e:	4299      	cmp	r1, r3
 8008e30:	db05      	blt.n	8008e3e <_printf_float+0x1c2>
 8008e32:	6823      	ldr	r3, [r4, #0]
 8008e34:	6121      	str	r1, [r4, #16]
 8008e36:	07d8      	lsls	r0, r3, #31
 8008e38:	d5ea      	bpl.n	8008e10 <_printf_float+0x194>
 8008e3a:	1c4b      	adds	r3, r1, #1
 8008e3c:	e7e7      	b.n	8008e0e <_printf_float+0x192>
 8008e3e:	2900      	cmp	r1, #0
 8008e40:	bfd4      	ite	le
 8008e42:	f1c1 0202 	rsble	r2, r1, #2
 8008e46:	2201      	movgt	r2, #1
 8008e48:	4413      	add	r3, r2
 8008e4a:	e7e0      	b.n	8008e0e <_printf_float+0x192>
 8008e4c:	6823      	ldr	r3, [r4, #0]
 8008e4e:	055a      	lsls	r2, r3, #21
 8008e50:	d407      	bmi.n	8008e62 <_printf_float+0x1e6>
 8008e52:	6923      	ldr	r3, [r4, #16]
 8008e54:	4642      	mov	r2, r8
 8008e56:	4631      	mov	r1, r6
 8008e58:	4628      	mov	r0, r5
 8008e5a:	47b8      	blx	r7
 8008e5c:	3001      	adds	r0, #1
 8008e5e:	d12b      	bne.n	8008eb8 <_printf_float+0x23c>
 8008e60:	e767      	b.n	8008d32 <_printf_float+0xb6>
 8008e62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008e66:	f240 80dd 	bls.w	8009024 <_printf_float+0x3a8>
 8008e6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008e6e:	2200      	movs	r2, #0
 8008e70:	2300      	movs	r3, #0
 8008e72:	f7f7 fe51 	bl	8000b18 <__aeabi_dcmpeq>
 8008e76:	2800      	cmp	r0, #0
 8008e78:	d033      	beq.n	8008ee2 <_printf_float+0x266>
 8008e7a:	4a37      	ldr	r2, [pc, #220]	@ (8008f58 <_printf_float+0x2dc>)
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	4631      	mov	r1, r6
 8008e80:	4628      	mov	r0, r5
 8008e82:	47b8      	blx	r7
 8008e84:	3001      	adds	r0, #1
 8008e86:	f43f af54 	beq.w	8008d32 <_printf_float+0xb6>
 8008e8a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008e8e:	4543      	cmp	r3, r8
 8008e90:	db02      	blt.n	8008e98 <_printf_float+0x21c>
 8008e92:	6823      	ldr	r3, [r4, #0]
 8008e94:	07d8      	lsls	r0, r3, #31
 8008e96:	d50f      	bpl.n	8008eb8 <_printf_float+0x23c>
 8008e98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e9c:	4631      	mov	r1, r6
 8008e9e:	4628      	mov	r0, r5
 8008ea0:	47b8      	blx	r7
 8008ea2:	3001      	adds	r0, #1
 8008ea4:	f43f af45 	beq.w	8008d32 <_printf_float+0xb6>
 8008ea8:	f04f 0900 	mov.w	r9, #0
 8008eac:	f108 38ff 	add.w	r8, r8, #4294967295
 8008eb0:	f104 0a1a 	add.w	sl, r4, #26
 8008eb4:	45c8      	cmp	r8, r9
 8008eb6:	dc09      	bgt.n	8008ecc <_printf_float+0x250>
 8008eb8:	6823      	ldr	r3, [r4, #0]
 8008eba:	079b      	lsls	r3, r3, #30
 8008ebc:	f100 8103 	bmi.w	80090c6 <_printf_float+0x44a>
 8008ec0:	68e0      	ldr	r0, [r4, #12]
 8008ec2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ec4:	4298      	cmp	r0, r3
 8008ec6:	bfb8      	it	lt
 8008ec8:	4618      	movlt	r0, r3
 8008eca:	e734      	b.n	8008d36 <_printf_float+0xba>
 8008ecc:	2301      	movs	r3, #1
 8008ece:	4652      	mov	r2, sl
 8008ed0:	4631      	mov	r1, r6
 8008ed2:	4628      	mov	r0, r5
 8008ed4:	47b8      	blx	r7
 8008ed6:	3001      	adds	r0, #1
 8008ed8:	f43f af2b 	beq.w	8008d32 <_printf_float+0xb6>
 8008edc:	f109 0901 	add.w	r9, r9, #1
 8008ee0:	e7e8      	b.n	8008eb4 <_printf_float+0x238>
 8008ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	dc39      	bgt.n	8008f5c <_printf_float+0x2e0>
 8008ee8:	4a1b      	ldr	r2, [pc, #108]	@ (8008f58 <_printf_float+0x2dc>)
 8008eea:	2301      	movs	r3, #1
 8008eec:	4631      	mov	r1, r6
 8008eee:	4628      	mov	r0, r5
 8008ef0:	47b8      	blx	r7
 8008ef2:	3001      	adds	r0, #1
 8008ef4:	f43f af1d 	beq.w	8008d32 <_printf_float+0xb6>
 8008ef8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008efc:	ea59 0303 	orrs.w	r3, r9, r3
 8008f00:	d102      	bne.n	8008f08 <_printf_float+0x28c>
 8008f02:	6823      	ldr	r3, [r4, #0]
 8008f04:	07d9      	lsls	r1, r3, #31
 8008f06:	d5d7      	bpl.n	8008eb8 <_printf_float+0x23c>
 8008f08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f0c:	4631      	mov	r1, r6
 8008f0e:	4628      	mov	r0, r5
 8008f10:	47b8      	blx	r7
 8008f12:	3001      	adds	r0, #1
 8008f14:	f43f af0d 	beq.w	8008d32 <_printf_float+0xb6>
 8008f18:	f04f 0a00 	mov.w	sl, #0
 8008f1c:	f104 0b1a 	add.w	fp, r4, #26
 8008f20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f22:	425b      	negs	r3, r3
 8008f24:	4553      	cmp	r3, sl
 8008f26:	dc01      	bgt.n	8008f2c <_printf_float+0x2b0>
 8008f28:	464b      	mov	r3, r9
 8008f2a:	e793      	b.n	8008e54 <_printf_float+0x1d8>
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	465a      	mov	r2, fp
 8008f30:	4631      	mov	r1, r6
 8008f32:	4628      	mov	r0, r5
 8008f34:	47b8      	blx	r7
 8008f36:	3001      	adds	r0, #1
 8008f38:	f43f aefb 	beq.w	8008d32 <_printf_float+0xb6>
 8008f3c:	f10a 0a01 	add.w	sl, sl, #1
 8008f40:	e7ee      	b.n	8008f20 <_printf_float+0x2a4>
 8008f42:	bf00      	nop
 8008f44:	7fefffff 	.word	0x7fefffff
 8008f48:	0800d4b8 	.word	0x0800d4b8
 8008f4c:	0800d4bc 	.word	0x0800d4bc
 8008f50:	0800d4c0 	.word	0x0800d4c0
 8008f54:	0800d4c4 	.word	0x0800d4c4
 8008f58:	0800d4c8 	.word	0x0800d4c8
 8008f5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008f5e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008f62:	4553      	cmp	r3, sl
 8008f64:	bfa8      	it	ge
 8008f66:	4653      	movge	r3, sl
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	4699      	mov	r9, r3
 8008f6c:	dc36      	bgt.n	8008fdc <_printf_float+0x360>
 8008f6e:	f04f 0b00 	mov.w	fp, #0
 8008f72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f76:	f104 021a 	add.w	r2, r4, #26
 8008f7a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008f7c:	9306      	str	r3, [sp, #24]
 8008f7e:	eba3 0309 	sub.w	r3, r3, r9
 8008f82:	455b      	cmp	r3, fp
 8008f84:	dc31      	bgt.n	8008fea <_printf_float+0x36e>
 8008f86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f88:	459a      	cmp	sl, r3
 8008f8a:	dc3a      	bgt.n	8009002 <_printf_float+0x386>
 8008f8c:	6823      	ldr	r3, [r4, #0]
 8008f8e:	07da      	lsls	r2, r3, #31
 8008f90:	d437      	bmi.n	8009002 <_printf_float+0x386>
 8008f92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f94:	ebaa 0903 	sub.w	r9, sl, r3
 8008f98:	9b06      	ldr	r3, [sp, #24]
 8008f9a:	ebaa 0303 	sub.w	r3, sl, r3
 8008f9e:	4599      	cmp	r9, r3
 8008fa0:	bfa8      	it	ge
 8008fa2:	4699      	movge	r9, r3
 8008fa4:	f1b9 0f00 	cmp.w	r9, #0
 8008fa8:	dc33      	bgt.n	8009012 <_printf_float+0x396>
 8008faa:	f04f 0800 	mov.w	r8, #0
 8008fae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008fb2:	f104 0b1a 	add.w	fp, r4, #26
 8008fb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fb8:	ebaa 0303 	sub.w	r3, sl, r3
 8008fbc:	eba3 0309 	sub.w	r3, r3, r9
 8008fc0:	4543      	cmp	r3, r8
 8008fc2:	f77f af79 	ble.w	8008eb8 <_printf_float+0x23c>
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	465a      	mov	r2, fp
 8008fca:	4631      	mov	r1, r6
 8008fcc:	4628      	mov	r0, r5
 8008fce:	47b8      	blx	r7
 8008fd0:	3001      	adds	r0, #1
 8008fd2:	f43f aeae 	beq.w	8008d32 <_printf_float+0xb6>
 8008fd6:	f108 0801 	add.w	r8, r8, #1
 8008fda:	e7ec      	b.n	8008fb6 <_printf_float+0x33a>
 8008fdc:	4642      	mov	r2, r8
 8008fde:	4631      	mov	r1, r6
 8008fe0:	4628      	mov	r0, r5
 8008fe2:	47b8      	blx	r7
 8008fe4:	3001      	adds	r0, #1
 8008fe6:	d1c2      	bne.n	8008f6e <_printf_float+0x2f2>
 8008fe8:	e6a3      	b.n	8008d32 <_printf_float+0xb6>
 8008fea:	2301      	movs	r3, #1
 8008fec:	4631      	mov	r1, r6
 8008fee:	4628      	mov	r0, r5
 8008ff0:	9206      	str	r2, [sp, #24]
 8008ff2:	47b8      	blx	r7
 8008ff4:	3001      	adds	r0, #1
 8008ff6:	f43f ae9c 	beq.w	8008d32 <_printf_float+0xb6>
 8008ffa:	9a06      	ldr	r2, [sp, #24]
 8008ffc:	f10b 0b01 	add.w	fp, fp, #1
 8009000:	e7bb      	b.n	8008f7a <_printf_float+0x2fe>
 8009002:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009006:	4631      	mov	r1, r6
 8009008:	4628      	mov	r0, r5
 800900a:	47b8      	blx	r7
 800900c:	3001      	adds	r0, #1
 800900e:	d1c0      	bne.n	8008f92 <_printf_float+0x316>
 8009010:	e68f      	b.n	8008d32 <_printf_float+0xb6>
 8009012:	9a06      	ldr	r2, [sp, #24]
 8009014:	464b      	mov	r3, r9
 8009016:	4442      	add	r2, r8
 8009018:	4631      	mov	r1, r6
 800901a:	4628      	mov	r0, r5
 800901c:	47b8      	blx	r7
 800901e:	3001      	adds	r0, #1
 8009020:	d1c3      	bne.n	8008faa <_printf_float+0x32e>
 8009022:	e686      	b.n	8008d32 <_printf_float+0xb6>
 8009024:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009028:	f1ba 0f01 	cmp.w	sl, #1
 800902c:	dc01      	bgt.n	8009032 <_printf_float+0x3b6>
 800902e:	07db      	lsls	r3, r3, #31
 8009030:	d536      	bpl.n	80090a0 <_printf_float+0x424>
 8009032:	2301      	movs	r3, #1
 8009034:	4642      	mov	r2, r8
 8009036:	4631      	mov	r1, r6
 8009038:	4628      	mov	r0, r5
 800903a:	47b8      	blx	r7
 800903c:	3001      	adds	r0, #1
 800903e:	f43f ae78 	beq.w	8008d32 <_printf_float+0xb6>
 8009042:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009046:	4631      	mov	r1, r6
 8009048:	4628      	mov	r0, r5
 800904a:	47b8      	blx	r7
 800904c:	3001      	adds	r0, #1
 800904e:	f43f ae70 	beq.w	8008d32 <_printf_float+0xb6>
 8009052:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009056:	2200      	movs	r2, #0
 8009058:	2300      	movs	r3, #0
 800905a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800905e:	f7f7 fd5b 	bl	8000b18 <__aeabi_dcmpeq>
 8009062:	b9c0      	cbnz	r0, 8009096 <_printf_float+0x41a>
 8009064:	4653      	mov	r3, sl
 8009066:	f108 0201 	add.w	r2, r8, #1
 800906a:	4631      	mov	r1, r6
 800906c:	4628      	mov	r0, r5
 800906e:	47b8      	blx	r7
 8009070:	3001      	adds	r0, #1
 8009072:	d10c      	bne.n	800908e <_printf_float+0x412>
 8009074:	e65d      	b.n	8008d32 <_printf_float+0xb6>
 8009076:	2301      	movs	r3, #1
 8009078:	465a      	mov	r2, fp
 800907a:	4631      	mov	r1, r6
 800907c:	4628      	mov	r0, r5
 800907e:	47b8      	blx	r7
 8009080:	3001      	adds	r0, #1
 8009082:	f43f ae56 	beq.w	8008d32 <_printf_float+0xb6>
 8009086:	f108 0801 	add.w	r8, r8, #1
 800908a:	45d0      	cmp	r8, sl
 800908c:	dbf3      	blt.n	8009076 <_printf_float+0x3fa>
 800908e:	464b      	mov	r3, r9
 8009090:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009094:	e6df      	b.n	8008e56 <_printf_float+0x1da>
 8009096:	f04f 0800 	mov.w	r8, #0
 800909a:	f104 0b1a 	add.w	fp, r4, #26
 800909e:	e7f4      	b.n	800908a <_printf_float+0x40e>
 80090a0:	2301      	movs	r3, #1
 80090a2:	4642      	mov	r2, r8
 80090a4:	e7e1      	b.n	800906a <_printf_float+0x3ee>
 80090a6:	2301      	movs	r3, #1
 80090a8:	464a      	mov	r2, r9
 80090aa:	4631      	mov	r1, r6
 80090ac:	4628      	mov	r0, r5
 80090ae:	47b8      	blx	r7
 80090b0:	3001      	adds	r0, #1
 80090b2:	f43f ae3e 	beq.w	8008d32 <_printf_float+0xb6>
 80090b6:	f108 0801 	add.w	r8, r8, #1
 80090ba:	68e3      	ldr	r3, [r4, #12]
 80090bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80090be:	1a5b      	subs	r3, r3, r1
 80090c0:	4543      	cmp	r3, r8
 80090c2:	dcf0      	bgt.n	80090a6 <_printf_float+0x42a>
 80090c4:	e6fc      	b.n	8008ec0 <_printf_float+0x244>
 80090c6:	f04f 0800 	mov.w	r8, #0
 80090ca:	f104 0919 	add.w	r9, r4, #25
 80090ce:	e7f4      	b.n	80090ba <_printf_float+0x43e>

080090d0 <_printf_common>:
 80090d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090d4:	4616      	mov	r6, r2
 80090d6:	4698      	mov	r8, r3
 80090d8:	688a      	ldr	r2, [r1, #8]
 80090da:	690b      	ldr	r3, [r1, #16]
 80090dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80090e0:	4293      	cmp	r3, r2
 80090e2:	bfb8      	it	lt
 80090e4:	4613      	movlt	r3, r2
 80090e6:	6033      	str	r3, [r6, #0]
 80090e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80090ec:	4607      	mov	r7, r0
 80090ee:	460c      	mov	r4, r1
 80090f0:	b10a      	cbz	r2, 80090f6 <_printf_common+0x26>
 80090f2:	3301      	adds	r3, #1
 80090f4:	6033      	str	r3, [r6, #0]
 80090f6:	6823      	ldr	r3, [r4, #0]
 80090f8:	0699      	lsls	r1, r3, #26
 80090fa:	bf42      	ittt	mi
 80090fc:	6833      	ldrmi	r3, [r6, #0]
 80090fe:	3302      	addmi	r3, #2
 8009100:	6033      	strmi	r3, [r6, #0]
 8009102:	6825      	ldr	r5, [r4, #0]
 8009104:	f015 0506 	ands.w	r5, r5, #6
 8009108:	d106      	bne.n	8009118 <_printf_common+0x48>
 800910a:	f104 0a19 	add.w	sl, r4, #25
 800910e:	68e3      	ldr	r3, [r4, #12]
 8009110:	6832      	ldr	r2, [r6, #0]
 8009112:	1a9b      	subs	r3, r3, r2
 8009114:	42ab      	cmp	r3, r5
 8009116:	dc26      	bgt.n	8009166 <_printf_common+0x96>
 8009118:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800911c:	6822      	ldr	r2, [r4, #0]
 800911e:	3b00      	subs	r3, #0
 8009120:	bf18      	it	ne
 8009122:	2301      	movne	r3, #1
 8009124:	0692      	lsls	r2, r2, #26
 8009126:	d42b      	bmi.n	8009180 <_printf_common+0xb0>
 8009128:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800912c:	4641      	mov	r1, r8
 800912e:	4638      	mov	r0, r7
 8009130:	47c8      	blx	r9
 8009132:	3001      	adds	r0, #1
 8009134:	d01e      	beq.n	8009174 <_printf_common+0xa4>
 8009136:	6823      	ldr	r3, [r4, #0]
 8009138:	6922      	ldr	r2, [r4, #16]
 800913a:	f003 0306 	and.w	r3, r3, #6
 800913e:	2b04      	cmp	r3, #4
 8009140:	bf02      	ittt	eq
 8009142:	68e5      	ldreq	r5, [r4, #12]
 8009144:	6833      	ldreq	r3, [r6, #0]
 8009146:	1aed      	subeq	r5, r5, r3
 8009148:	68a3      	ldr	r3, [r4, #8]
 800914a:	bf0c      	ite	eq
 800914c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009150:	2500      	movne	r5, #0
 8009152:	4293      	cmp	r3, r2
 8009154:	bfc4      	itt	gt
 8009156:	1a9b      	subgt	r3, r3, r2
 8009158:	18ed      	addgt	r5, r5, r3
 800915a:	2600      	movs	r6, #0
 800915c:	341a      	adds	r4, #26
 800915e:	42b5      	cmp	r5, r6
 8009160:	d11a      	bne.n	8009198 <_printf_common+0xc8>
 8009162:	2000      	movs	r0, #0
 8009164:	e008      	b.n	8009178 <_printf_common+0xa8>
 8009166:	2301      	movs	r3, #1
 8009168:	4652      	mov	r2, sl
 800916a:	4641      	mov	r1, r8
 800916c:	4638      	mov	r0, r7
 800916e:	47c8      	blx	r9
 8009170:	3001      	adds	r0, #1
 8009172:	d103      	bne.n	800917c <_printf_common+0xac>
 8009174:	f04f 30ff 	mov.w	r0, #4294967295
 8009178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800917c:	3501      	adds	r5, #1
 800917e:	e7c6      	b.n	800910e <_printf_common+0x3e>
 8009180:	18e1      	adds	r1, r4, r3
 8009182:	1c5a      	adds	r2, r3, #1
 8009184:	2030      	movs	r0, #48	@ 0x30
 8009186:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800918a:	4422      	add	r2, r4
 800918c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009190:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009194:	3302      	adds	r3, #2
 8009196:	e7c7      	b.n	8009128 <_printf_common+0x58>
 8009198:	2301      	movs	r3, #1
 800919a:	4622      	mov	r2, r4
 800919c:	4641      	mov	r1, r8
 800919e:	4638      	mov	r0, r7
 80091a0:	47c8      	blx	r9
 80091a2:	3001      	adds	r0, #1
 80091a4:	d0e6      	beq.n	8009174 <_printf_common+0xa4>
 80091a6:	3601      	adds	r6, #1
 80091a8:	e7d9      	b.n	800915e <_printf_common+0x8e>
	...

080091ac <_printf_i>:
 80091ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80091b0:	7e0f      	ldrb	r7, [r1, #24]
 80091b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80091b4:	2f78      	cmp	r7, #120	@ 0x78
 80091b6:	4691      	mov	r9, r2
 80091b8:	4680      	mov	r8, r0
 80091ba:	460c      	mov	r4, r1
 80091bc:	469a      	mov	sl, r3
 80091be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80091c2:	d807      	bhi.n	80091d4 <_printf_i+0x28>
 80091c4:	2f62      	cmp	r7, #98	@ 0x62
 80091c6:	d80a      	bhi.n	80091de <_printf_i+0x32>
 80091c8:	2f00      	cmp	r7, #0
 80091ca:	f000 80d2 	beq.w	8009372 <_printf_i+0x1c6>
 80091ce:	2f58      	cmp	r7, #88	@ 0x58
 80091d0:	f000 80b9 	beq.w	8009346 <_printf_i+0x19a>
 80091d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80091d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80091dc:	e03a      	b.n	8009254 <_printf_i+0xa8>
 80091de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80091e2:	2b15      	cmp	r3, #21
 80091e4:	d8f6      	bhi.n	80091d4 <_printf_i+0x28>
 80091e6:	a101      	add	r1, pc, #4	@ (adr r1, 80091ec <_printf_i+0x40>)
 80091e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80091ec:	08009245 	.word	0x08009245
 80091f0:	08009259 	.word	0x08009259
 80091f4:	080091d5 	.word	0x080091d5
 80091f8:	080091d5 	.word	0x080091d5
 80091fc:	080091d5 	.word	0x080091d5
 8009200:	080091d5 	.word	0x080091d5
 8009204:	08009259 	.word	0x08009259
 8009208:	080091d5 	.word	0x080091d5
 800920c:	080091d5 	.word	0x080091d5
 8009210:	080091d5 	.word	0x080091d5
 8009214:	080091d5 	.word	0x080091d5
 8009218:	08009359 	.word	0x08009359
 800921c:	08009283 	.word	0x08009283
 8009220:	08009313 	.word	0x08009313
 8009224:	080091d5 	.word	0x080091d5
 8009228:	080091d5 	.word	0x080091d5
 800922c:	0800937b 	.word	0x0800937b
 8009230:	080091d5 	.word	0x080091d5
 8009234:	08009283 	.word	0x08009283
 8009238:	080091d5 	.word	0x080091d5
 800923c:	080091d5 	.word	0x080091d5
 8009240:	0800931b 	.word	0x0800931b
 8009244:	6833      	ldr	r3, [r6, #0]
 8009246:	1d1a      	adds	r2, r3, #4
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	6032      	str	r2, [r6, #0]
 800924c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009250:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009254:	2301      	movs	r3, #1
 8009256:	e09d      	b.n	8009394 <_printf_i+0x1e8>
 8009258:	6833      	ldr	r3, [r6, #0]
 800925a:	6820      	ldr	r0, [r4, #0]
 800925c:	1d19      	adds	r1, r3, #4
 800925e:	6031      	str	r1, [r6, #0]
 8009260:	0606      	lsls	r6, r0, #24
 8009262:	d501      	bpl.n	8009268 <_printf_i+0xbc>
 8009264:	681d      	ldr	r5, [r3, #0]
 8009266:	e003      	b.n	8009270 <_printf_i+0xc4>
 8009268:	0645      	lsls	r5, r0, #25
 800926a:	d5fb      	bpl.n	8009264 <_printf_i+0xb8>
 800926c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009270:	2d00      	cmp	r5, #0
 8009272:	da03      	bge.n	800927c <_printf_i+0xd0>
 8009274:	232d      	movs	r3, #45	@ 0x2d
 8009276:	426d      	negs	r5, r5
 8009278:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800927c:	4859      	ldr	r0, [pc, #356]	@ (80093e4 <_printf_i+0x238>)
 800927e:	230a      	movs	r3, #10
 8009280:	e011      	b.n	80092a6 <_printf_i+0xfa>
 8009282:	6821      	ldr	r1, [r4, #0]
 8009284:	6833      	ldr	r3, [r6, #0]
 8009286:	0608      	lsls	r0, r1, #24
 8009288:	f853 5b04 	ldr.w	r5, [r3], #4
 800928c:	d402      	bmi.n	8009294 <_printf_i+0xe8>
 800928e:	0649      	lsls	r1, r1, #25
 8009290:	bf48      	it	mi
 8009292:	b2ad      	uxthmi	r5, r5
 8009294:	2f6f      	cmp	r7, #111	@ 0x6f
 8009296:	4853      	ldr	r0, [pc, #332]	@ (80093e4 <_printf_i+0x238>)
 8009298:	6033      	str	r3, [r6, #0]
 800929a:	bf14      	ite	ne
 800929c:	230a      	movne	r3, #10
 800929e:	2308      	moveq	r3, #8
 80092a0:	2100      	movs	r1, #0
 80092a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80092a6:	6866      	ldr	r6, [r4, #4]
 80092a8:	60a6      	str	r6, [r4, #8]
 80092aa:	2e00      	cmp	r6, #0
 80092ac:	bfa2      	ittt	ge
 80092ae:	6821      	ldrge	r1, [r4, #0]
 80092b0:	f021 0104 	bicge.w	r1, r1, #4
 80092b4:	6021      	strge	r1, [r4, #0]
 80092b6:	b90d      	cbnz	r5, 80092bc <_printf_i+0x110>
 80092b8:	2e00      	cmp	r6, #0
 80092ba:	d04b      	beq.n	8009354 <_printf_i+0x1a8>
 80092bc:	4616      	mov	r6, r2
 80092be:	fbb5 f1f3 	udiv	r1, r5, r3
 80092c2:	fb03 5711 	mls	r7, r3, r1, r5
 80092c6:	5dc7      	ldrb	r7, [r0, r7]
 80092c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80092cc:	462f      	mov	r7, r5
 80092ce:	42bb      	cmp	r3, r7
 80092d0:	460d      	mov	r5, r1
 80092d2:	d9f4      	bls.n	80092be <_printf_i+0x112>
 80092d4:	2b08      	cmp	r3, #8
 80092d6:	d10b      	bne.n	80092f0 <_printf_i+0x144>
 80092d8:	6823      	ldr	r3, [r4, #0]
 80092da:	07df      	lsls	r7, r3, #31
 80092dc:	d508      	bpl.n	80092f0 <_printf_i+0x144>
 80092de:	6923      	ldr	r3, [r4, #16]
 80092e0:	6861      	ldr	r1, [r4, #4]
 80092e2:	4299      	cmp	r1, r3
 80092e4:	bfde      	ittt	le
 80092e6:	2330      	movle	r3, #48	@ 0x30
 80092e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80092ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80092f0:	1b92      	subs	r2, r2, r6
 80092f2:	6122      	str	r2, [r4, #16]
 80092f4:	f8cd a000 	str.w	sl, [sp]
 80092f8:	464b      	mov	r3, r9
 80092fa:	aa03      	add	r2, sp, #12
 80092fc:	4621      	mov	r1, r4
 80092fe:	4640      	mov	r0, r8
 8009300:	f7ff fee6 	bl	80090d0 <_printf_common>
 8009304:	3001      	adds	r0, #1
 8009306:	d14a      	bne.n	800939e <_printf_i+0x1f2>
 8009308:	f04f 30ff 	mov.w	r0, #4294967295
 800930c:	b004      	add	sp, #16
 800930e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009312:	6823      	ldr	r3, [r4, #0]
 8009314:	f043 0320 	orr.w	r3, r3, #32
 8009318:	6023      	str	r3, [r4, #0]
 800931a:	4833      	ldr	r0, [pc, #204]	@ (80093e8 <_printf_i+0x23c>)
 800931c:	2778      	movs	r7, #120	@ 0x78
 800931e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009322:	6823      	ldr	r3, [r4, #0]
 8009324:	6831      	ldr	r1, [r6, #0]
 8009326:	061f      	lsls	r7, r3, #24
 8009328:	f851 5b04 	ldr.w	r5, [r1], #4
 800932c:	d402      	bmi.n	8009334 <_printf_i+0x188>
 800932e:	065f      	lsls	r7, r3, #25
 8009330:	bf48      	it	mi
 8009332:	b2ad      	uxthmi	r5, r5
 8009334:	6031      	str	r1, [r6, #0]
 8009336:	07d9      	lsls	r1, r3, #31
 8009338:	bf44      	itt	mi
 800933a:	f043 0320 	orrmi.w	r3, r3, #32
 800933e:	6023      	strmi	r3, [r4, #0]
 8009340:	b11d      	cbz	r5, 800934a <_printf_i+0x19e>
 8009342:	2310      	movs	r3, #16
 8009344:	e7ac      	b.n	80092a0 <_printf_i+0xf4>
 8009346:	4827      	ldr	r0, [pc, #156]	@ (80093e4 <_printf_i+0x238>)
 8009348:	e7e9      	b.n	800931e <_printf_i+0x172>
 800934a:	6823      	ldr	r3, [r4, #0]
 800934c:	f023 0320 	bic.w	r3, r3, #32
 8009350:	6023      	str	r3, [r4, #0]
 8009352:	e7f6      	b.n	8009342 <_printf_i+0x196>
 8009354:	4616      	mov	r6, r2
 8009356:	e7bd      	b.n	80092d4 <_printf_i+0x128>
 8009358:	6833      	ldr	r3, [r6, #0]
 800935a:	6825      	ldr	r5, [r4, #0]
 800935c:	6961      	ldr	r1, [r4, #20]
 800935e:	1d18      	adds	r0, r3, #4
 8009360:	6030      	str	r0, [r6, #0]
 8009362:	062e      	lsls	r6, r5, #24
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	d501      	bpl.n	800936c <_printf_i+0x1c0>
 8009368:	6019      	str	r1, [r3, #0]
 800936a:	e002      	b.n	8009372 <_printf_i+0x1c6>
 800936c:	0668      	lsls	r0, r5, #25
 800936e:	d5fb      	bpl.n	8009368 <_printf_i+0x1bc>
 8009370:	8019      	strh	r1, [r3, #0]
 8009372:	2300      	movs	r3, #0
 8009374:	6123      	str	r3, [r4, #16]
 8009376:	4616      	mov	r6, r2
 8009378:	e7bc      	b.n	80092f4 <_printf_i+0x148>
 800937a:	6833      	ldr	r3, [r6, #0]
 800937c:	1d1a      	adds	r2, r3, #4
 800937e:	6032      	str	r2, [r6, #0]
 8009380:	681e      	ldr	r6, [r3, #0]
 8009382:	6862      	ldr	r2, [r4, #4]
 8009384:	2100      	movs	r1, #0
 8009386:	4630      	mov	r0, r6
 8009388:	f7f6 ff4a 	bl	8000220 <memchr>
 800938c:	b108      	cbz	r0, 8009392 <_printf_i+0x1e6>
 800938e:	1b80      	subs	r0, r0, r6
 8009390:	6060      	str	r0, [r4, #4]
 8009392:	6863      	ldr	r3, [r4, #4]
 8009394:	6123      	str	r3, [r4, #16]
 8009396:	2300      	movs	r3, #0
 8009398:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800939c:	e7aa      	b.n	80092f4 <_printf_i+0x148>
 800939e:	6923      	ldr	r3, [r4, #16]
 80093a0:	4632      	mov	r2, r6
 80093a2:	4649      	mov	r1, r9
 80093a4:	4640      	mov	r0, r8
 80093a6:	47d0      	blx	sl
 80093a8:	3001      	adds	r0, #1
 80093aa:	d0ad      	beq.n	8009308 <_printf_i+0x15c>
 80093ac:	6823      	ldr	r3, [r4, #0]
 80093ae:	079b      	lsls	r3, r3, #30
 80093b0:	d413      	bmi.n	80093da <_printf_i+0x22e>
 80093b2:	68e0      	ldr	r0, [r4, #12]
 80093b4:	9b03      	ldr	r3, [sp, #12]
 80093b6:	4298      	cmp	r0, r3
 80093b8:	bfb8      	it	lt
 80093ba:	4618      	movlt	r0, r3
 80093bc:	e7a6      	b.n	800930c <_printf_i+0x160>
 80093be:	2301      	movs	r3, #1
 80093c0:	4632      	mov	r2, r6
 80093c2:	4649      	mov	r1, r9
 80093c4:	4640      	mov	r0, r8
 80093c6:	47d0      	blx	sl
 80093c8:	3001      	adds	r0, #1
 80093ca:	d09d      	beq.n	8009308 <_printf_i+0x15c>
 80093cc:	3501      	adds	r5, #1
 80093ce:	68e3      	ldr	r3, [r4, #12]
 80093d0:	9903      	ldr	r1, [sp, #12]
 80093d2:	1a5b      	subs	r3, r3, r1
 80093d4:	42ab      	cmp	r3, r5
 80093d6:	dcf2      	bgt.n	80093be <_printf_i+0x212>
 80093d8:	e7eb      	b.n	80093b2 <_printf_i+0x206>
 80093da:	2500      	movs	r5, #0
 80093dc:	f104 0619 	add.w	r6, r4, #25
 80093e0:	e7f5      	b.n	80093ce <_printf_i+0x222>
 80093e2:	bf00      	nop
 80093e4:	0800d4ca 	.word	0x0800d4ca
 80093e8:	0800d4db 	.word	0x0800d4db

080093ec <_scanf_float>:
 80093ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f0:	b087      	sub	sp, #28
 80093f2:	4617      	mov	r7, r2
 80093f4:	9303      	str	r3, [sp, #12]
 80093f6:	688b      	ldr	r3, [r1, #8]
 80093f8:	1e5a      	subs	r2, r3, #1
 80093fa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80093fe:	bf81      	itttt	hi
 8009400:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009404:	eb03 0b05 	addhi.w	fp, r3, r5
 8009408:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800940c:	608b      	strhi	r3, [r1, #8]
 800940e:	680b      	ldr	r3, [r1, #0]
 8009410:	460a      	mov	r2, r1
 8009412:	f04f 0500 	mov.w	r5, #0
 8009416:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800941a:	f842 3b1c 	str.w	r3, [r2], #28
 800941e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009422:	4680      	mov	r8, r0
 8009424:	460c      	mov	r4, r1
 8009426:	bf98      	it	ls
 8009428:	f04f 0b00 	movls.w	fp, #0
 800942c:	9201      	str	r2, [sp, #4]
 800942e:	4616      	mov	r6, r2
 8009430:	46aa      	mov	sl, r5
 8009432:	46a9      	mov	r9, r5
 8009434:	9502      	str	r5, [sp, #8]
 8009436:	68a2      	ldr	r2, [r4, #8]
 8009438:	b152      	cbz	r2, 8009450 <_scanf_float+0x64>
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	781b      	ldrb	r3, [r3, #0]
 800943e:	2b4e      	cmp	r3, #78	@ 0x4e
 8009440:	d864      	bhi.n	800950c <_scanf_float+0x120>
 8009442:	2b40      	cmp	r3, #64	@ 0x40
 8009444:	d83c      	bhi.n	80094c0 <_scanf_float+0xd4>
 8009446:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800944a:	b2c8      	uxtb	r0, r1
 800944c:	280e      	cmp	r0, #14
 800944e:	d93a      	bls.n	80094c6 <_scanf_float+0xda>
 8009450:	f1b9 0f00 	cmp.w	r9, #0
 8009454:	d003      	beq.n	800945e <_scanf_float+0x72>
 8009456:	6823      	ldr	r3, [r4, #0]
 8009458:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800945c:	6023      	str	r3, [r4, #0]
 800945e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009462:	f1ba 0f01 	cmp.w	sl, #1
 8009466:	f200 8117 	bhi.w	8009698 <_scanf_float+0x2ac>
 800946a:	9b01      	ldr	r3, [sp, #4]
 800946c:	429e      	cmp	r6, r3
 800946e:	f200 8108 	bhi.w	8009682 <_scanf_float+0x296>
 8009472:	2001      	movs	r0, #1
 8009474:	b007      	add	sp, #28
 8009476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800947a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800947e:	2a0d      	cmp	r2, #13
 8009480:	d8e6      	bhi.n	8009450 <_scanf_float+0x64>
 8009482:	a101      	add	r1, pc, #4	@ (adr r1, 8009488 <_scanf_float+0x9c>)
 8009484:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009488:	080095cf 	.word	0x080095cf
 800948c:	08009451 	.word	0x08009451
 8009490:	08009451 	.word	0x08009451
 8009494:	08009451 	.word	0x08009451
 8009498:	0800962f 	.word	0x0800962f
 800949c:	08009607 	.word	0x08009607
 80094a0:	08009451 	.word	0x08009451
 80094a4:	08009451 	.word	0x08009451
 80094a8:	080095dd 	.word	0x080095dd
 80094ac:	08009451 	.word	0x08009451
 80094b0:	08009451 	.word	0x08009451
 80094b4:	08009451 	.word	0x08009451
 80094b8:	08009451 	.word	0x08009451
 80094bc:	08009595 	.word	0x08009595
 80094c0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80094c4:	e7db      	b.n	800947e <_scanf_float+0x92>
 80094c6:	290e      	cmp	r1, #14
 80094c8:	d8c2      	bhi.n	8009450 <_scanf_float+0x64>
 80094ca:	a001      	add	r0, pc, #4	@ (adr r0, 80094d0 <_scanf_float+0xe4>)
 80094cc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80094d0:	08009585 	.word	0x08009585
 80094d4:	08009451 	.word	0x08009451
 80094d8:	08009585 	.word	0x08009585
 80094dc:	0800961b 	.word	0x0800961b
 80094e0:	08009451 	.word	0x08009451
 80094e4:	0800952d 	.word	0x0800952d
 80094e8:	0800956b 	.word	0x0800956b
 80094ec:	0800956b 	.word	0x0800956b
 80094f0:	0800956b 	.word	0x0800956b
 80094f4:	0800956b 	.word	0x0800956b
 80094f8:	0800956b 	.word	0x0800956b
 80094fc:	0800956b 	.word	0x0800956b
 8009500:	0800956b 	.word	0x0800956b
 8009504:	0800956b 	.word	0x0800956b
 8009508:	0800956b 	.word	0x0800956b
 800950c:	2b6e      	cmp	r3, #110	@ 0x6e
 800950e:	d809      	bhi.n	8009524 <_scanf_float+0x138>
 8009510:	2b60      	cmp	r3, #96	@ 0x60
 8009512:	d8b2      	bhi.n	800947a <_scanf_float+0x8e>
 8009514:	2b54      	cmp	r3, #84	@ 0x54
 8009516:	d07b      	beq.n	8009610 <_scanf_float+0x224>
 8009518:	2b59      	cmp	r3, #89	@ 0x59
 800951a:	d199      	bne.n	8009450 <_scanf_float+0x64>
 800951c:	2d07      	cmp	r5, #7
 800951e:	d197      	bne.n	8009450 <_scanf_float+0x64>
 8009520:	2508      	movs	r5, #8
 8009522:	e02c      	b.n	800957e <_scanf_float+0x192>
 8009524:	2b74      	cmp	r3, #116	@ 0x74
 8009526:	d073      	beq.n	8009610 <_scanf_float+0x224>
 8009528:	2b79      	cmp	r3, #121	@ 0x79
 800952a:	e7f6      	b.n	800951a <_scanf_float+0x12e>
 800952c:	6821      	ldr	r1, [r4, #0]
 800952e:	05c8      	lsls	r0, r1, #23
 8009530:	d51b      	bpl.n	800956a <_scanf_float+0x17e>
 8009532:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009536:	6021      	str	r1, [r4, #0]
 8009538:	f109 0901 	add.w	r9, r9, #1
 800953c:	f1bb 0f00 	cmp.w	fp, #0
 8009540:	d003      	beq.n	800954a <_scanf_float+0x15e>
 8009542:	3201      	adds	r2, #1
 8009544:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009548:	60a2      	str	r2, [r4, #8]
 800954a:	68a3      	ldr	r3, [r4, #8]
 800954c:	3b01      	subs	r3, #1
 800954e:	60a3      	str	r3, [r4, #8]
 8009550:	6923      	ldr	r3, [r4, #16]
 8009552:	3301      	adds	r3, #1
 8009554:	6123      	str	r3, [r4, #16]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	3b01      	subs	r3, #1
 800955a:	2b00      	cmp	r3, #0
 800955c:	607b      	str	r3, [r7, #4]
 800955e:	f340 8087 	ble.w	8009670 <_scanf_float+0x284>
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	3301      	adds	r3, #1
 8009566:	603b      	str	r3, [r7, #0]
 8009568:	e765      	b.n	8009436 <_scanf_float+0x4a>
 800956a:	eb1a 0105 	adds.w	r1, sl, r5
 800956e:	f47f af6f 	bne.w	8009450 <_scanf_float+0x64>
 8009572:	6822      	ldr	r2, [r4, #0]
 8009574:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009578:	6022      	str	r2, [r4, #0]
 800957a:	460d      	mov	r5, r1
 800957c:	468a      	mov	sl, r1
 800957e:	f806 3b01 	strb.w	r3, [r6], #1
 8009582:	e7e2      	b.n	800954a <_scanf_float+0x15e>
 8009584:	6822      	ldr	r2, [r4, #0]
 8009586:	0610      	lsls	r0, r2, #24
 8009588:	f57f af62 	bpl.w	8009450 <_scanf_float+0x64>
 800958c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009590:	6022      	str	r2, [r4, #0]
 8009592:	e7f4      	b.n	800957e <_scanf_float+0x192>
 8009594:	f1ba 0f00 	cmp.w	sl, #0
 8009598:	d10e      	bne.n	80095b8 <_scanf_float+0x1cc>
 800959a:	f1b9 0f00 	cmp.w	r9, #0
 800959e:	d10e      	bne.n	80095be <_scanf_float+0x1d2>
 80095a0:	6822      	ldr	r2, [r4, #0]
 80095a2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80095a6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80095aa:	d108      	bne.n	80095be <_scanf_float+0x1d2>
 80095ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80095b0:	6022      	str	r2, [r4, #0]
 80095b2:	f04f 0a01 	mov.w	sl, #1
 80095b6:	e7e2      	b.n	800957e <_scanf_float+0x192>
 80095b8:	f1ba 0f02 	cmp.w	sl, #2
 80095bc:	d055      	beq.n	800966a <_scanf_float+0x27e>
 80095be:	2d01      	cmp	r5, #1
 80095c0:	d002      	beq.n	80095c8 <_scanf_float+0x1dc>
 80095c2:	2d04      	cmp	r5, #4
 80095c4:	f47f af44 	bne.w	8009450 <_scanf_float+0x64>
 80095c8:	3501      	adds	r5, #1
 80095ca:	b2ed      	uxtb	r5, r5
 80095cc:	e7d7      	b.n	800957e <_scanf_float+0x192>
 80095ce:	f1ba 0f01 	cmp.w	sl, #1
 80095d2:	f47f af3d 	bne.w	8009450 <_scanf_float+0x64>
 80095d6:	f04f 0a02 	mov.w	sl, #2
 80095da:	e7d0      	b.n	800957e <_scanf_float+0x192>
 80095dc:	b97d      	cbnz	r5, 80095fe <_scanf_float+0x212>
 80095de:	f1b9 0f00 	cmp.w	r9, #0
 80095e2:	f47f af38 	bne.w	8009456 <_scanf_float+0x6a>
 80095e6:	6822      	ldr	r2, [r4, #0]
 80095e8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80095ec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80095f0:	f040 8108 	bne.w	8009804 <_scanf_float+0x418>
 80095f4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80095f8:	6022      	str	r2, [r4, #0]
 80095fa:	2501      	movs	r5, #1
 80095fc:	e7bf      	b.n	800957e <_scanf_float+0x192>
 80095fe:	2d03      	cmp	r5, #3
 8009600:	d0e2      	beq.n	80095c8 <_scanf_float+0x1dc>
 8009602:	2d05      	cmp	r5, #5
 8009604:	e7de      	b.n	80095c4 <_scanf_float+0x1d8>
 8009606:	2d02      	cmp	r5, #2
 8009608:	f47f af22 	bne.w	8009450 <_scanf_float+0x64>
 800960c:	2503      	movs	r5, #3
 800960e:	e7b6      	b.n	800957e <_scanf_float+0x192>
 8009610:	2d06      	cmp	r5, #6
 8009612:	f47f af1d 	bne.w	8009450 <_scanf_float+0x64>
 8009616:	2507      	movs	r5, #7
 8009618:	e7b1      	b.n	800957e <_scanf_float+0x192>
 800961a:	6822      	ldr	r2, [r4, #0]
 800961c:	0591      	lsls	r1, r2, #22
 800961e:	f57f af17 	bpl.w	8009450 <_scanf_float+0x64>
 8009622:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009626:	6022      	str	r2, [r4, #0]
 8009628:	f8cd 9008 	str.w	r9, [sp, #8]
 800962c:	e7a7      	b.n	800957e <_scanf_float+0x192>
 800962e:	6822      	ldr	r2, [r4, #0]
 8009630:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009634:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009638:	d006      	beq.n	8009648 <_scanf_float+0x25c>
 800963a:	0550      	lsls	r0, r2, #21
 800963c:	f57f af08 	bpl.w	8009450 <_scanf_float+0x64>
 8009640:	f1b9 0f00 	cmp.w	r9, #0
 8009644:	f000 80de 	beq.w	8009804 <_scanf_float+0x418>
 8009648:	0591      	lsls	r1, r2, #22
 800964a:	bf58      	it	pl
 800964c:	9902      	ldrpl	r1, [sp, #8]
 800964e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009652:	bf58      	it	pl
 8009654:	eba9 0101 	subpl.w	r1, r9, r1
 8009658:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800965c:	bf58      	it	pl
 800965e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009662:	6022      	str	r2, [r4, #0]
 8009664:	f04f 0900 	mov.w	r9, #0
 8009668:	e789      	b.n	800957e <_scanf_float+0x192>
 800966a:	f04f 0a03 	mov.w	sl, #3
 800966e:	e786      	b.n	800957e <_scanf_float+0x192>
 8009670:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009674:	4639      	mov	r1, r7
 8009676:	4640      	mov	r0, r8
 8009678:	4798      	blx	r3
 800967a:	2800      	cmp	r0, #0
 800967c:	f43f aedb 	beq.w	8009436 <_scanf_float+0x4a>
 8009680:	e6e6      	b.n	8009450 <_scanf_float+0x64>
 8009682:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009686:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800968a:	463a      	mov	r2, r7
 800968c:	4640      	mov	r0, r8
 800968e:	4798      	blx	r3
 8009690:	6923      	ldr	r3, [r4, #16]
 8009692:	3b01      	subs	r3, #1
 8009694:	6123      	str	r3, [r4, #16]
 8009696:	e6e8      	b.n	800946a <_scanf_float+0x7e>
 8009698:	1e6b      	subs	r3, r5, #1
 800969a:	2b06      	cmp	r3, #6
 800969c:	d824      	bhi.n	80096e8 <_scanf_float+0x2fc>
 800969e:	2d02      	cmp	r5, #2
 80096a0:	d836      	bhi.n	8009710 <_scanf_float+0x324>
 80096a2:	9b01      	ldr	r3, [sp, #4]
 80096a4:	429e      	cmp	r6, r3
 80096a6:	f67f aee4 	bls.w	8009472 <_scanf_float+0x86>
 80096aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80096ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80096b2:	463a      	mov	r2, r7
 80096b4:	4640      	mov	r0, r8
 80096b6:	4798      	blx	r3
 80096b8:	6923      	ldr	r3, [r4, #16]
 80096ba:	3b01      	subs	r3, #1
 80096bc:	6123      	str	r3, [r4, #16]
 80096be:	e7f0      	b.n	80096a2 <_scanf_float+0x2b6>
 80096c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80096c4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80096c8:	463a      	mov	r2, r7
 80096ca:	4640      	mov	r0, r8
 80096cc:	4798      	blx	r3
 80096ce:	6923      	ldr	r3, [r4, #16]
 80096d0:	3b01      	subs	r3, #1
 80096d2:	6123      	str	r3, [r4, #16]
 80096d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80096d8:	fa5f fa8a 	uxtb.w	sl, sl
 80096dc:	f1ba 0f02 	cmp.w	sl, #2
 80096e0:	d1ee      	bne.n	80096c0 <_scanf_float+0x2d4>
 80096e2:	3d03      	subs	r5, #3
 80096e4:	b2ed      	uxtb	r5, r5
 80096e6:	1b76      	subs	r6, r6, r5
 80096e8:	6823      	ldr	r3, [r4, #0]
 80096ea:	05da      	lsls	r2, r3, #23
 80096ec:	d530      	bpl.n	8009750 <_scanf_float+0x364>
 80096ee:	055b      	lsls	r3, r3, #21
 80096f0:	d511      	bpl.n	8009716 <_scanf_float+0x32a>
 80096f2:	9b01      	ldr	r3, [sp, #4]
 80096f4:	429e      	cmp	r6, r3
 80096f6:	f67f aebc 	bls.w	8009472 <_scanf_float+0x86>
 80096fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80096fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009702:	463a      	mov	r2, r7
 8009704:	4640      	mov	r0, r8
 8009706:	4798      	blx	r3
 8009708:	6923      	ldr	r3, [r4, #16]
 800970a:	3b01      	subs	r3, #1
 800970c:	6123      	str	r3, [r4, #16]
 800970e:	e7f0      	b.n	80096f2 <_scanf_float+0x306>
 8009710:	46aa      	mov	sl, r5
 8009712:	46b3      	mov	fp, r6
 8009714:	e7de      	b.n	80096d4 <_scanf_float+0x2e8>
 8009716:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800971a:	6923      	ldr	r3, [r4, #16]
 800971c:	2965      	cmp	r1, #101	@ 0x65
 800971e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009722:	f106 35ff 	add.w	r5, r6, #4294967295
 8009726:	6123      	str	r3, [r4, #16]
 8009728:	d00c      	beq.n	8009744 <_scanf_float+0x358>
 800972a:	2945      	cmp	r1, #69	@ 0x45
 800972c:	d00a      	beq.n	8009744 <_scanf_float+0x358>
 800972e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009732:	463a      	mov	r2, r7
 8009734:	4640      	mov	r0, r8
 8009736:	4798      	blx	r3
 8009738:	6923      	ldr	r3, [r4, #16]
 800973a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800973e:	3b01      	subs	r3, #1
 8009740:	1eb5      	subs	r5, r6, #2
 8009742:	6123      	str	r3, [r4, #16]
 8009744:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009748:	463a      	mov	r2, r7
 800974a:	4640      	mov	r0, r8
 800974c:	4798      	blx	r3
 800974e:	462e      	mov	r6, r5
 8009750:	6822      	ldr	r2, [r4, #0]
 8009752:	f012 0210 	ands.w	r2, r2, #16
 8009756:	d001      	beq.n	800975c <_scanf_float+0x370>
 8009758:	2000      	movs	r0, #0
 800975a:	e68b      	b.n	8009474 <_scanf_float+0x88>
 800975c:	7032      	strb	r2, [r6, #0]
 800975e:	6823      	ldr	r3, [r4, #0]
 8009760:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009764:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009768:	d11c      	bne.n	80097a4 <_scanf_float+0x3b8>
 800976a:	9b02      	ldr	r3, [sp, #8]
 800976c:	454b      	cmp	r3, r9
 800976e:	eba3 0209 	sub.w	r2, r3, r9
 8009772:	d123      	bne.n	80097bc <_scanf_float+0x3d0>
 8009774:	9901      	ldr	r1, [sp, #4]
 8009776:	2200      	movs	r2, #0
 8009778:	4640      	mov	r0, r8
 800977a:	f002 fd09 	bl	800c190 <_strtod_r>
 800977e:	9b03      	ldr	r3, [sp, #12]
 8009780:	6821      	ldr	r1, [r4, #0]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f011 0f02 	tst.w	r1, #2
 8009788:	ec57 6b10 	vmov	r6, r7, d0
 800978c:	f103 0204 	add.w	r2, r3, #4
 8009790:	d01f      	beq.n	80097d2 <_scanf_float+0x3e6>
 8009792:	9903      	ldr	r1, [sp, #12]
 8009794:	600a      	str	r2, [r1, #0]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	e9c3 6700 	strd	r6, r7, [r3]
 800979c:	68e3      	ldr	r3, [r4, #12]
 800979e:	3301      	adds	r3, #1
 80097a0:	60e3      	str	r3, [r4, #12]
 80097a2:	e7d9      	b.n	8009758 <_scanf_float+0x36c>
 80097a4:	9b04      	ldr	r3, [sp, #16]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d0e4      	beq.n	8009774 <_scanf_float+0x388>
 80097aa:	9905      	ldr	r1, [sp, #20]
 80097ac:	230a      	movs	r3, #10
 80097ae:	3101      	adds	r1, #1
 80097b0:	4640      	mov	r0, r8
 80097b2:	f002 fd6d 	bl	800c290 <_strtol_r>
 80097b6:	9b04      	ldr	r3, [sp, #16]
 80097b8:	9e05      	ldr	r6, [sp, #20]
 80097ba:	1ac2      	subs	r2, r0, r3
 80097bc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80097c0:	429e      	cmp	r6, r3
 80097c2:	bf28      	it	cs
 80097c4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80097c8:	4910      	ldr	r1, [pc, #64]	@ (800980c <_scanf_float+0x420>)
 80097ca:	4630      	mov	r0, r6
 80097cc:	f000 f954 	bl	8009a78 <siprintf>
 80097d0:	e7d0      	b.n	8009774 <_scanf_float+0x388>
 80097d2:	f011 0f04 	tst.w	r1, #4
 80097d6:	9903      	ldr	r1, [sp, #12]
 80097d8:	600a      	str	r2, [r1, #0]
 80097da:	d1dc      	bne.n	8009796 <_scanf_float+0x3aa>
 80097dc:	681d      	ldr	r5, [r3, #0]
 80097de:	4632      	mov	r2, r6
 80097e0:	463b      	mov	r3, r7
 80097e2:	4630      	mov	r0, r6
 80097e4:	4639      	mov	r1, r7
 80097e6:	f7f7 f9c9 	bl	8000b7c <__aeabi_dcmpun>
 80097ea:	b128      	cbz	r0, 80097f8 <_scanf_float+0x40c>
 80097ec:	4808      	ldr	r0, [pc, #32]	@ (8009810 <_scanf_float+0x424>)
 80097ee:	f000 fac9 	bl	8009d84 <nanf>
 80097f2:	ed85 0a00 	vstr	s0, [r5]
 80097f6:	e7d1      	b.n	800979c <_scanf_float+0x3b0>
 80097f8:	4630      	mov	r0, r6
 80097fa:	4639      	mov	r1, r7
 80097fc:	f7f7 fa1c 	bl	8000c38 <__aeabi_d2f>
 8009800:	6028      	str	r0, [r5, #0]
 8009802:	e7cb      	b.n	800979c <_scanf_float+0x3b0>
 8009804:	f04f 0900 	mov.w	r9, #0
 8009808:	e629      	b.n	800945e <_scanf_float+0x72>
 800980a:	bf00      	nop
 800980c:	0800d4ec 	.word	0x0800d4ec
 8009810:	0800d885 	.word	0x0800d885

08009814 <std>:
 8009814:	2300      	movs	r3, #0
 8009816:	b510      	push	{r4, lr}
 8009818:	4604      	mov	r4, r0
 800981a:	e9c0 3300 	strd	r3, r3, [r0]
 800981e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009822:	6083      	str	r3, [r0, #8]
 8009824:	8181      	strh	r1, [r0, #12]
 8009826:	6643      	str	r3, [r0, #100]	@ 0x64
 8009828:	81c2      	strh	r2, [r0, #14]
 800982a:	6183      	str	r3, [r0, #24]
 800982c:	4619      	mov	r1, r3
 800982e:	2208      	movs	r2, #8
 8009830:	305c      	adds	r0, #92	@ 0x5c
 8009832:	f000 fa19 	bl	8009c68 <memset>
 8009836:	4b0d      	ldr	r3, [pc, #52]	@ (800986c <std+0x58>)
 8009838:	6263      	str	r3, [r4, #36]	@ 0x24
 800983a:	4b0d      	ldr	r3, [pc, #52]	@ (8009870 <std+0x5c>)
 800983c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800983e:	4b0d      	ldr	r3, [pc, #52]	@ (8009874 <std+0x60>)
 8009840:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009842:	4b0d      	ldr	r3, [pc, #52]	@ (8009878 <std+0x64>)
 8009844:	6323      	str	r3, [r4, #48]	@ 0x30
 8009846:	4b0d      	ldr	r3, [pc, #52]	@ (800987c <std+0x68>)
 8009848:	6224      	str	r4, [r4, #32]
 800984a:	429c      	cmp	r4, r3
 800984c:	d006      	beq.n	800985c <std+0x48>
 800984e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009852:	4294      	cmp	r4, r2
 8009854:	d002      	beq.n	800985c <std+0x48>
 8009856:	33d0      	adds	r3, #208	@ 0xd0
 8009858:	429c      	cmp	r4, r3
 800985a:	d105      	bne.n	8009868 <std+0x54>
 800985c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009864:	f000 ba7c 	b.w	8009d60 <__retarget_lock_init_recursive>
 8009868:	bd10      	pop	{r4, pc}
 800986a:	bf00      	nop
 800986c:	08009ab9 	.word	0x08009ab9
 8009870:	08009adb 	.word	0x08009adb
 8009874:	08009b13 	.word	0x08009b13
 8009878:	08009b37 	.word	0x08009b37
 800987c:	20004064 	.word	0x20004064

08009880 <stdio_exit_handler>:
 8009880:	4a02      	ldr	r2, [pc, #8]	@ (800988c <stdio_exit_handler+0xc>)
 8009882:	4903      	ldr	r1, [pc, #12]	@ (8009890 <stdio_exit_handler+0x10>)
 8009884:	4803      	ldr	r0, [pc, #12]	@ (8009894 <stdio_exit_handler+0x14>)
 8009886:	f000 b869 	b.w	800995c <_fwalk_sglue>
 800988a:	bf00      	nop
 800988c:	20000010 	.word	0x20000010
 8009890:	0800c8d1 	.word	0x0800c8d1
 8009894:	20000020 	.word	0x20000020

08009898 <cleanup_stdio>:
 8009898:	6841      	ldr	r1, [r0, #4]
 800989a:	4b0c      	ldr	r3, [pc, #48]	@ (80098cc <cleanup_stdio+0x34>)
 800989c:	4299      	cmp	r1, r3
 800989e:	b510      	push	{r4, lr}
 80098a0:	4604      	mov	r4, r0
 80098a2:	d001      	beq.n	80098a8 <cleanup_stdio+0x10>
 80098a4:	f003 f814 	bl	800c8d0 <_fflush_r>
 80098a8:	68a1      	ldr	r1, [r4, #8]
 80098aa:	4b09      	ldr	r3, [pc, #36]	@ (80098d0 <cleanup_stdio+0x38>)
 80098ac:	4299      	cmp	r1, r3
 80098ae:	d002      	beq.n	80098b6 <cleanup_stdio+0x1e>
 80098b0:	4620      	mov	r0, r4
 80098b2:	f003 f80d 	bl	800c8d0 <_fflush_r>
 80098b6:	68e1      	ldr	r1, [r4, #12]
 80098b8:	4b06      	ldr	r3, [pc, #24]	@ (80098d4 <cleanup_stdio+0x3c>)
 80098ba:	4299      	cmp	r1, r3
 80098bc:	d004      	beq.n	80098c8 <cleanup_stdio+0x30>
 80098be:	4620      	mov	r0, r4
 80098c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098c4:	f003 b804 	b.w	800c8d0 <_fflush_r>
 80098c8:	bd10      	pop	{r4, pc}
 80098ca:	bf00      	nop
 80098cc:	20004064 	.word	0x20004064
 80098d0:	200040cc 	.word	0x200040cc
 80098d4:	20004134 	.word	0x20004134

080098d8 <global_stdio_init.part.0>:
 80098d8:	b510      	push	{r4, lr}
 80098da:	4b0b      	ldr	r3, [pc, #44]	@ (8009908 <global_stdio_init.part.0+0x30>)
 80098dc:	4c0b      	ldr	r4, [pc, #44]	@ (800990c <global_stdio_init.part.0+0x34>)
 80098de:	4a0c      	ldr	r2, [pc, #48]	@ (8009910 <global_stdio_init.part.0+0x38>)
 80098e0:	601a      	str	r2, [r3, #0]
 80098e2:	4620      	mov	r0, r4
 80098e4:	2200      	movs	r2, #0
 80098e6:	2104      	movs	r1, #4
 80098e8:	f7ff ff94 	bl	8009814 <std>
 80098ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80098f0:	2201      	movs	r2, #1
 80098f2:	2109      	movs	r1, #9
 80098f4:	f7ff ff8e 	bl	8009814 <std>
 80098f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80098fc:	2202      	movs	r2, #2
 80098fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009902:	2112      	movs	r1, #18
 8009904:	f7ff bf86 	b.w	8009814 <std>
 8009908:	2000419c 	.word	0x2000419c
 800990c:	20004064 	.word	0x20004064
 8009910:	08009881 	.word	0x08009881

08009914 <__sfp_lock_acquire>:
 8009914:	4801      	ldr	r0, [pc, #4]	@ (800991c <__sfp_lock_acquire+0x8>)
 8009916:	f000 ba24 	b.w	8009d62 <__retarget_lock_acquire_recursive>
 800991a:	bf00      	nop
 800991c:	200041a5 	.word	0x200041a5

08009920 <__sfp_lock_release>:
 8009920:	4801      	ldr	r0, [pc, #4]	@ (8009928 <__sfp_lock_release+0x8>)
 8009922:	f000 ba1f 	b.w	8009d64 <__retarget_lock_release_recursive>
 8009926:	bf00      	nop
 8009928:	200041a5 	.word	0x200041a5

0800992c <__sinit>:
 800992c:	b510      	push	{r4, lr}
 800992e:	4604      	mov	r4, r0
 8009930:	f7ff fff0 	bl	8009914 <__sfp_lock_acquire>
 8009934:	6a23      	ldr	r3, [r4, #32]
 8009936:	b11b      	cbz	r3, 8009940 <__sinit+0x14>
 8009938:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800993c:	f7ff bff0 	b.w	8009920 <__sfp_lock_release>
 8009940:	4b04      	ldr	r3, [pc, #16]	@ (8009954 <__sinit+0x28>)
 8009942:	6223      	str	r3, [r4, #32]
 8009944:	4b04      	ldr	r3, [pc, #16]	@ (8009958 <__sinit+0x2c>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d1f5      	bne.n	8009938 <__sinit+0xc>
 800994c:	f7ff ffc4 	bl	80098d8 <global_stdio_init.part.0>
 8009950:	e7f2      	b.n	8009938 <__sinit+0xc>
 8009952:	bf00      	nop
 8009954:	08009899 	.word	0x08009899
 8009958:	2000419c 	.word	0x2000419c

0800995c <_fwalk_sglue>:
 800995c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009960:	4607      	mov	r7, r0
 8009962:	4688      	mov	r8, r1
 8009964:	4614      	mov	r4, r2
 8009966:	2600      	movs	r6, #0
 8009968:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800996c:	f1b9 0901 	subs.w	r9, r9, #1
 8009970:	d505      	bpl.n	800997e <_fwalk_sglue+0x22>
 8009972:	6824      	ldr	r4, [r4, #0]
 8009974:	2c00      	cmp	r4, #0
 8009976:	d1f7      	bne.n	8009968 <_fwalk_sglue+0xc>
 8009978:	4630      	mov	r0, r6
 800997a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800997e:	89ab      	ldrh	r3, [r5, #12]
 8009980:	2b01      	cmp	r3, #1
 8009982:	d907      	bls.n	8009994 <_fwalk_sglue+0x38>
 8009984:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009988:	3301      	adds	r3, #1
 800998a:	d003      	beq.n	8009994 <_fwalk_sglue+0x38>
 800998c:	4629      	mov	r1, r5
 800998e:	4638      	mov	r0, r7
 8009990:	47c0      	blx	r8
 8009992:	4306      	orrs	r6, r0
 8009994:	3568      	adds	r5, #104	@ 0x68
 8009996:	e7e9      	b.n	800996c <_fwalk_sglue+0x10>

08009998 <iprintf>:
 8009998:	b40f      	push	{r0, r1, r2, r3}
 800999a:	b507      	push	{r0, r1, r2, lr}
 800999c:	4906      	ldr	r1, [pc, #24]	@ (80099b8 <iprintf+0x20>)
 800999e:	ab04      	add	r3, sp, #16
 80099a0:	6808      	ldr	r0, [r1, #0]
 80099a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80099a6:	6881      	ldr	r1, [r0, #8]
 80099a8:	9301      	str	r3, [sp, #4]
 80099aa:	f002 fdf5 	bl	800c598 <_vfiprintf_r>
 80099ae:	b003      	add	sp, #12
 80099b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80099b4:	b004      	add	sp, #16
 80099b6:	4770      	bx	lr
 80099b8:	2000001c 	.word	0x2000001c

080099bc <_puts_r>:
 80099bc:	6a03      	ldr	r3, [r0, #32]
 80099be:	b570      	push	{r4, r5, r6, lr}
 80099c0:	6884      	ldr	r4, [r0, #8]
 80099c2:	4605      	mov	r5, r0
 80099c4:	460e      	mov	r6, r1
 80099c6:	b90b      	cbnz	r3, 80099cc <_puts_r+0x10>
 80099c8:	f7ff ffb0 	bl	800992c <__sinit>
 80099cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099ce:	07db      	lsls	r3, r3, #31
 80099d0:	d405      	bmi.n	80099de <_puts_r+0x22>
 80099d2:	89a3      	ldrh	r3, [r4, #12]
 80099d4:	0598      	lsls	r0, r3, #22
 80099d6:	d402      	bmi.n	80099de <_puts_r+0x22>
 80099d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099da:	f000 f9c2 	bl	8009d62 <__retarget_lock_acquire_recursive>
 80099de:	89a3      	ldrh	r3, [r4, #12]
 80099e0:	0719      	lsls	r1, r3, #28
 80099e2:	d502      	bpl.n	80099ea <_puts_r+0x2e>
 80099e4:	6923      	ldr	r3, [r4, #16]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d135      	bne.n	8009a56 <_puts_r+0x9a>
 80099ea:	4621      	mov	r1, r4
 80099ec:	4628      	mov	r0, r5
 80099ee:	f000 f8e5 	bl	8009bbc <__swsetup_r>
 80099f2:	b380      	cbz	r0, 8009a56 <_puts_r+0x9a>
 80099f4:	f04f 35ff 	mov.w	r5, #4294967295
 80099f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099fa:	07da      	lsls	r2, r3, #31
 80099fc:	d405      	bmi.n	8009a0a <_puts_r+0x4e>
 80099fe:	89a3      	ldrh	r3, [r4, #12]
 8009a00:	059b      	lsls	r3, r3, #22
 8009a02:	d402      	bmi.n	8009a0a <_puts_r+0x4e>
 8009a04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a06:	f000 f9ad 	bl	8009d64 <__retarget_lock_release_recursive>
 8009a0a:	4628      	mov	r0, r5
 8009a0c:	bd70      	pop	{r4, r5, r6, pc}
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	da04      	bge.n	8009a1c <_puts_r+0x60>
 8009a12:	69a2      	ldr	r2, [r4, #24]
 8009a14:	429a      	cmp	r2, r3
 8009a16:	dc17      	bgt.n	8009a48 <_puts_r+0x8c>
 8009a18:	290a      	cmp	r1, #10
 8009a1a:	d015      	beq.n	8009a48 <_puts_r+0x8c>
 8009a1c:	6823      	ldr	r3, [r4, #0]
 8009a1e:	1c5a      	adds	r2, r3, #1
 8009a20:	6022      	str	r2, [r4, #0]
 8009a22:	7019      	strb	r1, [r3, #0]
 8009a24:	68a3      	ldr	r3, [r4, #8]
 8009a26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009a2a:	3b01      	subs	r3, #1
 8009a2c:	60a3      	str	r3, [r4, #8]
 8009a2e:	2900      	cmp	r1, #0
 8009a30:	d1ed      	bne.n	8009a0e <_puts_r+0x52>
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	da11      	bge.n	8009a5a <_puts_r+0x9e>
 8009a36:	4622      	mov	r2, r4
 8009a38:	210a      	movs	r1, #10
 8009a3a:	4628      	mov	r0, r5
 8009a3c:	f000 f87f 	bl	8009b3e <__swbuf_r>
 8009a40:	3001      	adds	r0, #1
 8009a42:	d0d7      	beq.n	80099f4 <_puts_r+0x38>
 8009a44:	250a      	movs	r5, #10
 8009a46:	e7d7      	b.n	80099f8 <_puts_r+0x3c>
 8009a48:	4622      	mov	r2, r4
 8009a4a:	4628      	mov	r0, r5
 8009a4c:	f000 f877 	bl	8009b3e <__swbuf_r>
 8009a50:	3001      	adds	r0, #1
 8009a52:	d1e7      	bne.n	8009a24 <_puts_r+0x68>
 8009a54:	e7ce      	b.n	80099f4 <_puts_r+0x38>
 8009a56:	3e01      	subs	r6, #1
 8009a58:	e7e4      	b.n	8009a24 <_puts_r+0x68>
 8009a5a:	6823      	ldr	r3, [r4, #0]
 8009a5c:	1c5a      	adds	r2, r3, #1
 8009a5e:	6022      	str	r2, [r4, #0]
 8009a60:	220a      	movs	r2, #10
 8009a62:	701a      	strb	r2, [r3, #0]
 8009a64:	e7ee      	b.n	8009a44 <_puts_r+0x88>
	...

08009a68 <puts>:
 8009a68:	4b02      	ldr	r3, [pc, #8]	@ (8009a74 <puts+0xc>)
 8009a6a:	4601      	mov	r1, r0
 8009a6c:	6818      	ldr	r0, [r3, #0]
 8009a6e:	f7ff bfa5 	b.w	80099bc <_puts_r>
 8009a72:	bf00      	nop
 8009a74:	2000001c 	.word	0x2000001c

08009a78 <siprintf>:
 8009a78:	b40e      	push	{r1, r2, r3}
 8009a7a:	b500      	push	{lr}
 8009a7c:	b09c      	sub	sp, #112	@ 0x70
 8009a7e:	ab1d      	add	r3, sp, #116	@ 0x74
 8009a80:	9002      	str	r0, [sp, #8]
 8009a82:	9006      	str	r0, [sp, #24]
 8009a84:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009a88:	4809      	ldr	r0, [pc, #36]	@ (8009ab0 <siprintf+0x38>)
 8009a8a:	9107      	str	r1, [sp, #28]
 8009a8c:	9104      	str	r1, [sp, #16]
 8009a8e:	4909      	ldr	r1, [pc, #36]	@ (8009ab4 <siprintf+0x3c>)
 8009a90:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a94:	9105      	str	r1, [sp, #20]
 8009a96:	6800      	ldr	r0, [r0, #0]
 8009a98:	9301      	str	r3, [sp, #4]
 8009a9a:	a902      	add	r1, sp, #8
 8009a9c:	f002 fc56 	bl	800c34c <_svfiprintf_r>
 8009aa0:	9b02      	ldr	r3, [sp, #8]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	701a      	strb	r2, [r3, #0]
 8009aa6:	b01c      	add	sp, #112	@ 0x70
 8009aa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009aac:	b003      	add	sp, #12
 8009aae:	4770      	bx	lr
 8009ab0:	2000001c 	.word	0x2000001c
 8009ab4:	ffff0208 	.word	0xffff0208

08009ab8 <__sread>:
 8009ab8:	b510      	push	{r4, lr}
 8009aba:	460c      	mov	r4, r1
 8009abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ac0:	f000 f900 	bl	8009cc4 <_read_r>
 8009ac4:	2800      	cmp	r0, #0
 8009ac6:	bfab      	itete	ge
 8009ac8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009aca:	89a3      	ldrhlt	r3, [r4, #12]
 8009acc:	181b      	addge	r3, r3, r0
 8009ace:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009ad2:	bfac      	ite	ge
 8009ad4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009ad6:	81a3      	strhlt	r3, [r4, #12]
 8009ad8:	bd10      	pop	{r4, pc}

08009ada <__swrite>:
 8009ada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ade:	461f      	mov	r7, r3
 8009ae0:	898b      	ldrh	r3, [r1, #12]
 8009ae2:	05db      	lsls	r3, r3, #23
 8009ae4:	4605      	mov	r5, r0
 8009ae6:	460c      	mov	r4, r1
 8009ae8:	4616      	mov	r6, r2
 8009aea:	d505      	bpl.n	8009af8 <__swrite+0x1e>
 8009aec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009af0:	2302      	movs	r3, #2
 8009af2:	2200      	movs	r2, #0
 8009af4:	f000 f8d4 	bl	8009ca0 <_lseek_r>
 8009af8:	89a3      	ldrh	r3, [r4, #12]
 8009afa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009afe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009b02:	81a3      	strh	r3, [r4, #12]
 8009b04:	4632      	mov	r2, r6
 8009b06:	463b      	mov	r3, r7
 8009b08:	4628      	mov	r0, r5
 8009b0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b0e:	f000 b8eb 	b.w	8009ce8 <_write_r>

08009b12 <__sseek>:
 8009b12:	b510      	push	{r4, lr}
 8009b14:	460c      	mov	r4, r1
 8009b16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b1a:	f000 f8c1 	bl	8009ca0 <_lseek_r>
 8009b1e:	1c43      	adds	r3, r0, #1
 8009b20:	89a3      	ldrh	r3, [r4, #12]
 8009b22:	bf15      	itete	ne
 8009b24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009b26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009b2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009b2e:	81a3      	strheq	r3, [r4, #12]
 8009b30:	bf18      	it	ne
 8009b32:	81a3      	strhne	r3, [r4, #12]
 8009b34:	bd10      	pop	{r4, pc}

08009b36 <__sclose>:
 8009b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b3a:	f000 b8a1 	b.w	8009c80 <_close_r>

08009b3e <__swbuf_r>:
 8009b3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b40:	460e      	mov	r6, r1
 8009b42:	4614      	mov	r4, r2
 8009b44:	4605      	mov	r5, r0
 8009b46:	b118      	cbz	r0, 8009b50 <__swbuf_r+0x12>
 8009b48:	6a03      	ldr	r3, [r0, #32]
 8009b4a:	b90b      	cbnz	r3, 8009b50 <__swbuf_r+0x12>
 8009b4c:	f7ff feee 	bl	800992c <__sinit>
 8009b50:	69a3      	ldr	r3, [r4, #24]
 8009b52:	60a3      	str	r3, [r4, #8]
 8009b54:	89a3      	ldrh	r3, [r4, #12]
 8009b56:	071a      	lsls	r2, r3, #28
 8009b58:	d501      	bpl.n	8009b5e <__swbuf_r+0x20>
 8009b5a:	6923      	ldr	r3, [r4, #16]
 8009b5c:	b943      	cbnz	r3, 8009b70 <__swbuf_r+0x32>
 8009b5e:	4621      	mov	r1, r4
 8009b60:	4628      	mov	r0, r5
 8009b62:	f000 f82b 	bl	8009bbc <__swsetup_r>
 8009b66:	b118      	cbz	r0, 8009b70 <__swbuf_r+0x32>
 8009b68:	f04f 37ff 	mov.w	r7, #4294967295
 8009b6c:	4638      	mov	r0, r7
 8009b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b70:	6823      	ldr	r3, [r4, #0]
 8009b72:	6922      	ldr	r2, [r4, #16]
 8009b74:	1a98      	subs	r0, r3, r2
 8009b76:	6963      	ldr	r3, [r4, #20]
 8009b78:	b2f6      	uxtb	r6, r6
 8009b7a:	4283      	cmp	r3, r0
 8009b7c:	4637      	mov	r7, r6
 8009b7e:	dc05      	bgt.n	8009b8c <__swbuf_r+0x4e>
 8009b80:	4621      	mov	r1, r4
 8009b82:	4628      	mov	r0, r5
 8009b84:	f002 fea4 	bl	800c8d0 <_fflush_r>
 8009b88:	2800      	cmp	r0, #0
 8009b8a:	d1ed      	bne.n	8009b68 <__swbuf_r+0x2a>
 8009b8c:	68a3      	ldr	r3, [r4, #8]
 8009b8e:	3b01      	subs	r3, #1
 8009b90:	60a3      	str	r3, [r4, #8]
 8009b92:	6823      	ldr	r3, [r4, #0]
 8009b94:	1c5a      	adds	r2, r3, #1
 8009b96:	6022      	str	r2, [r4, #0]
 8009b98:	701e      	strb	r6, [r3, #0]
 8009b9a:	6962      	ldr	r2, [r4, #20]
 8009b9c:	1c43      	adds	r3, r0, #1
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d004      	beq.n	8009bac <__swbuf_r+0x6e>
 8009ba2:	89a3      	ldrh	r3, [r4, #12]
 8009ba4:	07db      	lsls	r3, r3, #31
 8009ba6:	d5e1      	bpl.n	8009b6c <__swbuf_r+0x2e>
 8009ba8:	2e0a      	cmp	r6, #10
 8009baa:	d1df      	bne.n	8009b6c <__swbuf_r+0x2e>
 8009bac:	4621      	mov	r1, r4
 8009bae:	4628      	mov	r0, r5
 8009bb0:	f002 fe8e 	bl	800c8d0 <_fflush_r>
 8009bb4:	2800      	cmp	r0, #0
 8009bb6:	d0d9      	beq.n	8009b6c <__swbuf_r+0x2e>
 8009bb8:	e7d6      	b.n	8009b68 <__swbuf_r+0x2a>
	...

08009bbc <__swsetup_r>:
 8009bbc:	b538      	push	{r3, r4, r5, lr}
 8009bbe:	4b29      	ldr	r3, [pc, #164]	@ (8009c64 <__swsetup_r+0xa8>)
 8009bc0:	4605      	mov	r5, r0
 8009bc2:	6818      	ldr	r0, [r3, #0]
 8009bc4:	460c      	mov	r4, r1
 8009bc6:	b118      	cbz	r0, 8009bd0 <__swsetup_r+0x14>
 8009bc8:	6a03      	ldr	r3, [r0, #32]
 8009bca:	b90b      	cbnz	r3, 8009bd0 <__swsetup_r+0x14>
 8009bcc:	f7ff feae 	bl	800992c <__sinit>
 8009bd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bd4:	0719      	lsls	r1, r3, #28
 8009bd6:	d422      	bmi.n	8009c1e <__swsetup_r+0x62>
 8009bd8:	06da      	lsls	r2, r3, #27
 8009bda:	d407      	bmi.n	8009bec <__swsetup_r+0x30>
 8009bdc:	2209      	movs	r2, #9
 8009bde:	602a      	str	r2, [r5, #0]
 8009be0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009be4:	81a3      	strh	r3, [r4, #12]
 8009be6:	f04f 30ff 	mov.w	r0, #4294967295
 8009bea:	e033      	b.n	8009c54 <__swsetup_r+0x98>
 8009bec:	0758      	lsls	r0, r3, #29
 8009bee:	d512      	bpl.n	8009c16 <__swsetup_r+0x5a>
 8009bf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bf2:	b141      	cbz	r1, 8009c06 <__swsetup_r+0x4a>
 8009bf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009bf8:	4299      	cmp	r1, r3
 8009bfa:	d002      	beq.n	8009c02 <__swsetup_r+0x46>
 8009bfc:	4628      	mov	r0, r5
 8009bfe:	f000 ff13 	bl	800aa28 <_free_r>
 8009c02:	2300      	movs	r3, #0
 8009c04:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c06:	89a3      	ldrh	r3, [r4, #12]
 8009c08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009c0c:	81a3      	strh	r3, [r4, #12]
 8009c0e:	2300      	movs	r3, #0
 8009c10:	6063      	str	r3, [r4, #4]
 8009c12:	6923      	ldr	r3, [r4, #16]
 8009c14:	6023      	str	r3, [r4, #0]
 8009c16:	89a3      	ldrh	r3, [r4, #12]
 8009c18:	f043 0308 	orr.w	r3, r3, #8
 8009c1c:	81a3      	strh	r3, [r4, #12]
 8009c1e:	6923      	ldr	r3, [r4, #16]
 8009c20:	b94b      	cbnz	r3, 8009c36 <__swsetup_r+0x7a>
 8009c22:	89a3      	ldrh	r3, [r4, #12]
 8009c24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009c28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c2c:	d003      	beq.n	8009c36 <__swsetup_r+0x7a>
 8009c2e:	4621      	mov	r1, r4
 8009c30:	4628      	mov	r0, r5
 8009c32:	f002 fe9b 	bl	800c96c <__smakebuf_r>
 8009c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c3a:	f013 0201 	ands.w	r2, r3, #1
 8009c3e:	d00a      	beq.n	8009c56 <__swsetup_r+0x9a>
 8009c40:	2200      	movs	r2, #0
 8009c42:	60a2      	str	r2, [r4, #8]
 8009c44:	6962      	ldr	r2, [r4, #20]
 8009c46:	4252      	negs	r2, r2
 8009c48:	61a2      	str	r2, [r4, #24]
 8009c4a:	6922      	ldr	r2, [r4, #16]
 8009c4c:	b942      	cbnz	r2, 8009c60 <__swsetup_r+0xa4>
 8009c4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009c52:	d1c5      	bne.n	8009be0 <__swsetup_r+0x24>
 8009c54:	bd38      	pop	{r3, r4, r5, pc}
 8009c56:	0799      	lsls	r1, r3, #30
 8009c58:	bf58      	it	pl
 8009c5a:	6962      	ldrpl	r2, [r4, #20]
 8009c5c:	60a2      	str	r2, [r4, #8]
 8009c5e:	e7f4      	b.n	8009c4a <__swsetup_r+0x8e>
 8009c60:	2000      	movs	r0, #0
 8009c62:	e7f7      	b.n	8009c54 <__swsetup_r+0x98>
 8009c64:	2000001c 	.word	0x2000001c

08009c68 <memset>:
 8009c68:	4402      	add	r2, r0
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d100      	bne.n	8009c72 <memset+0xa>
 8009c70:	4770      	bx	lr
 8009c72:	f803 1b01 	strb.w	r1, [r3], #1
 8009c76:	e7f9      	b.n	8009c6c <memset+0x4>

08009c78 <_localeconv_r>:
 8009c78:	4800      	ldr	r0, [pc, #0]	@ (8009c7c <_localeconv_r+0x4>)
 8009c7a:	4770      	bx	lr
 8009c7c:	2000015c 	.word	0x2000015c

08009c80 <_close_r>:
 8009c80:	b538      	push	{r3, r4, r5, lr}
 8009c82:	4d06      	ldr	r5, [pc, #24]	@ (8009c9c <_close_r+0x1c>)
 8009c84:	2300      	movs	r3, #0
 8009c86:	4604      	mov	r4, r0
 8009c88:	4608      	mov	r0, r1
 8009c8a:	602b      	str	r3, [r5, #0]
 8009c8c:	f7f7 fe82 	bl	8001994 <_close>
 8009c90:	1c43      	adds	r3, r0, #1
 8009c92:	d102      	bne.n	8009c9a <_close_r+0x1a>
 8009c94:	682b      	ldr	r3, [r5, #0]
 8009c96:	b103      	cbz	r3, 8009c9a <_close_r+0x1a>
 8009c98:	6023      	str	r3, [r4, #0]
 8009c9a:	bd38      	pop	{r3, r4, r5, pc}
 8009c9c:	200041a0 	.word	0x200041a0

08009ca0 <_lseek_r>:
 8009ca0:	b538      	push	{r3, r4, r5, lr}
 8009ca2:	4d07      	ldr	r5, [pc, #28]	@ (8009cc0 <_lseek_r+0x20>)
 8009ca4:	4604      	mov	r4, r0
 8009ca6:	4608      	mov	r0, r1
 8009ca8:	4611      	mov	r1, r2
 8009caa:	2200      	movs	r2, #0
 8009cac:	602a      	str	r2, [r5, #0]
 8009cae:	461a      	mov	r2, r3
 8009cb0:	f7f7 fe97 	bl	80019e2 <_lseek>
 8009cb4:	1c43      	adds	r3, r0, #1
 8009cb6:	d102      	bne.n	8009cbe <_lseek_r+0x1e>
 8009cb8:	682b      	ldr	r3, [r5, #0]
 8009cba:	b103      	cbz	r3, 8009cbe <_lseek_r+0x1e>
 8009cbc:	6023      	str	r3, [r4, #0]
 8009cbe:	bd38      	pop	{r3, r4, r5, pc}
 8009cc0:	200041a0 	.word	0x200041a0

08009cc4 <_read_r>:
 8009cc4:	b538      	push	{r3, r4, r5, lr}
 8009cc6:	4d07      	ldr	r5, [pc, #28]	@ (8009ce4 <_read_r+0x20>)
 8009cc8:	4604      	mov	r4, r0
 8009cca:	4608      	mov	r0, r1
 8009ccc:	4611      	mov	r1, r2
 8009cce:	2200      	movs	r2, #0
 8009cd0:	602a      	str	r2, [r5, #0]
 8009cd2:	461a      	mov	r2, r3
 8009cd4:	f7f7 fe25 	bl	8001922 <_read>
 8009cd8:	1c43      	adds	r3, r0, #1
 8009cda:	d102      	bne.n	8009ce2 <_read_r+0x1e>
 8009cdc:	682b      	ldr	r3, [r5, #0]
 8009cde:	b103      	cbz	r3, 8009ce2 <_read_r+0x1e>
 8009ce0:	6023      	str	r3, [r4, #0]
 8009ce2:	bd38      	pop	{r3, r4, r5, pc}
 8009ce4:	200041a0 	.word	0x200041a0

08009ce8 <_write_r>:
 8009ce8:	b538      	push	{r3, r4, r5, lr}
 8009cea:	4d07      	ldr	r5, [pc, #28]	@ (8009d08 <_write_r+0x20>)
 8009cec:	4604      	mov	r4, r0
 8009cee:	4608      	mov	r0, r1
 8009cf0:	4611      	mov	r1, r2
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	602a      	str	r2, [r5, #0]
 8009cf6:	461a      	mov	r2, r3
 8009cf8:	f7f7 fe30 	bl	800195c <_write>
 8009cfc:	1c43      	adds	r3, r0, #1
 8009cfe:	d102      	bne.n	8009d06 <_write_r+0x1e>
 8009d00:	682b      	ldr	r3, [r5, #0]
 8009d02:	b103      	cbz	r3, 8009d06 <_write_r+0x1e>
 8009d04:	6023      	str	r3, [r4, #0]
 8009d06:	bd38      	pop	{r3, r4, r5, pc}
 8009d08:	200041a0 	.word	0x200041a0

08009d0c <__errno>:
 8009d0c:	4b01      	ldr	r3, [pc, #4]	@ (8009d14 <__errno+0x8>)
 8009d0e:	6818      	ldr	r0, [r3, #0]
 8009d10:	4770      	bx	lr
 8009d12:	bf00      	nop
 8009d14:	2000001c 	.word	0x2000001c

08009d18 <__libc_init_array>:
 8009d18:	b570      	push	{r4, r5, r6, lr}
 8009d1a:	4d0d      	ldr	r5, [pc, #52]	@ (8009d50 <__libc_init_array+0x38>)
 8009d1c:	4c0d      	ldr	r4, [pc, #52]	@ (8009d54 <__libc_init_array+0x3c>)
 8009d1e:	1b64      	subs	r4, r4, r5
 8009d20:	10a4      	asrs	r4, r4, #2
 8009d22:	2600      	movs	r6, #0
 8009d24:	42a6      	cmp	r6, r4
 8009d26:	d109      	bne.n	8009d3c <__libc_init_array+0x24>
 8009d28:	4d0b      	ldr	r5, [pc, #44]	@ (8009d58 <__libc_init_array+0x40>)
 8009d2a:	4c0c      	ldr	r4, [pc, #48]	@ (8009d5c <__libc_init_array+0x44>)
 8009d2c:	f003 fade 	bl	800d2ec <_init>
 8009d30:	1b64      	subs	r4, r4, r5
 8009d32:	10a4      	asrs	r4, r4, #2
 8009d34:	2600      	movs	r6, #0
 8009d36:	42a6      	cmp	r6, r4
 8009d38:	d105      	bne.n	8009d46 <__libc_init_array+0x2e>
 8009d3a:	bd70      	pop	{r4, r5, r6, pc}
 8009d3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d40:	4798      	blx	r3
 8009d42:	3601      	adds	r6, #1
 8009d44:	e7ee      	b.n	8009d24 <__libc_init_array+0xc>
 8009d46:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d4a:	4798      	blx	r3
 8009d4c:	3601      	adds	r6, #1
 8009d4e:	e7f2      	b.n	8009d36 <__libc_init_array+0x1e>
 8009d50:	0800d8f0 	.word	0x0800d8f0
 8009d54:	0800d8f0 	.word	0x0800d8f0
 8009d58:	0800d8f0 	.word	0x0800d8f0
 8009d5c:	0800d8f4 	.word	0x0800d8f4

08009d60 <__retarget_lock_init_recursive>:
 8009d60:	4770      	bx	lr

08009d62 <__retarget_lock_acquire_recursive>:
 8009d62:	4770      	bx	lr

08009d64 <__retarget_lock_release_recursive>:
 8009d64:	4770      	bx	lr

08009d66 <memcpy>:
 8009d66:	440a      	add	r2, r1
 8009d68:	4291      	cmp	r1, r2
 8009d6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d6e:	d100      	bne.n	8009d72 <memcpy+0xc>
 8009d70:	4770      	bx	lr
 8009d72:	b510      	push	{r4, lr}
 8009d74:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d7c:	4291      	cmp	r1, r2
 8009d7e:	d1f9      	bne.n	8009d74 <memcpy+0xe>
 8009d80:	bd10      	pop	{r4, pc}
	...

08009d84 <nanf>:
 8009d84:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009d8c <nanf+0x8>
 8009d88:	4770      	bx	lr
 8009d8a:	bf00      	nop
 8009d8c:	7fc00000 	.word	0x7fc00000

08009d90 <quorem>:
 8009d90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d94:	6903      	ldr	r3, [r0, #16]
 8009d96:	690c      	ldr	r4, [r1, #16]
 8009d98:	42a3      	cmp	r3, r4
 8009d9a:	4607      	mov	r7, r0
 8009d9c:	db7e      	blt.n	8009e9c <quorem+0x10c>
 8009d9e:	3c01      	subs	r4, #1
 8009da0:	f101 0814 	add.w	r8, r1, #20
 8009da4:	00a3      	lsls	r3, r4, #2
 8009da6:	f100 0514 	add.w	r5, r0, #20
 8009daa:	9300      	str	r3, [sp, #0]
 8009dac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009db0:	9301      	str	r3, [sp, #4]
 8009db2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009db6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009dba:	3301      	adds	r3, #1
 8009dbc:	429a      	cmp	r2, r3
 8009dbe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009dc2:	fbb2 f6f3 	udiv	r6, r2, r3
 8009dc6:	d32e      	bcc.n	8009e26 <quorem+0x96>
 8009dc8:	f04f 0a00 	mov.w	sl, #0
 8009dcc:	46c4      	mov	ip, r8
 8009dce:	46ae      	mov	lr, r5
 8009dd0:	46d3      	mov	fp, sl
 8009dd2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009dd6:	b298      	uxth	r0, r3
 8009dd8:	fb06 a000 	mla	r0, r6, r0, sl
 8009ddc:	0c02      	lsrs	r2, r0, #16
 8009dde:	0c1b      	lsrs	r3, r3, #16
 8009de0:	fb06 2303 	mla	r3, r6, r3, r2
 8009de4:	f8de 2000 	ldr.w	r2, [lr]
 8009de8:	b280      	uxth	r0, r0
 8009dea:	b292      	uxth	r2, r2
 8009dec:	1a12      	subs	r2, r2, r0
 8009dee:	445a      	add	r2, fp
 8009df0:	f8de 0000 	ldr.w	r0, [lr]
 8009df4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009dfe:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009e02:	b292      	uxth	r2, r2
 8009e04:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009e08:	45e1      	cmp	r9, ip
 8009e0a:	f84e 2b04 	str.w	r2, [lr], #4
 8009e0e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009e12:	d2de      	bcs.n	8009dd2 <quorem+0x42>
 8009e14:	9b00      	ldr	r3, [sp, #0]
 8009e16:	58eb      	ldr	r3, [r5, r3]
 8009e18:	b92b      	cbnz	r3, 8009e26 <quorem+0x96>
 8009e1a:	9b01      	ldr	r3, [sp, #4]
 8009e1c:	3b04      	subs	r3, #4
 8009e1e:	429d      	cmp	r5, r3
 8009e20:	461a      	mov	r2, r3
 8009e22:	d32f      	bcc.n	8009e84 <quorem+0xf4>
 8009e24:	613c      	str	r4, [r7, #16]
 8009e26:	4638      	mov	r0, r7
 8009e28:	f001 f9c2 	bl	800b1b0 <__mcmp>
 8009e2c:	2800      	cmp	r0, #0
 8009e2e:	db25      	blt.n	8009e7c <quorem+0xec>
 8009e30:	4629      	mov	r1, r5
 8009e32:	2000      	movs	r0, #0
 8009e34:	f858 2b04 	ldr.w	r2, [r8], #4
 8009e38:	f8d1 c000 	ldr.w	ip, [r1]
 8009e3c:	fa1f fe82 	uxth.w	lr, r2
 8009e40:	fa1f f38c 	uxth.w	r3, ip
 8009e44:	eba3 030e 	sub.w	r3, r3, lr
 8009e48:	4403      	add	r3, r0
 8009e4a:	0c12      	lsrs	r2, r2, #16
 8009e4c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009e50:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e5a:	45c1      	cmp	r9, r8
 8009e5c:	f841 3b04 	str.w	r3, [r1], #4
 8009e60:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009e64:	d2e6      	bcs.n	8009e34 <quorem+0xa4>
 8009e66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e6e:	b922      	cbnz	r2, 8009e7a <quorem+0xea>
 8009e70:	3b04      	subs	r3, #4
 8009e72:	429d      	cmp	r5, r3
 8009e74:	461a      	mov	r2, r3
 8009e76:	d30b      	bcc.n	8009e90 <quorem+0x100>
 8009e78:	613c      	str	r4, [r7, #16]
 8009e7a:	3601      	adds	r6, #1
 8009e7c:	4630      	mov	r0, r6
 8009e7e:	b003      	add	sp, #12
 8009e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e84:	6812      	ldr	r2, [r2, #0]
 8009e86:	3b04      	subs	r3, #4
 8009e88:	2a00      	cmp	r2, #0
 8009e8a:	d1cb      	bne.n	8009e24 <quorem+0x94>
 8009e8c:	3c01      	subs	r4, #1
 8009e8e:	e7c6      	b.n	8009e1e <quorem+0x8e>
 8009e90:	6812      	ldr	r2, [r2, #0]
 8009e92:	3b04      	subs	r3, #4
 8009e94:	2a00      	cmp	r2, #0
 8009e96:	d1ef      	bne.n	8009e78 <quorem+0xe8>
 8009e98:	3c01      	subs	r4, #1
 8009e9a:	e7ea      	b.n	8009e72 <quorem+0xe2>
 8009e9c:	2000      	movs	r0, #0
 8009e9e:	e7ee      	b.n	8009e7e <quorem+0xee>

08009ea0 <_dtoa_r>:
 8009ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ea4:	69c7      	ldr	r7, [r0, #28]
 8009ea6:	b099      	sub	sp, #100	@ 0x64
 8009ea8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009eac:	ec55 4b10 	vmov	r4, r5, d0
 8009eb0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009eb2:	9109      	str	r1, [sp, #36]	@ 0x24
 8009eb4:	4683      	mov	fp, r0
 8009eb6:	920e      	str	r2, [sp, #56]	@ 0x38
 8009eb8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009eba:	b97f      	cbnz	r7, 8009edc <_dtoa_r+0x3c>
 8009ebc:	2010      	movs	r0, #16
 8009ebe:	f000 fdfd 	bl	800aabc <malloc>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	f8cb 001c 	str.w	r0, [fp, #28]
 8009ec8:	b920      	cbnz	r0, 8009ed4 <_dtoa_r+0x34>
 8009eca:	4ba7      	ldr	r3, [pc, #668]	@ (800a168 <_dtoa_r+0x2c8>)
 8009ecc:	21ef      	movs	r1, #239	@ 0xef
 8009ece:	48a7      	ldr	r0, [pc, #668]	@ (800a16c <_dtoa_r+0x2cc>)
 8009ed0:	f002 fdee 	bl	800cab0 <__assert_func>
 8009ed4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009ed8:	6007      	str	r7, [r0, #0]
 8009eda:	60c7      	str	r7, [r0, #12]
 8009edc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009ee0:	6819      	ldr	r1, [r3, #0]
 8009ee2:	b159      	cbz	r1, 8009efc <_dtoa_r+0x5c>
 8009ee4:	685a      	ldr	r2, [r3, #4]
 8009ee6:	604a      	str	r2, [r1, #4]
 8009ee8:	2301      	movs	r3, #1
 8009eea:	4093      	lsls	r3, r2
 8009eec:	608b      	str	r3, [r1, #8]
 8009eee:	4658      	mov	r0, fp
 8009ef0:	f000 feda 	bl	800aca8 <_Bfree>
 8009ef4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	601a      	str	r2, [r3, #0]
 8009efc:	1e2b      	subs	r3, r5, #0
 8009efe:	bfb9      	ittee	lt
 8009f00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009f04:	9303      	strlt	r3, [sp, #12]
 8009f06:	2300      	movge	r3, #0
 8009f08:	6033      	strge	r3, [r6, #0]
 8009f0a:	9f03      	ldr	r7, [sp, #12]
 8009f0c:	4b98      	ldr	r3, [pc, #608]	@ (800a170 <_dtoa_r+0x2d0>)
 8009f0e:	bfbc      	itt	lt
 8009f10:	2201      	movlt	r2, #1
 8009f12:	6032      	strlt	r2, [r6, #0]
 8009f14:	43bb      	bics	r3, r7
 8009f16:	d112      	bne.n	8009f3e <_dtoa_r+0x9e>
 8009f18:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009f1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009f1e:	6013      	str	r3, [r2, #0]
 8009f20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009f24:	4323      	orrs	r3, r4
 8009f26:	f000 854d 	beq.w	800a9c4 <_dtoa_r+0xb24>
 8009f2a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009f2c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a184 <_dtoa_r+0x2e4>
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	f000 854f 	beq.w	800a9d4 <_dtoa_r+0xb34>
 8009f36:	f10a 0303 	add.w	r3, sl, #3
 8009f3a:	f000 bd49 	b.w	800a9d0 <_dtoa_r+0xb30>
 8009f3e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009f42:	2200      	movs	r2, #0
 8009f44:	ec51 0b17 	vmov	r0, r1, d7
 8009f48:	2300      	movs	r3, #0
 8009f4a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009f4e:	f7f6 fde3 	bl	8000b18 <__aeabi_dcmpeq>
 8009f52:	4680      	mov	r8, r0
 8009f54:	b158      	cbz	r0, 8009f6e <_dtoa_r+0xce>
 8009f56:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009f58:	2301      	movs	r3, #1
 8009f5a:	6013      	str	r3, [r2, #0]
 8009f5c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009f5e:	b113      	cbz	r3, 8009f66 <_dtoa_r+0xc6>
 8009f60:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009f62:	4b84      	ldr	r3, [pc, #528]	@ (800a174 <_dtoa_r+0x2d4>)
 8009f64:	6013      	str	r3, [r2, #0]
 8009f66:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a188 <_dtoa_r+0x2e8>
 8009f6a:	f000 bd33 	b.w	800a9d4 <_dtoa_r+0xb34>
 8009f6e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009f72:	aa16      	add	r2, sp, #88	@ 0x58
 8009f74:	a917      	add	r1, sp, #92	@ 0x5c
 8009f76:	4658      	mov	r0, fp
 8009f78:	f001 fa3a 	bl	800b3f0 <__d2b>
 8009f7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009f80:	4681      	mov	r9, r0
 8009f82:	2e00      	cmp	r6, #0
 8009f84:	d077      	beq.n	800a076 <_dtoa_r+0x1d6>
 8009f86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f88:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009f8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009f98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009f9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009fa0:	4619      	mov	r1, r3
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	4b74      	ldr	r3, [pc, #464]	@ (800a178 <_dtoa_r+0x2d8>)
 8009fa6:	f7f6 f997 	bl	80002d8 <__aeabi_dsub>
 8009faa:	a369      	add	r3, pc, #420	@ (adr r3, 800a150 <_dtoa_r+0x2b0>)
 8009fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb0:	f7f6 fb4a 	bl	8000648 <__aeabi_dmul>
 8009fb4:	a368      	add	r3, pc, #416	@ (adr r3, 800a158 <_dtoa_r+0x2b8>)
 8009fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fba:	f7f6 f98f 	bl	80002dc <__adddf3>
 8009fbe:	4604      	mov	r4, r0
 8009fc0:	4630      	mov	r0, r6
 8009fc2:	460d      	mov	r5, r1
 8009fc4:	f7f6 fad6 	bl	8000574 <__aeabi_i2d>
 8009fc8:	a365      	add	r3, pc, #404	@ (adr r3, 800a160 <_dtoa_r+0x2c0>)
 8009fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fce:	f7f6 fb3b 	bl	8000648 <__aeabi_dmul>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	460b      	mov	r3, r1
 8009fd6:	4620      	mov	r0, r4
 8009fd8:	4629      	mov	r1, r5
 8009fda:	f7f6 f97f 	bl	80002dc <__adddf3>
 8009fde:	4604      	mov	r4, r0
 8009fe0:	460d      	mov	r5, r1
 8009fe2:	f7f6 fde1 	bl	8000ba8 <__aeabi_d2iz>
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	4607      	mov	r7, r0
 8009fea:	2300      	movs	r3, #0
 8009fec:	4620      	mov	r0, r4
 8009fee:	4629      	mov	r1, r5
 8009ff0:	f7f6 fd9c 	bl	8000b2c <__aeabi_dcmplt>
 8009ff4:	b140      	cbz	r0, 800a008 <_dtoa_r+0x168>
 8009ff6:	4638      	mov	r0, r7
 8009ff8:	f7f6 fabc 	bl	8000574 <__aeabi_i2d>
 8009ffc:	4622      	mov	r2, r4
 8009ffe:	462b      	mov	r3, r5
 800a000:	f7f6 fd8a 	bl	8000b18 <__aeabi_dcmpeq>
 800a004:	b900      	cbnz	r0, 800a008 <_dtoa_r+0x168>
 800a006:	3f01      	subs	r7, #1
 800a008:	2f16      	cmp	r7, #22
 800a00a:	d851      	bhi.n	800a0b0 <_dtoa_r+0x210>
 800a00c:	4b5b      	ldr	r3, [pc, #364]	@ (800a17c <_dtoa_r+0x2dc>)
 800a00e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a012:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a016:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a01a:	f7f6 fd87 	bl	8000b2c <__aeabi_dcmplt>
 800a01e:	2800      	cmp	r0, #0
 800a020:	d048      	beq.n	800a0b4 <_dtoa_r+0x214>
 800a022:	3f01      	subs	r7, #1
 800a024:	2300      	movs	r3, #0
 800a026:	9312      	str	r3, [sp, #72]	@ 0x48
 800a028:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a02a:	1b9b      	subs	r3, r3, r6
 800a02c:	1e5a      	subs	r2, r3, #1
 800a02e:	bf44      	itt	mi
 800a030:	f1c3 0801 	rsbmi	r8, r3, #1
 800a034:	2300      	movmi	r3, #0
 800a036:	9208      	str	r2, [sp, #32]
 800a038:	bf54      	ite	pl
 800a03a:	f04f 0800 	movpl.w	r8, #0
 800a03e:	9308      	strmi	r3, [sp, #32]
 800a040:	2f00      	cmp	r7, #0
 800a042:	db39      	blt.n	800a0b8 <_dtoa_r+0x218>
 800a044:	9b08      	ldr	r3, [sp, #32]
 800a046:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a048:	443b      	add	r3, r7
 800a04a:	9308      	str	r3, [sp, #32]
 800a04c:	2300      	movs	r3, #0
 800a04e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a050:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a052:	2b09      	cmp	r3, #9
 800a054:	d864      	bhi.n	800a120 <_dtoa_r+0x280>
 800a056:	2b05      	cmp	r3, #5
 800a058:	bfc4      	itt	gt
 800a05a:	3b04      	subgt	r3, #4
 800a05c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a05e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a060:	f1a3 0302 	sub.w	r3, r3, #2
 800a064:	bfcc      	ite	gt
 800a066:	2400      	movgt	r4, #0
 800a068:	2401      	movle	r4, #1
 800a06a:	2b03      	cmp	r3, #3
 800a06c:	d863      	bhi.n	800a136 <_dtoa_r+0x296>
 800a06e:	e8df f003 	tbb	[pc, r3]
 800a072:	372a      	.short	0x372a
 800a074:	5535      	.short	0x5535
 800a076:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a07a:	441e      	add	r6, r3
 800a07c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a080:	2b20      	cmp	r3, #32
 800a082:	bfc1      	itttt	gt
 800a084:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a088:	409f      	lslgt	r7, r3
 800a08a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a08e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a092:	bfd6      	itet	le
 800a094:	f1c3 0320 	rsble	r3, r3, #32
 800a098:	ea47 0003 	orrgt.w	r0, r7, r3
 800a09c:	fa04 f003 	lslle.w	r0, r4, r3
 800a0a0:	f7f6 fa58 	bl	8000554 <__aeabi_ui2d>
 800a0a4:	2201      	movs	r2, #1
 800a0a6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a0aa:	3e01      	subs	r6, #1
 800a0ac:	9214      	str	r2, [sp, #80]	@ 0x50
 800a0ae:	e777      	b.n	8009fa0 <_dtoa_r+0x100>
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	e7b8      	b.n	800a026 <_dtoa_r+0x186>
 800a0b4:	9012      	str	r0, [sp, #72]	@ 0x48
 800a0b6:	e7b7      	b.n	800a028 <_dtoa_r+0x188>
 800a0b8:	427b      	negs	r3, r7
 800a0ba:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0bc:	2300      	movs	r3, #0
 800a0be:	eba8 0807 	sub.w	r8, r8, r7
 800a0c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a0c4:	e7c4      	b.n	800a050 <_dtoa_r+0x1b0>
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	dc35      	bgt.n	800a13c <_dtoa_r+0x29c>
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	9300      	str	r3, [sp, #0]
 800a0d4:	9307      	str	r3, [sp, #28]
 800a0d6:	461a      	mov	r2, r3
 800a0d8:	920e      	str	r2, [sp, #56]	@ 0x38
 800a0da:	e00b      	b.n	800a0f4 <_dtoa_r+0x254>
 800a0dc:	2301      	movs	r3, #1
 800a0de:	e7f3      	b.n	800a0c8 <_dtoa_r+0x228>
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0e6:	18fb      	adds	r3, r7, r3
 800a0e8:	9300      	str	r3, [sp, #0]
 800a0ea:	3301      	adds	r3, #1
 800a0ec:	2b01      	cmp	r3, #1
 800a0ee:	9307      	str	r3, [sp, #28]
 800a0f0:	bfb8      	it	lt
 800a0f2:	2301      	movlt	r3, #1
 800a0f4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a0f8:	2100      	movs	r1, #0
 800a0fa:	2204      	movs	r2, #4
 800a0fc:	f102 0514 	add.w	r5, r2, #20
 800a100:	429d      	cmp	r5, r3
 800a102:	d91f      	bls.n	800a144 <_dtoa_r+0x2a4>
 800a104:	6041      	str	r1, [r0, #4]
 800a106:	4658      	mov	r0, fp
 800a108:	f000 fd8e 	bl	800ac28 <_Balloc>
 800a10c:	4682      	mov	sl, r0
 800a10e:	2800      	cmp	r0, #0
 800a110:	d13c      	bne.n	800a18c <_dtoa_r+0x2ec>
 800a112:	4b1b      	ldr	r3, [pc, #108]	@ (800a180 <_dtoa_r+0x2e0>)
 800a114:	4602      	mov	r2, r0
 800a116:	f240 11af 	movw	r1, #431	@ 0x1af
 800a11a:	e6d8      	b.n	8009ece <_dtoa_r+0x2e>
 800a11c:	2301      	movs	r3, #1
 800a11e:	e7e0      	b.n	800a0e2 <_dtoa_r+0x242>
 800a120:	2401      	movs	r4, #1
 800a122:	2300      	movs	r3, #0
 800a124:	9309      	str	r3, [sp, #36]	@ 0x24
 800a126:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a128:	f04f 33ff 	mov.w	r3, #4294967295
 800a12c:	9300      	str	r3, [sp, #0]
 800a12e:	9307      	str	r3, [sp, #28]
 800a130:	2200      	movs	r2, #0
 800a132:	2312      	movs	r3, #18
 800a134:	e7d0      	b.n	800a0d8 <_dtoa_r+0x238>
 800a136:	2301      	movs	r3, #1
 800a138:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a13a:	e7f5      	b.n	800a128 <_dtoa_r+0x288>
 800a13c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a13e:	9300      	str	r3, [sp, #0]
 800a140:	9307      	str	r3, [sp, #28]
 800a142:	e7d7      	b.n	800a0f4 <_dtoa_r+0x254>
 800a144:	3101      	adds	r1, #1
 800a146:	0052      	lsls	r2, r2, #1
 800a148:	e7d8      	b.n	800a0fc <_dtoa_r+0x25c>
 800a14a:	bf00      	nop
 800a14c:	f3af 8000 	nop.w
 800a150:	636f4361 	.word	0x636f4361
 800a154:	3fd287a7 	.word	0x3fd287a7
 800a158:	8b60c8b3 	.word	0x8b60c8b3
 800a15c:	3fc68a28 	.word	0x3fc68a28
 800a160:	509f79fb 	.word	0x509f79fb
 800a164:	3fd34413 	.word	0x3fd34413
 800a168:	0800d4fe 	.word	0x0800d4fe
 800a16c:	0800d515 	.word	0x0800d515
 800a170:	7ff00000 	.word	0x7ff00000
 800a174:	0800d4c9 	.word	0x0800d4c9
 800a178:	3ff80000 	.word	0x3ff80000
 800a17c:	0800d610 	.word	0x0800d610
 800a180:	0800d56d 	.word	0x0800d56d
 800a184:	0800d4fa 	.word	0x0800d4fa
 800a188:	0800d4c8 	.word	0x0800d4c8
 800a18c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a190:	6018      	str	r0, [r3, #0]
 800a192:	9b07      	ldr	r3, [sp, #28]
 800a194:	2b0e      	cmp	r3, #14
 800a196:	f200 80a4 	bhi.w	800a2e2 <_dtoa_r+0x442>
 800a19a:	2c00      	cmp	r4, #0
 800a19c:	f000 80a1 	beq.w	800a2e2 <_dtoa_r+0x442>
 800a1a0:	2f00      	cmp	r7, #0
 800a1a2:	dd33      	ble.n	800a20c <_dtoa_r+0x36c>
 800a1a4:	4bad      	ldr	r3, [pc, #692]	@ (800a45c <_dtoa_r+0x5bc>)
 800a1a6:	f007 020f 	and.w	r2, r7, #15
 800a1aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1ae:	ed93 7b00 	vldr	d7, [r3]
 800a1b2:	05f8      	lsls	r0, r7, #23
 800a1b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a1b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a1bc:	d516      	bpl.n	800a1ec <_dtoa_r+0x34c>
 800a1be:	4ba8      	ldr	r3, [pc, #672]	@ (800a460 <_dtoa_r+0x5c0>)
 800a1c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a1c8:	f7f6 fb68 	bl	800089c <__aeabi_ddiv>
 800a1cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1d0:	f004 040f 	and.w	r4, r4, #15
 800a1d4:	2603      	movs	r6, #3
 800a1d6:	4da2      	ldr	r5, [pc, #648]	@ (800a460 <_dtoa_r+0x5c0>)
 800a1d8:	b954      	cbnz	r4, 800a1f0 <_dtoa_r+0x350>
 800a1da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1e2:	f7f6 fb5b 	bl	800089c <__aeabi_ddiv>
 800a1e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1ea:	e028      	b.n	800a23e <_dtoa_r+0x39e>
 800a1ec:	2602      	movs	r6, #2
 800a1ee:	e7f2      	b.n	800a1d6 <_dtoa_r+0x336>
 800a1f0:	07e1      	lsls	r1, r4, #31
 800a1f2:	d508      	bpl.n	800a206 <_dtoa_r+0x366>
 800a1f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a1f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a1fc:	f7f6 fa24 	bl	8000648 <__aeabi_dmul>
 800a200:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a204:	3601      	adds	r6, #1
 800a206:	1064      	asrs	r4, r4, #1
 800a208:	3508      	adds	r5, #8
 800a20a:	e7e5      	b.n	800a1d8 <_dtoa_r+0x338>
 800a20c:	f000 80d2 	beq.w	800a3b4 <_dtoa_r+0x514>
 800a210:	427c      	negs	r4, r7
 800a212:	4b92      	ldr	r3, [pc, #584]	@ (800a45c <_dtoa_r+0x5bc>)
 800a214:	4d92      	ldr	r5, [pc, #584]	@ (800a460 <_dtoa_r+0x5c0>)
 800a216:	f004 020f 	and.w	r2, r4, #15
 800a21a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a222:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a226:	f7f6 fa0f 	bl	8000648 <__aeabi_dmul>
 800a22a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a22e:	1124      	asrs	r4, r4, #4
 800a230:	2300      	movs	r3, #0
 800a232:	2602      	movs	r6, #2
 800a234:	2c00      	cmp	r4, #0
 800a236:	f040 80b2 	bne.w	800a39e <_dtoa_r+0x4fe>
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d1d3      	bne.n	800a1e6 <_dtoa_r+0x346>
 800a23e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a240:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a244:	2b00      	cmp	r3, #0
 800a246:	f000 80b7 	beq.w	800a3b8 <_dtoa_r+0x518>
 800a24a:	4b86      	ldr	r3, [pc, #536]	@ (800a464 <_dtoa_r+0x5c4>)
 800a24c:	2200      	movs	r2, #0
 800a24e:	4620      	mov	r0, r4
 800a250:	4629      	mov	r1, r5
 800a252:	f7f6 fc6b 	bl	8000b2c <__aeabi_dcmplt>
 800a256:	2800      	cmp	r0, #0
 800a258:	f000 80ae 	beq.w	800a3b8 <_dtoa_r+0x518>
 800a25c:	9b07      	ldr	r3, [sp, #28]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	f000 80aa 	beq.w	800a3b8 <_dtoa_r+0x518>
 800a264:	9b00      	ldr	r3, [sp, #0]
 800a266:	2b00      	cmp	r3, #0
 800a268:	dd37      	ble.n	800a2da <_dtoa_r+0x43a>
 800a26a:	1e7b      	subs	r3, r7, #1
 800a26c:	9304      	str	r3, [sp, #16]
 800a26e:	4620      	mov	r0, r4
 800a270:	4b7d      	ldr	r3, [pc, #500]	@ (800a468 <_dtoa_r+0x5c8>)
 800a272:	2200      	movs	r2, #0
 800a274:	4629      	mov	r1, r5
 800a276:	f7f6 f9e7 	bl	8000648 <__aeabi_dmul>
 800a27a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a27e:	9c00      	ldr	r4, [sp, #0]
 800a280:	3601      	adds	r6, #1
 800a282:	4630      	mov	r0, r6
 800a284:	f7f6 f976 	bl	8000574 <__aeabi_i2d>
 800a288:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a28c:	f7f6 f9dc 	bl	8000648 <__aeabi_dmul>
 800a290:	4b76      	ldr	r3, [pc, #472]	@ (800a46c <_dtoa_r+0x5cc>)
 800a292:	2200      	movs	r2, #0
 800a294:	f7f6 f822 	bl	80002dc <__adddf3>
 800a298:	4605      	mov	r5, r0
 800a29a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a29e:	2c00      	cmp	r4, #0
 800a2a0:	f040 808d 	bne.w	800a3be <_dtoa_r+0x51e>
 800a2a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2a8:	4b71      	ldr	r3, [pc, #452]	@ (800a470 <_dtoa_r+0x5d0>)
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	f7f6 f814 	bl	80002d8 <__aeabi_dsub>
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	460b      	mov	r3, r1
 800a2b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a2b8:	462a      	mov	r2, r5
 800a2ba:	4633      	mov	r3, r6
 800a2bc:	f7f6 fc54 	bl	8000b68 <__aeabi_dcmpgt>
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	f040 828b 	bne.w	800a7dc <_dtoa_r+0x93c>
 800a2c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2ca:	462a      	mov	r2, r5
 800a2cc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a2d0:	f7f6 fc2c 	bl	8000b2c <__aeabi_dcmplt>
 800a2d4:	2800      	cmp	r0, #0
 800a2d6:	f040 8128 	bne.w	800a52a <_dtoa_r+0x68a>
 800a2da:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a2de:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a2e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	f2c0 815a 	blt.w	800a59e <_dtoa_r+0x6fe>
 800a2ea:	2f0e      	cmp	r7, #14
 800a2ec:	f300 8157 	bgt.w	800a59e <_dtoa_r+0x6fe>
 800a2f0:	4b5a      	ldr	r3, [pc, #360]	@ (800a45c <_dtoa_r+0x5bc>)
 800a2f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a2f6:	ed93 7b00 	vldr	d7, [r3]
 800a2fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	ed8d 7b00 	vstr	d7, [sp]
 800a302:	da03      	bge.n	800a30c <_dtoa_r+0x46c>
 800a304:	9b07      	ldr	r3, [sp, #28]
 800a306:	2b00      	cmp	r3, #0
 800a308:	f340 8101 	ble.w	800a50e <_dtoa_r+0x66e>
 800a30c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a310:	4656      	mov	r6, sl
 800a312:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a316:	4620      	mov	r0, r4
 800a318:	4629      	mov	r1, r5
 800a31a:	f7f6 fabf 	bl	800089c <__aeabi_ddiv>
 800a31e:	f7f6 fc43 	bl	8000ba8 <__aeabi_d2iz>
 800a322:	4680      	mov	r8, r0
 800a324:	f7f6 f926 	bl	8000574 <__aeabi_i2d>
 800a328:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a32c:	f7f6 f98c 	bl	8000648 <__aeabi_dmul>
 800a330:	4602      	mov	r2, r0
 800a332:	460b      	mov	r3, r1
 800a334:	4620      	mov	r0, r4
 800a336:	4629      	mov	r1, r5
 800a338:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a33c:	f7f5 ffcc 	bl	80002d8 <__aeabi_dsub>
 800a340:	f806 4b01 	strb.w	r4, [r6], #1
 800a344:	9d07      	ldr	r5, [sp, #28]
 800a346:	eba6 040a 	sub.w	r4, r6, sl
 800a34a:	42a5      	cmp	r5, r4
 800a34c:	4602      	mov	r2, r0
 800a34e:	460b      	mov	r3, r1
 800a350:	f040 8117 	bne.w	800a582 <_dtoa_r+0x6e2>
 800a354:	f7f5 ffc2 	bl	80002dc <__adddf3>
 800a358:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a35c:	4604      	mov	r4, r0
 800a35e:	460d      	mov	r5, r1
 800a360:	f7f6 fc02 	bl	8000b68 <__aeabi_dcmpgt>
 800a364:	2800      	cmp	r0, #0
 800a366:	f040 80f9 	bne.w	800a55c <_dtoa_r+0x6bc>
 800a36a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a36e:	4620      	mov	r0, r4
 800a370:	4629      	mov	r1, r5
 800a372:	f7f6 fbd1 	bl	8000b18 <__aeabi_dcmpeq>
 800a376:	b118      	cbz	r0, 800a380 <_dtoa_r+0x4e0>
 800a378:	f018 0f01 	tst.w	r8, #1
 800a37c:	f040 80ee 	bne.w	800a55c <_dtoa_r+0x6bc>
 800a380:	4649      	mov	r1, r9
 800a382:	4658      	mov	r0, fp
 800a384:	f000 fc90 	bl	800aca8 <_Bfree>
 800a388:	2300      	movs	r3, #0
 800a38a:	7033      	strb	r3, [r6, #0]
 800a38c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a38e:	3701      	adds	r7, #1
 800a390:	601f      	str	r7, [r3, #0]
 800a392:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a394:	2b00      	cmp	r3, #0
 800a396:	f000 831d 	beq.w	800a9d4 <_dtoa_r+0xb34>
 800a39a:	601e      	str	r6, [r3, #0]
 800a39c:	e31a      	b.n	800a9d4 <_dtoa_r+0xb34>
 800a39e:	07e2      	lsls	r2, r4, #31
 800a3a0:	d505      	bpl.n	800a3ae <_dtoa_r+0x50e>
 800a3a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a3a6:	f7f6 f94f 	bl	8000648 <__aeabi_dmul>
 800a3aa:	3601      	adds	r6, #1
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	1064      	asrs	r4, r4, #1
 800a3b0:	3508      	adds	r5, #8
 800a3b2:	e73f      	b.n	800a234 <_dtoa_r+0x394>
 800a3b4:	2602      	movs	r6, #2
 800a3b6:	e742      	b.n	800a23e <_dtoa_r+0x39e>
 800a3b8:	9c07      	ldr	r4, [sp, #28]
 800a3ba:	9704      	str	r7, [sp, #16]
 800a3bc:	e761      	b.n	800a282 <_dtoa_r+0x3e2>
 800a3be:	4b27      	ldr	r3, [pc, #156]	@ (800a45c <_dtoa_r+0x5bc>)
 800a3c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a3c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a3c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a3ca:	4454      	add	r4, sl
 800a3cc:	2900      	cmp	r1, #0
 800a3ce:	d053      	beq.n	800a478 <_dtoa_r+0x5d8>
 800a3d0:	4928      	ldr	r1, [pc, #160]	@ (800a474 <_dtoa_r+0x5d4>)
 800a3d2:	2000      	movs	r0, #0
 800a3d4:	f7f6 fa62 	bl	800089c <__aeabi_ddiv>
 800a3d8:	4633      	mov	r3, r6
 800a3da:	462a      	mov	r2, r5
 800a3dc:	f7f5 ff7c 	bl	80002d8 <__aeabi_dsub>
 800a3e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a3e4:	4656      	mov	r6, sl
 800a3e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3ea:	f7f6 fbdd 	bl	8000ba8 <__aeabi_d2iz>
 800a3ee:	4605      	mov	r5, r0
 800a3f0:	f7f6 f8c0 	bl	8000574 <__aeabi_i2d>
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	460b      	mov	r3, r1
 800a3f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3fc:	f7f5 ff6c 	bl	80002d8 <__aeabi_dsub>
 800a400:	3530      	adds	r5, #48	@ 0x30
 800a402:	4602      	mov	r2, r0
 800a404:	460b      	mov	r3, r1
 800a406:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a40a:	f806 5b01 	strb.w	r5, [r6], #1
 800a40e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a412:	f7f6 fb8b 	bl	8000b2c <__aeabi_dcmplt>
 800a416:	2800      	cmp	r0, #0
 800a418:	d171      	bne.n	800a4fe <_dtoa_r+0x65e>
 800a41a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a41e:	4911      	ldr	r1, [pc, #68]	@ (800a464 <_dtoa_r+0x5c4>)
 800a420:	2000      	movs	r0, #0
 800a422:	f7f5 ff59 	bl	80002d8 <__aeabi_dsub>
 800a426:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a42a:	f7f6 fb7f 	bl	8000b2c <__aeabi_dcmplt>
 800a42e:	2800      	cmp	r0, #0
 800a430:	f040 8095 	bne.w	800a55e <_dtoa_r+0x6be>
 800a434:	42a6      	cmp	r6, r4
 800a436:	f43f af50 	beq.w	800a2da <_dtoa_r+0x43a>
 800a43a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a43e:	4b0a      	ldr	r3, [pc, #40]	@ (800a468 <_dtoa_r+0x5c8>)
 800a440:	2200      	movs	r2, #0
 800a442:	f7f6 f901 	bl	8000648 <__aeabi_dmul>
 800a446:	4b08      	ldr	r3, [pc, #32]	@ (800a468 <_dtoa_r+0x5c8>)
 800a448:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a44c:	2200      	movs	r2, #0
 800a44e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a452:	f7f6 f8f9 	bl	8000648 <__aeabi_dmul>
 800a456:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a45a:	e7c4      	b.n	800a3e6 <_dtoa_r+0x546>
 800a45c:	0800d610 	.word	0x0800d610
 800a460:	0800d5e8 	.word	0x0800d5e8
 800a464:	3ff00000 	.word	0x3ff00000
 800a468:	40240000 	.word	0x40240000
 800a46c:	401c0000 	.word	0x401c0000
 800a470:	40140000 	.word	0x40140000
 800a474:	3fe00000 	.word	0x3fe00000
 800a478:	4631      	mov	r1, r6
 800a47a:	4628      	mov	r0, r5
 800a47c:	f7f6 f8e4 	bl	8000648 <__aeabi_dmul>
 800a480:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a484:	9415      	str	r4, [sp, #84]	@ 0x54
 800a486:	4656      	mov	r6, sl
 800a488:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a48c:	f7f6 fb8c 	bl	8000ba8 <__aeabi_d2iz>
 800a490:	4605      	mov	r5, r0
 800a492:	f7f6 f86f 	bl	8000574 <__aeabi_i2d>
 800a496:	4602      	mov	r2, r0
 800a498:	460b      	mov	r3, r1
 800a49a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a49e:	f7f5 ff1b 	bl	80002d8 <__aeabi_dsub>
 800a4a2:	3530      	adds	r5, #48	@ 0x30
 800a4a4:	f806 5b01 	strb.w	r5, [r6], #1
 800a4a8:	4602      	mov	r2, r0
 800a4aa:	460b      	mov	r3, r1
 800a4ac:	42a6      	cmp	r6, r4
 800a4ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a4b2:	f04f 0200 	mov.w	r2, #0
 800a4b6:	d124      	bne.n	800a502 <_dtoa_r+0x662>
 800a4b8:	4bac      	ldr	r3, [pc, #688]	@ (800a76c <_dtoa_r+0x8cc>)
 800a4ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a4be:	f7f5 ff0d 	bl	80002dc <__adddf3>
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4ca:	f7f6 fb4d 	bl	8000b68 <__aeabi_dcmpgt>
 800a4ce:	2800      	cmp	r0, #0
 800a4d0:	d145      	bne.n	800a55e <_dtoa_r+0x6be>
 800a4d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a4d6:	49a5      	ldr	r1, [pc, #660]	@ (800a76c <_dtoa_r+0x8cc>)
 800a4d8:	2000      	movs	r0, #0
 800a4da:	f7f5 fefd 	bl	80002d8 <__aeabi_dsub>
 800a4de:	4602      	mov	r2, r0
 800a4e0:	460b      	mov	r3, r1
 800a4e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4e6:	f7f6 fb21 	bl	8000b2c <__aeabi_dcmplt>
 800a4ea:	2800      	cmp	r0, #0
 800a4ec:	f43f aef5 	beq.w	800a2da <_dtoa_r+0x43a>
 800a4f0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a4f2:	1e73      	subs	r3, r6, #1
 800a4f4:	9315      	str	r3, [sp, #84]	@ 0x54
 800a4f6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a4fa:	2b30      	cmp	r3, #48	@ 0x30
 800a4fc:	d0f8      	beq.n	800a4f0 <_dtoa_r+0x650>
 800a4fe:	9f04      	ldr	r7, [sp, #16]
 800a500:	e73e      	b.n	800a380 <_dtoa_r+0x4e0>
 800a502:	4b9b      	ldr	r3, [pc, #620]	@ (800a770 <_dtoa_r+0x8d0>)
 800a504:	f7f6 f8a0 	bl	8000648 <__aeabi_dmul>
 800a508:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a50c:	e7bc      	b.n	800a488 <_dtoa_r+0x5e8>
 800a50e:	d10c      	bne.n	800a52a <_dtoa_r+0x68a>
 800a510:	4b98      	ldr	r3, [pc, #608]	@ (800a774 <_dtoa_r+0x8d4>)
 800a512:	2200      	movs	r2, #0
 800a514:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a518:	f7f6 f896 	bl	8000648 <__aeabi_dmul>
 800a51c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a520:	f7f6 fb18 	bl	8000b54 <__aeabi_dcmpge>
 800a524:	2800      	cmp	r0, #0
 800a526:	f000 8157 	beq.w	800a7d8 <_dtoa_r+0x938>
 800a52a:	2400      	movs	r4, #0
 800a52c:	4625      	mov	r5, r4
 800a52e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a530:	43db      	mvns	r3, r3
 800a532:	9304      	str	r3, [sp, #16]
 800a534:	4656      	mov	r6, sl
 800a536:	2700      	movs	r7, #0
 800a538:	4621      	mov	r1, r4
 800a53a:	4658      	mov	r0, fp
 800a53c:	f000 fbb4 	bl	800aca8 <_Bfree>
 800a540:	2d00      	cmp	r5, #0
 800a542:	d0dc      	beq.n	800a4fe <_dtoa_r+0x65e>
 800a544:	b12f      	cbz	r7, 800a552 <_dtoa_r+0x6b2>
 800a546:	42af      	cmp	r7, r5
 800a548:	d003      	beq.n	800a552 <_dtoa_r+0x6b2>
 800a54a:	4639      	mov	r1, r7
 800a54c:	4658      	mov	r0, fp
 800a54e:	f000 fbab 	bl	800aca8 <_Bfree>
 800a552:	4629      	mov	r1, r5
 800a554:	4658      	mov	r0, fp
 800a556:	f000 fba7 	bl	800aca8 <_Bfree>
 800a55a:	e7d0      	b.n	800a4fe <_dtoa_r+0x65e>
 800a55c:	9704      	str	r7, [sp, #16]
 800a55e:	4633      	mov	r3, r6
 800a560:	461e      	mov	r6, r3
 800a562:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a566:	2a39      	cmp	r2, #57	@ 0x39
 800a568:	d107      	bne.n	800a57a <_dtoa_r+0x6da>
 800a56a:	459a      	cmp	sl, r3
 800a56c:	d1f8      	bne.n	800a560 <_dtoa_r+0x6c0>
 800a56e:	9a04      	ldr	r2, [sp, #16]
 800a570:	3201      	adds	r2, #1
 800a572:	9204      	str	r2, [sp, #16]
 800a574:	2230      	movs	r2, #48	@ 0x30
 800a576:	f88a 2000 	strb.w	r2, [sl]
 800a57a:	781a      	ldrb	r2, [r3, #0]
 800a57c:	3201      	adds	r2, #1
 800a57e:	701a      	strb	r2, [r3, #0]
 800a580:	e7bd      	b.n	800a4fe <_dtoa_r+0x65e>
 800a582:	4b7b      	ldr	r3, [pc, #492]	@ (800a770 <_dtoa_r+0x8d0>)
 800a584:	2200      	movs	r2, #0
 800a586:	f7f6 f85f 	bl	8000648 <__aeabi_dmul>
 800a58a:	2200      	movs	r2, #0
 800a58c:	2300      	movs	r3, #0
 800a58e:	4604      	mov	r4, r0
 800a590:	460d      	mov	r5, r1
 800a592:	f7f6 fac1 	bl	8000b18 <__aeabi_dcmpeq>
 800a596:	2800      	cmp	r0, #0
 800a598:	f43f aebb 	beq.w	800a312 <_dtoa_r+0x472>
 800a59c:	e6f0      	b.n	800a380 <_dtoa_r+0x4e0>
 800a59e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a5a0:	2a00      	cmp	r2, #0
 800a5a2:	f000 80db 	beq.w	800a75c <_dtoa_r+0x8bc>
 800a5a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5a8:	2a01      	cmp	r2, #1
 800a5aa:	f300 80bf 	bgt.w	800a72c <_dtoa_r+0x88c>
 800a5ae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a5b0:	2a00      	cmp	r2, #0
 800a5b2:	f000 80b7 	beq.w	800a724 <_dtoa_r+0x884>
 800a5b6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a5ba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a5bc:	4646      	mov	r6, r8
 800a5be:	9a08      	ldr	r2, [sp, #32]
 800a5c0:	2101      	movs	r1, #1
 800a5c2:	441a      	add	r2, r3
 800a5c4:	4658      	mov	r0, fp
 800a5c6:	4498      	add	r8, r3
 800a5c8:	9208      	str	r2, [sp, #32]
 800a5ca:	f000 fc6b 	bl	800aea4 <__i2b>
 800a5ce:	4605      	mov	r5, r0
 800a5d0:	b15e      	cbz	r6, 800a5ea <_dtoa_r+0x74a>
 800a5d2:	9b08      	ldr	r3, [sp, #32]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	dd08      	ble.n	800a5ea <_dtoa_r+0x74a>
 800a5d8:	42b3      	cmp	r3, r6
 800a5da:	9a08      	ldr	r2, [sp, #32]
 800a5dc:	bfa8      	it	ge
 800a5de:	4633      	movge	r3, r6
 800a5e0:	eba8 0803 	sub.w	r8, r8, r3
 800a5e4:	1af6      	subs	r6, r6, r3
 800a5e6:	1ad3      	subs	r3, r2, r3
 800a5e8:	9308      	str	r3, [sp, #32]
 800a5ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5ec:	b1f3      	cbz	r3, 800a62c <_dtoa_r+0x78c>
 800a5ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	f000 80b7 	beq.w	800a764 <_dtoa_r+0x8c4>
 800a5f6:	b18c      	cbz	r4, 800a61c <_dtoa_r+0x77c>
 800a5f8:	4629      	mov	r1, r5
 800a5fa:	4622      	mov	r2, r4
 800a5fc:	4658      	mov	r0, fp
 800a5fe:	f000 fd11 	bl	800b024 <__pow5mult>
 800a602:	464a      	mov	r2, r9
 800a604:	4601      	mov	r1, r0
 800a606:	4605      	mov	r5, r0
 800a608:	4658      	mov	r0, fp
 800a60a:	f000 fc61 	bl	800aed0 <__multiply>
 800a60e:	4649      	mov	r1, r9
 800a610:	9004      	str	r0, [sp, #16]
 800a612:	4658      	mov	r0, fp
 800a614:	f000 fb48 	bl	800aca8 <_Bfree>
 800a618:	9b04      	ldr	r3, [sp, #16]
 800a61a:	4699      	mov	r9, r3
 800a61c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a61e:	1b1a      	subs	r2, r3, r4
 800a620:	d004      	beq.n	800a62c <_dtoa_r+0x78c>
 800a622:	4649      	mov	r1, r9
 800a624:	4658      	mov	r0, fp
 800a626:	f000 fcfd 	bl	800b024 <__pow5mult>
 800a62a:	4681      	mov	r9, r0
 800a62c:	2101      	movs	r1, #1
 800a62e:	4658      	mov	r0, fp
 800a630:	f000 fc38 	bl	800aea4 <__i2b>
 800a634:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a636:	4604      	mov	r4, r0
 800a638:	2b00      	cmp	r3, #0
 800a63a:	f000 81cf 	beq.w	800a9dc <_dtoa_r+0xb3c>
 800a63e:	461a      	mov	r2, r3
 800a640:	4601      	mov	r1, r0
 800a642:	4658      	mov	r0, fp
 800a644:	f000 fcee 	bl	800b024 <__pow5mult>
 800a648:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a64a:	2b01      	cmp	r3, #1
 800a64c:	4604      	mov	r4, r0
 800a64e:	f300 8095 	bgt.w	800a77c <_dtoa_r+0x8dc>
 800a652:	9b02      	ldr	r3, [sp, #8]
 800a654:	2b00      	cmp	r3, #0
 800a656:	f040 8087 	bne.w	800a768 <_dtoa_r+0x8c8>
 800a65a:	9b03      	ldr	r3, [sp, #12]
 800a65c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a660:	2b00      	cmp	r3, #0
 800a662:	f040 8089 	bne.w	800a778 <_dtoa_r+0x8d8>
 800a666:	9b03      	ldr	r3, [sp, #12]
 800a668:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a66c:	0d1b      	lsrs	r3, r3, #20
 800a66e:	051b      	lsls	r3, r3, #20
 800a670:	b12b      	cbz	r3, 800a67e <_dtoa_r+0x7de>
 800a672:	9b08      	ldr	r3, [sp, #32]
 800a674:	3301      	adds	r3, #1
 800a676:	9308      	str	r3, [sp, #32]
 800a678:	f108 0801 	add.w	r8, r8, #1
 800a67c:	2301      	movs	r3, #1
 800a67e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a680:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a682:	2b00      	cmp	r3, #0
 800a684:	f000 81b0 	beq.w	800a9e8 <_dtoa_r+0xb48>
 800a688:	6923      	ldr	r3, [r4, #16]
 800a68a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a68e:	6918      	ldr	r0, [r3, #16]
 800a690:	f000 fbbc 	bl	800ae0c <__hi0bits>
 800a694:	f1c0 0020 	rsb	r0, r0, #32
 800a698:	9b08      	ldr	r3, [sp, #32]
 800a69a:	4418      	add	r0, r3
 800a69c:	f010 001f 	ands.w	r0, r0, #31
 800a6a0:	d077      	beq.n	800a792 <_dtoa_r+0x8f2>
 800a6a2:	f1c0 0320 	rsb	r3, r0, #32
 800a6a6:	2b04      	cmp	r3, #4
 800a6a8:	dd6b      	ble.n	800a782 <_dtoa_r+0x8e2>
 800a6aa:	9b08      	ldr	r3, [sp, #32]
 800a6ac:	f1c0 001c 	rsb	r0, r0, #28
 800a6b0:	4403      	add	r3, r0
 800a6b2:	4480      	add	r8, r0
 800a6b4:	4406      	add	r6, r0
 800a6b6:	9308      	str	r3, [sp, #32]
 800a6b8:	f1b8 0f00 	cmp.w	r8, #0
 800a6bc:	dd05      	ble.n	800a6ca <_dtoa_r+0x82a>
 800a6be:	4649      	mov	r1, r9
 800a6c0:	4642      	mov	r2, r8
 800a6c2:	4658      	mov	r0, fp
 800a6c4:	f000 fd08 	bl	800b0d8 <__lshift>
 800a6c8:	4681      	mov	r9, r0
 800a6ca:	9b08      	ldr	r3, [sp, #32]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	dd05      	ble.n	800a6dc <_dtoa_r+0x83c>
 800a6d0:	4621      	mov	r1, r4
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	4658      	mov	r0, fp
 800a6d6:	f000 fcff 	bl	800b0d8 <__lshift>
 800a6da:	4604      	mov	r4, r0
 800a6dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d059      	beq.n	800a796 <_dtoa_r+0x8f6>
 800a6e2:	4621      	mov	r1, r4
 800a6e4:	4648      	mov	r0, r9
 800a6e6:	f000 fd63 	bl	800b1b0 <__mcmp>
 800a6ea:	2800      	cmp	r0, #0
 800a6ec:	da53      	bge.n	800a796 <_dtoa_r+0x8f6>
 800a6ee:	1e7b      	subs	r3, r7, #1
 800a6f0:	9304      	str	r3, [sp, #16]
 800a6f2:	4649      	mov	r1, r9
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	220a      	movs	r2, #10
 800a6f8:	4658      	mov	r0, fp
 800a6fa:	f000 faf7 	bl	800acec <__multadd>
 800a6fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a700:	4681      	mov	r9, r0
 800a702:	2b00      	cmp	r3, #0
 800a704:	f000 8172 	beq.w	800a9ec <_dtoa_r+0xb4c>
 800a708:	2300      	movs	r3, #0
 800a70a:	4629      	mov	r1, r5
 800a70c:	220a      	movs	r2, #10
 800a70e:	4658      	mov	r0, fp
 800a710:	f000 faec 	bl	800acec <__multadd>
 800a714:	9b00      	ldr	r3, [sp, #0]
 800a716:	2b00      	cmp	r3, #0
 800a718:	4605      	mov	r5, r0
 800a71a:	dc67      	bgt.n	800a7ec <_dtoa_r+0x94c>
 800a71c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a71e:	2b02      	cmp	r3, #2
 800a720:	dc41      	bgt.n	800a7a6 <_dtoa_r+0x906>
 800a722:	e063      	b.n	800a7ec <_dtoa_r+0x94c>
 800a724:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a726:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a72a:	e746      	b.n	800a5ba <_dtoa_r+0x71a>
 800a72c:	9b07      	ldr	r3, [sp, #28]
 800a72e:	1e5c      	subs	r4, r3, #1
 800a730:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a732:	42a3      	cmp	r3, r4
 800a734:	bfbf      	itttt	lt
 800a736:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a738:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a73a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a73c:	1ae3      	sublt	r3, r4, r3
 800a73e:	bfb4      	ite	lt
 800a740:	18d2      	addlt	r2, r2, r3
 800a742:	1b1c      	subge	r4, r3, r4
 800a744:	9b07      	ldr	r3, [sp, #28]
 800a746:	bfbc      	itt	lt
 800a748:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a74a:	2400      	movlt	r4, #0
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	bfb5      	itete	lt
 800a750:	eba8 0603 	sublt.w	r6, r8, r3
 800a754:	9b07      	ldrge	r3, [sp, #28]
 800a756:	2300      	movlt	r3, #0
 800a758:	4646      	movge	r6, r8
 800a75a:	e730      	b.n	800a5be <_dtoa_r+0x71e>
 800a75c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a75e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a760:	4646      	mov	r6, r8
 800a762:	e735      	b.n	800a5d0 <_dtoa_r+0x730>
 800a764:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a766:	e75c      	b.n	800a622 <_dtoa_r+0x782>
 800a768:	2300      	movs	r3, #0
 800a76a:	e788      	b.n	800a67e <_dtoa_r+0x7de>
 800a76c:	3fe00000 	.word	0x3fe00000
 800a770:	40240000 	.word	0x40240000
 800a774:	40140000 	.word	0x40140000
 800a778:	9b02      	ldr	r3, [sp, #8]
 800a77a:	e780      	b.n	800a67e <_dtoa_r+0x7de>
 800a77c:	2300      	movs	r3, #0
 800a77e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a780:	e782      	b.n	800a688 <_dtoa_r+0x7e8>
 800a782:	d099      	beq.n	800a6b8 <_dtoa_r+0x818>
 800a784:	9a08      	ldr	r2, [sp, #32]
 800a786:	331c      	adds	r3, #28
 800a788:	441a      	add	r2, r3
 800a78a:	4498      	add	r8, r3
 800a78c:	441e      	add	r6, r3
 800a78e:	9208      	str	r2, [sp, #32]
 800a790:	e792      	b.n	800a6b8 <_dtoa_r+0x818>
 800a792:	4603      	mov	r3, r0
 800a794:	e7f6      	b.n	800a784 <_dtoa_r+0x8e4>
 800a796:	9b07      	ldr	r3, [sp, #28]
 800a798:	9704      	str	r7, [sp, #16]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	dc20      	bgt.n	800a7e0 <_dtoa_r+0x940>
 800a79e:	9300      	str	r3, [sp, #0]
 800a7a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7a2:	2b02      	cmp	r3, #2
 800a7a4:	dd1e      	ble.n	800a7e4 <_dtoa_r+0x944>
 800a7a6:	9b00      	ldr	r3, [sp, #0]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	f47f aec0 	bne.w	800a52e <_dtoa_r+0x68e>
 800a7ae:	4621      	mov	r1, r4
 800a7b0:	2205      	movs	r2, #5
 800a7b2:	4658      	mov	r0, fp
 800a7b4:	f000 fa9a 	bl	800acec <__multadd>
 800a7b8:	4601      	mov	r1, r0
 800a7ba:	4604      	mov	r4, r0
 800a7bc:	4648      	mov	r0, r9
 800a7be:	f000 fcf7 	bl	800b1b0 <__mcmp>
 800a7c2:	2800      	cmp	r0, #0
 800a7c4:	f77f aeb3 	ble.w	800a52e <_dtoa_r+0x68e>
 800a7c8:	4656      	mov	r6, sl
 800a7ca:	2331      	movs	r3, #49	@ 0x31
 800a7cc:	f806 3b01 	strb.w	r3, [r6], #1
 800a7d0:	9b04      	ldr	r3, [sp, #16]
 800a7d2:	3301      	adds	r3, #1
 800a7d4:	9304      	str	r3, [sp, #16]
 800a7d6:	e6ae      	b.n	800a536 <_dtoa_r+0x696>
 800a7d8:	9c07      	ldr	r4, [sp, #28]
 800a7da:	9704      	str	r7, [sp, #16]
 800a7dc:	4625      	mov	r5, r4
 800a7de:	e7f3      	b.n	800a7c8 <_dtoa_r+0x928>
 800a7e0:	9b07      	ldr	r3, [sp, #28]
 800a7e2:	9300      	str	r3, [sp, #0]
 800a7e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	f000 8104 	beq.w	800a9f4 <_dtoa_r+0xb54>
 800a7ec:	2e00      	cmp	r6, #0
 800a7ee:	dd05      	ble.n	800a7fc <_dtoa_r+0x95c>
 800a7f0:	4629      	mov	r1, r5
 800a7f2:	4632      	mov	r2, r6
 800a7f4:	4658      	mov	r0, fp
 800a7f6:	f000 fc6f 	bl	800b0d8 <__lshift>
 800a7fa:	4605      	mov	r5, r0
 800a7fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d05a      	beq.n	800a8b8 <_dtoa_r+0xa18>
 800a802:	6869      	ldr	r1, [r5, #4]
 800a804:	4658      	mov	r0, fp
 800a806:	f000 fa0f 	bl	800ac28 <_Balloc>
 800a80a:	4606      	mov	r6, r0
 800a80c:	b928      	cbnz	r0, 800a81a <_dtoa_r+0x97a>
 800a80e:	4b84      	ldr	r3, [pc, #528]	@ (800aa20 <_dtoa_r+0xb80>)
 800a810:	4602      	mov	r2, r0
 800a812:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a816:	f7ff bb5a 	b.w	8009ece <_dtoa_r+0x2e>
 800a81a:	692a      	ldr	r2, [r5, #16]
 800a81c:	3202      	adds	r2, #2
 800a81e:	0092      	lsls	r2, r2, #2
 800a820:	f105 010c 	add.w	r1, r5, #12
 800a824:	300c      	adds	r0, #12
 800a826:	f7ff fa9e 	bl	8009d66 <memcpy>
 800a82a:	2201      	movs	r2, #1
 800a82c:	4631      	mov	r1, r6
 800a82e:	4658      	mov	r0, fp
 800a830:	f000 fc52 	bl	800b0d8 <__lshift>
 800a834:	f10a 0301 	add.w	r3, sl, #1
 800a838:	9307      	str	r3, [sp, #28]
 800a83a:	9b00      	ldr	r3, [sp, #0]
 800a83c:	4453      	add	r3, sl
 800a83e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a840:	9b02      	ldr	r3, [sp, #8]
 800a842:	f003 0301 	and.w	r3, r3, #1
 800a846:	462f      	mov	r7, r5
 800a848:	930a      	str	r3, [sp, #40]	@ 0x28
 800a84a:	4605      	mov	r5, r0
 800a84c:	9b07      	ldr	r3, [sp, #28]
 800a84e:	4621      	mov	r1, r4
 800a850:	3b01      	subs	r3, #1
 800a852:	4648      	mov	r0, r9
 800a854:	9300      	str	r3, [sp, #0]
 800a856:	f7ff fa9b 	bl	8009d90 <quorem>
 800a85a:	4639      	mov	r1, r7
 800a85c:	9002      	str	r0, [sp, #8]
 800a85e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a862:	4648      	mov	r0, r9
 800a864:	f000 fca4 	bl	800b1b0 <__mcmp>
 800a868:	462a      	mov	r2, r5
 800a86a:	9008      	str	r0, [sp, #32]
 800a86c:	4621      	mov	r1, r4
 800a86e:	4658      	mov	r0, fp
 800a870:	f000 fcba 	bl	800b1e8 <__mdiff>
 800a874:	68c2      	ldr	r2, [r0, #12]
 800a876:	4606      	mov	r6, r0
 800a878:	bb02      	cbnz	r2, 800a8bc <_dtoa_r+0xa1c>
 800a87a:	4601      	mov	r1, r0
 800a87c:	4648      	mov	r0, r9
 800a87e:	f000 fc97 	bl	800b1b0 <__mcmp>
 800a882:	4602      	mov	r2, r0
 800a884:	4631      	mov	r1, r6
 800a886:	4658      	mov	r0, fp
 800a888:	920e      	str	r2, [sp, #56]	@ 0x38
 800a88a:	f000 fa0d 	bl	800aca8 <_Bfree>
 800a88e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a890:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a892:	9e07      	ldr	r6, [sp, #28]
 800a894:	ea43 0102 	orr.w	r1, r3, r2
 800a898:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a89a:	4319      	orrs	r1, r3
 800a89c:	d110      	bne.n	800a8c0 <_dtoa_r+0xa20>
 800a89e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a8a2:	d029      	beq.n	800a8f8 <_dtoa_r+0xa58>
 800a8a4:	9b08      	ldr	r3, [sp, #32]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	dd02      	ble.n	800a8b0 <_dtoa_r+0xa10>
 800a8aa:	9b02      	ldr	r3, [sp, #8]
 800a8ac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a8b0:	9b00      	ldr	r3, [sp, #0]
 800a8b2:	f883 8000 	strb.w	r8, [r3]
 800a8b6:	e63f      	b.n	800a538 <_dtoa_r+0x698>
 800a8b8:	4628      	mov	r0, r5
 800a8ba:	e7bb      	b.n	800a834 <_dtoa_r+0x994>
 800a8bc:	2201      	movs	r2, #1
 800a8be:	e7e1      	b.n	800a884 <_dtoa_r+0x9e4>
 800a8c0:	9b08      	ldr	r3, [sp, #32]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	db04      	blt.n	800a8d0 <_dtoa_r+0xa30>
 800a8c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a8c8:	430b      	orrs	r3, r1
 800a8ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a8cc:	430b      	orrs	r3, r1
 800a8ce:	d120      	bne.n	800a912 <_dtoa_r+0xa72>
 800a8d0:	2a00      	cmp	r2, #0
 800a8d2:	dded      	ble.n	800a8b0 <_dtoa_r+0xa10>
 800a8d4:	4649      	mov	r1, r9
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	4658      	mov	r0, fp
 800a8da:	f000 fbfd 	bl	800b0d8 <__lshift>
 800a8de:	4621      	mov	r1, r4
 800a8e0:	4681      	mov	r9, r0
 800a8e2:	f000 fc65 	bl	800b1b0 <__mcmp>
 800a8e6:	2800      	cmp	r0, #0
 800a8e8:	dc03      	bgt.n	800a8f2 <_dtoa_r+0xa52>
 800a8ea:	d1e1      	bne.n	800a8b0 <_dtoa_r+0xa10>
 800a8ec:	f018 0f01 	tst.w	r8, #1
 800a8f0:	d0de      	beq.n	800a8b0 <_dtoa_r+0xa10>
 800a8f2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a8f6:	d1d8      	bne.n	800a8aa <_dtoa_r+0xa0a>
 800a8f8:	9a00      	ldr	r2, [sp, #0]
 800a8fa:	2339      	movs	r3, #57	@ 0x39
 800a8fc:	7013      	strb	r3, [r2, #0]
 800a8fe:	4633      	mov	r3, r6
 800a900:	461e      	mov	r6, r3
 800a902:	3b01      	subs	r3, #1
 800a904:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a908:	2a39      	cmp	r2, #57	@ 0x39
 800a90a:	d052      	beq.n	800a9b2 <_dtoa_r+0xb12>
 800a90c:	3201      	adds	r2, #1
 800a90e:	701a      	strb	r2, [r3, #0]
 800a910:	e612      	b.n	800a538 <_dtoa_r+0x698>
 800a912:	2a00      	cmp	r2, #0
 800a914:	dd07      	ble.n	800a926 <_dtoa_r+0xa86>
 800a916:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a91a:	d0ed      	beq.n	800a8f8 <_dtoa_r+0xa58>
 800a91c:	9a00      	ldr	r2, [sp, #0]
 800a91e:	f108 0301 	add.w	r3, r8, #1
 800a922:	7013      	strb	r3, [r2, #0]
 800a924:	e608      	b.n	800a538 <_dtoa_r+0x698>
 800a926:	9b07      	ldr	r3, [sp, #28]
 800a928:	9a07      	ldr	r2, [sp, #28]
 800a92a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a92e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a930:	4293      	cmp	r3, r2
 800a932:	d028      	beq.n	800a986 <_dtoa_r+0xae6>
 800a934:	4649      	mov	r1, r9
 800a936:	2300      	movs	r3, #0
 800a938:	220a      	movs	r2, #10
 800a93a:	4658      	mov	r0, fp
 800a93c:	f000 f9d6 	bl	800acec <__multadd>
 800a940:	42af      	cmp	r7, r5
 800a942:	4681      	mov	r9, r0
 800a944:	f04f 0300 	mov.w	r3, #0
 800a948:	f04f 020a 	mov.w	r2, #10
 800a94c:	4639      	mov	r1, r7
 800a94e:	4658      	mov	r0, fp
 800a950:	d107      	bne.n	800a962 <_dtoa_r+0xac2>
 800a952:	f000 f9cb 	bl	800acec <__multadd>
 800a956:	4607      	mov	r7, r0
 800a958:	4605      	mov	r5, r0
 800a95a:	9b07      	ldr	r3, [sp, #28]
 800a95c:	3301      	adds	r3, #1
 800a95e:	9307      	str	r3, [sp, #28]
 800a960:	e774      	b.n	800a84c <_dtoa_r+0x9ac>
 800a962:	f000 f9c3 	bl	800acec <__multadd>
 800a966:	4629      	mov	r1, r5
 800a968:	4607      	mov	r7, r0
 800a96a:	2300      	movs	r3, #0
 800a96c:	220a      	movs	r2, #10
 800a96e:	4658      	mov	r0, fp
 800a970:	f000 f9bc 	bl	800acec <__multadd>
 800a974:	4605      	mov	r5, r0
 800a976:	e7f0      	b.n	800a95a <_dtoa_r+0xaba>
 800a978:	9b00      	ldr	r3, [sp, #0]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	bfcc      	ite	gt
 800a97e:	461e      	movgt	r6, r3
 800a980:	2601      	movle	r6, #1
 800a982:	4456      	add	r6, sl
 800a984:	2700      	movs	r7, #0
 800a986:	4649      	mov	r1, r9
 800a988:	2201      	movs	r2, #1
 800a98a:	4658      	mov	r0, fp
 800a98c:	f000 fba4 	bl	800b0d8 <__lshift>
 800a990:	4621      	mov	r1, r4
 800a992:	4681      	mov	r9, r0
 800a994:	f000 fc0c 	bl	800b1b0 <__mcmp>
 800a998:	2800      	cmp	r0, #0
 800a99a:	dcb0      	bgt.n	800a8fe <_dtoa_r+0xa5e>
 800a99c:	d102      	bne.n	800a9a4 <_dtoa_r+0xb04>
 800a99e:	f018 0f01 	tst.w	r8, #1
 800a9a2:	d1ac      	bne.n	800a8fe <_dtoa_r+0xa5e>
 800a9a4:	4633      	mov	r3, r6
 800a9a6:	461e      	mov	r6, r3
 800a9a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9ac:	2a30      	cmp	r2, #48	@ 0x30
 800a9ae:	d0fa      	beq.n	800a9a6 <_dtoa_r+0xb06>
 800a9b0:	e5c2      	b.n	800a538 <_dtoa_r+0x698>
 800a9b2:	459a      	cmp	sl, r3
 800a9b4:	d1a4      	bne.n	800a900 <_dtoa_r+0xa60>
 800a9b6:	9b04      	ldr	r3, [sp, #16]
 800a9b8:	3301      	adds	r3, #1
 800a9ba:	9304      	str	r3, [sp, #16]
 800a9bc:	2331      	movs	r3, #49	@ 0x31
 800a9be:	f88a 3000 	strb.w	r3, [sl]
 800a9c2:	e5b9      	b.n	800a538 <_dtoa_r+0x698>
 800a9c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a9c6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800aa24 <_dtoa_r+0xb84>
 800a9ca:	b11b      	cbz	r3, 800a9d4 <_dtoa_r+0xb34>
 800a9cc:	f10a 0308 	add.w	r3, sl, #8
 800a9d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a9d2:	6013      	str	r3, [r2, #0]
 800a9d4:	4650      	mov	r0, sl
 800a9d6:	b019      	add	sp, #100	@ 0x64
 800a9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9de:	2b01      	cmp	r3, #1
 800a9e0:	f77f ae37 	ble.w	800a652 <_dtoa_r+0x7b2>
 800a9e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9e6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9e8:	2001      	movs	r0, #1
 800a9ea:	e655      	b.n	800a698 <_dtoa_r+0x7f8>
 800a9ec:	9b00      	ldr	r3, [sp, #0]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	f77f aed6 	ble.w	800a7a0 <_dtoa_r+0x900>
 800a9f4:	4656      	mov	r6, sl
 800a9f6:	4621      	mov	r1, r4
 800a9f8:	4648      	mov	r0, r9
 800a9fa:	f7ff f9c9 	bl	8009d90 <quorem>
 800a9fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800aa02:	f806 8b01 	strb.w	r8, [r6], #1
 800aa06:	9b00      	ldr	r3, [sp, #0]
 800aa08:	eba6 020a 	sub.w	r2, r6, sl
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	ddb3      	ble.n	800a978 <_dtoa_r+0xad8>
 800aa10:	4649      	mov	r1, r9
 800aa12:	2300      	movs	r3, #0
 800aa14:	220a      	movs	r2, #10
 800aa16:	4658      	mov	r0, fp
 800aa18:	f000 f968 	bl	800acec <__multadd>
 800aa1c:	4681      	mov	r9, r0
 800aa1e:	e7ea      	b.n	800a9f6 <_dtoa_r+0xb56>
 800aa20:	0800d56d 	.word	0x0800d56d
 800aa24:	0800d4f1 	.word	0x0800d4f1

0800aa28 <_free_r>:
 800aa28:	b538      	push	{r3, r4, r5, lr}
 800aa2a:	4605      	mov	r5, r0
 800aa2c:	2900      	cmp	r1, #0
 800aa2e:	d041      	beq.n	800aab4 <_free_r+0x8c>
 800aa30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa34:	1f0c      	subs	r4, r1, #4
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	bfb8      	it	lt
 800aa3a:	18e4      	addlt	r4, r4, r3
 800aa3c:	f000 f8e8 	bl	800ac10 <__malloc_lock>
 800aa40:	4a1d      	ldr	r2, [pc, #116]	@ (800aab8 <_free_r+0x90>)
 800aa42:	6813      	ldr	r3, [r2, #0]
 800aa44:	b933      	cbnz	r3, 800aa54 <_free_r+0x2c>
 800aa46:	6063      	str	r3, [r4, #4]
 800aa48:	6014      	str	r4, [r2, #0]
 800aa4a:	4628      	mov	r0, r5
 800aa4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa50:	f000 b8e4 	b.w	800ac1c <__malloc_unlock>
 800aa54:	42a3      	cmp	r3, r4
 800aa56:	d908      	bls.n	800aa6a <_free_r+0x42>
 800aa58:	6820      	ldr	r0, [r4, #0]
 800aa5a:	1821      	adds	r1, r4, r0
 800aa5c:	428b      	cmp	r3, r1
 800aa5e:	bf01      	itttt	eq
 800aa60:	6819      	ldreq	r1, [r3, #0]
 800aa62:	685b      	ldreq	r3, [r3, #4]
 800aa64:	1809      	addeq	r1, r1, r0
 800aa66:	6021      	streq	r1, [r4, #0]
 800aa68:	e7ed      	b.n	800aa46 <_free_r+0x1e>
 800aa6a:	461a      	mov	r2, r3
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	b10b      	cbz	r3, 800aa74 <_free_r+0x4c>
 800aa70:	42a3      	cmp	r3, r4
 800aa72:	d9fa      	bls.n	800aa6a <_free_r+0x42>
 800aa74:	6811      	ldr	r1, [r2, #0]
 800aa76:	1850      	adds	r0, r2, r1
 800aa78:	42a0      	cmp	r0, r4
 800aa7a:	d10b      	bne.n	800aa94 <_free_r+0x6c>
 800aa7c:	6820      	ldr	r0, [r4, #0]
 800aa7e:	4401      	add	r1, r0
 800aa80:	1850      	adds	r0, r2, r1
 800aa82:	4283      	cmp	r3, r0
 800aa84:	6011      	str	r1, [r2, #0]
 800aa86:	d1e0      	bne.n	800aa4a <_free_r+0x22>
 800aa88:	6818      	ldr	r0, [r3, #0]
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	6053      	str	r3, [r2, #4]
 800aa8e:	4408      	add	r0, r1
 800aa90:	6010      	str	r0, [r2, #0]
 800aa92:	e7da      	b.n	800aa4a <_free_r+0x22>
 800aa94:	d902      	bls.n	800aa9c <_free_r+0x74>
 800aa96:	230c      	movs	r3, #12
 800aa98:	602b      	str	r3, [r5, #0]
 800aa9a:	e7d6      	b.n	800aa4a <_free_r+0x22>
 800aa9c:	6820      	ldr	r0, [r4, #0]
 800aa9e:	1821      	adds	r1, r4, r0
 800aaa0:	428b      	cmp	r3, r1
 800aaa2:	bf04      	itt	eq
 800aaa4:	6819      	ldreq	r1, [r3, #0]
 800aaa6:	685b      	ldreq	r3, [r3, #4]
 800aaa8:	6063      	str	r3, [r4, #4]
 800aaaa:	bf04      	itt	eq
 800aaac:	1809      	addeq	r1, r1, r0
 800aaae:	6021      	streq	r1, [r4, #0]
 800aab0:	6054      	str	r4, [r2, #4]
 800aab2:	e7ca      	b.n	800aa4a <_free_r+0x22>
 800aab4:	bd38      	pop	{r3, r4, r5, pc}
 800aab6:	bf00      	nop
 800aab8:	200041ac 	.word	0x200041ac

0800aabc <malloc>:
 800aabc:	4b02      	ldr	r3, [pc, #8]	@ (800aac8 <malloc+0xc>)
 800aabe:	4601      	mov	r1, r0
 800aac0:	6818      	ldr	r0, [r3, #0]
 800aac2:	f000 b825 	b.w	800ab10 <_malloc_r>
 800aac6:	bf00      	nop
 800aac8:	2000001c 	.word	0x2000001c

0800aacc <sbrk_aligned>:
 800aacc:	b570      	push	{r4, r5, r6, lr}
 800aace:	4e0f      	ldr	r6, [pc, #60]	@ (800ab0c <sbrk_aligned+0x40>)
 800aad0:	460c      	mov	r4, r1
 800aad2:	6831      	ldr	r1, [r6, #0]
 800aad4:	4605      	mov	r5, r0
 800aad6:	b911      	cbnz	r1, 800aade <sbrk_aligned+0x12>
 800aad8:	f001 ffd2 	bl	800ca80 <_sbrk_r>
 800aadc:	6030      	str	r0, [r6, #0]
 800aade:	4621      	mov	r1, r4
 800aae0:	4628      	mov	r0, r5
 800aae2:	f001 ffcd 	bl	800ca80 <_sbrk_r>
 800aae6:	1c43      	adds	r3, r0, #1
 800aae8:	d103      	bne.n	800aaf2 <sbrk_aligned+0x26>
 800aaea:	f04f 34ff 	mov.w	r4, #4294967295
 800aaee:	4620      	mov	r0, r4
 800aaf0:	bd70      	pop	{r4, r5, r6, pc}
 800aaf2:	1cc4      	adds	r4, r0, #3
 800aaf4:	f024 0403 	bic.w	r4, r4, #3
 800aaf8:	42a0      	cmp	r0, r4
 800aafa:	d0f8      	beq.n	800aaee <sbrk_aligned+0x22>
 800aafc:	1a21      	subs	r1, r4, r0
 800aafe:	4628      	mov	r0, r5
 800ab00:	f001 ffbe 	bl	800ca80 <_sbrk_r>
 800ab04:	3001      	adds	r0, #1
 800ab06:	d1f2      	bne.n	800aaee <sbrk_aligned+0x22>
 800ab08:	e7ef      	b.n	800aaea <sbrk_aligned+0x1e>
 800ab0a:	bf00      	nop
 800ab0c:	200041a8 	.word	0x200041a8

0800ab10 <_malloc_r>:
 800ab10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab14:	1ccd      	adds	r5, r1, #3
 800ab16:	f025 0503 	bic.w	r5, r5, #3
 800ab1a:	3508      	adds	r5, #8
 800ab1c:	2d0c      	cmp	r5, #12
 800ab1e:	bf38      	it	cc
 800ab20:	250c      	movcc	r5, #12
 800ab22:	2d00      	cmp	r5, #0
 800ab24:	4606      	mov	r6, r0
 800ab26:	db01      	blt.n	800ab2c <_malloc_r+0x1c>
 800ab28:	42a9      	cmp	r1, r5
 800ab2a:	d904      	bls.n	800ab36 <_malloc_r+0x26>
 800ab2c:	230c      	movs	r3, #12
 800ab2e:	6033      	str	r3, [r6, #0]
 800ab30:	2000      	movs	r0, #0
 800ab32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ac0c <_malloc_r+0xfc>
 800ab3a:	f000 f869 	bl	800ac10 <__malloc_lock>
 800ab3e:	f8d8 3000 	ldr.w	r3, [r8]
 800ab42:	461c      	mov	r4, r3
 800ab44:	bb44      	cbnz	r4, 800ab98 <_malloc_r+0x88>
 800ab46:	4629      	mov	r1, r5
 800ab48:	4630      	mov	r0, r6
 800ab4a:	f7ff ffbf 	bl	800aacc <sbrk_aligned>
 800ab4e:	1c43      	adds	r3, r0, #1
 800ab50:	4604      	mov	r4, r0
 800ab52:	d158      	bne.n	800ac06 <_malloc_r+0xf6>
 800ab54:	f8d8 4000 	ldr.w	r4, [r8]
 800ab58:	4627      	mov	r7, r4
 800ab5a:	2f00      	cmp	r7, #0
 800ab5c:	d143      	bne.n	800abe6 <_malloc_r+0xd6>
 800ab5e:	2c00      	cmp	r4, #0
 800ab60:	d04b      	beq.n	800abfa <_malloc_r+0xea>
 800ab62:	6823      	ldr	r3, [r4, #0]
 800ab64:	4639      	mov	r1, r7
 800ab66:	4630      	mov	r0, r6
 800ab68:	eb04 0903 	add.w	r9, r4, r3
 800ab6c:	f001 ff88 	bl	800ca80 <_sbrk_r>
 800ab70:	4581      	cmp	r9, r0
 800ab72:	d142      	bne.n	800abfa <_malloc_r+0xea>
 800ab74:	6821      	ldr	r1, [r4, #0]
 800ab76:	1a6d      	subs	r5, r5, r1
 800ab78:	4629      	mov	r1, r5
 800ab7a:	4630      	mov	r0, r6
 800ab7c:	f7ff ffa6 	bl	800aacc <sbrk_aligned>
 800ab80:	3001      	adds	r0, #1
 800ab82:	d03a      	beq.n	800abfa <_malloc_r+0xea>
 800ab84:	6823      	ldr	r3, [r4, #0]
 800ab86:	442b      	add	r3, r5
 800ab88:	6023      	str	r3, [r4, #0]
 800ab8a:	f8d8 3000 	ldr.w	r3, [r8]
 800ab8e:	685a      	ldr	r2, [r3, #4]
 800ab90:	bb62      	cbnz	r2, 800abec <_malloc_r+0xdc>
 800ab92:	f8c8 7000 	str.w	r7, [r8]
 800ab96:	e00f      	b.n	800abb8 <_malloc_r+0xa8>
 800ab98:	6822      	ldr	r2, [r4, #0]
 800ab9a:	1b52      	subs	r2, r2, r5
 800ab9c:	d420      	bmi.n	800abe0 <_malloc_r+0xd0>
 800ab9e:	2a0b      	cmp	r2, #11
 800aba0:	d917      	bls.n	800abd2 <_malloc_r+0xc2>
 800aba2:	1961      	adds	r1, r4, r5
 800aba4:	42a3      	cmp	r3, r4
 800aba6:	6025      	str	r5, [r4, #0]
 800aba8:	bf18      	it	ne
 800abaa:	6059      	strne	r1, [r3, #4]
 800abac:	6863      	ldr	r3, [r4, #4]
 800abae:	bf08      	it	eq
 800abb0:	f8c8 1000 	streq.w	r1, [r8]
 800abb4:	5162      	str	r2, [r4, r5]
 800abb6:	604b      	str	r3, [r1, #4]
 800abb8:	4630      	mov	r0, r6
 800abba:	f000 f82f 	bl	800ac1c <__malloc_unlock>
 800abbe:	f104 000b 	add.w	r0, r4, #11
 800abc2:	1d23      	adds	r3, r4, #4
 800abc4:	f020 0007 	bic.w	r0, r0, #7
 800abc8:	1ac2      	subs	r2, r0, r3
 800abca:	bf1c      	itt	ne
 800abcc:	1a1b      	subne	r3, r3, r0
 800abce:	50a3      	strne	r3, [r4, r2]
 800abd0:	e7af      	b.n	800ab32 <_malloc_r+0x22>
 800abd2:	6862      	ldr	r2, [r4, #4]
 800abd4:	42a3      	cmp	r3, r4
 800abd6:	bf0c      	ite	eq
 800abd8:	f8c8 2000 	streq.w	r2, [r8]
 800abdc:	605a      	strne	r2, [r3, #4]
 800abde:	e7eb      	b.n	800abb8 <_malloc_r+0xa8>
 800abe0:	4623      	mov	r3, r4
 800abe2:	6864      	ldr	r4, [r4, #4]
 800abe4:	e7ae      	b.n	800ab44 <_malloc_r+0x34>
 800abe6:	463c      	mov	r4, r7
 800abe8:	687f      	ldr	r7, [r7, #4]
 800abea:	e7b6      	b.n	800ab5a <_malloc_r+0x4a>
 800abec:	461a      	mov	r2, r3
 800abee:	685b      	ldr	r3, [r3, #4]
 800abf0:	42a3      	cmp	r3, r4
 800abf2:	d1fb      	bne.n	800abec <_malloc_r+0xdc>
 800abf4:	2300      	movs	r3, #0
 800abf6:	6053      	str	r3, [r2, #4]
 800abf8:	e7de      	b.n	800abb8 <_malloc_r+0xa8>
 800abfa:	230c      	movs	r3, #12
 800abfc:	6033      	str	r3, [r6, #0]
 800abfe:	4630      	mov	r0, r6
 800ac00:	f000 f80c 	bl	800ac1c <__malloc_unlock>
 800ac04:	e794      	b.n	800ab30 <_malloc_r+0x20>
 800ac06:	6005      	str	r5, [r0, #0]
 800ac08:	e7d6      	b.n	800abb8 <_malloc_r+0xa8>
 800ac0a:	bf00      	nop
 800ac0c:	200041ac 	.word	0x200041ac

0800ac10 <__malloc_lock>:
 800ac10:	4801      	ldr	r0, [pc, #4]	@ (800ac18 <__malloc_lock+0x8>)
 800ac12:	f7ff b8a6 	b.w	8009d62 <__retarget_lock_acquire_recursive>
 800ac16:	bf00      	nop
 800ac18:	200041a4 	.word	0x200041a4

0800ac1c <__malloc_unlock>:
 800ac1c:	4801      	ldr	r0, [pc, #4]	@ (800ac24 <__malloc_unlock+0x8>)
 800ac1e:	f7ff b8a1 	b.w	8009d64 <__retarget_lock_release_recursive>
 800ac22:	bf00      	nop
 800ac24:	200041a4 	.word	0x200041a4

0800ac28 <_Balloc>:
 800ac28:	b570      	push	{r4, r5, r6, lr}
 800ac2a:	69c6      	ldr	r6, [r0, #28]
 800ac2c:	4604      	mov	r4, r0
 800ac2e:	460d      	mov	r5, r1
 800ac30:	b976      	cbnz	r6, 800ac50 <_Balloc+0x28>
 800ac32:	2010      	movs	r0, #16
 800ac34:	f7ff ff42 	bl	800aabc <malloc>
 800ac38:	4602      	mov	r2, r0
 800ac3a:	61e0      	str	r0, [r4, #28]
 800ac3c:	b920      	cbnz	r0, 800ac48 <_Balloc+0x20>
 800ac3e:	4b18      	ldr	r3, [pc, #96]	@ (800aca0 <_Balloc+0x78>)
 800ac40:	4818      	ldr	r0, [pc, #96]	@ (800aca4 <_Balloc+0x7c>)
 800ac42:	216b      	movs	r1, #107	@ 0x6b
 800ac44:	f001 ff34 	bl	800cab0 <__assert_func>
 800ac48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac4c:	6006      	str	r6, [r0, #0]
 800ac4e:	60c6      	str	r6, [r0, #12]
 800ac50:	69e6      	ldr	r6, [r4, #28]
 800ac52:	68f3      	ldr	r3, [r6, #12]
 800ac54:	b183      	cbz	r3, 800ac78 <_Balloc+0x50>
 800ac56:	69e3      	ldr	r3, [r4, #28]
 800ac58:	68db      	ldr	r3, [r3, #12]
 800ac5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ac5e:	b9b8      	cbnz	r0, 800ac90 <_Balloc+0x68>
 800ac60:	2101      	movs	r1, #1
 800ac62:	fa01 f605 	lsl.w	r6, r1, r5
 800ac66:	1d72      	adds	r2, r6, #5
 800ac68:	0092      	lsls	r2, r2, #2
 800ac6a:	4620      	mov	r0, r4
 800ac6c:	f001 ff3e 	bl	800caec <_calloc_r>
 800ac70:	b160      	cbz	r0, 800ac8c <_Balloc+0x64>
 800ac72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ac76:	e00e      	b.n	800ac96 <_Balloc+0x6e>
 800ac78:	2221      	movs	r2, #33	@ 0x21
 800ac7a:	2104      	movs	r1, #4
 800ac7c:	4620      	mov	r0, r4
 800ac7e:	f001 ff35 	bl	800caec <_calloc_r>
 800ac82:	69e3      	ldr	r3, [r4, #28]
 800ac84:	60f0      	str	r0, [r6, #12]
 800ac86:	68db      	ldr	r3, [r3, #12]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d1e4      	bne.n	800ac56 <_Balloc+0x2e>
 800ac8c:	2000      	movs	r0, #0
 800ac8e:	bd70      	pop	{r4, r5, r6, pc}
 800ac90:	6802      	ldr	r2, [r0, #0]
 800ac92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ac96:	2300      	movs	r3, #0
 800ac98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ac9c:	e7f7      	b.n	800ac8e <_Balloc+0x66>
 800ac9e:	bf00      	nop
 800aca0:	0800d4fe 	.word	0x0800d4fe
 800aca4:	0800d57e 	.word	0x0800d57e

0800aca8 <_Bfree>:
 800aca8:	b570      	push	{r4, r5, r6, lr}
 800acaa:	69c6      	ldr	r6, [r0, #28]
 800acac:	4605      	mov	r5, r0
 800acae:	460c      	mov	r4, r1
 800acb0:	b976      	cbnz	r6, 800acd0 <_Bfree+0x28>
 800acb2:	2010      	movs	r0, #16
 800acb4:	f7ff ff02 	bl	800aabc <malloc>
 800acb8:	4602      	mov	r2, r0
 800acba:	61e8      	str	r0, [r5, #28]
 800acbc:	b920      	cbnz	r0, 800acc8 <_Bfree+0x20>
 800acbe:	4b09      	ldr	r3, [pc, #36]	@ (800ace4 <_Bfree+0x3c>)
 800acc0:	4809      	ldr	r0, [pc, #36]	@ (800ace8 <_Bfree+0x40>)
 800acc2:	218f      	movs	r1, #143	@ 0x8f
 800acc4:	f001 fef4 	bl	800cab0 <__assert_func>
 800acc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800accc:	6006      	str	r6, [r0, #0]
 800acce:	60c6      	str	r6, [r0, #12]
 800acd0:	b13c      	cbz	r4, 800ace2 <_Bfree+0x3a>
 800acd2:	69eb      	ldr	r3, [r5, #28]
 800acd4:	6862      	ldr	r2, [r4, #4]
 800acd6:	68db      	ldr	r3, [r3, #12]
 800acd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800acdc:	6021      	str	r1, [r4, #0]
 800acde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ace2:	bd70      	pop	{r4, r5, r6, pc}
 800ace4:	0800d4fe 	.word	0x0800d4fe
 800ace8:	0800d57e 	.word	0x0800d57e

0800acec <__multadd>:
 800acec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acf0:	690d      	ldr	r5, [r1, #16]
 800acf2:	4607      	mov	r7, r0
 800acf4:	460c      	mov	r4, r1
 800acf6:	461e      	mov	r6, r3
 800acf8:	f101 0c14 	add.w	ip, r1, #20
 800acfc:	2000      	movs	r0, #0
 800acfe:	f8dc 3000 	ldr.w	r3, [ip]
 800ad02:	b299      	uxth	r1, r3
 800ad04:	fb02 6101 	mla	r1, r2, r1, r6
 800ad08:	0c1e      	lsrs	r6, r3, #16
 800ad0a:	0c0b      	lsrs	r3, r1, #16
 800ad0c:	fb02 3306 	mla	r3, r2, r6, r3
 800ad10:	b289      	uxth	r1, r1
 800ad12:	3001      	adds	r0, #1
 800ad14:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ad18:	4285      	cmp	r5, r0
 800ad1a:	f84c 1b04 	str.w	r1, [ip], #4
 800ad1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ad22:	dcec      	bgt.n	800acfe <__multadd+0x12>
 800ad24:	b30e      	cbz	r6, 800ad6a <__multadd+0x7e>
 800ad26:	68a3      	ldr	r3, [r4, #8]
 800ad28:	42ab      	cmp	r3, r5
 800ad2a:	dc19      	bgt.n	800ad60 <__multadd+0x74>
 800ad2c:	6861      	ldr	r1, [r4, #4]
 800ad2e:	4638      	mov	r0, r7
 800ad30:	3101      	adds	r1, #1
 800ad32:	f7ff ff79 	bl	800ac28 <_Balloc>
 800ad36:	4680      	mov	r8, r0
 800ad38:	b928      	cbnz	r0, 800ad46 <__multadd+0x5a>
 800ad3a:	4602      	mov	r2, r0
 800ad3c:	4b0c      	ldr	r3, [pc, #48]	@ (800ad70 <__multadd+0x84>)
 800ad3e:	480d      	ldr	r0, [pc, #52]	@ (800ad74 <__multadd+0x88>)
 800ad40:	21ba      	movs	r1, #186	@ 0xba
 800ad42:	f001 feb5 	bl	800cab0 <__assert_func>
 800ad46:	6922      	ldr	r2, [r4, #16]
 800ad48:	3202      	adds	r2, #2
 800ad4a:	f104 010c 	add.w	r1, r4, #12
 800ad4e:	0092      	lsls	r2, r2, #2
 800ad50:	300c      	adds	r0, #12
 800ad52:	f7ff f808 	bl	8009d66 <memcpy>
 800ad56:	4621      	mov	r1, r4
 800ad58:	4638      	mov	r0, r7
 800ad5a:	f7ff ffa5 	bl	800aca8 <_Bfree>
 800ad5e:	4644      	mov	r4, r8
 800ad60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ad64:	3501      	adds	r5, #1
 800ad66:	615e      	str	r6, [r3, #20]
 800ad68:	6125      	str	r5, [r4, #16]
 800ad6a:	4620      	mov	r0, r4
 800ad6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad70:	0800d56d 	.word	0x0800d56d
 800ad74:	0800d57e 	.word	0x0800d57e

0800ad78 <__s2b>:
 800ad78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad7c:	460c      	mov	r4, r1
 800ad7e:	4615      	mov	r5, r2
 800ad80:	461f      	mov	r7, r3
 800ad82:	2209      	movs	r2, #9
 800ad84:	3308      	adds	r3, #8
 800ad86:	4606      	mov	r6, r0
 800ad88:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad8c:	2100      	movs	r1, #0
 800ad8e:	2201      	movs	r2, #1
 800ad90:	429a      	cmp	r2, r3
 800ad92:	db09      	blt.n	800ada8 <__s2b+0x30>
 800ad94:	4630      	mov	r0, r6
 800ad96:	f7ff ff47 	bl	800ac28 <_Balloc>
 800ad9a:	b940      	cbnz	r0, 800adae <__s2b+0x36>
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	4b19      	ldr	r3, [pc, #100]	@ (800ae04 <__s2b+0x8c>)
 800ada0:	4819      	ldr	r0, [pc, #100]	@ (800ae08 <__s2b+0x90>)
 800ada2:	21d3      	movs	r1, #211	@ 0xd3
 800ada4:	f001 fe84 	bl	800cab0 <__assert_func>
 800ada8:	0052      	lsls	r2, r2, #1
 800adaa:	3101      	adds	r1, #1
 800adac:	e7f0      	b.n	800ad90 <__s2b+0x18>
 800adae:	9b08      	ldr	r3, [sp, #32]
 800adb0:	6143      	str	r3, [r0, #20]
 800adb2:	2d09      	cmp	r5, #9
 800adb4:	f04f 0301 	mov.w	r3, #1
 800adb8:	6103      	str	r3, [r0, #16]
 800adba:	dd16      	ble.n	800adea <__s2b+0x72>
 800adbc:	f104 0909 	add.w	r9, r4, #9
 800adc0:	46c8      	mov	r8, r9
 800adc2:	442c      	add	r4, r5
 800adc4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800adc8:	4601      	mov	r1, r0
 800adca:	3b30      	subs	r3, #48	@ 0x30
 800adcc:	220a      	movs	r2, #10
 800adce:	4630      	mov	r0, r6
 800add0:	f7ff ff8c 	bl	800acec <__multadd>
 800add4:	45a0      	cmp	r8, r4
 800add6:	d1f5      	bne.n	800adc4 <__s2b+0x4c>
 800add8:	f1a5 0408 	sub.w	r4, r5, #8
 800addc:	444c      	add	r4, r9
 800adde:	1b2d      	subs	r5, r5, r4
 800ade0:	1963      	adds	r3, r4, r5
 800ade2:	42bb      	cmp	r3, r7
 800ade4:	db04      	blt.n	800adf0 <__s2b+0x78>
 800ade6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adea:	340a      	adds	r4, #10
 800adec:	2509      	movs	r5, #9
 800adee:	e7f6      	b.n	800adde <__s2b+0x66>
 800adf0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800adf4:	4601      	mov	r1, r0
 800adf6:	3b30      	subs	r3, #48	@ 0x30
 800adf8:	220a      	movs	r2, #10
 800adfa:	4630      	mov	r0, r6
 800adfc:	f7ff ff76 	bl	800acec <__multadd>
 800ae00:	e7ee      	b.n	800ade0 <__s2b+0x68>
 800ae02:	bf00      	nop
 800ae04:	0800d56d 	.word	0x0800d56d
 800ae08:	0800d57e 	.word	0x0800d57e

0800ae0c <__hi0bits>:
 800ae0c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ae10:	4603      	mov	r3, r0
 800ae12:	bf36      	itet	cc
 800ae14:	0403      	lslcc	r3, r0, #16
 800ae16:	2000      	movcs	r0, #0
 800ae18:	2010      	movcc	r0, #16
 800ae1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ae1e:	bf3c      	itt	cc
 800ae20:	021b      	lslcc	r3, r3, #8
 800ae22:	3008      	addcc	r0, #8
 800ae24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae28:	bf3c      	itt	cc
 800ae2a:	011b      	lslcc	r3, r3, #4
 800ae2c:	3004      	addcc	r0, #4
 800ae2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae32:	bf3c      	itt	cc
 800ae34:	009b      	lslcc	r3, r3, #2
 800ae36:	3002      	addcc	r0, #2
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	db05      	blt.n	800ae48 <__hi0bits+0x3c>
 800ae3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ae40:	f100 0001 	add.w	r0, r0, #1
 800ae44:	bf08      	it	eq
 800ae46:	2020      	moveq	r0, #32
 800ae48:	4770      	bx	lr

0800ae4a <__lo0bits>:
 800ae4a:	6803      	ldr	r3, [r0, #0]
 800ae4c:	4602      	mov	r2, r0
 800ae4e:	f013 0007 	ands.w	r0, r3, #7
 800ae52:	d00b      	beq.n	800ae6c <__lo0bits+0x22>
 800ae54:	07d9      	lsls	r1, r3, #31
 800ae56:	d421      	bmi.n	800ae9c <__lo0bits+0x52>
 800ae58:	0798      	lsls	r0, r3, #30
 800ae5a:	bf49      	itett	mi
 800ae5c:	085b      	lsrmi	r3, r3, #1
 800ae5e:	089b      	lsrpl	r3, r3, #2
 800ae60:	2001      	movmi	r0, #1
 800ae62:	6013      	strmi	r3, [r2, #0]
 800ae64:	bf5c      	itt	pl
 800ae66:	6013      	strpl	r3, [r2, #0]
 800ae68:	2002      	movpl	r0, #2
 800ae6a:	4770      	bx	lr
 800ae6c:	b299      	uxth	r1, r3
 800ae6e:	b909      	cbnz	r1, 800ae74 <__lo0bits+0x2a>
 800ae70:	0c1b      	lsrs	r3, r3, #16
 800ae72:	2010      	movs	r0, #16
 800ae74:	b2d9      	uxtb	r1, r3
 800ae76:	b909      	cbnz	r1, 800ae7c <__lo0bits+0x32>
 800ae78:	3008      	adds	r0, #8
 800ae7a:	0a1b      	lsrs	r3, r3, #8
 800ae7c:	0719      	lsls	r1, r3, #28
 800ae7e:	bf04      	itt	eq
 800ae80:	091b      	lsreq	r3, r3, #4
 800ae82:	3004      	addeq	r0, #4
 800ae84:	0799      	lsls	r1, r3, #30
 800ae86:	bf04      	itt	eq
 800ae88:	089b      	lsreq	r3, r3, #2
 800ae8a:	3002      	addeq	r0, #2
 800ae8c:	07d9      	lsls	r1, r3, #31
 800ae8e:	d403      	bmi.n	800ae98 <__lo0bits+0x4e>
 800ae90:	085b      	lsrs	r3, r3, #1
 800ae92:	f100 0001 	add.w	r0, r0, #1
 800ae96:	d003      	beq.n	800aea0 <__lo0bits+0x56>
 800ae98:	6013      	str	r3, [r2, #0]
 800ae9a:	4770      	bx	lr
 800ae9c:	2000      	movs	r0, #0
 800ae9e:	4770      	bx	lr
 800aea0:	2020      	movs	r0, #32
 800aea2:	4770      	bx	lr

0800aea4 <__i2b>:
 800aea4:	b510      	push	{r4, lr}
 800aea6:	460c      	mov	r4, r1
 800aea8:	2101      	movs	r1, #1
 800aeaa:	f7ff febd 	bl	800ac28 <_Balloc>
 800aeae:	4602      	mov	r2, r0
 800aeb0:	b928      	cbnz	r0, 800aebe <__i2b+0x1a>
 800aeb2:	4b05      	ldr	r3, [pc, #20]	@ (800aec8 <__i2b+0x24>)
 800aeb4:	4805      	ldr	r0, [pc, #20]	@ (800aecc <__i2b+0x28>)
 800aeb6:	f240 1145 	movw	r1, #325	@ 0x145
 800aeba:	f001 fdf9 	bl	800cab0 <__assert_func>
 800aebe:	2301      	movs	r3, #1
 800aec0:	6144      	str	r4, [r0, #20]
 800aec2:	6103      	str	r3, [r0, #16]
 800aec4:	bd10      	pop	{r4, pc}
 800aec6:	bf00      	nop
 800aec8:	0800d56d 	.word	0x0800d56d
 800aecc:	0800d57e 	.word	0x0800d57e

0800aed0 <__multiply>:
 800aed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aed4:	4614      	mov	r4, r2
 800aed6:	690a      	ldr	r2, [r1, #16]
 800aed8:	6923      	ldr	r3, [r4, #16]
 800aeda:	429a      	cmp	r2, r3
 800aedc:	bfa8      	it	ge
 800aede:	4623      	movge	r3, r4
 800aee0:	460f      	mov	r7, r1
 800aee2:	bfa4      	itt	ge
 800aee4:	460c      	movge	r4, r1
 800aee6:	461f      	movge	r7, r3
 800aee8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800aeec:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800aef0:	68a3      	ldr	r3, [r4, #8]
 800aef2:	6861      	ldr	r1, [r4, #4]
 800aef4:	eb0a 0609 	add.w	r6, sl, r9
 800aef8:	42b3      	cmp	r3, r6
 800aefa:	b085      	sub	sp, #20
 800aefc:	bfb8      	it	lt
 800aefe:	3101      	addlt	r1, #1
 800af00:	f7ff fe92 	bl	800ac28 <_Balloc>
 800af04:	b930      	cbnz	r0, 800af14 <__multiply+0x44>
 800af06:	4602      	mov	r2, r0
 800af08:	4b44      	ldr	r3, [pc, #272]	@ (800b01c <__multiply+0x14c>)
 800af0a:	4845      	ldr	r0, [pc, #276]	@ (800b020 <__multiply+0x150>)
 800af0c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800af10:	f001 fdce 	bl	800cab0 <__assert_func>
 800af14:	f100 0514 	add.w	r5, r0, #20
 800af18:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800af1c:	462b      	mov	r3, r5
 800af1e:	2200      	movs	r2, #0
 800af20:	4543      	cmp	r3, r8
 800af22:	d321      	bcc.n	800af68 <__multiply+0x98>
 800af24:	f107 0114 	add.w	r1, r7, #20
 800af28:	f104 0214 	add.w	r2, r4, #20
 800af2c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800af30:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800af34:	9302      	str	r3, [sp, #8]
 800af36:	1b13      	subs	r3, r2, r4
 800af38:	3b15      	subs	r3, #21
 800af3a:	f023 0303 	bic.w	r3, r3, #3
 800af3e:	3304      	adds	r3, #4
 800af40:	f104 0715 	add.w	r7, r4, #21
 800af44:	42ba      	cmp	r2, r7
 800af46:	bf38      	it	cc
 800af48:	2304      	movcc	r3, #4
 800af4a:	9301      	str	r3, [sp, #4]
 800af4c:	9b02      	ldr	r3, [sp, #8]
 800af4e:	9103      	str	r1, [sp, #12]
 800af50:	428b      	cmp	r3, r1
 800af52:	d80c      	bhi.n	800af6e <__multiply+0x9e>
 800af54:	2e00      	cmp	r6, #0
 800af56:	dd03      	ble.n	800af60 <__multiply+0x90>
 800af58:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d05b      	beq.n	800b018 <__multiply+0x148>
 800af60:	6106      	str	r6, [r0, #16]
 800af62:	b005      	add	sp, #20
 800af64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af68:	f843 2b04 	str.w	r2, [r3], #4
 800af6c:	e7d8      	b.n	800af20 <__multiply+0x50>
 800af6e:	f8b1 a000 	ldrh.w	sl, [r1]
 800af72:	f1ba 0f00 	cmp.w	sl, #0
 800af76:	d024      	beq.n	800afc2 <__multiply+0xf2>
 800af78:	f104 0e14 	add.w	lr, r4, #20
 800af7c:	46a9      	mov	r9, r5
 800af7e:	f04f 0c00 	mov.w	ip, #0
 800af82:	f85e 7b04 	ldr.w	r7, [lr], #4
 800af86:	f8d9 3000 	ldr.w	r3, [r9]
 800af8a:	fa1f fb87 	uxth.w	fp, r7
 800af8e:	b29b      	uxth	r3, r3
 800af90:	fb0a 330b 	mla	r3, sl, fp, r3
 800af94:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800af98:	f8d9 7000 	ldr.w	r7, [r9]
 800af9c:	4463      	add	r3, ip
 800af9e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800afa2:	fb0a c70b 	mla	r7, sl, fp, ip
 800afa6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800afaa:	b29b      	uxth	r3, r3
 800afac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800afb0:	4572      	cmp	r2, lr
 800afb2:	f849 3b04 	str.w	r3, [r9], #4
 800afb6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800afba:	d8e2      	bhi.n	800af82 <__multiply+0xb2>
 800afbc:	9b01      	ldr	r3, [sp, #4]
 800afbe:	f845 c003 	str.w	ip, [r5, r3]
 800afc2:	9b03      	ldr	r3, [sp, #12]
 800afc4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800afc8:	3104      	adds	r1, #4
 800afca:	f1b9 0f00 	cmp.w	r9, #0
 800afce:	d021      	beq.n	800b014 <__multiply+0x144>
 800afd0:	682b      	ldr	r3, [r5, #0]
 800afd2:	f104 0c14 	add.w	ip, r4, #20
 800afd6:	46ae      	mov	lr, r5
 800afd8:	f04f 0a00 	mov.w	sl, #0
 800afdc:	f8bc b000 	ldrh.w	fp, [ip]
 800afe0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800afe4:	fb09 770b 	mla	r7, r9, fp, r7
 800afe8:	4457      	add	r7, sl
 800afea:	b29b      	uxth	r3, r3
 800afec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800aff0:	f84e 3b04 	str.w	r3, [lr], #4
 800aff4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aff8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800affc:	f8be 3000 	ldrh.w	r3, [lr]
 800b000:	fb09 330a 	mla	r3, r9, sl, r3
 800b004:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b008:	4562      	cmp	r2, ip
 800b00a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b00e:	d8e5      	bhi.n	800afdc <__multiply+0x10c>
 800b010:	9f01      	ldr	r7, [sp, #4]
 800b012:	51eb      	str	r3, [r5, r7]
 800b014:	3504      	adds	r5, #4
 800b016:	e799      	b.n	800af4c <__multiply+0x7c>
 800b018:	3e01      	subs	r6, #1
 800b01a:	e79b      	b.n	800af54 <__multiply+0x84>
 800b01c:	0800d56d 	.word	0x0800d56d
 800b020:	0800d57e 	.word	0x0800d57e

0800b024 <__pow5mult>:
 800b024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b028:	4615      	mov	r5, r2
 800b02a:	f012 0203 	ands.w	r2, r2, #3
 800b02e:	4607      	mov	r7, r0
 800b030:	460e      	mov	r6, r1
 800b032:	d007      	beq.n	800b044 <__pow5mult+0x20>
 800b034:	4c25      	ldr	r4, [pc, #148]	@ (800b0cc <__pow5mult+0xa8>)
 800b036:	3a01      	subs	r2, #1
 800b038:	2300      	movs	r3, #0
 800b03a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b03e:	f7ff fe55 	bl	800acec <__multadd>
 800b042:	4606      	mov	r6, r0
 800b044:	10ad      	asrs	r5, r5, #2
 800b046:	d03d      	beq.n	800b0c4 <__pow5mult+0xa0>
 800b048:	69fc      	ldr	r4, [r7, #28]
 800b04a:	b97c      	cbnz	r4, 800b06c <__pow5mult+0x48>
 800b04c:	2010      	movs	r0, #16
 800b04e:	f7ff fd35 	bl	800aabc <malloc>
 800b052:	4602      	mov	r2, r0
 800b054:	61f8      	str	r0, [r7, #28]
 800b056:	b928      	cbnz	r0, 800b064 <__pow5mult+0x40>
 800b058:	4b1d      	ldr	r3, [pc, #116]	@ (800b0d0 <__pow5mult+0xac>)
 800b05a:	481e      	ldr	r0, [pc, #120]	@ (800b0d4 <__pow5mult+0xb0>)
 800b05c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b060:	f001 fd26 	bl	800cab0 <__assert_func>
 800b064:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b068:	6004      	str	r4, [r0, #0]
 800b06a:	60c4      	str	r4, [r0, #12]
 800b06c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b070:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b074:	b94c      	cbnz	r4, 800b08a <__pow5mult+0x66>
 800b076:	f240 2171 	movw	r1, #625	@ 0x271
 800b07a:	4638      	mov	r0, r7
 800b07c:	f7ff ff12 	bl	800aea4 <__i2b>
 800b080:	2300      	movs	r3, #0
 800b082:	f8c8 0008 	str.w	r0, [r8, #8]
 800b086:	4604      	mov	r4, r0
 800b088:	6003      	str	r3, [r0, #0]
 800b08a:	f04f 0900 	mov.w	r9, #0
 800b08e:	07eb      	lsls	r3, r5, #31
 800b090:	d50a      	bpl.n	800b0a8 <__pow5mult+0x84>
 800b092:	4631      	mov	r1, r6
 800b094:	4622      	mov	r2, r4
 800b096:	4638      	mov	r0, r7
 800b098:	f7ff ff1a 	bl	800aed0 <__multiply>
 800b09c:	4631      	mov	r1, r6
 800b09e:	4680      	mov	r8, r0
 800b0a0:	4638      	mov	r0, r7
 800b0a2:	f7ff fe01 	bl	800aca8 <_Bfree>
 800b0a6:	4646      	mov	r6, r8
 800b0a8:	106d      	asrs	r5, r5, #1
 800b0aa:	d00b      	beq.n	800b0c4 <__pow5mult+0xa0>
 800b0ac:	6820      	ldr	r0, [r4, #0]
 800b0ae:	b938      	cbnz	r0, 800b0c0 <__pow5mult+0x9c>
 800b0b0:	4622      	mov	r2, r4
 800b0b2:	4621      	mov	r1, r4
 800b0b4:	4638      	mov	r0, r7
 800b0b6:	f7ff ff0b 	bl	800aed0 <__multiply>
 800b0ba:	6020      	str	r0, [r4, #0]
 800b0bc:	f8c0 9000 	str.w	r9, [r0]
 800b0c0:	4604      	mov	r4, r0
 800b0c2:	e7e4      	b.n	800b08e <__pow5mult+0x6a>
 800b0c4:	4630      	mov	r0, r6
 800b0c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0ca:	bf00      	nop
 800b0cc:	0800d5d8 	.word	0x0800d5d8
 800b0d0:	0800d4fe 	.word	0x0800d4fe
 800b0d4:	0800d57e 	.word	0x0800d57e

0800b0d8 <__lshift>:
 800b0d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0dc:	460c      	mov	r4, r1
 800b0de:	6849      	ldr	r1, [r1, #4]
 800b0e0:	6923      	ldr	r3, [r4, #16]
 800b0e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b0e6:	68a3      	ldr	r3, [r4, #8]
 800b0e8:	4607      	mov	r7, r0
 800b0ea:	4691      	mov	r9, r2
 800b0ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b0f0:	f108 0601 	add.w	r6, r8, #1
 800b0f4:	42b3      	cmp	r3, r6
 800b0f6:	db0b      	blt.n	800b110 <__lshift+0x38>
 800b0f8:	4638      	mov	r0, r7
 800b0fa:	f7ff fd95 	bl	800ac28 <_Balloc>
 800b0fe:	4605      	mov	r5, r0
 800b100:	b948      	cbnz	r0, 800b116 <__lshift+0x3e>
 800b102:	4602      	mov	r2, r0
 800b104:	4b28      	ldr	r3, [pc, #160]	@ (800b1a8 <__lshift+0xd0>)
 800b106:	4829      	ldr	r0, [pc, #164]	@ (800b1ac <__lshift+0xd4>)
 800b108:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b10c:	f001 fcd0 	bl	800cab0 <__assert_func>
 800b110:	3101      	adds	r1, #1
 800b112:	005b      	lsls	r3, r3, #1
 800b114:	e7ee      	b.n	800b0f4 <__lshift+0x1c>
 800b116:	2300      	movs	r3, #0
 800b118:	f100 0114 	add.w	r1, r0, #20
 800b11c:	f100 0210 	add.w	r2, r0, #16
 800b120:	4618      	mov	r0, r3
 800b122:	4553      	cmp	r3, sl
 800b124:	db33      	blt.n	800b18e <__lshift+0xb6>
 800b126:	6920      	ldr	r0, [r4, #16]
 800b128:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b12c:	f104 0314 	add.w	r3, r4, #20
 800b130:	f019 091f 	ands.w	r9, r9, #31
 800b134:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b138:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b13c:	d02b      	beq.n	800b196 <__lshift+0xbe>
 800b13e:	f1c9 0e20 	rsb	lr, r9, #32
 800b142:	468a      	mov	sl, r1
 800b144:	2200      	movs	r2, #0
 800b146:	6818      	ldr	r0, [r3, #0]
 800b148:	fa00 f009 	lsl.w	r0, r0, r9
 800b14c:	4310      	orrs	r0, r2
 800b14e:	f84a 0b04 	str.w	r0, [sl], #4
 800b152:	f853 2b04 	ldr.w	r2, [r3], #4
 800b156:	459c      	cmp	ip, r3
 800b158:	fa22 f20e 	lsr.w	r2, r2, lr
 800b15c:	d8f3      	bhi.n	800b146 <__lshift+0x6e>
 800b15e:	ebac 0304 	sub.w	r3, ip, r4
 800b162:	3b15      	subs	r3, #21
 800b164:	f023 0303 	bic.w	r3, r3, #3
 800b168:	3304      	adds	r3, #4
 800b16a:	f104 0015 	add.w	r0, r4, #21
 800b16e:	4584      	cmp	ip, r0
 800b170:	bf38      	it	cc
 800b172:	2304      	movcc	r3, #4
 800b174:	50ca      	str	r2, [r1, r3]
 800b176:	b10a      	cbz	r2, 800b17c <__lshift+0xa4>
 800b178:	f108 0602 	add.w	r6, r8, #2
 800b17c:	3e01      	subs	r6, #1
 800b17e:	4638      	mov	r0, r7
 800b180:	612e      	str	r6, [r5, #16]
 800b182:	4621      	mov	r1, r4
 800b184:	f7ff fd90 	bl	800aca8 <_Bfree>
 800b188:	4628      	mov	r0, r5
 800b18a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b18e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b192:	3301      	adds	r3, #1
 800b194:	e7c5      	b.n	800b122 <__lshift+0x4a>
 800b196:	3904      	subs	r1, #4
 800b198:	f853 2b04 	ldr.w	r2, [r3], #4
 800b19c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b1a0:	459c      	cmp	ip, r3
 800b1a2:	d8f9      	bhi.n	800b198 <__lshift+0xc0>
 800b1a4:	e7ea      	b.n	800b17c <__lshift+0xa4>
 800b1a6:	bf00      	nop
 800b1a8:	0800d56d 	.word	0x0800d56d
 800b1ac:	0800d57e 	.word	0x0800d57e

0800b1b0 <__mcmp>:
 800b1b0:	690a      	ldr	r2, [r1, #16]
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	6900      	ldr	r0, [r0, #16]
 800b1b6:	1a80      	subs	r0, r0, r2
 800b1b8:	b530      	push	{r4, r5, lr}
 800b1ba:	d10e      	bne.n	800b1da <__mcmp+0x2a>
 800b1bc:	3314      	adds	r3, #20
 800b1be:	3114      	adds	r1, #20
 800b1c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b1c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b1c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b1cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b1d0:	4295      	cmp	r5, r2
 800b1d2:	d003      	beq.n	800b1dc <__mcmp+0x2c>
 800b1d4:	d205      	bcs.n	800b1e2 <__mcmp+0x32>
 800b1d6:	f04f 30ff 	mov.w	r0, #4294967295
 800b1da:	bd30      	pop	{r4, r5, pc}
 800b1dc:	42a3      	cmp	r3, r4
 800b1de:	d3f3      	bcc.n	800b1c8 <__mcmp+0x18>
 800b1e0:	e7fb      	b.n	800b1da <__mcmp+0x2a>
 800b1e2:	2001      	movs	r0, #1
 800b1e4:	e7f9      	b.n	800b1da <__mcmp+0x2a>
	...

0800b1e8 <__mdiff>:
 800b1e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1ec:	4689      	mov	r9, r1
 800b1ee:	4606      	mov	r6, r0
 800b1f0:	4611      	mov	r1, r2
 800b1f2:	4648      	mov	r0, r9
 800b1f4:	4614      	mov	r4, r2
 800b1f6:	f7ff ffdb 	bl	800b1b0 <__mcmp>
 800b1fa:	1e05      	subs	r5, r0, #0
 800b1fc:	d112      	bne.n	800b224 <__mdiff+0x3c>
 800b1fe:	4629      	mov	r1, r5
 800b200:	4630      	mov	r0, r6
 800b202:	f7ff fd11 	bl	800ac28 <_Balloc>
 800b206:	4602      	mov	r2, r0
 800b208:	b928      	cbnz	r0, 800b216 <__mdiff+0x2e>
 800b20a:	4b3f      	ldr	r3, [pc, #252]	@ (800b308 <__mdiff+0x120>)
 800b20c:	f240 2137 	movw	r1, #567	@ 0x237
 800b210:	483e      	ldr	r0, [pc, #248]	@ (800b30c <__mdiff+0x124>)
 800b212:	f001 fc4d 	bl	800cab0 <__assert_func>
 800b216:	2301      	movs	r3, #1
 800b218:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b21c:	4610      	mov	r0, r2
 800b21e:	b003      	add	sp, #12
 800b220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b224:	bfbc      	itt	lt
 800b226:	464b      	movlt	r3, r9
 800b228:	46a1      	movlt	r9, r4
 800b22a:	4630      	mov	r0, r6
 800b22c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b230:	bfba      	itte	lt
 800b232:	461c      	movlt	r4, r3
 800b234:	2501      	movlt	r5, #1
 800b236:	2500      	movge	r5, #0
 800b238:	f7ff fcf6 	bl	800ac28 <_Balloc>
 800b23c:	4602      	mov	r2, r0
 800b23e:	b918      	cbnz	r0, 800b248 <__mdiff+0x60>
 800b240:	4b31      	ldr	r3, [pc, #196]	@ (800b308 <__mdiff+0x120>)
 800b242:	f240 2145 	movw	r1, #581	@ 0x245
 800b246:	e7e3      	b.n	800b210 <__mdiff+0x28>
 800b248:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b24c:	6926      	ldr	r6, [r4, #16]
 800b24e:	60c5      	str	r5, [r0, #12]
 800b250:	f109 0310 	add.w	r3, r9, #16
 800b254:	f109 0514 	add.w	r5, r9, #20
 800b258:	f104 0e14 	add.w	lr, r4, #20
 800b25c:	f100 0b14 	add.w	fp, r0, #20
 800b260:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b264:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b268:	9301      	str	r3, [sp, #4]
 800b26a:	46d9      	mov	r9, fp
 800b26c:	f04f 0c00 	mov.w	ip, #0
 800b270:	9b01      	ldr	r3, [sp, #4]
 800b272:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b276:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b27a:	9301      	str	r3, [sp, #4]
 800b27c:	fa1f f38a 	uxth.w	r3, sl
 800b280:	4619      	mov	r1, r3
 800b282:	b283      	uxth	r3, r0
 800b284:	1acb      	subs	r3, r1, r3
 800b286:	0c00      	lsrs	r0, r0, #16
 800b288:	4463      	add	r3, ip
 800b28a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b28e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b292:	b29b      	uxth	r3, r3
 800b294:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b298:	4576      	cmp	r6, lr
 800b29a:	f849 3b04 	str.w	r3, [r9], #4
 800b29e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b2a2:	d8e5      	bhi.n	800b270 <__mdiff+0x88>
 800b2a4:	1b33      	subs	r3, r6, r4
 800b2a6:	3b15      	subs	r3, #21
 800b2a8:	f023 0303 	bic.w	r3, r3, #3
 800b2ac:	3415      	adds	r4, #21
 800b2ae:	3304      	adds	r3, #4
 800b2b0:	42a6      	cmp	r6, r4
 800b2b2:	bf38      	it	cc
 800b2b4:	2304      	movcc	r3, #4
 800b2b6:	441d      	add	r5, r3
 800b2b8:	445b      	add	r3, fp
 800b2ba:	461e      	mov	r6, r3
 800b2bc:	462c      	mov	r4, r5
 800b2be:	4544      	cmp	r4, r8
 800b2c0:	d30e      	bcc.n	800b2e0 <__mdiff+0xf8>
 800b2c2:	f108 0103 	add.w	r1, r8, #3
 800b2c6:	1b49      	subs	r1, r1, r5
 800b2c8:	f021 0103 	bic.w	r1, r1, #3
 800b2cc:	3d03      	subs	r5, #3
 800b2ce:	45a8      	cmp	r8, r5
 800b2d0:	bf38      	it	cc
 800b2d2:	2100      	movcc	r1, #0
 800b2d4:	440b      	add	r3, r1
 800b2d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b2da:	b191      	cbz	r1, 800b302 <__mdiff+0x11a>
 800b2dc:	6117      	str	r7, [r2, #16]
 800b2de:	e79d      	b.n	800b21c <__mdiff+0x34>
 800b2e0:	f854 1b04 	ldr.w	r1, [r4], #4
 800b2e4:	46e6      	mov	lr, ip
 800b2e6:	0c08      	lsrs	r0, r1, #16
 800b2e8:	fa1c fc81 	uxtah	ip, ip, r1
 800b2ec:	4471      	add	r1, lr
 800b2ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b2f2:	b289      	uxth	r1, r1
 800b2f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b2f8:	f846 1b04 	str.w	r1, [r6], #4
 800b2fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b300:	e7dd      	b.n	800b2be <__mdiff+0xd6>
 800b302:	3f01      	subs	r7, #1
 800b304:	e7e7      	b.n	800b2d6 <__mdiff+0xee>
 800b306:	bf00      	nop
 800b308:	0800d56d 	.word	0x0800d56d
 800b30c:	0800d57e 	.word	0x0800d57e

0800b310 <__ulp>:
 800b310:	b082      	sub	sp, #8
 800b312:	ed8d 0b00 	vstr	d0, [sp]
 800b316:	9a01      	ldr	r2, [sp, #4]
 800b318:	4b0f      	ldr	r3, [pc, #60]	@ (800b358 <__ulp+0x48>)
 800b31a:	4013      	ands	r3, r2
 800b31c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b320:	2b00      	cmp	r3, #0
 800b322:	dc08      	bgt.n	800b336 <__ulp+0x26>
 800b324:	425b      	negs	r3, r3
 800b326:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b32a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b32e:	da04      	bge.n	800b33a <__ulp+0x2a>
 800b330:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b334:	4113      	asrs	r3, r2
 800b336:	2200      	movs	r2, #0
 800b338:	e008      	b.n	800b34c <__ulp+0x3c>
 800b33a:	f1a2 0314 	sub.w	r3, r2, #20
 800b33e:	2b1e      	cmp	r3, #30
 800b340:	bfda      	itte	le
 800b342:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b346:	40da      	lsrle	r2, r3
 800b348:	2201      	movgt	r2, #1
 800b34a:	2300      	movs	r3, #0
 800b34c:	4619      	mov	r1, r3
 800b34e:	4610      	mov	r0, r2
 800b350:	ec41 0b10 	vmov	d0, r0, r1
 800b354:	b002      	add	sp, #8
 800b356:	4770      	bx	lr
 800b358:	7ff00000 	.word	0x7ff00000

0800b35c <__b2d>:
 800b35c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b360:	6906      	ldr	r6, [r0, #16]
 800b362:	f100 0814 	add.w	r8, r0, #20
 800b366:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b36a:	1f37      	subs	r7, r6, #4
 800b36c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b370:	4610      	mov	r0, r2
 800b372:	f7ff fd4b 	bl	800ae0c <__hi0bits>
 800b376:	f1c0 0320 	rsb	r3, r0, #32
 800b37a:	280a      	cmp	r0, #10
 800b37c:	600b      	str	r3, [r1, #0]
 800b37e:	491b      	ldr	r1, [pc, #108]	@ (800b3ec <__b2d+0x90>)
 800b380:	dc15      	bgt.n	800b3ae <__b2d+0x52>
 800b382:	f1c0 0c0b 	rsb	ip, r0, #11
 800b386:	fa22 f30c 	lsr.w	r3, r2, ip
 800b38a:	45b8      	cmp	r8, r7
 800b38c:	ea43 0501 	orr.w	r5, r3, r1
 800b390:	bf34      	ite	cc
 800b392:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b396:	2300      	movcs	r3, #0
 800b398:	3015      	adds	r0, #21
 800b39a:	fa02 f000 	lsl.w	r0, r2, r0
 800b39e:	fa23 f30c 	lsr.w	r3, r3, ip
 800b3a2:	4303      	orrs	r3, r0
 800b3a4:	461c      	mov	r4, r3
 800b3a6:	ec45 4b10 	vmov	d0, r4, r5
 800b3aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3ae:	45b8      	cmp	r8, r7
 800b3b0:	bf3a      	itte	cc
 800b3b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b3b6:	f1a6 0708 	subcc.w	r7, r6, #8
 800b3ba:	2300      	movcs	r3, #0
 800b3bc:	380b      	subs	r0, #11
 800b3be:	d012      	beq.n	800b3e6 <__b2d+0x8a>
 800b3c0:	f1c0 0120 	rsb	r1, r0, #32
 800b3c4:	fa23 f401 	lsr.w	r4, r3, r1
 800b3c8:	4082      	lsls	r2, r0
 800b3ca:	4322      	orrs	r2, r4
 800b3cc:	4547      	cmp	r7, r8
 800b3ce:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b3d2:	bf8c      	ite	hi
 800b3d4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b3d8:	2200      	movls	r2, #0
 800b3da:	4083      	lsls	r3, r0
 800b3dc:	40ca      	lsrs	r2, r1
 800b3de:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b3e2:	4313      	orrs	r3, r2
 800b3e4:	e7de      	b.n	800b3a4 <__b2d+0x48>
 800b3e6:	ea42 0501 	orr.w	r5, r2, r1
 800b3ea:	e7db      	b.n	800b3a4 <__b2d+0x48>
 800b3ec:	3ff00000 	.word	0x3ff00000

0800b3f0 <__d2b>:
 800b3f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b3f4:	460f      	mov	r7, r1
 800b3f6:	2101      	movs	r1, #1
 800b3f8:	ec59 8b10 	vmov	r8, r9, d0
 800b3fc:	4616      	mov	r6, r2
 800b3fe:	f7ff fc13 	bl	800ac28 <_Balloc>
 800b402:	4604      	mov	r4, r0
 800b404:	b930      	cbnz	r0, 800b414 <__d2b+0x24>
 800b406:	4602      	mov	r2, r0
 800b408:	4b23      	ldr	r3, [pc, #140]	@ (800b498 <__d2b+0xa8>)
 800b40a:	4824      	ldr	r0, [pc, #144]	@ (800b49c <__d2b+0xac>)
 800b40c:	f240 310f 	movw	r1, #783	@ 0x30f
 800b410:	f001 fb4e 	bl	800cab0 <__assert_func>
 800b414:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b418:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b41c:	b10d      	cbz	r5, 800b422 <__d2b+0x32>
 800b41e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b422:	9301      	str	r3, [sp, #4]
 800b424:	f1b8 0300 	subs.w	r3, r8, #0
 800b428:	d023      	beq.n	800b472 <__d2b+0x82>
 800b42a:	4668      	mov	r0, sp
 800b42c:	9300      	str	r3, [sp, #0]
 800b42e:	f7ff fd0c 	bl	800ae4a <__lo0bits>
 800b432:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b436:	b1d0      	cbz	r0, 800b46e <__d2b+0x7e>
 800b438:	f1c0 0320 	rsb	r3, r0, #32
 800b43c:	fa02 f303 	lsl.w	r3, r2, r3
 800b440:	430b      	orrs	r3, r1
 800b442:	40c2      	lsrs	r2, r0
 800b444:	6163      	str	r3, [r4, #20]
 800b446:	9201      	str	r2, [sp, #4]
 800b448:	9b01      	ldr	r3, [sp, #4]
 800b44a:	61a3      	str	r3, [r4, #24]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	bf0c      	ite	eq
 800b450:	2201      	moveq	r2, #1
 800b452:	2202      	movne	r2, #2
 800b454:	6122      	str	r2, [r4, #16]
 800b456:	b1a5      	cbz	r5, 800b482 <__d2b+0x92>
 800b458:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b45c:	4405      	add	r5, r0
 800b45e:	603d      	str	r5, [r7, #0]
 800b460:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b464:	6030      	str	r0, [r6, #0]
 800b466:	4620      	mov	r0, r4
 800b468:	b003      	add	sp, #12
 800b46a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b46e:	6161      	str	r1, [r4, #20]
 800b470:	e7ea      	b.n	800b448 <__d2b+0x58>
 800b472:	a801      	add	r0, sp, #4
 800b474:	f7ff fce9 	bl	800ae4a <__lo0bits>
 800b478:	9b01      	ldr	r3, [sp, #4]
 800b47a:	6163      	str	r3, [r4, #20]
 800b47c:	3020      	adds	r0, #32
 800b47e:	2201      	movs	r2, #1
 800b480:	e7e8      	b.n	800b454 <__d2b+0x64>
 800b482:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b486:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b48a:	6038      	str	r0, [r7, #0]
 800b48c:	6918      	ldr	r0, [r3, #16]
 800b48e:	f7ff fcbd 	bl	800ae0c <__hi0bits>
 800b492:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b496:	e7e5      	b.n	800b464 <__d2b+0x74>
 800b498:	0800d56d 	.word	0x0800d56d
 800b49c:	0800d57e 	.word	0x0800d57e

0800b4a0 <__ratio>:
 800b4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4a4:	b085      	sub	sp, #20
 800b4a6:	e9cd 1000 	strd	r1, r0, [sp]
 800b4aa:	a902      	add	r1, sp, #8
 800b4ac:	f7ff ff56 	bl	800b35c <__b2d>
 800b4b0:	9800      	ldr	r0, [sp, #0]
 800b4b2:	a903      	add	r1, sp, #12
 800b4b4:	ec55 4b10 	vmov	r4, r5, d0
 800b4b8:	f7ff ff50 	bl	800b35c <__b2d>
 800b4bc:	9b01      	ldr	r3, [sp, #4]
 800b4be:	6919      	ldr	r1, [r3, #16]
 800b4c0:	9b00      	ldr	r3, [sp, #0]
 800b4c2:	691b      	ldr	r3, [r3, #16]
 800b4c4:	1ac9      	subs	r1, r1, r3
 800b4c6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b4ca:	1a9b      	subs	r3, r3, r2
 800b4cc:	ec5b ab10 	vmov	sl, fp, d0
 800b4d0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	bfce      	itee	gt
 800b4d8:	462a      	movgt	r2, r5
 800b4da:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b4de:	465a      	movle	r2, fp
 800b4e0:	462f      	mov	r7, r5
 800b4e2:	46d9      	mov	r9, fp
 800b4e4:	bfcc      	ite	gt
 800b4e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b4ea:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b4ee:	464b      	mov	r3, r9
 800b4f0:	4652      	mov	r2, sl
 800b4f2:	4620      	mov	r0, r4
 800b4f4:	4639      	mov	r1, r7
 800b4f6:	f7f5 f9d1 	bl	800089c <__aeabi_ddiv>
 800b4fa:	ec41 0b10 	vmov	d0, r0, r1
 800b4fe:	b005      	add	sp, #20
 800b500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b504 <__copybits>:
 800b504:	3901      	subs	r1, #1
 800b506:	b570      	push	{r4, r5, r6, lr}
 800b508:	1149      	asrs	r1, r1, #5
 800b50a:	6914      	ldr	r4, [r2, #16]
 800b50c:	3101      	adds	r1, #1
 800b50e:	f102 0314 	add.w	r3, r2, #20
 800b512:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b516:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b51a:	1f05      	subs	r5, r0, #4
 800b51c:	42a3      	cmp	r3, r4
 800b51e:	d30c      	bcc.n	800b53a <__copybits+0x36>
 800b520:	1aa3      	subs	r3, r4, r2
 800b522:	3b11      	subs	r3, #17
 800b524:	f023 0303 	bic.w	r3, r3, #3
 800b528:	3211      	adds	r2, #17
 800b52a:	42a2      	cmp	r2, r4
 800b52c:	bf88      	it	hi
 800b52e:	2300      	movhi	r3, #0
 800b530:	4418      	add	r0, r3
 800b532:	2300      	movs	r3, #0
 800b534:	4288      	cmp	r0, r1
 800b536:	d305      	bcc.n	800b544 <__copybits+0x40>
 800b538:	bd70      	pop	{r4, r5, r6, pc}
 800b53a:	f853 6b04 	ldr.w	r6, [r3], #4
 800b53e:	f845 6f04 	str.w	r6, [r5, #4]!
 800b542:	e7eb      	b.n	800b51c <__copybits+0x18>
 800b544:	f840 3b04 	str.w	r3, [r0], #4
 800b548:	e7f4      	b.n	800b534 <__copybits+0x30>

0800b54a <__any_on>:
 800b54a:	f100 0214 	add.w	r2, r0, #20
 800b54e:	6900      	ldr	r0, [r0, #16]
 800b550:	114b      	asrs	r3, r1, #5
 800b552:	4298      	cmp	r0, r3
 800b554:	b510      	push	{r4, lr}
 800b556:	db11      	blt.n	800b57c <__any_on+0x32>
 800b558:	dd0a      	ble.n	800b570 <__any_on+0x26>
 800b55a:	f011 011f 	ands.w	r1, r1, #31
 800b55e:	d007      	beq.n	800b570 <__any_on+0x26>
 800b560:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b564:	fa24 f001 	lsr.w	r0, r4, r1
 800b568:	fa00 f101 	lsl.w	r1, r0, r1
 800b56c:	428c      	cmp	r4, r1
 800b56e:	d10b      	bne.n	800b588 <__any_on+0x3e>
 800b570:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b574:	4293      	cmp	r3, r2
 800b576:	d803      	bhi.n	800b580 <__any_on+0x36>
 800b578:	2000      	movs	r0, #0
 800b57a:	bd10      	pop	{r4, pc}
 800b57c:	4603      	mov	r3, r0
 800b57e:	e7f7      	b.n	800b570 <__any_on+0x26>
 800b580:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b584:	2900      	cmp	r1, #0
 800b586:	d0f5      	beq.n	800b574 <__any_on+0x2a>
 800b588:	2001      	movs	r0, #1
 800b58a:	e7f6      	b.n	800b57a <__any_on+0x30>

0800b58c <sulp>:
 800b58c:	b570      	push	{r4, r5, r6, lr}
 800b58e:	4604      	mov	r4, r0
 800b590:	460d      	mov	r5, r1
 800b592:	ec45 4b10 	vmov	d0, r4, r5
 800b596:	4616      	mov	r6, r2
 800b598:	f7ff feba 	bl	800b310 <__ulp>
 800b59c:	ec51 0b10 	vmov	r0, r1, d0
 800b5a0:	b17e      	cbz	r6, 800b5c2 <sulp+0x36>
 800b5a2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b5a6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	dd09      	ble.n	800b5c2 <sulp+0x36>
 800b5ae:	051b      	lsls	r3, r3, #20
 800b5b0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b5b4:	2400      	movs	r4, #0
 800b5b6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b5ba:	4622      	mov	r2, r4
 800b5bc:	462b      	mov	r3, r5
 800b5be:	f7f5 f843 	bl	8000648 <__aeabi_dmul>
 800b5c2:	ec41 0b10 	vmov	d0, r0, r1
 800b5c6:	bd70      	pop	{r4, r5, r6, pc}

0800b5c8 <_strtod_l>:
 800b5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5cc:	b09f      	sub	sp, #124	@ 0x7c
 800b5ce:	460c      	mov	r4, r1
 800b5d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	921a      	str	r2, [sp, #104]	@ 0x68
 800b5d6:	9005      	str	r0, [sp, #20]
 800b5d8:	f04f 0a00 	mov.w	sl, #0
 800b5dc:	f04f 0b00 	mov.w	fp, #0
 800b5e0:	460a      	mov	r2, r1
 800b5e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b5e4:	7811      	ldrb	r1, [r2, #0]
 800b5e6:	292b      	cmp	r1, #43	@ 0x2b
 800b5e8:	d04a      	beq.n	800b680 <_strtod_l+0xb8>
 800b5ea:	d838      	bhi.n	800b65e <_strtod_l+0x96>
 800b5ec:	290d      	cmp	r1, #13
 800b5ee:	d832      	bhi.n	800b656 <_strtod_l+0x8e>
 800b5f0:	2908      	cmp	r1, #8
 800b5f2:	d832      	bhi.n	800b65a <_strtod_l+0x92>
 800b5f4:	2900      	cmp	r1, #0
 800b5f6:	d03b      	beq.n	800b670 <_strtod_l+0xa8>
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b5fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b5fe:	782a      	ldrb	r2, [r5, #0]
 800b600:	2a30      	cmp	r2, #48	@ 0x30
 800b602:	f040 80b3 	bne.w	800b76c <_strtod_l+0x1a4>
 800b606:	786a      	ldrb	r2, [r5, #1]
 800b608:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b60c:	2a58      	cmp	r2, #88	@ 0x58
 800b60e:	d16e      	bne.n	800b6ee <_strtod_l+0x126>
 800b610:	9302      	str	r3, [sp, #8]
 800b612:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b614:	9301      	str	r3, [sp, #4]
 800b616:	ab1a      	add	r3, sp, #104	@ 0x68
 800b618:	9300      	str	r3, [sp, #0]
 800b61a:	4a8e      	ldr	r2, [pc, #568]	@ (800b854 <_strtod_l+0x28c>)
 800b61c:	9805      	ldr	r0, [sp, #20]
 800b61e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b620:	a919      	add	r1, sp, #100	@ 0x64
 800b622:	f001 fadf 	bl	800cbe4 <__gethex>
 800b626:	f010 060f 	ands.w	r6, r0, #15
 800b62a:	4604      	mov	r4, r0
 800b62c:	d005      	beq.n	800b63a <_strtod_l+0x72>
 800b62e:	2e06      	cmp	r6, #6
 800b630:	d128      	bne.n	800b684 <_strtod_l+0xbc>
 800b632:	3501      	adds	r5, #1
 800b634:	2300      	movs	r3, #0
 800b636:	9519      	str	r5, [sp, #100]	@ 0x64
 800b638:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b63a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	f040 858e 	bne.w	800c15e <_strtod_l+0xb96>
 800b642:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b644:	b1cb      	cbz	r3, 800b67a <_strtod_l+0xb2>
 800b646:	4652      	mov	r2, sl
 800b648:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b64c:	ec43 2b10 	vmov	d0, r2, r3
 800b650:	b01f      	add	sp, #124	@ 0x7c
 800b652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b656:	2920      	cmp	r1, #32
 800b658:	d1ce      	bne.n	800b5f8 <_strtod_l+0x30>
 800b65a:	3201      	adds	r2, #1
 800b65c:	e7c1      	b.n	800b5e2 <_strtod_l+0x1a>
 800b65e:	292d      	cmp	r1, #45	@ 0x2d
 800b660:	d1ca      	bne.n	800b5f8 <_strtod_l+0x30>
 800b662:	2101      	movs	r1, #1
 800b664:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b666:	1c51      	adds	r1, r2, #1
 800b668:	9119      	str	r1, [sp, #100]	@ 0x64
 800b66a:	7852      	ldrb	r2, [r2, #1]
 800b66c:	2a00      	cmp	r2, #0
 800b66e:	d1c5      	bne.n	800b5fc <_strtod_l+0x34>
 800b670:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b672:	9419      	str	r4, [sp, #100]	@ 0x64
 800b674:	2b00      	cmp	r3, #0
 800b676:	f040 8570 	bne.w	800c15a <_strtod_l+0xb92>
 800b67a:	4652      	mov	r2, sl
 800b67c:	465b      	mov	r3, fp
 800b67e:	e7e5      	b.n	800b64c <_strtod_l+0x84>
 800b680:	2100      	movs	r1, #0
 800b682:	e7ef      	b.n	800b664 <_strtod_l+0x9c>
 800b684:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b686:	b13a      	cbz	r2, 800b698 <_strtod_l+0xd0>
 800b688:	2135      	movs	r1, #53	@ 0x35
 800b68a:	a81c      	add	r0, sp, #112	@ 0x70
 800b68c:	f7ff ff3a 	bl	800b504 <__copybits>
 800b690:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b692:	9805      	ldr	r0, [sp, #20]
 800b694:	f7ff fb08 	bl	800aca8 <_Bfree>
 800b698:	3e01      	subs	r6, #1
 800b69a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b69c:	2e04      	cmp	r6, #4
 800b69e:	d806      	bhi.n	800b6ae <_strtod_l+0xe6>
 800b6a0:	e8df f006 	tbb	[pc, r6]
 800b6a4:	201d0314 	.word	0x201d0314
 800b6a8:	14          	.byte	0x14
 800b6a9:	00          	.byte	0x00
 800b6aa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b6ae:	05e1      	lsls	r1, r4, #23
 800b6b0:	bf48      	it	mi
 800b6b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b6b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b6ba:	0d1b      	lsrs	r3, r3, #20
 800b6bc:	051b      	lsls	r3, r3, #20
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d1bb      	bne.n	800b63a <_strtod_l+0x72>
 800b6c2:	f7fe fb23 	bl	8009d0c <__errno>
 800b6c6:	2322      	movs	r3, #34	@ 0x22
 800b6c8:	6003      	str	r3, [r0, #0]
 800b6ca:	e7b6      	b.n	800b63a <_strtod_l+0x72>
 800b6cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b6d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b6d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b6d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b6dc:	e7e7      	b.n	800b6ae <_strtod_l+0xe6>
 800b6de:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b85c <_strtod_l+0x294>
 800b6e2:	e7e4      	b.n	800b6ae <_strtod_l+0xe6>
 800b6e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b6e8:	f04f 3aff 	mov.w	sl, #4294967295
 800b6ec:	e7df      	b.n	800b6ae <_strtod_l+0xe6>
 800b6ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b6f0:	1c5a      	adds	r2, r3, #1
 800b6f2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b6f4:	785b      	ldrb	r3, [r3, #1]
 800b6f6:	2b30      	cmp	r3, #48	@ 0x30
 800b6f8:	d0f9      	beq.n	800b6ee <_strtod_l+0x126>
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d09d      	beq.n	800b63a <_strtod_l+0x72>
 800b6fe:	2301      	movs	r3, #1
 800b700:	9309      	str	r3, [sp, #36]	@ 0x24
 800b702:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b704:	930c      	str	r3, [sp, #48]	@ 0x30
 800b706:	2300      	movs	r3, #0
 800b708:	9308      	str	r3, [sp, #32]
 800b70a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b70c:	461f      	mov	r7, r3
 800b70e:	220a      	movs	r2, #10
 800b710:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b712:	7805      	ldrb	r5, [r0, #0]
 800b714:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b718:	b2d9      	uxtb	r1, r3
 800b71a:	2909      	cmp	r1, #9
 800b71c:	d928      	bls.n	800b770 <_strtod_l+0x1a8>
 800b71e:	494e      	ldr	r1, [pc, #312]	@ (800b858 <_strtod_l+0x290>)
 800b720:	2201      	movs	r2, #1
 800b722:	f001 f979 	bl	800ca18 <strncmp>
 800b726:	2800      	cmp	r0, #0
 800b728:	d032      	beq.n	800b790 <_strtod_l+0x1c8>
 800b72a:	2000      	movs	r0, #0
 800b72c:	462a      	mov	r2, r5
 800b72e:	4681      	mov	r9, r0
 800b730:	463d      	mov	r5, r7
 800b732:	4603      	mov	r3, r0
 800b734:	2a65      	cmp	r2, #101	@ 0x65
 800b736:	d001      	beq.n	800b73c <_strtod_l+0x174>
 800b738:	2a45      	cmp	r2, #69	@ 0x45
 800b73a:	d114      	bne.n	800b766 <_strtod_l+0x19e>
 800b73c:	b91d      	cbnz	r5, 800b746 <_strtod_l+0x17e>
 800b73e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b740:	4302      	orrs	r2, r0
 800b742:	d095      	beq.n	800b670 <_strtod_l+0xa8>
 800b744:	2500      	movs	r5, #0
 800b746:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b748:	1c62      	adds	r2, r4, #1
 800b74a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b74c:	7862      	ldrb	r2, [r4, #1]
 800b74e:	2a2b      	cmp	r2, #43	@ 0x2b
 800b750:	d077      	beq.n	800b842 <_strtod_l+0x27a>
 800b752:	2a2d      	cmp	r2, #45	@ 0x2d
 800b754:	d07b      	beq.n	800b84e <_strtod_l+0x286>
 800b756:	f04f 0c00 	mov.w	ip, #0
 800b75a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b75e:	2909      	cmp	r1, #9
 800b760:	f240 8082 	bls.w	800b868 <_strtod_l+0x2a0>
 800b764:	9419      	str	r4, [sp, #100]	@ 0x64
 800b766:	f04f 0800 	mov.w	r8, #0
 800b76a:	e0a2      	b.n	800b8b2 <_strtod_l+0x2ea>
 800b76c:	2300      	movs	r3, #0
 800b76e:	e7c7      	b.n	800b700 <_strtod_l+0x138>
 800b770:	2f08      	cmp	r7, #8
 800b772:	bfd5      	itete	le
 800b774:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b776:	9908      	ldrgt	r1, [sp, #32]
 800b778:	fb02 3301 	mlale	r3, r2, r1, r3
 800b77c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b780:	f100 0001 	add.w	r0, r0, #1
 800b784:	bfd4      	ite	le
 800b786:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b788:	9308      	strgt	r3, [sp, #32]
 800b78a:	3701      	adds	r7, #1
 800b78c:	9019      	str	r0, [sp, #100]	@ 0x64
 800b78e:	e7bf      	b.n	800b710 <_strtod_l+0x148>
 800b790:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b792:	1c5a      	adds	r2, r3, #1
 800b794:	9219      	str	r2, [sp, #100]	@ 0x64
 800b796:	785a      	ldrb	r2, [r3, #1]
 800b798:	b37f      	cbz	r7, 800b7fa <_strtod_l+0x232>
 800b79a:	4681      	mov	r9, r0
 800b79c:	463d      	mov	r5, r7
 800b79e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b7a2:	2b09      	cmp	r3, #9
 800b7a4:	d912      	bls.n	800b7cc <_strtod_l+0x204>
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	e7c4      	b.n	800b734 <_strtod_l+0x16c>
 800b7aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b7ac:	1c5a      	adds	r2, r3, #1
 800b7ae:	9219      	str	r2, [sp, #100]	@ 0x64
 800b7b0:	785a      	ldrb	r2, [r3, #1]
 800b7b2:	3001      	adds	r0, #1
 800b7b4:	2a30      	cmp	r2, #48	@ 0x30
 800b7b6:	d0f8      	beq.n	800b7aa <_strtod_l+0x1e2>
 800b7b8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b7bc:	2b08      	cmp	r3, #8
 800b7be:	f200 84d3 	bhi.w	800c168 <_strtod_l+0xba0>
 800b7c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b7c4:	930c      	str	r3, [sp, #48]	@ 0x30
 800b7c6:	4681      	mov	r9, r0
 800b7c8:	2000      	movs	r0, #0
 800b7ca:	4605      	mov	r5, r0
 800b7cc:	3a30      	subs	r2, #48	@ 0x30
 800b7ce:	f100 0301 	add.w	r3, r0, #1
 800b7d2:	d02a      	beq.n	800b82a <_strtod_l+0x262>
 800b7d4:	4499      	add	r9, r3
 800b7d6:	eb00 0c05 	add.w	ip, r0, r5
 800b7da:	462b      	mov	r3, r5
 800b7dc:	210a      	movs	r1, #10
 800b7de:	4563      	cmp	r3, ip
 800b7e0:	d10d      	bne.n	800b7fe <_strtod_l+0x236>
 800b7e2:	1c69      	adds	r1, r5, #1
 800b7e4:	4401      	add	r1, r0
 800b7e6:	4428      	add	r0, r5
 800b7e8:	2808      	cmp	r0, #8
 800b7ea:	dc16      	bgt.n	800b81a <_strtod_l+0x252>
 800b7ec:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b7ee:	230a      	movs	r3, #10
 800b7f0:	fb03 2300 	mla	r3, r3, r0, r2
 800b7f4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	e018      	b.n	800b82c <_strtod_l+0x264>
 800b7fa:	4638      	mov	r0, r7
 800b7fc:	e7da      	b.n	800b7b4 <_strtod_l+0x1ec>
 800b7fe:	2b08      	cmp	r3, #8
 800b800:	f103 0301 	add.w	r3, r3, #1
 800b804:	dc03      	bgt.n	800b80e <_strtod_l+0x246>
 800b806:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b808:	434e      	muls	r6, r1
 800b80a:	960a      	str	r6, [sp, #40]	@ 0x28
 800b80c:	e7e7      	b.n	800b7de <_strtod_l+0x216>
 800b80e:	2b10      	cmp	r3, #16
 800b810:	bfde      	ittt	le
 800b812:	9e08      	ldrle	r6, [sp, #32]
 800b814:	434e      	mulle	r6, r1
 800b816:	9608      	strle	r6, [sp, #32]
 800b818:	e7e1      	b.n	800b7de <_strtod_l+0x216>
 800b81a:	280f      	cmp	r0, #15
 800b81c:	dceb      	bgt.n	800b7f6 <_strtod_l+0x22e>
 800b81e:	9808      	ldr	r0, [sp, #32]
 800b820:	230a      	movs	r3, #10
 800b822:	fb03 2300 	mla	r3, r3, r0, r2
 800b826:	9308      	str	r3, [sp, #32]
 800b828:	e7e5      	b.n	800b7f6 <_strtod_l+0x22e>
 800b82a:	4629      	mov	r1, r5
 800b82c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b82e:	1c50      	adds	r0, r2, #1
 800b830:	9019      	str	r0, [sp, #100]	@ 0x64
 800b832:	7852      	ldrb	r2, [r2, #1]
 800b834:	4618      	mov	r0, r3
 800b836:	460d      	mov	r5, r1
 800b838:	e7b1      	b.n	800b79e <_strtod_l+0x1d6>
 800b83a:	f04f 0900 	mov.w	r9, #0
 800b83e:	2301      	movs	r3, #1
 800b840:	e77d      	b.n	800b73e <_strtod_l+0x176>
 800b842:	f04f 0c00 	mov.w	ip, #0
 800b846:	1ca2      	adds	r2, r4, #2
 800b848:	9219      	str	r2, [sp, #100]	@ 0x64
 800b84a:	78a2      	ldrb	r2, [r4, #2]
 800b84c:	e785      	b.n	800b75a <_strtod_l+0x192>
 800b84e:	f04f 0c01 	mov.w	ip, #1
 800b852:	e7f8      	b.n	800b846 <_strtod_l+0x27e>
 800b854:	0800d6f0 	.word	0x0800d6f0
 800b858:	0800d6d8 	.word	0x0800d6d8
 800b85c:	7ff00000 	.word	0x7ff00000
 800b860:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b862:	1c51      	adds	r1, r2, #1
 800b864:	9119      	str	r1, [sp, #100]	@ 0x64
 800b866:	7852      	ldrb	r2, [r2, #1]
 800b868:	2a30      	cmp	r2, #48	@ 0x30
 800b86a:	d0f9      	beq.n	800b860 <_strtod_l+0x298>
 800b86c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b870:	2908      	cmp	r1, #8
 800b872:	f63f af78 	bhi.w	800b766 <_strtod_l+0x19e>
 800b876:	3a30      	subs	r2, #48	@ 0x30
 800b878:	920e      	str	r2, [sp, #56]	@ 0x38
 800b87a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b87c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b87e:	f04f 080a 	mov.w	r8, #10
 800b882:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b884:	1c56      	adds	r6, r2, #1
 800b886:	9619      	str	r6, [sp, #100]	@ 0x64
 800b888:	7852      	ldrb	r2, [r2, #1]
 800b88a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b88e:	f1be 0f09 	cmp.w	lr, #9
 800b892:	d939      	bls.n	800b908 <_strtod_l+0x340>
 800b894:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b896:	1a76      	subs	r6, r6, r1
 800b898:	2e08      	cmp	r6, #8
 800b89a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b89e:	dc03      	bgt.n	800b8a8 <_strtod_l+0x2e0>
 800b8a0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b8a2:	4588      	cmp	r8, r1
 800b8a4:	bfa8      	it	ge
 800b8a6:	4688      	movge	r8, r1
 800b8a8:	f1bc 0f00 	cmp.w	ip, #0
 800b8ac:	d001      	beq.n	800b8b2 <_strtod_l+0x2ea>
 800b8ae:	f1c8 0800 	rsb	r8, r8, #0
 800b8b2:	2d00      	cmp	r5, #0
 800b8b4:	d14e      	bne.n	800b954 <_strtod_l+0x38c>
 800b8b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b8b8:	4308      	orrs	r0, r1
 800b8ba:	f47f aebe 	bne.w	800b63a <_strtod_l+0x72>
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	f47f aed6 	bne.w	800b670 <_strtod_l+0xa8>
 800b8c4:	2a69      	cmp	r2, #105	@ 0x69
 800b8c6:	d028      	beq.n	800b91a <_strtod_l+0x352>
 800b8c8:	dc25      	bgt.n	800b916 <_strtod_l+0x34e>
 800b8ca:	2a49      	cmp	r2, #73	@ 0x49
 800b8cc:	d025      	beq.n	800b91a <_strtod_l+0x352>
 800b8ce:	2a4e      	cmp	r2, #78	@ 0x4e
 800b8d0:	f47f aece 	bne.w	800b670 <_strtod_l+0xa8>
 800b8d4:	499b      	ldr	r1, [pc, #620]	@ (800bb44 <_strtod_l+0x57c>)
 800b8d6:	a819      	add	r0, sp, #100	@ 0x64
 800b8d8:	f001 fba6 	bl	800d028 <__match>
 800b8dc:	2800      	cmp	r0, #0
 800b8de:	f43f aec7 	beq.w	800b670 <_strtod_l+0xa8>
 800b8e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b8e4:	781b      	ldrb	r3, [r3, #0]
 800b8e6:	2b28      	cmp	r3, #40	@ 0x28
 800b8e8:	d12e      	bne.n	800b948 <_strtod_l+0x380>
 800b8ea:	4997      	ldr	r1, [pc, #604]	@ (800bb48 <_strtod_l+0x580>)
 800b8ec:	aa1c      	add	r2, sp, #112	@ 0x70
 800b8ee:	a819      	add	r0, sp, #100	@ 0x64
 800b8f0:	f001 fbae 	bl	800d050 <__hexnan>
 800b8f4:	2805      	cmp	r0, #5
 800b8f6:	d127      	bne.n	800b948 <_strtod_l+0x380>
 800b8f8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b8fa:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b8fe:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b902:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b906:	e698      	b.n	800b63a <_strtod_l+0x72>
 800b908:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b90a:	fb08 2101 	mla	r1, r8, r1, r2
 800b90e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b912:	920e      	str	r2, [sp, #56]	@ 0x38
 800b914:	e7b5      	b.n	800b882 <_strtod_l+0x2ba>
 800b916:	2a6e      	cmp	r2, #110	@ 0x6e
 800b918:	e7da      	b.n	800b8d0 <_strtod_l+0x308>
 800b91a:	498c      	ldr	r1, [pc, #560]	@ (800bb4c <_strtod_l+0x584>)
 800b91c:	a819      	add	r0, sp, #100	@ 0x64
 800b91e:	f001 fb83 	bl	800d028 <__match>
 800b922:	2800      	cmp	r0, #0
 800b924:	f43f aea4 	beq.w	800b670 <_strtod_l+0xa8>
 800b928:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b92a:	4989      	ldr	r1, [pc, #548]	@ (800bb50 <_strtod_l+0x588>)
 800b92c:	3b01      	subs	r3, #1
 800b92e:	a819      	add	r0, sp, #100	@ 0x64
 800b930:	9319      	str	r3, [sp, #100]	@ 0x64
 800b932:	f001 fb79 	bl	800d028 <__match>
 800b936:	b910      	cbnz	r0, 800b93e <_strtod_l+0x376>
 800b938:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b93a:	3301      	adds	r3, #1
 800b93c:	9319      	str	r3, [sp, #100]	@ 0x64
 800b93e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800bb60 <_strtod_l+0x598>
 800b942:	f04f 0a00 	mov.w	sl, #0
 800b946:	e678      	b.n	800b63a <_strtod_l+0x72>
 800b948:	4882      	ldr	r0, [pc, #520]	@ (800bb54 <_strtod_l+0x58c>)
 800b94a:	f001 f8a9 	bl	800caa0 <nan>
 800b94e:	ec5b ab10 	vmov	sl, fp, d0
 800b952:	e672      	b.n	800b63a <_strtod_l+0x72>
 800b954:	eba8 0309 	sub.w	r3, r8, r9
 800b958:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b95a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b95c:	2f00      	cmp	r7, #0
 800b95e:	bf08      	it	eq
 800b960:	462f      	moveq	r7, r5
 800b962:	2d10      	cmp	r5, #16
 800b964:	462c      	mov	r4, r5
 800b966:	bfa8      	it	ge
 800b968:	2410      	movge	r4, #16
 800b96a:	f7f4 fdf3 	bl	8000554 <__aeabi_ui2d>
 800b96e:	2d09      	cmp	r5, #9
 800b970:	4682      	mov	sl, r0
 800b972:	468b      	mov	fp, r1
 800b974:	dc13      	bgt.n	800b99e <_strtod_l+0x3d6>
 800b976:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b978:	2b00      	cmp	r3, #0
 800b97a:	f43f ae5e 	beq.w	800b63a <_strtod_l+0x72>
 800b97e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b980:	dd78      	ble.n	800ba74 <_strtod_l+0x4ac>
 800b982:	2b16      	cmp	r3, #22
 800b984:	dc5f      	bgt.n	800ba46 <_strtod_l+0x47e>
 800b986:	4974      	ldr	r1, [pc, #464]	@ (800bb58 <_strtod_l+0x590>)
 800b988:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b98c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b990:	4652      	mov	r2, sl
 800b992:	465b      	mov	r3, fp
 800b994:	f7f4 fe58 	bl	8000648 <__aeabi_dmul>
 800b998:	4682      	mov	sl, r0
 800b99a:	468b      	mov	fp, r1
 800b99c:	e64d      	b.n	800b63a <_strtod_l+0x72>
 800b99e:	4b6e      	ldr	r3, [pc, #440]	@ (800bb58 <_strtod_l+0x590>)
 800b9a0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b9a4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b9a8:	f7f4 fe4e 	bl	8000648 <__aeabi_dmul>
 800b9ac:	4682      	mov	sl, r0
 800b9ae:	9808      	ldr	r0, [sp, #32]
 800b9b0:	468b      	mov	fp, r1
 800b9b2:	f7f4 fdcf 	bl	8000554 <__aeabi_ui2d>
 800b9b6:	4602      	mov	r2, r0
 800b9b8:	460b      	mov	r3, r1
 800b9ba:	4650      	mov	r0, sl
 800b9bc:	4659      	mov	r1, fp
 800b9be:	f7f4 fc8d 	bl	80002dc <__adddf3>
 800b9c2:	2d0f      	cmp	r5, #15
 800b9c4:	4682      	mov	sl, r0
 800b9c6:	468b      	mov	fp, r1
 800b9c8:	ddd5      	ble.n	800b976 <_strtod_l+0x3ae>
 800b9ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9cc:	1b2c      	subs	r4, r5, r4
 800b9ce:	441c      	add	r4, r3
 800b9d0:	2c00      	cmp	r4, #0
 800b9d2:	f340 8096 	ble.w	800bb02 <_strtod_l+0x53a>
 800b9d6:	f014 030f 	ands.w	r3, r4, #15
 800b9da:	d00a      	beq.n	800b9f2 <_strtod_l+0x42a>
 800b9dc:	495e      	ldr	r1, [pc, #376]	@ (800bb58 <_strtod_l+0x590>)
 800b9de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b9e2:	4652      	mov	r2, sl
 800b9e4:	465b      	mov	r3, fp
 800b9e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9ea:	f7f4 fe2d 	bl	8000648 <__aeabi_dmul>
 800b9ee:	4682      	mov	sl, r0
 800b9f0:	468b      	mov	fp, r1
 800b9f2:	f034 040f 	bics.w	r4, r4, #15
 800b9f6:	d073      	beq.n	800bae0 <_strtod_l+0x518>
 800b9f8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b9fc:	dd48      	ble.n	800ba90 <_strtod_l+0x4c8>
 800b9fe:	2400      	movs	r4, #0
 800ba00:	46a0      	mov	r8, r4
 800ba02:	940a      	str	r4, [sp, #40]	@ 0x28
 800ba04:	46a1      	mov	r9, r4
 800ba06:	9a05      	ldr	r2, [sp, #20]
 800ba08:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800bb60 <_strtod_l+0x598>
 800ba0c:	2322      	movs	r3, #34	@ 0x22
 800ba0e:	6013      	str	r3, [r2, #0]
 800ba10:	f04f 0a00 	mov.w	sl, #0
 800ba14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	f43f ae0f 	beq.w	800b63a <_strtod_l+0x72>
 800ba1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ba1e:	9805      	ldr	r0, [sp, #20]
 800ba20:	f7ff f942 	bl	800aca8 <_Bfree>
 800ba24:	9805      	ldr	r0, [sp, #20]
 800ba26:	4649      	mov	r1, r9
 800ba28:	f7ff f93e 	bl	800aca8 <_Bfree>
 800ba2c:	9805      	ldr	r0, [sp, #20]
 800ba2e:	4641      	mov	r1, r8
 800ba30:	f7ff f93a 	bl	800aca8 <_Bfree>
 800ba34:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ba36:	9805      	ldr	r0, [sp, #20]
 800ba38:	f7ff f936 	bl	800aca8 <_Bfree>
 800ba3c:	9805      	ldr	r0, [sp, #20]
 800ba3e:	4621      	mov	r1, r4
 800ba40:	f7ff f932 	bl	800aca8 <_Bfree>
 800ba44:	e5f9      	b.n	800b63a <_strtod_l+0x72>
 800ba46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba48:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ba4c:	4293      	cmp	r3, r2
 800ba4e:	dbbc      	blt.n	800b9ca <_strtod_l+0x402>
 800ba50:	4c41      	ldr	r4, [pc, #260]	@ (800bb58 <_strtod_l+0x590>)
 800ba52:	f1c5 050f 	rsb	r5, r5, #15
 800ba56:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ba5a:	4652      	mov	r2, sl
 800ba5c:	465b      	mov	r3, fp
 800ba5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba62:	f7f4 fdf1 	bl	8000648 <__aeabi_dmul>
 800ba66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba68:	1b5d      	subs	r5, r3, r5
 800ba6a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ba6e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ba72:	e78f      	b.n	800b994 <_strtod_l+0x3cc>
 800ba74:	3316      	adds	r3, #22
 800ba76:	dba8      	blt.n	800b9ca <_strtod_l+0x402>
 800ba78:	4b37      	ldr	r3, [pc, #220]	@ (800bb58 <_strtod_l+0x590>)
 800ba7a:	eba9 0808 	sub.w	r8, r9, r8
 800ba7e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ba82:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ba86:	4650      	mov	r0, sl
 800ba88:	4659      	mov	r1, fp
 800ba8a:	f7f4 ff07 	bl	800089c <__aeabi_ddiv>
 800ba8e:	e783      	b.n	800b998 <_strtod_l+0x3d0>
 800ba90:	4b32      	ldr	r3, [pc, #200]	@ (800bb5c <_strtod_l+0x594>)
 800ba92:	9308      	str	r3, [sp, #32]
 800ba94:	2300      	movs	r3, #0
 800ba96:	1124      	asrs	r4, r4, #4
 800ba98:	4650      	mov	r0, sl
 800ba9a:	4659      	mov	r1, fp
 800ba9c:	461e      	mov	r6, r3
 800ba9e:	2c01      	cmp	r4, #1
 800baa0:	dc21      	bgt.n	800bae6 <_strtod_l+0x51e>
 800baa2:	b10b      	cbz	r3, 800baa8 <_strtod_l+0x4e0>
 800baa4:	4682      	mov	sl, r0
 800baa6:	468b      	mov	fp, r1
 800baa8:	492c      	ldr	r1, [pc, #176]	@ (800bb5c <_strtod_l+0x594>)
 800baaa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800baae:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800bab2:	4652      	mov	r2, sl
 800bab4:	465b      	mov	r3, fp
 800bab6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800baba:	f7f4 fdc5 	bl	8000648 <__aeabi_dmul>
 800babe:	4b28      	ldr	r3, [pc, #160]	@ (800bb60 <_strtod_l+0x598>)
 800bac0:	460a      	mov	r2, r1
 800bac2:	400b      	ands	r3, r1
 800bac4:	4927      	ldr	r1, [pc, #156]	@ (800bb64 <_strtod_l+0x59c>)
 800bac6:	428b      	cmp	r3, r1
 800bac8:	4682      	mov	sl, r0
 800baca:	d898      	bhi.n	800b9fe <_strtod_l+0x436>
 800bacc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800bad0:	428b      	cmp	r3, r1
 800bad2:	bf86      	itte	hi
 800bad4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800bb68 <_strtod_l+0x5a0>
 800bad8:	f04f 3aff 	movhi.w	sl, #4294967295
 800badc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800bae0:	2300      	movs	r3, #0
 800bae2:	9308      	str	r3, [sp, #32]
 800bae4:	e07a      	b.n	800bbdc <_strtod_l+0x614>
 800bae6:	07e2      	lsls	r2, r4, #31
 800bae8:	d505      	bpl.n	800baf6 <_strtod_l+0x52e>
 800baea:	9b08      	ldr	r3, [sp, #32]
 800baec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baf0:	f7f4 fdaa 	bl	8000648 <__aeabi_dmul>
 800baf4:	2301      	movs	r3, #1
 800baf6:	9a08      	ldr	r2, [sp, #32]
 800baf8:	3208      	adds	r2, #8
 800bafa:	3601      	adds	r6, #1
 800bafc:	1064      	asrs	r4, r4, #1
 800bafe:	9208      	str	r2, [sp, #32]
 800bb00:	e7cd      	b.n	800ba9e <_strtod_l+0x4d6>
 800bb02:	d0ed      	beq.n	800bae0 <_strtod_l+0x518>
 800bb04:	4264      	negs	r4, r4
 800bb06:	f014 020f 	ands.w	r2, r4, #15
 800bb0a:	d00a      	beq.n	800bb22 <_strtod_l+0x55a>
 800bb0c:	4b12      	ldr	r3, [pc, #72]	@ (800bb58 <_strtod_l+0x590>)
 800bb0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb12:	4650      	mov	r0, sl
 800bb14:	4659      	mov	r1, fp
 800bb16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb1a:	f7f4 febf 	bl	800089c <__aeabi_ddiv>
 800bb1e:	4682      	mov	sl, r0
 800bb20:	468b      	mov	fp, r1
 800bb22:	1124      	asrs	r4, r4, #4
 800bb24:	d0dc      	beq.n	800bae0 <_strtod_l+0x518>
 800bb26:	2c1f      	cmp	r4, #31
 800bb28:	dd20      	ble.n	800bb6c <_strtod_l+0x5a4>
 800bb2a:	2400      	movs	r4, #0
 800bb2c:	46a0      	mov	r8, r4
 800bb2e:	940a      	str	r4, [sp, #40]	@ 0x28
 800bb30:	46a1      	mov	r9, r4
 800bb32:	9a05      	ldr	r2, [sp, #20]
 800bb34:	2322      	movs	r3, #34	@ 0x22
 800bb36:	f04f 0a00 	mov.w	sl, #0
 800bb3a:	f04f 0b00 	mov.w	fp, #0
 800bb3e:	6013      	str	r3, [r2, #0]
 800bb40:	e768      	b.n	800ba14 <_strtod_l+0x44c>
 800bb42:	bf00      	nop
 800bb44:	0800d4c5 	.word	0x0800d4c5
 800bb48:	0800d6dc 	.word	0x0800d6dc
 800bb4c:	0800d4bd 	.word	0x0800d4bd
 800bb50:	0800d4f4 	.word	0x0800d4f4
 800bb54:	0800d885 	.word	0x0800d885
 800bb58:	0800d610 	.word	0x0800d610
 800bb5c:	0800d5e8 	.word	0x0800d5e8
 800bb60:	7ff00000 	.word	0x7ff00000
 800bb64:	7ca00000 	.word	0x7ca00000
 800bb68:	7fefffff 	.word	0x7fefffff
 800bb6c:	f014 0310 	ands.w	r3, r4, #16
 800bb70:	bf18      	it	ne
 800bb72:	236a      	movne	r3, #106	@ 0x6a
 800bb74:	4ea9      	ldr	r6, [pc, #676]	@ (800be1c <_strtod_l+0x854>)
 800bb76:	9308      	str	r3, [sp, #32]
 800bb78:	4650      	mov	r0, sl
 800bb7a:	4659      	mov	r1, fp
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	07e2      	lsls	r2, r4, #31
 800bb80:	d504      	bpl.n	800bb8c <_strtod_l+0x5c4>
 800bb82:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bb86:	f7f4 fd5f 	bl	8000648 <__aeabi_dmul>
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	1064      	asrs	r4, r4, #1
 800bb8e:	f106 0608 	add.w	r6, r6, #8
 800bb92:	d1f4      	bne.n	800bb7e <_strtod_l+0x5b6>
 800bb94:	b10b      	cbz	r3, 800bb9a <_strtod_l+0x5d2>
 800bb96:	4682      	mov	sl, r0
 800bb98:	468b      	mov	fp, r1
 800bb9a:	9b08      	ldr	r3, [sp, #32]
 800bb9c:	b1b3      	cbz	r3, 800bbcc <_strtod_l+0x604>
 800bb9e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bba2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	4659      	mov	r1, fp
 800bbaa:	dd0f      	ble.n	800bbcc <_strtod_l+0x604>
 800bbac:	2b1f      	cmp	r3, #31
 800bbae:	dd55      	ble.n	800bc5c <_strtod_l+0x694>
 800bbb0:	2b34      	cmp	r3, #52	@ 0x34
 800bbb2:	bfde      	ittt	le
 800bbb4:	f04f 33ff 	movle.w	r3, #4294967295
 800bbb8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800bbbc:	4093      	lslle	r3, r2
 800bbbe:	f04f 0a00 	mov.w	sl, #0
 800bbc2:	bfcc      	ite	gt
 800bbc4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800bbc8:	ea03 0b01 	andle.w	fp, r3, r1
 800bbcc:	2200      	movs	r2, #0
 800bbce:	2300      	movs	r3, #0
 800bbd0:	4650      	mov	r0, sl
 800bbd2:	4659      	mov	r1, fp
 800bbd4:	f7f4 ffa0 	bl	8000b18 <__aeabi_dcmpeq>
 800bbd8:	2800      	cmp	r0, #0
 800bbda:	d1a6      	bne.n	800bb2a <_strtod_l+0x562>
 800bbdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bbde:	9300      	str	r3, [sp, #0]
 800bbe0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800bbe2:	9805      	ldr	r0, [sp, #20]
 800bbe4:	462b      	mov	r3, r5
 800bbe6:	463a      	mov	r2, r7
 800bbe8:	f7ff f8c6 	bl	800ad78 <__s2b>
 800bbec:	900a      	str	r0, [sp, #40]	@ 0x28
 800bbee:	2800      	cmp	r0, #0
 800bbf0:	f43f af05 	beq.w	800b9fe <_strtod_l+0x436>
 800bbf4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbf6:	2a00      	cmp	r2, #0
 800bbf8:	eba9 0308 	sub.w	r3, r9, r8
 800bbfc:	bfa8      	it	ge
 800bbfe:	2300      	movge	r3, #0
 800bc00:	9312      	str	r3, [sp, #72]	@ 0x48
 800bc02:	2400      	movs	r4, #0
 800bc04:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bc08:	9316      	str	r3, [sp, #88]	@ 0x58
 800bc0a:	46a0      	mov	r8, r4
 800bc0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc0e:	9805      	ldr	r0, [sp, #20]
 800bc10:	6859      	ldr	r1, [r3, #4]
 800bc12:	f7ff f809 	bl	800ac28 <_Balloc>
 800bc16:	4681      	mov	r9, r0
 800bc18:	2800      	cmp	r0, #0
 800bc1a:	f43f aef4 	beq.w	800ba06 <_strtod_l+0x43e>
 800bc1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc20:	691a      	ldr	r2, [r3, #16]
 800bc22:	3202      	adds	r2, #2
 800bc24:	f103 010c 	add.w	r1, r3, #12
 800bc28:	0092      	lsls	r2, r2, #2
 800bc2a:	300c      	adds	r0, #12
 800bc2c:	f7fe f89b 	bl	8009d66 <memcpy>
 800bc30:	ec4b ab10 	vmov	d0, sl, fp
 800bc34:	9805      	ldr	r0, [sp, #20]
 800bc36:	aa1c      	add	r2, sp, #112	@ 0x70
 800bc38:	a91b      	add	r1, sp, #108	@ 0x6c
 800bc3a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800bc3e:	f7ff fbd7 	bl	800b3f0 <__d2b>
 800bc42:	901a      	str	r0, [sp, #104]	@ 0x68
 800bc44:	2800      	cmp	r0, #0
 800bc46:	f43f aede 	beq.w	800ba06 <_strtod_l+0x43e>
 800bc4a:	9805      	ldr	r0, [sp, #20]
 800bc4c:	2101      	movs	r1, #1
 800bc4e:	f7ff f929 	bl	800aea4 <__i2b>
 800bc52:	4680      	mov	r8, r0
 800bc54:	b948      	cbnz	r0, 800bc6a <_strtod_l+0x6a2>
 800bc56:	f04f 0800 	mov.w	r8, #0
 800bc5a:	e6d4      	b.n	800ba06 <_strtod_l+0x43e>
 800bc5c:	f04f 32ff 	mov.w	r2, #4294967295
 800bc60:	fa02 f303 	lsl.w	r3, r2, r3
 800bc64:	ea03 0a0a 	and.w	sl, r3, sl
 800bc68:	e7b0      	b.n	800bbcc <_strtod_l+0x604>
 800bc6a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800bc6c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800bc6e:	2d00      	cmp	r5, #0
 800bc70:	bfab      	itete	ge
 800bc72:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800bc74:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800bc76:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800bc78:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800bc7a:	bfac      	ite	ge
 800bc7c:	18ef      	addge	r7, r5, r3
 800bc7e:	1b5e      	sublt	r6, r3, r5
 800bc80:	9b08      	ldr	r3, [sp, #32]
 800bc82:	1aed      	subs	r5, r5, r3
 800bc84:	4415      	add	r5, r2
 800bc86:	4b66      	ldr	r3, [pc, #408]	@ (800be20 <_strtod_l+0x858>)
 800bc88:	3d01      	subs	r5, #1
 800bc8a:	429d      	cmp	r5, r3
 800bc8c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bc90:	da50      	bge.n	800bd34 <_strtod_l+0x76c>
 800bc92:	1b5b      	subs	r3, r3, r5
 800bc94:	2b1f      	cmp	r3, #31
 800bc96:	eba2 0203 	sub.w	r2, r2, r3
 800bc9a:	f04f 0101 	mov.w	r1, #1
 800bc9e:	dc3d      	bgt.n	800bd1c <_strtod_l+0x754>
 800bca0:	fa01 f303 	lsl.w	r3, r1, r3
 800bca4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bca6:	2300      	movs	r3, #0
 800bca8:	9310      	str	r3, [sp, #64]	@ 0x40
 800bcaa:	18bd      	adds	r5, r7, r2
 800bcac:	9b08      	ldr	r3, [sp, #32]
 800bcae:	42af      	cmp	r7, r5
 800bcb0:	4416      	add	r6, r2
 800bcb2:	441e      	add	r6, r3
 800bcb4:	463b      	mov	r3, r7
 800bcb6:	bfa8      	it	ge
 800bcb8:	462b      	movge	r3, r5
 800bcba:	42b3      	cmp	r3, r6
 800bcbc:	bfa8      	it	ge
 800bcbe:	4633      	movge	r3, r6
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	bfc2      	ittt	gt
 800bcc4:	1aed      	subgt	r5, r5, r3
 800bcc6:	1af6      	subgt	r6, r6, r3
 800bcc8:	1aff      	subgt	r7, r7, r3
 800bcca:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	dd16      	ble.n	800bcfe <_strtod_l+0x736>
 800bcd0:	4641      	mov	r1, r8
 800bcd2:	9805      	ldr	r0, [sp, #20]
 800bcd4:	461a      	mov	r2, r3
 800bcd6:	f7ff f9a5 	bl	800b024 <__pow5mult>
 800bcda:	4680      	mov	r8, r0
 800bcdc:	2800      	cmp	r0, #0
 800bcde:	d0ba      	beq.n	800bc56 <_strtod_l+0x68e>
 800bce0:	4601      	mov	r1, r0
 800bce2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bce4:	9805      	ldr	r0, [sp, #20]
 800bce6:	f7ff f8f3 	bl	800aed0 <__multiply>
 800bcea:	900e      	str	r0, [sp, #56]	@ 0x38
 800bcec:	2800      	cmp	r0, #0
 800bcee:	f43f ae8a 	beq.w	800ba06 <_strtod_l+0x43e>
 800bcf2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bcf4:	9805      	ldr	r0, [sp, #20]
 800bcf6:	f7fe ffd7 	bl	800aca8 <_Bfree>
 800bcfa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bcfc:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcfe:	2d00      	cmp	r5, #0
 800bd00:	dc1d      	bgt.n	800bd3e <_strtod_l+0x776>
 800bd02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	dd23      	ble.n	800bd50 <_strtod_l+0x788>
 800bd08:	4649      	mov	r1, r9
 800bd0a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800bd0c:	9805      	ldr	r0, [sp, #20]
 800bd0e:	f7ff f989 	bl	800b024 <__pow5mult>
 800bd12:	4681      	mov	r9, r0
 800bd14:	b9e0      	cbnz	r0, 800bd50 <_strtod_l+0x788>
 800bd16:	f04f 0900 	mov.w	r9, #0
 800bd1a:	e674      	b.n	800ba06 <_strtod_l+0x43e>
 800bd1c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800bd20:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800bd24:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800bd28:	35e2      	adds	r5, #226	@ 0xe2
 800bd2a:	fa01 f305 	lsl.w	r3, r1, r5
 800bd2e:	9310      	str	r3, [sp, #64]	@ 0x40
 800bd30:	9113      	str	r1, [sp, #76]	@ 0x4c
 800bd32:	e7ba      	b.n	800bcaa <_strtod_l+0x6e2>
 800bd34:	2300      	movs	r3, #0
 800bd36:	9310      	str	r3, [sp, #64]	@ 0x40
 800bd38:	2301      	movs	r3, #1
 800bd3a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bd3c:	e7b5      	b.n	800bcaa <_strtod_l+0x6e2>
 800bd3e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bd40:	9805      	ldr	r0, [sp, #20]
 800bd42:	462a      	mov	r2, r5
 800bd44:	f7ff f9c8 	bl	800b0d8 <__lshift>
 800bd48:	901a      	str	r0, [sp, #104]	@ 0x68
 800bd4a:	2800      	cmp	r0, #0
 800bd4c:	d1d9      	bne.n	800bd02 <_strtod_l+0x73a>
 800bd4e:	e65a      	b.n	800ba06 <_strtod_l+0x43e>
 800bd50:	2e00      	cmp	r6, #0
 800bd52:	dd07      	ble.n	800bd64 <_strtod_l+0x79c>
 800bd54:	4649      	mov	r1, r9
 800bd56:	9805      	ldr	r0, [sp, #20]
 800bd58:	4632      	mov	r2, r6
 800bd5a:	f7ff f9bd 	bl	800b0d8 <__lshift>
 800bd5e:	4681      	mov	r9, r0
 800bd60:	2800      	cmp	r0, #0
 800bd62:	d0d8      	beq.n	800bd16 <_strtod_l+0x74e>
 800bd64:	2f00      	cmp	r7, #0
 800bd66:	dd08      	ble.n	800bd7a <_strtod_l+0x7b2>
 800bd68:	4641      	mov	r1, r8
 800bd6a:	9805      	ldr	r0, [sp, #20]
 800bd6c:	463a      	mov	r2, r7
 800bd6e:	f7ff f9b3 	bl	800b0d8 <__lshift>
 800bd72:	4680      	mov	r8, r0
 800bd74:	2800      	cmp	r0, #0
 800bd76:	f43f ae46 	beq.w	800ba06 <_strtod_l+0x43e>
 800bd7a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bd7c:	9805      	ldr	r0, [sp, #20]
 800bd7e:	464a      	mov	r2, r9
 800bd80:	f7ff fa32 	bl	800b1e8 <__mdiff>
 800bd84:	4604      	mov	r4, r0
 800bd86:	2800      	cmp	r0, #0
 800bd88:	f43f ae3d 	beq.w	800ba06 <_strtod_l+0x43e>
 800bd8c:	68c3      	ldr	r3, [r0, #12]
 800bd8e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bd90:	2300      	movs	r3, #0
 800bd92:	60c3      	str	r3, [r0, #12]
 800bd94:	4641      	mov	r1, r8
 800bd96:	f7ff fa0b 	bl	800b1b0 <__mcmp>
 800bd9a:	2800      	cmp	r0, #0
 800bd9c:	da46      	bge.n	800be2c <_strtod_l+0x864>
 800bd9e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bda0:	ea53 030a 	orrs.w	r3, r3, sl
 800bda4:	d16c      	bne.n	800be80 <_strtod_l+0x8b8>
 800bda6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d168      	bne.n	800be80 <_strtod_l+0x8b8>
 800bdae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bdb2:	0d1b      	lsrs	r3, r3, #20
 800bdb4:	051b      	lsls	r3, r3, #20
 800bdb6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bdba:	d961      	bls.n	800be80 <_strtod_l+0x8b8>
 800bdbc:	6963      	ldr	r3, [r4, #20]
 800bdbe:	b913      	cbnz	r3, 800bdc6 <_strtod_l+0x7fe>
 800bdc0:	6923      	ldr	r3, [r4, #16]
 800bdc2:	2b01      	cmp	r3, #1
 800bdc4:	dd5c      	ble.n	800be80 <_strtod_l+0x8b8>
 800bdc6:	4621      	mov	r1, r4
 800bdc8:	2201      	movs	r2, #1
 800bdca:	9805      	ldr	r0, [sp, #20]
 800bdcc:	f7ff f984 	bl	800b0d8 <__lshift>
 800bdd0:	4641      	mov	r1, r8
 800bdd2:	4604      	mov	r4, r0
 800bdd4:	f7ff f9ec 	bl	800b1b0 <__mcmp>
 800bdd8:	2800      	cmp	r0, #0
 800bdda:	dd51      	ble.n	800be80 <_strtod_l+0x8b8>
 800bddc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bde0:	9a08      	ldr	r2, [sp, #32]
 800bde2:	0d1b      	lsrs	r3, r3, #20
 800bde4:	051b      	lsls	r3, r3, #20
 800bde6:	2a00      	cmp	r2, #0
 800bde8:	d06b      	beq.n	800bec2 <_strtod_l+0x8fa>
 800bdea:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bdee:	d868      	bhi.n	800bec2 <_strtod_l+0x8fa>
 800bdf0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800bdf4:	f67f ae9d 	bls.w	800bb32 <_strtod_l+0x56a>
 800bdf8:	4b0a      	ldr	r3, [pc, #40]	@ (800be24 <_strtod_l+0x85c>)
 800bdfa:	4650      	mov	r0, sl
 800bdfc:	4659      	mov	r1, fp
 800bdfe:	2200      	movs	r2, #0
 800be00:	f7f4 fc22 	bl	8000648 <__aeabi_dmul>
 800be04:	4b08      	ldr	r3, [pc, #32]	@ (800be28 <_strtod_l+0x860>)
 800be06:	400b      	ands	r3, r1
 800be08:	4682      	mov	sl, r0
 800be0a:	468b      	mov	fp, r1
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	f47f ae05 	bne.w	800ba1c <_strtod_l+0x454>
 800be12:	9a05      	ldr	r2, [sp, #20]
 800be14:	2322      	movs	r3, #34	@ 0x22
 800be16:	6013      	str	r3, [r2, #0]
 800be18:	e600      	b.n	800ba1c <_strtod_l+0x454>
 800be1a:	bf00      	nop
 800be1c:	0800d708 	.word	0x0800d708
 800be20:	fffffc02 	.word	0xfffffc02
 800be24:	39500000 	.word	0x39500000
 800be28:	7ff00000 	.word	0x7ff00000
 800be2c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800be30:	d165      	bne.n	800befe <_strtod_l+0x936>
 800be32:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800be34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800be38:	b35a      	cbz	r2, 800be92 <_strtod_l+0x8ca>
 800be3a:	4a9f      	ldr	r2, [pc, #636]	@ (800c0b8 <_strtod_l+0xaf0>)
 800be3c:	4293      	cmp	r3, r2
 800be3e:	d12b      	bne.n	800be98 <_strtod_l+0x8d0>
 800be40:	9b08      	ldr	r3, [sp, #32]
 800be42:	4651      	mov	r1, sl
 800be44:	b303      	cbz	r3, 800be88 <_strtod_l+0x8c0>
 800be46:	4b9d      	ldr	r3, [pc, #628]	@ (800c0bc <_strtod_l+0xaf4>)
 800be48:	465a      	mov	r2, fp
 800be4a:	4013      	ands	r3, r2
 800be4c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800be50:	f04f 32ff 	mov.w	r2, #4294967295
 800be54:	d81b      	bhi.n	800be8e <_strtod_l+0x8c6>
 800be56:	0d1b      	lsrs	r3, r3, #20
 800be58:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800be5c:	fa02 f303 	lsl.w	r3, r2, r3
 800be60:	4299      	cmp	r1, r3
 800be62:	d119      	bne.n	800be98 <_strtod_l+0x8d0>
 800be64:	4b96      	ldr	r3, [pc, #600]	@ (800c0c0 <_strtod_l+0xaf8>)
 800be66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800be68:	429a      	cmp	r2, r3
 800be6a:	d102      	bne.n	800be72 <_strtod_l+0x8aa>
 800be6c:	3101      	adds	r1, #1
 800be6e:	f43f adca 	beq.w	800ba06 <_strtod_l+0x43e>
 800be72:	4b92      	ldr	r3, [pc, #584]	@ (800c0bc <_strtod_l+0xaf4>)
 800be74:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800be76:	401a      	ands	r2, r3
 800be78:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800be7c:	f04f 0a00 	mov.w	sl, #0
 800be80:	9b08      	ldr	r3, [sp, #32]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d1b8      	bne.n	800bdf8 <_strtod_l+0x830>
 800be86:	e5c9      	b.n	800ba1c <_strtod_l+0x454>
 800be88:	f04f 33ff 	mov.w	r3, #4294967295
 800be8c:	e7e8      	b.n	800be60 <_strtod_l+0x898>
 800be8e:	4613      	mov	r3, r2
 800be90:	e7e6      	b.n	800be60 <_strtod_l+0x898>
 800be92:	ea53 030a 	orrs.w	r3, r3, sl
 800be96:	d0a1      	beq.n	800bddc <_strtod_l+0x814>
 800be98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800be9a:	b1db      	cbz	r3, 800bed4 <_strtod_l+0x90c>
 800be9c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800be9e:	4213      	tst	r3, r2
 800bea0:	d0ee      	beq.n	800be80 <_strtod_l+0x8b8>
 800bea2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bea4:	9a08      	ldr	r2, [sp, #32]
 800bea6:	4650      	mov	r0, sl
 800bea8:	4659      	mov	r1, fp
 800beaa:	b1bb      	cbz	r3, 800bedc <_strtod_l+0x914>
 800beac:	f7ff fb6e 	bl	800b58c <sulp>
 800beb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800beb4:	ec53 2b10 	vmov	r2, r3, d0
 800beb8:	f7f4 fa10 	bl	80002dc <__adddf3>
 800bebc:	4682      	mov	sl, r0
 800bebe:	468b      	mov	fp, r1
 800bec0:	e7de      	b.n	800be80 <_strtod_l+0x8b8>
 800bec2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800bec6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800beca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bece:	f04f 3aff 	mov.w	sl, #4294967295
 800bed2:	e7d5      	b.n	800be80 <_strtod_l+0x8b8>
 800bed4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bed6:	ea13 0f0a 	tst.w	r3, sl
 800beda:	e7e1      	b.n	800bea0 <_strtod_l+0x8d8>
 800bedc:	f7ff fb56 	bl	800b58c <sulp>
 800bee0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bee4:	ec53 2b10 	vmov	r2, r3, d0
 800bee8:	f7f4 f9f6 	bl	80002d8 <__aeabi_dsub>
 800beec:	2200      	movs	r2, #0
 800beee:	2300      	movs	r3, #0
 800bef0:	4682      	mov	sl, r0
 800bef2:	468b      	mov	fp, r1
 800bef4:	f7f4 fe10 	bl	8000b18 <__aeabi_dcmpeq>
 800bef8:	2800      	cmp	r0, #0
 800befa:	d0c1      	beq.n	800be80 <_strtod_l+0x8b8>
 800befc:	e619      	b.n	800bb32 <_strtod_l+0x56a>
 800befe:	4641      	mov	r1, r8
 800bf00:	4620      	mov	r0, r4
 800bf02:	f7ff facd 	bl	800b4a0 <__ratio>
 800bf06:	ec57 6b10 	vmov	r6, r7, d0
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bf10:	4630      	mov	r0, r6
 800bf12:	4639      	mov	r1, r7
 800bf14:	f7f4 fe14 	bl	8000b40 <__aeabi_dcmple>
 800bf18:	2800      	cmp	r0, #0
 800bf1a:	d06f      	beq.n	800bffc <_strtod_l+0xa34>
 800bf1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d17a      	bne.n	800c018 <_strtod_l+0xa50>
 800bf22:	f1ba 0f00 	cmp.w	sl, #0
 800bf26:	d158      	bne.n	800bfda <_strtod_l+0xa12>
 800bf28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d15a      	bne.n	800bfe8 <_strtod_l+0xa20>
 800bf32:	4b64      	ldr	r3, [pc, #400]	@ (800c0c4 <_strtod_l+0xafc>)
 800bf34:	2200      	movs	r2, #0
 800bf36:	4630      	mov	r0, r6
 800bf38:	4639      	mov	r1, r7
 800bf3a:	f7f4 fdf7 	bl	8000b2c <__aeabi_dcmplt>
 800bf3e:	2800      	cmp	r0, #0
 800bf40:	d159      	bne.n	800bff6 <_strtod_l+0xa2e>
 800bf42:	4630      	mov	r0, r6
 800bf44:	4639      	mov	r1, r7
 800bf46:	4b60      	ldr	r3, [pc, #384]	@ (800c0c8 <_strtod_l+0xb00>)
 800bf48:	2200      	movs	r2, #0
 800bf4a:	f7f4 fb7d 	bl	8000648 <__aeabi_dmul>
 800bf4e:	4606      	mov	r6, r0
 800bf50:	460f      	mov	r7, r1
 800bf52:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bf56:	9606      	str	r6, [sp, #24]
 800bf58:	9307      	str	r3, [sp, #28]
 800bf5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf5e:	4d57      	ldr	r5, [pc, #348]	@ (800c0bc <_strtod_l+0xaf4>)
 800bf60:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bf64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf66:	401d      	ands	r5, r3
 800bf68:	4b58      	ldr	r3, [pc, #352]	@ (800c0cc <_strtod_l+0xb04>)
 800bf6a:	429d      	cmp	r5, r3
 800bf6c:	f040 80b2 	bne.w	800c0d4 <_strtod_l+0xb0c>
 800bf70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf72:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bf76:	ec4b ab10 	vmov	d0, sl, fp
 800bf7a:	f7ff f9c9 	bl	800b310 <__ulp>
 800bf7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf82:	ec51 0b10 	vmov	r0, r1, d0
 800bf86:	f7f4 fb5f 	bl	8000648 <__aeabi_dmul>
 800bf8a:	4652      	mov	r2, sl
 800bf8c:	465b      	mov	r3, fp
 800bf8e:	f7f4 f9a5 	bl	80002dc <__adddf3>
 800bf92:	460b      	mov	r3, r1
 800bf94:	4949      	ldr	r1, [pc, #292]	@ (800c0bc <_strtod_l+0xaf4>)
 800bf96:	4a4e      	ldr	r2, [pc, #312]	@ (800c0d0 <_strtod_l+0xb08>)
 800bf98:	4019      	ands	r1, r3
 800bf9a:	4291      	cmp	r1, r2
 800bf9c:	4682      	mov	sl, r0
 800bf9e:	d942      	bls.n	800c026 <_strtod_l+0xa5e>
 800bfa0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bfa2:	4b47      	ldr	r3, [pc, #284]	@ (800c0c0 <_strtod_l+0xaf8>)
 800bfa4:	429a      	cmp	r2, r3
 800bfa6:	d103      	bne.n	800bfb0 <_strtod_l+0x9e8>
 800bfa8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bfaa:	3301      	adds	r3, #1
 800bfac:	f43f ad2b 	beq.w	800ba06 <_strtod_l+0x43e>
 800bfb0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c0c0 <_strtod_l+0xaf8>
 800bfb4:	f04f 3aff 	mov.w	sl, #4294967295
 800bfb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bfba:	9805      	ldr	r0, [sp, #20]
 800bfbc:	f7fe fe74 	bl	800aca8 <_Bfree>
 800bfc0:	9805      	ldr	r0, [sp, #20]
 800bfc2:	4649      	mov	r1, r9
 800bfc4:	f7fe fe70 	bl	800aca8 <_Bfree>
 800bfc8:	9805      	ldr	r0, [sp, #20]
 800bfca:	4641      	mov	r1, r8
 800bfcc:	f7fe fe6c 	bl	800aca8 <_Bfree>
 800bfd0:	9805      	ldr	r0, [sp, #20]
 800bfd2:	4621      	mov	r1, r4
 800bfd4:	f7fe fe68 	bl	800aca8 <_Bfree>
 800bfd8:	e618      	b.n	800bc0c <_strtod_l+0x644>
 800bfda:	f1ba 0f01 	cmp.w	sl, #1
 800bfde:	d103      	bne.n	800bfe8 <_strtod_l+0xa20>
 800bfe0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	f43f ada5 	beq.w	800bb32 <_strtod_l+0x56a>
 800bfe8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c098 <_strtod_l+0xad0>
 800bfec:	4f35      	ldr	r7, [pc, #212]	@ (800c0c4 <_strtod_l+0xafc>)
 800bfee:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bff2:	2600      	movs	r6, #0
 800bff4:	e7b1      	b.n	800bf5a <_strtod_l+0x992>
 800bff6:	4f34      	ldr	r7, [pc, #208]	@ (800c0c8 <_strtod_l+0xb00>)
 800bff8:	2600      	movs	r6, #0
 800bffa:	e7aa      	b.n	800bf52 <_strtod_l+0x98a>
 800bffc:	4b32      	ldr	r3, [pc, #200]	@ (800c0c8 <_strtod_l+0xb00>)
 800bffe:	4630      	mov	r0, r6
 800c000:	4639      	mov	r1, r7
 800c002:	2200      	movs	r2, #0
 800c004:	f7f4 fb20 	bl	8000648 <__aeabi_dmul>
 800c008:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c00a:	4606      	mov	r6, r0
 800c00c:	460f      	mov	r7, r1
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d09f      	beq.n	800bf52 <_strtod_l+0x98a>
 800c012:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c016:	e7a0      	b.n	800bf5a <_strtod_l+0x992>
 800c018:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c0a0 <_strtod_l+0xad8>
 800c01c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c020:	ec57 6b17 	vmov	r6, r7, d7
 800c024:	e799      	b.n	800bf5a <_strtod_l+0x992>
 800c026:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c02a:	9b08      	ldr	r3, [sp, #32]
 800c02c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c030:	2b00      	cmp	r3, #0
 800c032:	d1c1      	bne.n	800bfb8 <_strtod_l+0x9f0>
 800c034:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c038:	0d1b      	lsrs	r3, r3, #20
 800c03a:	051b      	lsls	r3, r3, #20
 800c03c:	429d      	cmp	r5, r3
 800c03e:	d1bb      	bne.n	800bfb8 <_strtod_l+0x9f0>
 800c040:	4630      	mov	r0, r6
 800c042:	4639      	mov	r1, r7
 800c044:	f7f4 fe60 	bl	8000d08 <__aeabi_d2lz>
 800c048:	f7f4 fad0 	bl	80005ec <__aeabi_l2d>
 800c04c:	4602      	mov	r2, r0
 800c04e:	460b      	mov	r3, r1
 800c050:	4630      	mov	r0, r6
 800c052:	4639      	mov	r1, r7
 800c054:	f7f4 f940 	bl	80002d8 <__aeabi_dsub>
 800c058:	460b      	mov	r3, r1
 800c05a:	4602      	mov	r2, r0
 800c05c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c060:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c064:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c066:	ea46 060a 	orr.w	r6, r6, sl
 800c06a:	431e      	orrs	r6, r3
 800c06c:	d06f      	beq.n	800c14e <_strtod_l+0xb86>
 800c06e:	a30e      	add	r3, pc, #56	@ (adr r3, 800c0a8 <_strtod_l+0xae0>)
 800c070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c074:	f7f4 fd5a 	bl	8000b2c <__aeabi_dcmplt>
 800c078:	2800      	cmp	r0, #0
 800c07a:	f47f accf 	bne.w	800ba1c <_strtod_l+0x454>
 800c07e:	a30c      	add	r3, pc, #48	@ (adr r3, 800c0b0 <_strtod_l+0xae8>)
 800c080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c084:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c088:	f7f4 fd6e 	bl	8000b68 <__aeabi_dcmpgt>
 800c08c:	2800      	cmp	r0, #0
 800c08e:	d093      	beq.n	800bfb8 <_strtod_l+0x9f0>
 800c090:	e4c4      	b.n	800ba1c <_strtod_l+0x454>
 800c092:	bf00      	nop
 800c094:	f3af 8000 	nop.w
 800c098:	00000000 	.word	0x00000000
 800c09c:	bff00000 	.word	0xbff00000
 800c0a0:	00000000 	.word	0x00000000
 800c0a4:	3ff00000 	.word	0x3ff00000
 800c0a8:	94a03595 	.word	0x94a03595
 800c0ac:	3fdfffff 	.word	0x3fdfffff
 800c0b0:	35afe535 	.word	0x35afe535
 800c0b4:	3fe00000 	.word	0x3fe00000
 800c0b8:	000fffff 	.word	0x000fffff
 800c0bc:	7ff00000 	.word	0x7ff00000
 800c0c0:	7fefffff 	.word	0x7fefffff
 800c0c4:	3ff00000 	.word	0x3ff00000
 800c0c8:	3fe00000 	.word	0x3fe00000
 800c0cc:	7fe00000 	.word	0x7fe00000
 800c0d0:	7c9fffff 	.word	0x7c9fffff
 800c0d4:	9b08      	ldr	r3, [sp, #32]
 800c0d6:	b323      	cbz	r3, 800c122 <_strtod_l+0xb5a>
 800c0d8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c0dc:	d821      	bhi.n	800c122 <_strtod_l+0xb5a>
 800c0de:	a328      	add	r3, pc, #160	@ (adr r3, 800c180 <_strtod_l+0xbb8>)
 800c0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e4:	4630      	mov	r0, r6
 800c0e6:	4639      	mov	r1, r7
 800c0e8:	f7f4 fd2a 	bl	8000b40 <__aeabi_dcmple>
 800c0ec:	b1a0      	cbz	r0, 800c118 <_strtod_l+0xb50>
 800c0ee:	4639      	mov	r1, r7
 800c0f0:	4630      	mov	r0, r6
 800c0f2:	f7f4 fd81 	bl	8000bf8 <__aeabi_d2uiz>
 800c0f6:	2801      	cmp	r0, #1
 800c0f8:	bf38      	it	cc
 800c0fa:	2001      	movcc	r0, #1
 800c0fc:	f7f4 fa2a 	bl	8000554 <__aeabi_ui2d>
 800c100:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c102:	4606      	mov	r6, r0
 800c104:	460f      	mov	r7, r1
 800c106:	b9fb      	cbnz	r3, 800c148 <_strtod_l+0xb80>
 800c108:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c10c:	9014      	str	r0, [sp, #80]	@ 0x50
 800c10e:	9315      	str	r3, [sp, #84]	@ 0x54
 800c110:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c114:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c118:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c11a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c11e:	1b5b      	subs	r3, r3, r5
 800c120:	9311      	str	r3, [sp, #68]	@ 0x44
 800c122:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c126:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c12a:	f7ff f8f1 	bl	800b310 <__ulp>
 800c12e:	4650      	mov	r0, sl
 800c130:	ec53 2b10 	vmov	r2, r3, d0
 800c134:	4659      	mov	r1, fp
 800c136:	f7f4 fa87 	bl	8000648 <__aeabi_dmul>
 800c13a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c13e:	f7f4 f8cd 	bl	80002dc <__adddf3>
 800c142:	4682      	mov	sl, r0
 800c144:	468b      	mov	fp, r1
 800c146:	e770      	b.n	800c02a <_strtod_l+0xa62>
 800c148:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c14c:	e7e0      	b.n	800c110 <_strtod_l+0xb48>
 800c14e:	a30e      	add	r3, pc, #56	@ (adr r3, 800c188 <_strtod_l+0xbc0>)
 800c150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c154:	f7f4 fcea 	bl	8000b2c <__aeabi_dcmplt>
 800c158:	e798      	b.n	800c08c <_strtod_l+0xac4>
 800c15a:	2300      	movs	r3, #0
 800c15c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c15e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c160:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c162:	6013      	str	r3, [r2, #0]
 800c164:	f7ff ba6d 	b.w	800b642 <_strtod_l+0x7a>
 800c168:	2a65      	cmp	r2, #101	@ 0x65
 800c16a:	f43f ab66 	beq.w	800b83a <_strtod_l+0x272>
 800c16e:	2a45      	cmp	r2, #69	@ 0x45
 800c170:	f43f ab63 	beq.w	800b83a <_strtod_l+0x272>
 800c174:	2301      	movs	r3, #1
 800c176:	f7ff bb9e 	b.w	800b8b6 <_strtod_l+0x2ee>
 800c17a:	bf00      	nop
 800c17c:	f3af 8000 	nop.w
 800c180:	ffc00000 	.word	0xffc00000
 800c184:	41dfffff 	.word	0x41dfffff
 800c188:	94a03595 	.word	0x94a03595
 800c18c:	3fcfffff 	.word	0x3fcfffff

0800c190 <_strtod_r>:
 800c190:	4b01      	ldr	r3, [pc, #4]	@ (800c198 <_strtod_r+0x8>)
 800c192:	f7ff ba19 	b.w	800b5c8 <_strtod_l>
 800c196:	bf00      	nop
 800c198:	2000006c 	.word	0x2000006c

0800c19c <_strtol_l.constprop.0>:
 800c19c:	2b24      	cmp	r3, #36	@ 0x24
 800c19e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1a2:	4686      	mov	lr, r0
 800c1a4:	4690      	mov	r8, r2
 800c1a6:	d801      	bhi.n	800c1ac <_strtol_l.constprop.0+0x10>
 800c1a8:	2b01      	cmp	r3, #1
 800c1aa:	d106      	bne.n	800c1ba <_strtol_l.constprop.0+0x1e>
 800c1ac:	f7fd fdae 	bl	8009d0c <__errno>
 800c1b0:	2316      	movs	r3, #22
 800c1b2:	6003      	str	r3, [r0, #0]
 800c1b4:	2000      	movs	r0, #0
 800c1b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1ba:	4834      	ldr	r0, [pc, #208]	@ (800c28c <_strtol_l.constprop.0+0xf0>)
 800c1bc:	460d      	mov	r5, r1
 800c1be:	462a      	mov	r2, r5
 800c1c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c1c4:	5d06      	ldrb	r6, [r0, r4]
 800c1c6:	f016 0608 	ands.w	r6, r6, #8
 800c1ca:	d1f8      	bne.n	800c1be <_strtol_l.constprop.0+0x22>
 800c1cc:	2c2d      	cmp	r4, #45	@ 0x2d
 800c1ce:	d12d      	bne.n	800c22c <_strtol_l.constprop.0+0x90>
 800c1d0:	782c      	ldrb	r4, [r5, #0]
 800c1d2:	2601      	movs	r6, #1
 800c1d4:	1c95      	adds	r5, r2, #2
 800c1d6:	f033 0210 	bics.w	r2, r3, #16
 800c1da:	d109      	bne.n	800c1f0 <_strtol_l.constprop.0+0x54>
 800c1dc:	2c30      	cmp	r4, #48	@ 0x30
 800c1de:	d12a      	bne.n	800c236 <_strtol_l.constprop.0+0x9a>
 800c1e0:	782a      	ldrb	r2, [r5, #0]
 800c1e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c1e6:	2a58      	cmp	r2, #88	@ 0x58
 800c1e8:	d125      	bne.n	800c236 <_strtol_l.constprop.0+0x9a>
 800c1ea:	786c      	ldrb	r4, [r5, #1]
 800c1ec:	2310      	movs	r3, #16
 800c1ee:	3502      	adds	r5, #2
 800c1f0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c1f4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	fbbc f9f3 	udiv	r9, ip, r3
 800c1fe:	4610      	mov	r0, r2
 800c200:	fb03 ca19 	mls	sl, r3, r9, ip
 800c204:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c208:	2f09      	cmp	r7, #9
 800c20a:	d81b      	bhi.n	800c244 <_strtol_l.constprop.0+0xa8>
 800c20c:	463c      	mov	r4, r7
 800c20e:	42a3      	cmp	r3, r4
 800c210:	dd27      	ble.n	800c262 <_strtol_l.constprop.0+0xc6>
 800c212:	1c57      	adds	r7, r2, #1
 800c214:	d007      	beq.n	800c226 <_strtol_l.constprop.0+0x8a>
 800c216:	4581      	cmp	r9, r0
 800c218:	d320      	bcc.n	800c25c <_strtol_l.constprop.0+0xc0>
 800c21a:	d101      	bne.n	800c220 <_strtol_l.constprop.0+0x84>
 800c21c:	45a2      	cmp	sl, r4
 800c21e:	db1d      	blt.n	800c25c <_strtol_l.constprop.0+0xc0>
 800c220:	fb00 4003 	mla	r0, r0, r3, r4
 800c224:	2201      	movs	r2, #1
 800c226:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c22a:	e7eb      	b.n	800c204 <_strtol_l.constprop.0+0x68>
 800c22c:	2c2b      	cmp	r4, #43	@ 0x2b
 800c22e:	bf04      	itt	eq
 800c230:	782c      	ldrbeq	r4, [r5, #0]
 800c232:	1c95      	addeq	r5, r2, #2
 800c234:	e7cf      	b.n	800c1d6 <_strtol_l.constprop.0+0x3a>
 800c236:	2b00      	cmp	r3, #0
 800c238:	d1da      	bne.n	800c1f0 <_strtol_l.constprop.0+0x54>
 800c23a:	2c30      	cmp	r4, #48	@ 0x30
 800c23c:	bf0c      	ite	eq
 800c23e:	2308      	moveq	r3, #8
 800c240:	230a      	movne	r3, #10
 800c242:	e7d5      	b.n	800c1f0 <_strtol_l.constprop.0+0x54>
 800c244:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c248:	2f19      	cmp	r7, #25
 800c24a:	d801      	bhi.n	800c250 <_strtol_l.constprop.0+0xb4>
 800c24c:	3c37      	subs	r4, #55	@ 0x37
 800c24e:	e7de      	b.n	800c20e <_strtol_l.constprop.0+0x72>
 800c250:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c254:	2f19      	cmp	r7, #25
 800c256:	d804      	bhi.n	800c262 <_strtol_l.constprop.0+0xc6>
 800c258:	3c57      	subs	r4, #87	@ 0x57
 800c25a:	e7d8      	b.n	800c20e <_strtol_l.constprop.0+0x72>
 800c25c:	f04f 32ff 	mov.w	r2, #4294967295
 800c260:	e7e1      	b.n	800c226 <_strtol_l.constprop.0+0x8a>
 800c262:	1c53      	adds	r3, r2, #1
 800c264:	d108      	bne.n	800c278 <_strtol_l.constprop.0+0xdc>
 800c266:	2322      	movs	r3, #34	@ 0x22
 800c268:	f8ce 3000 	str.w	r3, [lr]
 800c26c:	4660      	mov	r0, ip
 800c26e:	f1b8 0f00 	cmp.w	r8, #0
 800c272:	d0a0      	beq.n	800c1b6 <_strtol_l.constprop.0+0x1a>
 800c274:	1e69      	subs	r1, r5, #1
 800c276:	e006      	b.n	800c286 <_strtol_l.constprop.0+0xea>
 800c278:	b106      	cbz	r6, 800c27c <_strtol_l.constprop.0+0xe0>
 800c27a:	4240      	negs	r0, r0
 800c27c:	f1b8 0f00 	cmp.w	r8, #0
 800c280:	d099      	beq.n	800c1b6 <_strtol_l.constprop.0+0x1a>
 800c282:	2a00      	cmp	r2, #0
 800c284:	d1f6      	bne.n	800c274 <_strtol_l.constprop.0+0xd8>
 800c286:	f8c8 1000 	str.w	r1, [r8]
 800c28a:	e794      	b.n	800c1b6 <_strtol_l.constprop.0+0x1a>
 800c28c:	0800d731 	.word	0x0800d731

0800c290 <_strtol_r>:
 800c290:	f7ff bf84 	b.w	800c19c <_strtol_l.constprop.0>

0800c294 <__ssputs_r>:
 800c294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c298:	688e      	ldr	r6, [r1, #8]
 800c29a:	461f      	mov	r7, r3
 800c29c:	42be      	cmp	r6, r7
 800c29e:	680b      	ldr	r3, [r1, #0]
 800c2a0:	4682      	mov	sl, r0
 800c2a2:	460c      	mov	r4, r1
 800c2a4:	4690      	mov	r8, r2
 800c2a6:	d82d      	bhi.n	800c304 <__ssputs_r+0x70>
 800c2a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c2ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c2b0:	d026      	beq.n	800c300 <__ssputs_r+0x6c>
 800c2b2:	6965      	ldr	r5, [r4, #20]
 800c2b4:	6909      	ldr	r1, [r1, #16]
 800c2b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c2ba:	eba3 0901 	sub.w	r9, r3, r1
 800c2be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c2c2:	1c7b      	adds	r3, r7, #1
 800c2c4:	444b      	add	r3, r9
 800c2c6:	106d      	asrs	r5, r5, #1
 800c2c8:	429d      	cmp	r5, r3
 800c2ca:	bf38      	it	cc
 800c2cc:	461d      	movcc	r5, r3
 800c2ce:	0553      	lsls	r3, r2, #21
 800c2d0:	d527      	bpl.n	800c322 <__ssputs_r+0x8e>
 800c2d2:	4629      	mov	r1, r5
 800c2d4:	f7fe fc1c 	bl	800ab10 <_malloc_r>
 800c2d8:	4606      	mov	r6, r0
 800c2da:	b360      	cbz	r0, 800c336 <__ssputs_r+0xa2>
 800c2dc:	6921      	ldr	r1, [r4, #16]
 800c2de:	464a      	mov	r2, r9
 800c2e0:	f7fd fd41 	bl	8009d66 <memcpy>
 800c2e4:	89a3      	ldrh	r3, [r4, #12]
 800c2e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c2ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2ee:	81a3      	strh	r3, [r4, #12]
 800c2f0:	6126      	str	r6, [r4, #16]
 800c2f2:	6165      	str	r5, [r4, #20]
 800c2f4:	444e      	add	r6, r9
 800c2f6:	eba5 0509 	sub.w	r5, r5, r9
 800c2fa:	6026      	str	r6, [r4, #0]
 800c2fc:	60a5      	str	r5, [r4, #8]
 800c2fe:	463e      	mov	r6, r7
 800c300:	42be      	cmp	r6, r7
 800c302:	d900      	bls.n	800c306 <__ssputs_r+0x72>
 800c304:	463e      	mov	r6, r7
 800c306:	6820      	ldr	r0, [r4, #0]
 800c308:	4632      	mov	r2, r6
 800c30a:	4641      	mov	r1, r8
 800c30c:	f000 fb6a 	bl	800c9e4 <memmove>
 800c310:	68a3      	ldr	r3, [r4, #8]
 800c312:	1b9b      	subs	r3, r3, r6
 800c314:	60a3      	str	r3, [r4, #8]
 800c316:	6823      	ldr	r3, [r4, #0]
 800c318:	4433      	add	r3, r6
 800c31a:	6023      	str	r3, [r4, #0]
 800c31c:	2000      	movs	r0, #0
 800c31e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c322:	462a      	mov	r2, r5
 800c324:	f000 ff41 	bl	800d1aa <_realloc_r>
 800c328:	4606      	mov	r6, r0
 800c32a:	2800      	cmp	r0, #0
 800c32c:	d1e0      	bne.n	800c2f0 <__ssputs_r+0x5c>
 800c32e:	6921      	ldr	r1, [r4, #16]
 800c330:	4650      	mov	r0, sl
 800c332:	f7fe fb79 	bl	800aa28 <_free_r>
 800c336:	230c      	movs	r3, #12
 800c338:	f8ca 3000 	str.w	r3, [sl]
 800c33c:	89a3      	ldrh	r3, [r4, #12]
 800c33e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c342:	81a3      	strh	r3, [r4, #12]
 800c344:	f04f 30ff 	mov.w	r0, #4294967295
 800c348:	e7e9      	b.n	800c31e <__ssputs_r+0x8a>
	...

0800c34c <_svfiprintf_r>:
 800c34c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c350:	4698      	mov	r8, r3
 800c352:	898b      	ldrh	r3, [r1, #12]
 800c354:	061b      	lsls	r3, r3, #24
 800c356:	b09d      	sub	sp, #116	@ 0x74
 800c358:	4607      	mov	r7, r0
 800c35a:	460d      	mov	r5, r1
 800c35c:	4614      	mov	r4, r2
 800c35e:	d510      	bpl.n	800c382 <_svfiprintf_r+0x36>
 800c360:	690b      	ldr	r3, [r1, #16]
 800c362:	b973      	cbnz	r3, 800c382 <_svfiprintf_r+0x36>
 800c364:	2140      	movs	r1, #64	@ 0x40
 800c366:	f7fe fbd3 	bl	800ab10 <_malloc_r>
 800c36a:	6028      	str	r0, [r5, #0]
 800c36c:	6128      	str	r0, [r5, #16]
 800c36e:	b930      	cbnz	r0, 800c37e <_svfiprintf_r+0x32>
 800c370:	230c      	movs	r3, #12
 800c372:	603b      	str	r3, [r7, #0]
 800c374:	f04f 30ff 	mov.w	r0, #4294967295
 800c378:	b01d      	add	sp, #116	@ 0x74
 800c37a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c37e:	2340      	movs	r3, #64	@ 0x40
 800c380:	616b      	str	r3, [r5, #20]
 800c382:	2300      	movs	r3, #0
 800c384:	9309      	str	r3, [sp, #36]	@ 0x24
 800c386:	2320      	movs	r3, #32
 800c388:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c38c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c390:	2330      	movs	r3, #48	@ 0x30
 800c392:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c530 <_svfiprintf_r+0x1e4>
 800c396:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c39a:	f04f 0901 	mov.w	r9, #1
 800c39e:	4623      	mov	r3, r4
 800c3a0:	469a      	mov	sl, r3
 800c3a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3a6:	b10a      	cbz	r2, 800c3ac <_svfiprintf_r+0x60>
 800c3a8:	2a25      	cmp	r2, #37	@ 0x25
 800c3aa:	d1f9      	bne.n	800c3a0 <_svfiprintf_r+0x54>
 800c3ac:	ebba 0b04 	subs.w	fp, sl, r4
 800c3b0:	d00b      	beq.n	800c3ca <_svfiprintf_r+0x7e>
 800c3b2:	465b      	mov	r3, fp
 800c3b4:	4622      	mov	r2, r4
 800c3b6:	4629      	mov	r1, r5
 800c3b8:	4638      	mov	r0, r7
 800c3ba:	f7ff ff6b 	bl	800c294 <__ssputs_r>
 800c3be:	3001      	adds	r0, #1
 800c3c0:	f000 80a7 	beq.w	800c512 <_svfiprintf_r+0x1c6>
 800c3c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c3c6:	445a      	add	r2, fp
 800c3c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800c3ca:	f89a 3000 	ldrb.w	r3, [sl]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	f000 809f 	beq.w	800c512 <_svfiprintf_r+0x1c6>
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	f04f 32ff 	mov.w	r2, #4294967295
 800c3da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3de:	f10a 0a01 	add.w	sl, sl, #1
 800c3e2:	9304      	str	r3, [sp, #16]
 800c3e4:	9307      	str	r3, [sp, #28]
 800c3e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c3ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800c3ec:	4654      	mov	r4, sl
 800c3ee:	2205      	movs	r2, #5
 800c3f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3f4:	484e      	ldr	r0, [pc, #312]	@ (800c530 <_svfiprintf_r+0x1e4>)
 800c3f6:	f7f3 ff13 	bl	8000220 <memchr>
 800c3fa:	9a04      	ldr	r2, [sp, #16]
 800c3fc:	b9d8      	cbnz	r0, 800c436 <_svfiprintf_r+0xea>
 800c3fe:	06d0      	lsls	r0, r2, #27
 800c400:	bf44      	itt	mi
 800c402:	2320      	movmi	r3, #32
 800c404:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c408:	0711      	lsls	r1, r2, #28
 800c40a:	bf44      	itt	mi
 800c40c:	232b      	movmi	r3, #43	@ 0x2b
 800c40e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c412:	f89a 3000 	ldrb.w	r3, [sl]
 800c416:	2b2a      	cmp	r3, #42	@ 0x2a
 800c418:	d015      	beq.n	800c446 <_svfiprintf_r+0xfa>
 800c41a:	9a07      	ldr	r2, [sp, #28]
 800c41c:	4654      	mov	r4, sl
 800c41e:	2000      	movs	r0, #0
 800c420:	f04f 0c0a 	mov.w	ip, #10
 800c424:	4621      	mov	r1, r4
 800c426:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c42a:	3b30      	subs	r3, #48	@ 0x30
 800c42c:	2b09      	cmp	r3, #9
 800c42e:	d94b      	bls.n	800c4c8 <_svfiprintf_r+0x17c>
 800c430:	b1b0      	cbz	r0, 800c460 <_svfiprintf_r+0x114>
 800c432:	9207      	str	r2, [sp, #28]
 800c434:	e014      	b.n	800c460 <_svfiprintf_r+0x114>
 800c436:	eba0 0308 	sub.w	r3, r0, r8
 800c43a:	fa09 f303 	lsl.w	r3, r9, r3
 800c43e:	4313      	orrs	r3, r2
 800c440:	9304      	str	r3, [sp, #16]
 800c442:	46a2      	mov	sl, r4
 800c444:	e7d2      	b.n	800c3ec <_svfiprintf_r+0xa0>
 800c446:	9b03      	ldr	r3, [sp, #12]
 800c448:	1d19      	adds	r1, r3, #4
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	9103      	str	r1, [sp, #12]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	bfbb      	ittet	lt
 800c452:	425b      	neglt	r3, r3
 800c454:	f042 0202 	orrlt.w	r2, r2, #2
 800c458:	9307      	strge	r3, [sp, #28]
 800c45a:	9307      	strlt	r3, [sp, #28]
 800c45c:	bfb8      	it	lt
 800c45e:	9204      	strlt	r2, [sp, #16]
 800c460:	7823      	ldrb	r3, [r4, #0]
 800c462:	2b2e      	cmp	r3, #46	@ 0x2e
 800c464:	d10a      	bne.n	800c47c <_svfiprintf_r+0x130>
 800c466:	7863      	ldrb	r3, [r4, #1]
 800c468:	2b2a      	cmp	r3, #42	@ 0x2a
 800c46a:	d132      	bne.n	800c4d2 <_svfiprintf_r+0x186>
 800c46c:	9b03      	ldr	r3, [sp, #12]
 800c46e:	1d1a      	adds	r2, r3, #4
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	9203      	str	r2, [sp, #12]
 800c474:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c478:	3402      	adds	r4, #2
 800c47a:	9305      	str	r3, [sp, #20]
 800c47c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c540 <_svfiprintf_r+0x1f4>
 800c480:	7821      	ldrb	r1, [r4, #0]
 800c482:	2203      	movs	r2, #3
 800c484:	4650      	mov	r0, sl
 800c486:	f7f3 fecb 	bl	8000220 <memchr>
 800c48a:	b138      	cbz	r0, 800c49c <_svfiprintf_r+0x150>
 800c48c:	9b04      	ldr	r3, [sp, #16]
 800c48e:	eba0 000a 	sub.w	r0, r0, sl
 800c492:	2240      	movs	r2, #64	@ 0x40
 800c494:	4082      	lsls	r2, r0
 800c496:	4313      	orrs	r3, r2
 800c498:	3401      	adds	r4, #1
 800c49a:	9304      	str	r3, [sp, #16]
 800c49c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4a0:	4824      	ldr	r0, [pc, #144]	@ (800c534 <_svfiprintf_r+0x1e8>)
 800c4a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c4a6:	2206      	movs	r2, #6
 800c4a8:	f7f3 feba 	bl	8000220 <memchr>
 800c4ac:	2800      	cmp	r0, #0
 800c4ae:	d036      	beq.n	800c51e <_svfiprintf_r+0x1d2>
 800c4b0:	4b21      	ldr	r3, [pc, #132]	@ (800c538 <_svfiprintf_r+0x1ec>)
 800c4b2:	bb1b      	cbnz	r3, 800c4fc <_svfiprintf_r+0x1b0>
 800c4b4:	9b03      	ldr	r3, [sp, #12]
 800c4b6:	3307      	adds	r3, #7
 800c4b8:	f023 0307 	bic.w	r3, r3, #7
 800c4bc:	3308      	adds	r3, #8
 800c4be:	9303      	str	r3, [sp, #12]
 800c4c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4c2:	4433      	add	r3, r6
 800c4c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4c6:	e76a      	b.n	800c39e <_svfiprintf_r+0x52>
 800c4c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4cc:	460c      	mov	r4, r1
 800c4ce:	2001      	movs	r0, #1
 800c4d0:	e7a8      	b.n	800c424 <_svfiprintf_r+0xd8>
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	3401      	adds	r4, #1
 800c4d6:	9305      	str	r3, [sp, #20]
 800c4d8:	4619      	mov	r1, r3
 800c4da:	f04f 0c0a 	mov.w	ip, #10
 800c4de:	4620      	mov	r0, r4
 800c4e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4e4:	3a30      	subs	r2, #48	@ 0x30
 800c4e6:	2a09      	cmp	r2, #9
 800c4e8:	d903      	bls.n	800c4f2 <_svfiprintf_r+0x1a6>
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d0c6      	beq.n	800c47c <_svfiprintf_r+0x130>
 800c4ee:	9105      	str	r1, [sp, #20]
 800c4f0:	e7c4      	b.n	800c47c <_svfiprintf_r+0x130>
 800c4f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c4f6:	4604      	mov	r4, r0
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	e7f0      	b.n	800c4de <_svfiprintf_r+0x192>
 800c4fc:	ab03      	add	r3, sp, #12
 800c4fe:	9300      	str	r3, [sp, #0]
 800c500:	462a      	mov	r2, r5
 800c502:	4b0e      	ldr	r3, [pc, #56]	@ (800c53c <_svfiprintf_r+0x1f0>)
 800c504:	a904      	add	r1, sp, #16
 800c506:	4638      	mov	r0, r7
 800c508:	f7fc fbb8 	bl	8008c7c <_printf_float>
 800c50c:	1c42      	adds	r2, r0, #1
 800c50e:	4606      	mov	r6, r0
 800c510:	d1d6      	bne.n	800c4c0 <_svfiprintf_r+0x174>
 800c512:	89ab      	ldrh	r3, [r5, #12]
 800c514:	065b      	lsls	r3, r3, #25
 800c516:	f53f af2d 	bmi.w	800c374 <_svfiprintf_r+0x28>
 800c51a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c51c:	e72c      	b.n	800c378 <_svfiprintf_r+0x2c>
 800c51e:	ab03      	add	r3, sp, #12
 800c520:	9300      	str	r3, [sp, #0]
 800c522:	462a      	mov	r2, r5
 800c524:	4b05      	ldr	r3, [pc, #20]	@ (800c53c <_svfiprintf_r+0x1f0>)
 800c526:	a904      	add	r1, sp, #16
 800c528:	4638      	mov	r0, r7
 800c52a:	f7fc fe3f 	bl	80091ac <_printf_i>
 800c52e:	e7ed      	b.n	800c50c <_svfiprintf_r+0x1c0>
 800c530:	0800d831 	.word	0x0800d831
 800c534:	0800d83b 	.word	0x0800d83b
 800c538:	08008c7d 	.word	0x08008c7d
 800c53c:	0800c295 	.word	0x0800c295
 800c540:	0800d837 	.word	0x0800d837

0800c544 <__sfputc_r>:
 800c544:	6893      	ldr	r3, [r2, #8]
 800c546:	3b01      	subs	r3, #1
 800c548:	2b00      	cmp	r3, #0
 800c54a:	b410      	push	{r4}
 800c54c:	6093      	str	r3, [r2, #8]
 800c54e:	da08      	bge.n	800c562 <__sfputc_r+0x1e>
 800c550:	6994      	ldr	r4, [r2, #24]
 800c552:	42a3      	cmp	r3, r4
 800c554:	db01      	blt.n	800c55a <__sfputc_r+0x16>
 800c556:	290a      	cmp	r1, #10
 800c558:	d103      	bne.n	800c562 <__sfputc_r+0x1e>
 800c55a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c55e:	f7fd baee 	b.w	8009b3e <__swbuf_r>
 800c562:	6813      	ldr	r3, [r2, #0]
 800c564:	1c58      	adds	r0, r3, #1
 800c566:	6010      	str	r0, [r2, #0]
 800c568:	7019      	strb	r1, [r3, #0]
 800c56a:	4608      	mov	r0, r1
 800c56c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c570:	4770      	bx	lr

0800c572 <__sfputs_r>:
 800c572:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c574:	4606      	mov	r6, r0
 800c576:	460f      	mov	r7, r1
 800c578:	4614      	mov	r4, r2
 800c57a:	18d5      	adds	r5, r2, r3
 800c57c:	42ac      	cmp	r4, r5
 800c57e:	d101      	bne.n	800c584 <__sfputs_r+0x12>
 800c580:	2000      	movs	r0, #0
 800c582:	e007      	b.n	800c594 <__sfputs_r+0x22>
 800c584:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c588:	463a      	mov	r2, r7
 800c58a:	4630      	mov	r0, r6
 800c58c:	f7ff ffda 	bl	800c544 <__sfputc_r>
 800c590:	1c43      	adds	r3, r0, #1
 800c592:	d1f3      	bne.n	800c57c <__sfputs_r+0xa>
 800c594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c598 <_vfiprintf_r>:
 800c598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c59c:	460d      	mov	r5, r1
 800c59e:	b09d      	sub	sp, #116	@ 0x74
 800c5a0:	4614      	mov	r4, r2
 800c5a2:	4698      	mov	r8, r3
 800c5a4:	4606      	mov	r6, r0
 800c5a6:	b118      	cbz	r0, 800c5b0 <_vfiprintf_r+0x18>
 800c5a8:	6a03      	ldr	r3, [r0, #32]
 800c5aa:	b90b      	cbnz	r3, 800c5b0 <_vfiprintf_r+0x18>
 800c5ac:	f7fd f9be 	bl	800992c <__sinit>
 800c5b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c5b2:	07d9      	lsls	r1, r3, #31
 800c5b4:	d405      	bmi.n	800c5c2 <_vfiprintf_r+0x2a>
 800c5b6:	89ab      	ldrh	r3, [r5, #12]
 800c5b8:	059a      	lsls	r2, r3, #22
 800c5ba:	d402      	bmi.n	800c5c2 <_vfiprintf_r+0x2a>
 800c5bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c5be:	f7fd fbd0 	bl	8009d62 <__retarget_lock_acquire_recursive>
 800c5c2:	89ab      	ldrh	r3, [r5, #12]
 800c5c4:	071b      	lsls	r3, r3, #28
 800c5c6:	d501      	bpl.n	800c5cc <_vfiprintf_r+0x34>
 800c5c8:	692b      	ldr	r3, [r5, #16]
 800c5ca:	b99b      	cbnz	r3, 800c5f4 <_vfiprintf_r+0x5c>
 800c5cc:	4629      	mov	r1, r5
 800c5ce:	4630      	mov	r0, r6
 800c5d0:	f7fd faf4 	bl	8009bbc <__swsetup_r>
 800c5d4:	b170      	cbz	r0, 800c5f4 <_vfiprintf_r+0x5c>
 800c5d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c5d8:	07dc      	lsls	r4, r3, #31
 800c5da:	d504      	bpl.n	800c5e6 <_vfiprintf_r+0x4e>
 800c5dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c5e0:	b01d      	add	sp, #116	@ 0x74
 800c5e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5e6:	89ab      	ldrh	r3, [r5, #12]
 800c5e8:	0598      	lsls	r0, r3, #22
 800c5ea:	d4f7      	bmi.n	800c5dc <_vfiprintf_r+0x44>
 800c5ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c5ee:	f7fd fbb9 	bl	8009d64 <__retarget_lock_release_recursive>
 800c5f2:	e7f3      	b.n	800c5dc <_vfiprintf_r+0x44>
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5f8:	2320      	movs	r3, #32
 800c5fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c5fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800c602:	2330      	movs	r3, #48	@ 0x30
 800c604:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c7b4 <_vfiprintf_r+0x21c>
 800c608:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c60c:	f04f 0901 	mov.w	r9, #1
 800c610:	4623      	mov	r3, r4
 800c612:	469a      	mov	sl, r3
 800c614:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c618:	b10a      	cbz	r2, 800c61e <_vfiprintf_r+0x86>
 800c61a:	2a25      	cmp	r2, #37	@ 0x25
 800c61c:	d1f9      	bne.n	800c612 <_vfiprintf_r+0x7a>
 800c61e:	ebba 0b04 	subs.w	fp, sl, r4
 800c622:	d00b      	beq.n	800c63c <_vfiprintf_r+0xa4>
 800c624:	465b      	mov	r3, fp
 800c626:	4622      	mov	r2, r4
 800c628:	4629      	mov	r1, r5
 800c62a:	4630      	mov	r0, r6
 800c62c:	f7ff ffa1 	bl	800c572 <__sfputs_r>
 800c630:	3001      	adds	r0, #1
 800c632:	f000 80a7 	beq.w	800c784 <_vfiprintf_r+0x1ec>
 800c636:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c638:	445a      	add	r2, fp
 800c63a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c63c:	f89a 3000 	ldrb.w	r3, [sl]
 800c640:	2b00      	cmp	r3, #0
 800c642:	f000 809f 	beq.w	800c784 <_vfiprintf_r+0x1ec>
 800c646:	2300      	movs	r3, #0
 800c648:	f04f 32ff 	mov.w	r2, #4294967295
 800c64c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c650:	f10a 0a01 	add.w	sl, sl, #1
 800c654:	9304      	str	r3, [sp, #16]
 800c656:	9307      	str	r3, [sp, #28]
 800c658:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c65c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c65e:	4654      	mov	r4, sl
 800c660:	2205      	movs	r2, #5
 800c662:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c666:	4853      	ldr	r0, [pc, #332]	@ (800c7b4 <_vfiprintf_r+0x21c>)
 800c668:	f7f3 fdda 	bl	8000220 <memchr>
 800c66c:	9a04      	ldr	r2, [sp, #16]
 800c66e:	b9d8      	cbnz	r0, 800c6a8 <_vfiprintf_r+0x110>
 800c670:	06d1      	lsls	r1, r2, #27
 800c672:	bf44      	itt	mi
 800c674:	2320      	movmi	r3, #32
 800c676:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c67a:	0713      	lsls	r3, r2, #28
 800c67c:	bf44      	itt	mi
 800c67e:	232b      	movmi	r3, #43	@ 0x2b
 800c680:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c684:	f89a 3000 	ldrb.w	r3, [sl]
 800c688:	2b2a      	cmp	r3, #42	@ 0x2a
 800c68a:	d015      	beq.n	800c6b8 <_vfiprintf_r+0x120>
 800c68c:	9a07      	ldr	r2, [sp, #28]
 800c68e:	4654      	mov	r4, sl
 800c690:	2000      	movs	r0, #0
 800c692:	f04f 0c0a 	mov.w	ip, #10
 800c696:	4621      	mov	r1, r4
 800c698:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c69c:	3b30      	subs	r3, #48	@ 0x30
 800c69e:	2b09      	cmp	r3, #9
 800c6a0:	d94b      	bls.n	800c73a <_vfiprintf_r+0x1a2>
 800c6a2:	b1b0      	cbz	r0, 800c6d2 <_vfiprintf_r+0x13a>
 800c6a4:	9207      	str	r2, [sp, #28]
 800c6a6:	e014      	b.n	800c6d2 <_vfiprintf_r+0x13a>
 800c6a8:	eba0 0308 	sub.w	r3, r0, r8
 800c6ac:	fa09 f303 	lsl.w	r3, r9, r3
 800c6b0:	4313      	orrs	r3, r2
 800c6b2:	9304      	str	r3, [sp, #16]
 800c6b4:	46a2      	mov	sl, r4
 800c6b6:	e7d2      	b.n	800c65e <_vfiprintf_r+0xc6>
 800c6b8:	9b03      	ldr	r3, [sp, #12]
 800c6ba:	1d19      	adds	r1, r3, #4
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	9103      	str	r1, [sp, #12]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	bfbb      	ittet	lt
 800c6c4:	425b      	neglt	r3, r3
 800c6c6:	f042 0202 	orrlt.w	r2, r2, #2
 800c6ca:	9307      	strge	r3, [sp, #28]
 800c6cc:	9307      	strlt	r3, [sp, #28]
 800c6ce:	bfb8      	it	lt
 800c6d0:	9204      	strlt	r2, [sp, #16]
 800c6d2:	7823      	ldrb	r3, [r4, #0]
 800c6d4:	2b2e      	cmp	r3, #46	@ 0x2e
 800c6d6:	d10a      	bne.n	800c6ee <_vfiprintf_r+0x156>
 800c6d8:	7863      	ldrb	r3, [r4, #1]
 800c6da:	2b2a      	cmp	r3, #42	@ 0x2a
 800c6dc:	d132      	bne.n	800c744 <_vfiprintf_r+0x1ac>
 800c6de:	9b03      	ldr	r3, [sp, #12]
 800c6e0:	1d1a      	adds	r2, r3, #4
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	9203      	str	r2, [sp, #12]
 800c6e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c6ea:	3402      	adds	r4, #2
 800c6ec:	9305      	str	r3, [sp, #20]
 800c6ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c7c4 <_vfiprintf_r+0x22c>
 800c6f2:	7821      	ldrb	r1, [r4, #0]
 800c6f4:	2203      	movs	r2, #3
 800c6f6:	4650      	mov	r0, sl
 800c6f8:	f7f3 fd92 	bl	8000220 <memchr>
 800c6fc:	b138      	cbz	r0, 800c70e <_vfiprintf_r+0x176>
 800c6fe:	9b04      	ldr	r3, [sp, #16]
 800c700:	eba0 000a 	sub.w	r0, r0, sl
 800c704:	2240      	movs	r2, #64	@ 0x40
 800c706:	4082      	lsls	r2, r0
 800c708:	4313      	orrs	r3, r2
 800c70a:	3401      	adds	r4, #1
 800c70c:	9304      	str	r3, [sp, #16]
 800c70e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c712:	4829      	ldr	r0, [pc, #164]	@ (800c7b8 <_vfiprintf_r+0x220>)
 800c714:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c718:	2206      	movs	r2, #6
 800c71a:	f7f3 fd81 	bl	8000220 <memchr>
 800c71e:	2800      	cmp	r0, #0
 800c720:	d03f      	beq.n	800c7a2 <_vfiprintf_r+0x20a>
 800c722:	4b26      	ldr	r3, [pc, #152]	@ (800c7bc <_vfiprintf_r+0x224>)
 800c724:	bb1b      	cbnz	r3, 800c76e <_vfiprintf_r+0x1d6>
 800c726:	9b03      	ldr	r3, [sp, #12]
 800c728:	3307      	adds	r3, #7
 800c72a:	f023 0307 	bic.w	r3, r3, #7
 800c72e:	3308      	adds	r3, #8
 800c730:	9303      	str	r3, [sp, #12]
 800c732:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c734:	443b      	add	r3, r7
 800c736:	9309      	str	r3, [sp, #36]	@ 0x24
 800c738:	e76a      	b.n	800c610 <_vfiprintf_r+0x78>
 800c73a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c73e:	460c      	mov	r4, r1
 800c740:	2001      	movs	r0, #1
 800c742:	e7a8      	b.n	800c696 <_vfiprintf_r+0xfe>
 800c744:	2300      	movs	r3, #0
 800c746:	3401      	adds	r4, #1
 800c748:	9305      	str	r3, [sp, #20]
 800c74a:	4619      	mov	r1, r3
 800c74c:	f04f 0c0a 	mov.w	ip, #10
 800c750:	4620      	mov	r0, r4
 800c752:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c756:	3a30      	subs	r2, #48	@ 0x30
 800c758:	2a09      	cmp	r2, #9
 800c75a:	d903      	bls.n	800c764 <_vfiprintf_r+0x1cc>
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d0c6      	beq.n	800c6ee <_vfiprintf_r+0x156>
 800c760:	9105      	str	r1, [sp, #20]
 800c762:	e7c4      	b.n	800c6ee <_vfiprintf_r+0x156>
 800c764:	fb0c 2101 	mla	r1, ip, r1, r2
 800c768:	4604      	mov	r4, r0
 800c76a:	2301      	movs	r3, #1
 800c76c:	e7f0      	b.n	800c750 <_vfiprintf_r+0x1b8>
 800c76e:	ab03      	add	r3, sp, #12
 800c770:	9300      	str	r3, [sp, #0]
 800c772:	462a      	mov	r2, r5
 800c774:	4b12      	ldr	r3, [pc, #72]	@ (800c7c0 <_vfiprintf_r+0x228>)
 800c776:	a904      	add	r1, sp, #16
 800c778:	4630      	mov	r0, r6
 800c77a:	f7fc fa7f 	bl	8008c7c <_printf_float>
 800c77e:	4607      	mov	r7, r0
 800c780:	1c78      	adds	r0, r7, #1
 800c782:	d1d6      	bne.n	800c732 <_vfiprintf_r+0x19a>
 800c784:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c786:	07d9      	lsls	r1, r3, #31
 800c788:	d405      	bmi.n	800c796 <_vfiprintf_r+0x1fe>
 800c78a:	89ab      	ldrh	r3, [r5, #12]
 800c78c:	059a      	lsls	r2, r3, #22
 800c78e:	d402      	bmi.n	800c796 <_vfiprintf_r+0x1fe>
 800c790:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c792:	f7fd fae7 	bl	8009d64 <__retarget_lock_release_recursive>
 800c796:	89ab      	ldrh	r3, [r5, #12]
 800c798:	065b      	lsls	r3, r3, #25
 800c79a:	f53f af1f 	bmi.w	800c5dc <_vfiprintf_r+0x44>
 800c79e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c7a0:	e71e      	b.n	800c5e0 <_vfiprintf_r+0x48>
 800c7a2:	ab03      	add	r3, sp, #12
 800c7a4:	9300      	str	r3, [sp, #0]
 800c7a6:	462a      	mov	r2, r5
 800c7a8:	4b05      	ldr	r3, [pc, #20]	@ (800c7c0 <_vfiprintf_r+0x228>)
 800c7aa:	a904      	add	r1, sp, #16
 800c7ac:	4630      	mov	r0, r6
 800c7ae:	f7fc fcfd 	bl	80091ac <_printf_i>
 800c7b2:	e7e4      	b.n	800c77e <_vfiprintf_r+0x1e6>
 800c7b4:	0800d831 	.word	0x0800d831
 800c7b8:	0800d83b 	.word	0x0800d83b
 800c7bc:	08008c7d 	.word	0x08008c7d
 800c7c0:	0800c573 	.word	0x0800c573
 800c7c4:	0800d837 	.word	0x0800d837

0800c7c8 <__sflush_r>:
 800c7c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c7cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7d0:	0716      	lsls	r6, r2, #28
 800c7d2:	4605      	mov	r5, r0
 800c7d4:	460c      	mov	r4, r1
 800c7d6:	d454      	bmi.n	800c882 <__sflush_r+0xba>
 800c7d8:	684b      	ldr	r3, [r1, #4]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	dc02      	bgt.n	800c7e4 <__sflush_r+0x1c>
 800c7de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	dd48      	ble.n	800c876 <__sflush_r+0xae>
 800c7e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c7e6:	2e00      	cmp	r6, #0
 800c7e8:	d045      	beq.n	800c876 <__sflush_r+0xae>
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c7f0:	682f      	ldr	r7, [r5, #0]
 800c7f2:	6a21      	ldr	r1, [r4, #32]
 800c7f4:	602b      	str	r3, [r5, #0]
 800c7f6:	d030      	beq.n	800c85a <__sflush_r+0x92>
 800c7f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c7fa:	89a3      	ldrh	r3, [r4, #12]
 800c7fc:	0759      	lsls	r1, r3, #29
 800c7fe:	d505      	bpl.n	800c80c <__sflush_r+0x44>
 800c800:	6863      	ldr	r3, [r4, #4]
 800c802:	1ad2      	subs	r2, r2, r3
 800c804:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c806:	b10b      	cbz	r3, 800c80c <__sflush_r+0x44>
 800c808:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c80a:	1ad2      	subs	r2, r2, r3
 800c80c:	2300      	movs	r3, #0
 800c80e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c810:	6a21      	ldr	r1, [r4, #32]
 800c812:	4628      	mov	r0, r5
 800c814:	47b0      	blx	r6
 800c816:	1c43      	adds	r3, r0, #1
 800c818:	89a3      	ldrh	r3, [r4, #12]
 800c81a:	d106      	bne.n	800c82a <__sflush_r+0x62>
 800c81c:	6829      	ldr	r1, [r5, #0]
 800c81e:	291d      	cmp	r1, #29
 800c820:	d82b      	bhi.n	800c87a <__sflush_r+0xb2>
 800c822:	4a2a      	ldr	r2, [pc, #168]	@ (800c8cc <__sflush_r+0x104>)
 800c824:	410a      	asrs	r2, r1
 800c826:	07d6      	lsls	r6, r2, #31
 800c828:	d427      	bmi.n	800c87a <__sflush_r+0xb2>
 800c82a:	2200      	movs	r2, #0
 800c82c:	6062      	str	r2, [r4, #4]
 800c82e:	04d9      	lsls	r1, r3, #19
 800c830:	6922      	ldr	r2, [r4, #16]
 800c832:	6022      	str	r2, [r4, #0]
 800c834:	d504      	bpl.n	800c840 <__sflush_r+0x78>
 800c836:	1c42      	adds	r2, r0, #1
 800c838:	d101      	bne.n	800c83e <__sflush_r+0x76>
 800c83a:	682b      	ldr	r3, [r5, #0]
 800c83c:	b903      	cbnz	r3, 800c840 <__sflush_r+0x78>
 800c83e:	6560      	str	r0, [r4, #84]	@ 0x54
 800c840:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c842:	602f      	str	r7, [r5, #0]
 800c844:	b1b9      	cbz	r1, 800c876 <__sflush_r+0xae>
 800c846:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c84a:	4299      	cmp	r1, r3
 800c84c:	d002      	beq.n	800c854 <__sflush_r+0x8c>
 800c84e:	4628      	mov	r0, r5
 800c850:	f7fe f8ea 	bl	800aa28 <_free_r>
 800c854:	2300      	movs	r3, #0
 800c856:	6363      	str	r3, [r4, #52]	@ 0x34
 800c858:	e00d      	b.n	800c876 <__sflush_r+0xae>
 800c85a:	2301      	movs	r3, #1
 800c85c:	4628      	mov	r0, r5
 800c85e:	47b0      	blx	r6
 800c860:	4602      	mov	r2, r0
 800c862:	1c50      	adds	r0, r2, #1
 800c864:	d1c9      	bne.n	800c7fa <__sflush_r+0x32>
 800c866:	682b      	ldr	r3, [r5, #0]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d0c6      	beq.n	800c7fa <__sflush_r+0x32>
 800c86c:	2b1d      	cmp	r3, #29
 800c86e:	d001      	beq.n	800c874 <__sflush_r+0xac>
 800c870:	2b16      	cmp	r3, #22
 800c872:	d11e      	bne.n	800c8b2 <__sflush_r+0xea>
 800c874:	602f      	str	r7, [r5, #0]
 800c876:	2000      	movs	r0, #0
 800c878:	e022      	b.n	800c8c0 <__sflush_r+0xf8>
 800c87a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c87e:	b21b      	sxth	r3, r3
 800c880:	e01b      	b.n	800c8ba <__sflush_r+0xf2>
 800c882:	690f      	ldr	r7, [r1, #16]
 800c884:	2f00      	cmp	r7, #0
 800c886:	d0f6      	beq.n	800c876 <__sflush_r+0xae>
 800c888:	0793      	lsls	r3, r2, #30
 800c88a:	680e      	ldr	r6, [r1, #0]
 800c88c:	bf08      	it	eq
 800c88e:	694b      	ldreq	r3, [r1, #20]
 800c890:	600f      	str	r7, [r1, #0]
 800c892:	bf18      	it	ne
 800c894:	2300      	movne	r3, #0
 800c896:	eba6 0807 	sub.w	r8, r6, r7
 800c89a:	608b      	str	r3, [r1, #8]
 800c89c:	f1b8 0f00 	cmp.w	r8, #0
 800c8a0:	dde9      	ble.n	800c876 <__sflush_r+0xae>
 800c8a2:	6a21      	ldr	r1, [r4, #32]
 800c8a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c8a6:	4643      	mov	r3, r8
 800c8a8:	463a      	mov	r2, r7
 800c8aa:	4628      	mov	r0, r5
 800c8ac:	47b0      	blx	r6
 800c8ae:	2800      	cmp	r0, #0
 800c8b0:	dc08      	bgt.n	800c8c4 <__sflush_r+0xfc>
 800c8b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c8ba:	81a3      	strh	r3, [r4, #12]
 800c8bc:	f04f 30ff 	mov.w	r0, #4294967295
 800c8c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8c4:	4407      	add	r7, r0
 800c8c6:	eba8 0800 	sub.w	r8, r8, r0
 800c8ca:	e7e7      	b.n	800c89c <__sflush_r+0xd4>
 800c8cc:	dfbffffe 	.word	0xdfbffffe

0800c8d0 <_fflush_r>:
 800c8d0:	b538      	push	{r3, r4, r5, lr}
 800c8d2:	690b      	ldr	r3, [r1, #16]
 800c8d4:	4605      	mov	r5, r0
 800c8d6:	460c      	mov	r4, r1
 800c8d8:	b913      	cbnz	r3, 800c8e0 <_fflush_r+0x10>
 800c8da:	2500      	movs	r5, #0
 800c8dc:	4628      	mov	r0, r5
 800c8de:	bd38      	pop	{r3, r4, r5, pc}
 800c8e0:	b118      	cbz	r0, 800c8ea <_fflush_r+0x1a>
 800c8e2:	6a03      	ldr	r3, [r0, #32]
 800c8e4:	b90b      	cbnz	r3, 800c8ea <_fflush_r+0x1a>
 800c8e6:	f7fd f821 	bl	800992c <__sinit>
 800c8ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d0f3      	beq.n	800c8da <_fflush_r+0xa>
 800c8f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c8f4:	07d0      	lsls	r0, r2, #31
 800c8f6:	d404      	bmi.n	800c902 <_fflush_r+0x32>
 800c8f8:	0599      	lsls	r1, r3, #22
 800c8fa:	d402      	bmi.n	800c902 <_fflush_r+0x32>
 800c8fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c8fe:	f7fd fa30 	bl	8009d62 <__retarget_lock_acquire_recursive>
 800c902:	4628      	mov	r0, r5
 800c904:	4621      	mov	r1, r4
 800c906:	f7ff ff5f 	bl	800c7c8 <__sflush_r>
 800c90a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c90c:	07da      	lsls	r2, r3, #31
 800c90e:	4605      	mov	r5, r0
 800c910:	d4e4      	bmi.n	800c8dc <_fflush_r+0xc>
 800c912:	89a3      	ldrh	r3, [r4, #12]
 800c914:	059b      	lsls	r3, r3, #22
 800c916:	d4e1      	bmi.n	800c8dc <_fflush_r+0xc>
 800c918:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c91a:	f7fd fa23 	bl	8009d64 <__retarget_lock_release_recursive>
 800c91e:	e7dd      	b.n	800c8dc <_fflush_r+0xc>

0800c920 <__swhatbuf_r>:
 800c920:	b570      	push	{r4, r5, r6, lr}
 800c922:	460c      	mov	r4, r1
 800c924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c928:	2900      	cmp	r1, #0
 800c92a:	b096      	sub	sp, #88	@ 0x58
 800c92c:	4615      	mov	r5, r2
 800c92e:	461e      	mov	r6, r3
 800c930:	da0d      	bge.n	800c94e <__swhatbuf_r+0x2e>
 800c932:	89a3      	ldrh	r3, [r4, #12]
 800c934:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c938:	f04f 0100 	mov.w	r1, #0
 800c93c:	bf14      	ite	ne
 800c93e:	2340      	movne	r3, #64	@ 0x40
 800c940:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c944:	2000      	movs	r0, #0
 800c946:	6031      	str	r1, [r6, #0]
 800c948:	602b      	str	r3, [r5, #0]
 800c94a:	b016      	add	sp, #88	@ 0x58
 800c94c:	bd70      	pop	{r4, r5, r6, pc}
 800c94e:	466a      	mov	r2, sp
 800c950:	f000 f874 	bl	800ca3c <_fstat_r>
 800c954:	2800      	cmp	r0, #0
 800c956:	dbec      	blt.n	800c932 <__swhatbuf_r+0x12>
 800c958:	9901      	ldr	r1, [sp, #4]
 800c95a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c95e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c962:	4259      	negs	r1, r3
 800c964:	4159      	adcs	r1, r3
 800c966:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c96a:	e7eb      	b.n	800c944 <__swhatbuf_r+0x24>

0800c96c <__smakebuf_r>:
 800c96c:	898b      	ldrh	r3, [r1, #12]
 800c96e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c970:	079d      	lsls	r5, r3, #30
 800c972:	4606      	mov	r6, r0
 800c974:	460c      	mov	r4, r1
 800c976:	d507      	bpl.n	800c988 <__smakebuf_r+0x1c>
 800c978:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c97c:	6023      	str	r3, [r4, #0]
 800c97e:	6123      	str	r3, [r4, #16]
 800c980:	2301      	movs	r3, #1
 800c982:	6163      	str	r3, [r4, #20]
 800c984:	b003      	add	sp, #12
 800c986:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c988:	ab01      	add	r3, sp, #4
 800c98a:	466a      	mov	r2, sp
 800c98c:	f7ff ffc8 	bl	800c920 <__swhatbuf_r>
 800c990:	9f00      	ldr	r7, [sp, #0]
 800c992:	4605      	mov	r5, r0
 800c994:	4639      	mov	r1, r7
 800c996:	4630      	mov	r0, r6
 800c998:	f7fe f8ba 	bl	800ab10 <_malloc_r>
 800c99c:	b948      	cbnz	r0, 800c9b2 <__smakebuf_r+0x46>
 800c99e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9a2:	059a      	lsls	r2, r3, #22
 800c9a4:	d4ee      	bmi.n	800c984 <__smakebuf_r+0x18>
 800c9a6:	f023 0303 	bic.w	r3, r3, #3
 800c9aa:	f043 0302 	orr.w	r3, r3, #2
 800c9ae:	81a3      	strh	r3, [r4, #12]
 800c9b0:	e7e2      	b.n	800c978 <__smakebuf_r+0xc>
 800c9b2:	89a3      	ldrh	r3, [r4, #12]
 800c9b4:	6020      	str	r0, [r4, #0]
 800c9b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9ba:	81a3      	strh	r3, [r4, #12]
 800c9bc:	9b01      	ldr	r3, [sp, #4]
 800c9be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c9c2:	b15b      	cbz	r3, 800c9dc <__smakebuf_r+0x70>
 800c9c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c9c8:	4630      	mov	r0, r6
 800c9ca:	f000 f849 	bl	800ca60 <_isatty_r>
 800c9ce:	b128      	cbz	r0, 800c9dc <__smakebuf_r+0x70>
 800c9d0:	89a3      	ldrh	r3, [r4, #12]
 800c9d2:	f023 0303 	bic.w	r3, r3, #3
 800c9d6:	f043 0301 	orr.w	r3, r3, #1
 800c9da:	81a3      	strh	r3, [r4, #12]
 800c9dc:	89a3      	ldrh	r3, [r4, #12]
 800c9de:	431d      	orrs	r5, r3
 800c9e0:	81a5      	strh	r5, [r4, #12]
 800c9e2:	e7cf      	b.n	800c984 <__smakebuf_r+0x18>

0800c9e4 <memmove>:
 800c9e4:	4288      	cmp	r0, r1
 800c9e6:	b510      	push	{r4, lr}
 800c9e8:	eb01 0402 	add.w	r4, r1, r2
 800c9ec:	d902      	bls.n	800c9f4 <memmove+0x10>
 800c9ee:	4284      	cmp	r4, r0
 800c9f0:	4623      	mov	r3, r4
 800c9f2:	d807      	bhi.n	800ca04 <memmove+0x20>
 800c9f4:	1e43      	subs	r3, r0, #1
 800c9f6:	42a1      	cmp	r1, r4
 800c9f8:	d008      	beq.n	800ca0c <memmove+0x28>
 800c9fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c9fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ca02:	e7f8      	b.n	800c9f6 <memmove+0x12>
 800ca04:	4402      	add	r2, r0
 800ca06:	4601      	mov	r1, r0
 800ca08:	428a      	cmp	r2, r1
 800ca0a:	d100      	bne.n	800ca0e <memmove+0x2a>
 800ca0c:	bd10      	pop	{r4, pc}
 800ca0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca16:	e7f7      	b.n	800ca08 <memmove+0x24>

0800ca18 <strncmp>:
 800ca18:	b510      	push	{r4, lr}
 800ca1a:	b16a      	cbz	r2, 800ca38 <strncmp+0x20>
 800ca1c:	3901      	subs	r1, #1
 800ca1e:	1884      	adds	r4, r0, r2
 800ca20:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca24:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ca28:	429a      	cmp	r2, r3
 800ca2a:	d103      	bne.n	800ca34 <strncmp+0x1c>
 800ca2c:	42a0      	cmp	r0, r4
 800ca2e:	d001      	beq.n	800ca34 <strncmp+0x1c>
 800ca30:	2a00      	cmp	r2, #0
 800ca32:	d1f5      	bne.n	800ca20 <strncmp+0x8>
 800ca34:	1ad0      	subs	r0, r2, r3
 800ca36:	bd10      	pop	{r4, pc}
 800ca38:	4610      	mov	r0, r2
 800ca3a:	e7fc      	b.n	800ca36 <strncmp+0x1e>

0800ca3c <_fstat_r>:
 800ca3c:	b538      	push	{r3, r4, r5, lr}
 800ca3e:	4d07      	ldr	r5, [pc, #28]	@ (800ca5c <_fstat_r+0x20>)
 800ca40:	2300      	movs	r3, #0
 800ca42:	4604      	mov	r4, r0
 800ca44:	4608      	mov	r0, r1
 800ca46:	4611      	mov	r1, r2
 800ca48:	602b      	str	r3, [r5, #0]
 800ca4a:	f7f4 ffaf 	bl	80019ac <_fstat>
 800ca4e:	1c43      	adds	r3, r0, #1
 800ca50:	d102      	bne.n	800ca58 <_fstat_r+0x1c>
 800ca52:	682b      	ldr	r3, [r5, #0]
 800ca54:	b103      	cbz	r3, 800ca58 <_fstat_r+0x1c>
 800ca56:	6023      	str	r3, [r4, #0]
 800ca58:	bd38      	pop	{r3, r4, r5, pc}
 800ca5a:	bf00      	nop
 800ca5c:	200041a0 	.word	0x200041a0

0800ca60 <_isatty_r>:
 800ca60:	b538      	push	{r3, r4, r5, lr}
 800ca62:	4d06      	ldr	r5, [pc, #24]	@ (800ca7c <_isatty_r+0x1c>)
 800ca64:	2300      	movs	r3, #0
 800ca66:	4604      	mov	r4, r0
 800ca68:	4608      	mov	r0, r1
 800ca6a:	602b      	str	r3, [r5, #0]
 800ca6c:	f7f4 ffae 	bl	80019cc <_isatty>
 800ca70:	1c43      	adds	r3, r0, #1
 800ca72:	d102      	bne.n	800ca7a <_isatty_r+0x1a>
 800ca74:	682b      	ldr	r3, [r5, #0]
 800ca76:	b103      	cbz	r3, 800ca7a <_isatty_r+0x1a>
 800ca78:	6023      	str	r3, [r4, #0]
 800ca7a:	bd38      	pop	{r3, r4, r5, pc}
 800ca7c:	200041a0 	.word	0x200041a0

0800ca80 <_sbrk_r>:
 800ca80:	b538      	push	{r3, r4, r5, lr}
 800ca82:	4d06      	ldr	r5, [pc, #24]	@ (800ca9c <_sbrk_r+0x1c>)
 800ca84:	2300      	movs	r3, #0
 800ca86:	4604      	mov	r4, r0
 800ca88:	4608      	mov	r0, r1
 800ca8a:	602b      	str	r3, [r5, #0]
 800ca8c:	f7f4 ffb6 	bl	80019fc <_sbrk>
 800ca90:	1c43      	adds	r3, r0, #1
 800ca92:	d102      	bne.n	800ca9a <_sbrk_r+0x1a>
 800ca94:	682b      	ldr	r3, [r5, #0]
 800ca96:	b103      	cbz	r3, 800ca9a <_sbrk_r+0x1a>
 800ca98:	6023      	str	r3, [r4, #0]
 800ca9a:	bd38      	pop	{r3, r4, r5, pc}
 800ca9c:	200041a0 	.word	0x200041a0

0800caa0 <nan>:
 800caa0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800caa8 <nan+0x8>
 800caa4:	4770      	bx	lr
 800caa6:	bf00      	nop
 800caa8:	00000000 	.word	0x00000000
 800caac:	7ff80000 	.word	0x7ff80000

0800cab0 <__assert_func>:
 800cab0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cab2:	4614      	mov	r4, r2
 800cab4:	461a      	mov	r2, r3
 800cab6:	4b09      	ldr	r3, [pc, #36]	@ (800cadc <__assert_func+0x2c>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	4605      	mov	r5, r0
 800cabc:	68d8      	ldr	r0, [r3, #12]
 800cabe:	b954      	cbnz	r4, 800cad6 <__assert_func+0x26>
 800cac0:	4b07      	ldr	r3, [pc, #28]	@ (800cae0 <__assert_func+0x30>)
 800cac2:	461c      	mov	r4, r3
 800cac4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cac8:	9100      	str	r1, [sp, #0]
 800caca:	462b      	mov	r3, r5
 800cacc:	4905      	ldr	r1, [pc, #20]	@ (800cae4 <__assert_func+0x34>)
 800cace:	f000 fba7 	bl	800d220 <fiprintf>
 800cad2:	f000 fbb7 	bl	800d244 <abort>
 800cad6:	4b04      	ldr	r3, [pc, #16]	@ (800cae8 <__assert_func+0x38>)
 800cad8:	e7f4      	b.n	800cac4 <__assert_func+0x14>
 800cada:	bf00      	nop
 800cadc:	2000001c 	.word	0x2000001c
 800cae0:	0800d885 	.word	0x0800d885
 800cae4:	0800d857 	.word	0x0800d857
 800cae8:	0800d84a 	.word	0x0800d84a

0800caec <_calloc_r>:
 800caec:	b570      	push	{r4, r5, r6, lr}
 800caee:	fba1 5402 	umull	r5, r4, r1, r2
 800caf2:	b93c      	cbnz	r4, 800cb04 <_calloc_r+0x18>
 800caf4:	4629      	mov	r1, r5
 800caf6:	f7fe f80b 	bl	800ab10 <_malloc_r>
 800cafa:	4606      	mov	r6, r0
 800cafc:	b928      	cbnz	r0, 800cb0a <_calloc_r+0x1e>
 800cafe:	2600      	movs	r6, #0
 800cb00:	4630      	mov	r0, r6
 800cb02:	bd70      	pop	{r4, r5, r6, pc}
 800cb04:	220c      	movs	r2, #12
 800cb06:	6002      	str	r2, [r0, #0]
 800cb08:	e7f9      	b.n	800cafe <_calloc_r+0x12>
 800cb0a:	462a      	mov	r2, r5
 800cb0c:	4621      	mov	r1, r4
 800cb0e:	f7fd f8ab 	bl	8009c68 <memset>
 800cb12:	e7f5      	b.n	800cb00 <_calloc_r+0x14>

0800cb14 <rshift>:
 800cb14:	6903      	ldr	r3, [r0, #16]
 800cb16:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cb1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb1e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cb22:	f100 0414 	add.w	r4, r0, #20
 800cb26:	dd45      	ble.n	800cbb4 <rshift+0xa0>
 800cb28:	f011 011f 	ands.w	r1, r1, #31
 800cb2c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cb30:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cb34:	d10c      	bne.n	800cb50 <rshift+0x3c>
 800cb36:	f100 0710 	add.w	r7, r0, #16
 800cb3a:	4629      	mov	r1, r5
 800cb3c:	42b1      	cmp	r1, r6
 800cb3e:	d334      	bcc.n	800cbaa <rshift+0x96>
 800cb40:	1a9b      	subs	r3, r3, r2
 800cb42:	009b      	lsls	r3, r3, #2
 800cb44:	1eea      	subs	r2, r5, #3
 800cb46:	4296      	cmp	r6, r2
 800cb48:	bf38      	it	cc
 800cb4a:	2300      	movcc	r3, #0
 800cb4c:	4423      	add	r3, r4
 800cb4e:	e015      	b.n	800cb7c <rshift+0x68>
 800cb50:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cb54:	f1c1 0820 	rsb	r8, r1, #32
 800cb58:	40cf      	lsrs	r7, r1
 800cb5a:	f105 0e04 	add.w	lr, r5, #4
 800cb5e:	46a1      	mov	r9, r4
 800cb60:	4576      	cmp	r6, lr
 800cb62:	46f4      	mov	ip, lr
 800cb64:	d815      	bhi.n	800cb92 <rshift+0x7e>
 800cb66:	1a9a      	subs	r2, r3, r2
 800cb68:	0092      	lsls	r2, r2, #2
 800cb6a:	3a04      	subs	r2, #4
 800cb6c:	3501      	adds	r5, #1
 800cb6e:	42ae      	cmp	r6, r5
 800cb70:	bf38      	it	cc
 800cb72:	2200      	movcc	r2, #0
 800cb74:	18a3      	adds	r3, r4, r2
 800cb76:	50a7      	str	r7, [r4, r2]
 800cb78:	b107      	cbz	r7, 800cb7c <rshift+0x68>
 800cb7a:	3304      	adds	r3, #4
 800cb7c:	1b1a      	subs	r2, r3, r4
 800cb7e:	42a3      	cmp	r3, r4
 800cb80:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cb84:	bf08      	it	eq
 800cb86:	2300      	moveq	r3, #0
 800cb88:	6102      	str	r2, [r0, #16]
 800cb8a:	bf08      	it	eq
 800cb8c:	6143      	streq	r3, [r0, #20]
 800cb8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb92:	f8dc c000 	ldr.w	ip, [ip]
 800cb96:	fa0c fc08 	lsl.w	ip, ip, r8
 800cb9a:	ea4c 0707 	orr.w	r7, ip, r7
 800cb9e:	f849 7b04 	str.w	r7, [r9], #4
 800cba2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cba6:	40cf      	lsrs	r7, r1
 800cba8:	e7da      	b.n	800cb60 <rshift+0x4c>
 800cbaa:	f851 cb04 	ldr.w	ip, [r1], #4
 800cbae:	f847 cf04 	str.w	ip, [r7, #4]!
 800cbb2:	e7c3      	b.n	800cb3c <rshift+0x28>
 800cbb4:	4623      	mov	r3, r4
 800cbb6:	e7e1      	b.n	800cb7c <rshift+0x68>

0800cbb8 <__hexdig_fun>:
 800cbb8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cbbc:	2b09      	cmp	r3, #9
 800cbbe:	d802      	bhi.n	800cbc6 <__hexdig_fun+0xe>
 800cbc0:	3820      	subs	r0, #32
 800cbc2:	b2c0      	uxtb	r0, r0
 800cbc4:	4770      	bx	lr
 800cbc6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800cbca:	2b05      	cmp	r3, #5
 800cbcc:	d801      	bhi.n	800cbd2 <__hexdig_fun+0x1a>
 800cbce:	3847      	subs	r0, #71	@ 0x47
 800cbd0:	e7f7      	b.n	800cbc2 <__hexdig_fun+0xa>
 800cbd2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800cbd6:	2b05      	cmp	r3, #5
 800cbd8:	d801      	bhi.n	800cbde <__hexdig_fun+0x26>
 800cbda:	3827      	subs	r0, #39	@ 0x27
 800cbdc:	e7f1      	b.n	800cbc2 <__hexdig_fun+0xa>
 800cbde:	2000      	movs	r0, #0
 800cbe0:	4770      	bx	lr
	...

0800cbe4 <__gethex>:
 800cbe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbe8:	b085      	sub	sp, #20
 800cbea:	468a      	mov	sl, r1
 800cbec:	9302      	str	r3, [sp, #8]
 800cbee:	680b      	ldr	r3, [r1, #0]
 800cbf0:	9001      	str	r0, [sp, #4]
 800cbf2:	4690      	mov	r8, r2
 800cbf4:	1c9c      	adds	r4, r3, #2
 800cbf6:	46a1      	mov	r9, r4
 800cbf8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cbfc:	2830      	cmp	r0, #48	@ 0x30
 800cbfe:	d0fa      	beq.n	800cbf6 <__gethex+0x12>
 800cc00:	eba9 0303 	sub.w	r3, r9, r3
 800cc04:	f1a3 0b02 	sub.w	fp, r3, #2
 800cc08:	f7ff ffd6 	bl	800cbb8 <__hexdig_fun>
 800cc0c:	4605      	mov	r5, r0
 800cc0e:	2800      	cmp	r0, #0
 800cc10:	d168      	bne.n	800cce4 <__gethex+0x100>
 800cc12:	49a0      	ldr	r1, [pc, #640]	@ (800ce94 <__gethex+0x2b0>)
 800cc14:	2201      	movs	r2, #1
 800cc16:	4648      	mov	r0, r9
 800cc18:	f7ff fefe 	bl	800ca18 <strncmp>
 800cc1c:	4607      	mov	r7, r0
 800cc1e:	2800      	cmp	r0, #0
 800cc20:	d167      	bne.n	800ccf2 <__gethex+0x10e>
 800cc22:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cc26:	4626      	mov	r6, r4
 800cc28:	f7ff ffc6 	bl	800cbb8 <__hexdig_fun>
 800cc2c:	2800      	cmp	r0, #0
 800cc2e:	d062      	beq.n	800ccf6 <__gethex+0x112>
 800cc30:	4623      	mov	r3, r4
 800cc32:	7818      	ldrb	r0, [r3, #0]
 800cc34:	2830      	cmp	r0, #48	@ 0x30
 800cc36:	4699      	mov	r9, r3
 800cc38:	f103 0301 	add.w	r3, r3, #1
 800cc3c:	d0f9      	beq.n	800cc32 <__gethex+0x4e>
 800cc3e:	f7ff ffbb 	bl	800cbb8 <__hexdig_fun>
 800cc42:	fab0 f580 	clz	r5, r0
 800cc46:	096d      	lsrs	r5, r5, #5
 800cc48:	f04f 0b01 	mov.w	fp, #1
 800cc4c:	464a      	mov	r2, r9
 800cc4e:	4616      	mov	r6, r2
 800cc50:	3201      	adds	r2, #1
 800cc52:	7830      	ldrb	r0, [r6, #0]
 800cc54:	f7ff ffb0 	bl	800cbb8 <__hexdig_fun>
 800cc58:	2800      	cmp	r0, #0
 800cc5a:	d1f8      	bne.n	800cc4e <__gethex+0x6a>
 800cc5c:	498d      	ldr	r1, [pc, #564]	@ (800ce94 <__gethex+0x2b0>)
 800cc5e:	2201      	movs	r2, #1
 800cc60:	4630      	mov	r0, r6
 800cc62:	f7ff fed9 	bl	800ca18 <strncmp>
 800cc66:	2800      	cmp	r0, #0
 800cc68:	d13f      	bne.n	800ccea <__gethex+0x106>
 800cc6a:	b944      	cbnz	r4, 800cc7e <__gethex+0x9a>
 800cc6c:	1c74      	adds	r4, r6, #1
 800cc6e:	4622      	mov	r2, r4
 800cc70:	4616      	mov	r6, r2
 800cc72:	3201      	adds	r2, #1
 800cc74:	7830      	ldrb	r0, [r6, #0]
 800cc76:	f7ff ff9f 	bl	800cbb8 <__hexdig_fun>
 800cc7a:	2800      	cmp	r0, #0
 800cc7c:	d1f8      	bne.n	800cc70 <__gethex+0x8c>
 800cc7e:	1ba4      	subs	r4, r4, r6
 800cc80:	00a7      	lsls	r7, r4, #2
 800cc82:	7833      	ldrb	r3, [r6, #0]
 800cc84:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cc88:	2b50      	cmp	r3, #80	@ 0x50
 800cc8a:	d13e      	bne.n	800cd0a <__gethex+0x126>
 800cc8c:	7873      	ldrb	r3, [r6, #1]
 800cc8e:	2b2b      	cmp	r3, #43	@ 0x2b
 800cc90:	d033      	beq.n	800ccfa <__gethex+0x116>
 800cc92:	2b2d      	cmp	r3, #45	@ 0x2d
 800cc94:	d034      	beq.n	800cd00 <__gethex+0x11c>
 800cc96:	1c71      	adds	r1, r6, #1
 800cc98:	2400      	movs	r4, #0
 800cc9a:	7808      	ldrb	r0, [r1, #0]
 800cc9c:	f7ff ff8c 	bl	800cbb8 <__hexdig_fun>
 800cca0:	1e43      	subs	r3, r0, #1
 800cca2:	b2db      	uxtb	r3, r3
 800cca4:	2b18      	cmp	r3, #24
 800cca6:	d830      	bhi.n	800cd0a <__gethex+0x126>
 800cca8:	f1a0 0210 	sub.w	r2, r0, #16
 800ccac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ccb0:	f7ff ff82 	bl	800cbb8 <__hexdig_fun>
 800ccb4:	f100 3cff 	add.w	ip, r0, #4294967295
 800ccb8:	fa5f fc8c 	uxtb.w	ip, ip
 800ccbc:	f1bc 0f18 	cmp.w	ip, #24
 800ccc0:	f04f 030a 	mov.w	r3, #10
 800ccc4:	d91e      	bls.n	800cd04 <__gethex+0x120>
 800ccc6:	b104      	cbz	r4, 800ccca <__gethex+0xe6>
 800ccc8:	4252      	negs	r2, r2
 800ccca:	4417      	add	r7, r2
 800cccc:	f8ca 1000 	str.w	r1, [sl]
 800ccd0:	b1ed      	cbz	r5, 800cd0e <__gethex+0x12a>
 800ccd2:	f1bb 0f00 	cmp.w	fp, #0
 800ccd6:	bf0c      	ite	eq
 800ccd8:	2506      	moveq	r5, #6
 800ccda:	2500      	movne	r5, #0
 800ccdc:	4628      	mov	r0, r5
 800ccde:	b005      	add	sp, #20
 800cce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cce4:	2500      	movs	r5, #0
 800cce6:	462c      	mov	r4, r5
 800cce8:	e7b0      	b.n	800cc4c <__gethex+0x68>
 800ccea:	2c00      	cmp	r4, #0
 800ccec:	d1c7      	bne.n	800cc7e <__gethex+0x9a>
 800ccee:	4627      	mov	r7, r4
 800ccf0:	e7c7      	b.n	800cc82 <__gethex+0x9e>
 800ccf2:	464e      	mov	r6, r9
 800ccf4:	462f      	mov	r7, r5
 800ccf6:	2501      	movs	r5, #1
 800ccf8:	e7c3      	b.n	800cc82 <__gethex+0x9e>
 800ccfa:	2400      	movs	r4, #0
 800ccfc:	1cb1      	adds	r1, r6, #2
 800ccfe:	e7cc      	b.n	800cc9a <__gethex+0xb6>
 800cd00:	2401      	movs	r4, #1
 800cd02:	e7fb      	b.n	800ccfc <__gethex+0x118>
 800cd04:	fb03 0002 	mla	r0, r3, r2, r0
 800cd08:	e7ce      	b.n	800cca8 <__gethex+0xc4>
 800cd0a:	4631      	mov	r1, r6
 800cd0c:	e7de      	b.n	800cccc <__gethex+0xe8>
 800cd0e:	eba6 0309 	sub.w	r3, r6, r9
 800cd12:	3b01      	subs	r3, #1
 800cd14:	4629      	mov	r1, r5
 800cd16:	2b07      	cmp	r3, #7
 800cd18:	dc0a      	bgt.n	800cd30 <__gethex+0x14c>
 800cd1a:	9801      	ldr	r0, [sp, #4]
 800cd1c:	f7fd ff84 	bl	800ac28 <_Balloc>
 800cd20:	4604      	mov	r4, r0
 800cd22:	b940      	cbnz	r0, 800cd36 <__gethex+0x152>
 800cd24:	4b5c      	ldr	r3, [pc, #368]	@ (800ce98 <__gethex+0x2b4>)
 800cd26:	4602      	mov	r2, r0
 800cd28:	21e4      	movs	r1, #228	@ 0xe4
 800cd2a:	485c      	ldr	r0, [pc, #368]	@ (800ce9c <__gethex+0x2b8>)
 800cd2c:	f7ff fec0 	bl	800cab0 <__assert_func>
 800cd30:	3101      	adds	r1, #1
 800cd32:	105b      	asrs	r3, r3, #1
 800cd34:	e7ef      	b.n	800cd16 <__gethex+0x132>
 800cd36:	f100 0a14 	add.w	sl, r0, #20
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	4655      	mov	r5, sl
 800cd3e:	469b      	mov	fp, r3
 800cd40:	45b1      	cmp	r9, r6
 800cd42:	d337      	bcc.n	800cdb4 <__gethex+0x1d0>
 800cd44:	f845 bb04 	str.w	fp, [r5], #4
 800cd48:	eba5 050a 	sub.w	r5, r5, sl
 800cd4c:	10ad      	asrs	r5, r5, #2
 800cd4e:	6125      	str	r5, [r4, #16]
 800cd50:	4658      	mov	r0, fp
 800cd52:	f7fe f85b 	bl	800ae0c <__hi0bits>
 800cd56:	016d      	lsls	r5, r5, #5
 800cd58:	f8d8 6000 	ldr.w	r6, [r8]
 800cd5c:	1a2d      	subs	r5, r5, r0
 800cd5e:	42b5      	cmp	r5, r6
 800cd60:	dd54      	ble.n	800ce0c <__gethex+0x228>
 800cd62:	1bad      	subs	r5, r5, r6
 800cd64:	4629      	mov	r1, r5
 800cd66:	4620      	mov	r0, r4
 800cd68:	f7fe fbef 	bl	800b54a <__any_on>
 800cd6c:	4681      	mov	r9, r0
 800cd6e:	b178      	cbz	r0, 800cd90 <__gethex+0x1ac>
 800cd70:	1e6b      	subs	r3, r5, #1
 800cd72:	1159      	asrs	r1, r3, #5
 800cd74:	f003 021f 	and.w	r2, r3, #31
 800cd78:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cd7c:	f04f 0901 	mov.w	r9, #1
 800cd80:	fa09 f202 	lsl.w	r2, r9, r2
 800cd84:	420a      	tst	r2, r1
 800cd86:	d003      	beq.n	800cd90 <__gethex+0x1ac>
 800cd88:	454b      	cmp	r3, r9
 800cd8a:	dc36      	bgt.n	800cdfa <__gethex+0x216>
 800cd8c:	f04f 0902 	mov.w	r9, #2
 800cd90:	4629      	mov	r1, r5
 800cd92:	4620      	mov	r0, r4
 800cd94:	f7ff febe 	bl	800cb14 <rshift>
 800cd98:	442f      	add	r7, r5
 800cd9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd9e:	42bb      	cmp	r3, r7
 800cda0:	da42      	bge.n	800ce28 <__gethex+0x244>
 800cda2:	9801      	ldr	r0, [sp, #4]
 800cda4:	4621      	mov	r1, r4
 800cda6:	f7fd ff7f 	bl	800aca8 <_Bfree>
 800cdaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cdac:	2300      	movs	r3, #0
 800cdae:	6013      	str	r3, [r2, #0]
 800cdb0:	25a3      	movs	r5, #163	@ 0xa3
 800cdb2:	e793      	b.n	800ccdc <__gethex+0xf8>
 800cdb4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cdb8:	2a2e      	cmp	r2, #46	@ 0x2e
 800cdba:	d012      	beq.n	800cde2 <__gethex+0x1fe>
 800cdbc:	2b20      	cmp	r3, #32
 800cdbe:	d104      	bne.n	800cdca <__gethex+0x1e6>
 800cdc0:	f845 bb04 	str.w	fp, [r5], #4
 800cdc4:	f04f 0b00 	mov.w	fp, #0
 800cdc8:	465b      	mov	r3, fp
 800cdca:	7830      	ldrb	r0, [r6, #0]
 800cdcc:	9303      	str	r3, [sp, #12]
 800cdce:	f7ff fef3 	bl	800cbb8 <__hexdig_fun>
 800cdd2:	9b03      	ldr	r3, [sp, #12]
 800cdd4:	f000 000f 	and.w	r0, r0, #15
 800cdd8:	4098      	lsls	r0, r3
 800cdda:	ea4b 0b00 	orr.w	fp, fp, r0
 800cdde:	3304      	adds	r3, #4
 800cde0:	e7ae      	b.n	800cd40 <__gethex+0x15c>
 800cde2:	45b1      	cmp	r9, r6
 800cde4:	d8ea      	bhi.n	800cdbc <__gethex+0x1d8>
 800cde6:	492b      	ldr	r1, [pc, #172]	@ (800ce94 <__gethex+0x2b0>)
 800cde8:	9303      	str	r3, [sp, #12]
 800cdea:	2201      	movs	r2, #1
 800cdec:	4630      	mov	r0, r6
 800cdee:	f7ff fe13 	bl	800ca18 <strncmp>
 800cdf2:	9b03      	ldr	r3, [sp, #12]
 800cdf4:	2800      	cmp	r0, #0
 800cdf6:	d1e1      	bne.n	800cdbc <__gethex+0x1d8>
 800cdf8:	e7a2      	b.n	800cd40 <__gethex+0x15c>
 800cdfa:	1ea9      	subs	r1, r5, #2
 800cdfc:	4620      	mov	r0, r4
 800cdfe:	f7fe fba4 	bl	800b54a <__any_on>
 800ce02:	2800      	cmp	r0, #0
 800ce04:	d0c2      	beq.n	800cd8c <__gethex+0x1a8>
 800ce06:	f04f 0903 	mov.w	r9, #3
 800ce0a:	e7c1      	b.n	800cd90 <__gethex+0x1ac>
 800ce0c:	da09      	bge.n	800ce22 <__gethex+0x23e>
 800ce0e:	1b75      	subs	r5, r6, r5
 800ce10:	4621      	mov	r1, r4
 800ce12:	9801      	ldr	r0, [sp, #4]
 800ce14:	462a      	mov	r2, r5
 800ce16:	f7fe f95f 	bl	800b0d8 <__lshift>
 800ce1a:	1b7f      	subs	r7, r7, r5
 800ce1c:	4604      	mov	r4, r0
 800ce1e:	f100 0a14 	add.w	sl, r0, #20
 800ce22:	f04f 0900 	mov.w	r9, #0
 800ce26:	e7b8      	b.n	800cd9a <__gethex+0x1b6>
 800ce28:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ce2c:	42bd      	cmp	r5, r7
 800ce2e:	dd6f      	ble.n	800cf10 <__gethex+0x32c>
 800ce30:	1bed      	subs	r5, r5, r7
 800ce32:	42ae      	cmp	r6, r5
 800ce34:	dc34      	bgt.n	800cea0 <__gethex+0x2bc>
 800ce36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ce3a:	2b02      	cmp	r3, #2
 800ce3c:	d022      	beq.n	800ce84 <__gethex+0x2a0>
 800ce3e:	2b03      	cmp	r3, #3
 800ce40:	d024      	beq.n	800ce8c <__gethex+0x2a8>
 800ce42:	2b01      	cmp	r3, #1
 800ce44:	d115      	bne.n	800ce72 <__gethex+0x28e>
 800ce46:	42ae      	cmp	r6, r5
 800ce48:	d113      	bne.n	800ce72 <__gethex+0x28e>
 800ce4a:	2e01      	cmp	r6, #1
 800ce4c:	d10b      	bne.n	800ce66 <__gethex+0x282>
 800ce4e:	9a02      	ldr	r2, [sp, #8]
 800ce50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ce54:	6013      	str	r3, [r2, #0]
 800ce56:	2301      	movs	r3, #1
 800ce58:	6123      	str	r3, [r4, #16]
 800ce5a:	f8ca 3000 	str.w	r3, [sl]
 800ce5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce60:	2562      	movs	r5, #98	@ 0x62
 800ce62:	601c      	str	r4, [r3, #0]
 800ce64:	e73a      	b.n	800ccdc <__gethex+0xf8>
 800ce66:	1e71      	subs	r1, r6, #1
 800ce68:	4620      	mov	r0, r4
 800ce6a:	f7fe fb6e 	bl	800b54a <__any_on>
 800ce6e:	2800      	cmp	r0, #0
 800ce70:	d1ed      	bne.n	800ce4e <__gethex+0x26a>
 800ce72:	9801      	ldr	r0, [sp, #4]
 800ce74:	4621      	mov	r1, r4
 800ce76:	f7fd ff17 	bl	800aca8 <_Bfree>
 800ce7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	6013      	str	r3, [r2, #0]
 800ce80:	2550      	movs	r5, #80	@ 0x50
 800ce82:	e72b      	b.n	800ccdc <__gethex+0xf8>
 800ce84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d1f3      	bne.n	800ce72 <__gethex+0x28e>
 800ce8a:	e7e0      	b.n	800ce4e <__gethex+0x26a>
 800ce8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d1dd      	bne.n	800ce4e <__gethex+0x26a>
 800ce92:	e7ee      	b.n	800ce72 <__gethex+0x28e>
 800ce94:	0800d6d8 	.word	0x0800d6d8
 800ce98:	0800d56d 	.word	0x0800d56d
 800ce9c:	0800d886 	.word	0x0800d886
 800cea0:	1e6f      	subs	r7, r5, #1
 800cea2:	f1b9 0f00 	cmp.w	r9, #0
 800cea6:	d130      	bne.n	800cf0a <__gethex+0x326>
 800cea8:	b127      	cbz	r7, 800ceb4 <__gethex+0x2d0>
 800ceaa:	4639      	mov	r1, r7
 800ceac:	4620      	mov	r0, r4
 800ceae:	f7fe fb4c 	bl	800b54a <__any_on>
 800ceb2:	4681      	mov	r9, r0
 800ceb4:	117a      	asrs	r2, r7, #5
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cebc:	f007 071f 	and.w	r7, r7, #31
 800cec0:	40bb      	lsls	r3, r7
 800cec2:	4213      	tst	r3, r2
 800cec4:	4629      	mov	r1, r5
 800cec6:	4620      	mov	r0, r4
 800cec8:	bf18      	it	ne
 800ceca:	f049 0902 	orrne.w	r9, r9, #2
 800cece:	f7ff fe21 	bl	800cb14 <rshift>
 800ced2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ced6:	1b76      	subs	r6, r6, r5
 800ced8:	2502      	movs	r5, #2
 800ceda:	f1b9 0f00 	cmp.w	r9, #0
 800cede:	d047      	beq.n	800cf70 <__gethex+0x38c>
 800cee0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cee4:	2b02      	cmp	r3, #2
 800cee6:	d015      	beq.n	800cf14 <__gethex+0x330>
 800cee8:	2b03      	cmp	r3, #3
 800ceea:	d017      	beq.n	800cf1c <__gethex+0x338>
 800ceec:	2b01      	cmp	r3, #1
 800ceee:	d109      	bne.n	800cf04 <__gethex+0x320>
 800cef0:	f019 0f02 	tst.w	r9, #2
 800cef4:	d006      	beq.n	800cf04 <__gethex+0x320>
 800cef6:	f8da 3000 	ldr.w	r3, [sl]
 800cefa:	ea49 0903 	orr.w	r9, r9, r3
 800cefe:	f019 0f01 	tst.w	r9, #1
 800cf02:	d10e      	bne.n	800cf22 <__gethex+0x33e>
 800cf04:	f045 0510 	orr.w	r5, r5, #16
 800cf08:	e032      	b.n	800cf70 <__gethex+0x38c>
 800cf0a:	f04f 0901 	mov.w	r9, #1
 800cf0e:	e7d1      	b.n	800ceb4 <__gethex+0x2d0>
 800cf10:	2501      	movs	r5, #1
 800cf12:	e7e2      	b.n	800ceda <__gethex+0x2f6>
 800cf14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf16:	f1c3 0301 	rsb	r3, r3, #1
 800cf1a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cf1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d0f0      	beq.n	800cf04 <__gethex+0x320>
 800cf22:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cf26:	f104 0314 	add.w	r3, r4, #20
 800cf2a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cf2e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cf32:	f04f 0c00 	mov.w	ip, #0
 800cf36:	4618      	mov	r0, r3
 800cf38:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf3c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cf40:	d01b      	beq.n	800cf7a <__gethex+0x396>
 800cf42:	3201      	adds	r2, #1
 800cf44:	6002      	str	r2, [r0, #0]
 800cf46:	2d02      	cmp	r5, #2
 800cf48:	f104 0314 	add.w	r3, r4, #20
 800cf4c:	d13c      	bne.n	800cfc8 <__gethex+0x3e4>
 800cf4e:	f8d8 2000 	ldr.w	r2, [r8]
 800cf52:	3a01      	subs	r2, #1
 800cf54:	42b2      	cmp	r2, r6
 800cf56:	d109      	bne.n	800cf6c <__gethex+0x388>
 800cf58:	1171      	asrs	r1, r6, #5
 800cf5a:	2201      	movs	r2, #1
 800cf5c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cf60:	f006 061f 	and.w	r6, r6, #31
 800cf64:	fa02 f606 	lsl.w	r6, r2, r6
 800cf68:	421e      	tst	r6, r3
 800cf6a:	d13a      	bne.n	800cfe2 <__gethex+0x3fe>
 800cf6c:	f045 0520 	orr.w	r5, r5, #32
 800cf70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf72:	601c      	str	r4, [r3, #0]
 800cf74:	9b02      	ldr	r3, [sp, #8]
 800cf76:	601f      	str	r7, [r3, #0]
 800cf78:	e6b0      	b.n	800ccdc <__gethex+0xf8>
 800cf7a:	4299      	cmp	r1, r3
 800cf7c:	f843 cc04 	str.w	ip, [r3, #-4]
 800cf80:	d8d9      	bhi.n	800cf36 <__gethex+0x352>
 800cf82:	68a3      	ldr	r3, [r4, #8]
 800cf84:	459b      	cmp	fp, r3
 800cf86:	db17      	blt.n	800cfb8 <__gethex+0x3d4>
 800cf88:	6861      	ldr	r1, [r4, #4]
 800cf8a:	9801      	ldr	r0, [sp, #4]
 800cf8c:	3101      	adds	r1, #1
 800cf8e:	f7fd fe4b 	bl	800ac28 <_Balloc>
 800cf92:	4681      	mov	r9, r0
 800cf94:	b918      	cbnz	r0, 800cf9e <__gethex+0x3ba>
 800cf96:	4b1a      	ldr	r3, [pc, #104]	@ (800d000 <__gethex+0x41c>)
 800cf98:	4602      	mov	r2, r0
 800cf9a:	2184      	movs	r1, #132	@ 0x84
 800cf9c:	e6c5      	b.n	800cd2a <__gethex+0x146>
 800cf9e:	6922      	ldr	r2, [r4, #16]
 800cfa0:	3202      	adds	r2, #2
 800cfa2:	f104 010c 	add.w	r1, r4, #12
 800cfa6:	0092      	lsls	r2, r2, #2
 800cfa8:	300c      	adds	r0, #12
 800cfaa:	f7fc fedc 	bl	8009d66 <memcpy>
 800cfae:	4621      	mov	r1, r4
 800cfb0:	9801      	ldr	r0, [sp, #4]
 800cfb2:	f7fd fe79 	bl	800aca8 <_Bfree>
 800cfb6:	464c      	mov	r4, r9
 800cfb8:	6923      	ldr	r3, [r4, #16]
 800cfba:	1c5a      	adds	r2, r3, #1
 800cfbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cfc0:	6122      	str	r2, [r4, #16]
 800cfc2:	2201      	movs	r2, #1
 800cfc4:	615a      	str	r2, [r3, #20]
 800cfc6:	e7be      	b.n	800cf46 <__gethex+0x362>
 800cfc8:	6922      	ldr	r2, [r4, #16]
 800cfca:	455a      	cmp	r2, fp
 800cfcc:	dd0b      	ble.n	800cfe6 <__gethex+0x402>
 800cfce:	2101      	movs	r1, #1
 800cfd0:	4620      	mov	r0, r4
 800cfd2:	f7ff fd9f 	bl	800cb14 <rshift>
 800cfd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cfda:	3701      	adds	r7, #1
 800cfdc:	42bb      	cmp	r3, r7
 800cfde:	f6ff aee0 	blt.w	800cda2 <__gethex+0x1be>
 800cfe2:	2501      	movs	r5, #1
 800cfe4:	e7c2      	b.n	800cf6c <__gethex+0x388>
 800cfe6:	f016 061f 	ands.w	r6, r6, #31
 800cfea:	d0fa      	beq.n	800cfe2 <__gethex+0x3fe>
 800cfec:	4453      	add	r3, sl
 800cfee:	f1c6 0620 	rsb	r6, r6, #32
 800cff2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cff6:	f7fd ff09 	bl	800ae0c <__hi0bits>
 800cffa:	42b0      	cmp	r0, r6
 800cffc:	dbe7      	blt.n	800cfce <__gethex+0x3ea>
 800cffe:	e7f0      	b.n	800cfe2 <__gethex+0x3fe>
 800d000:	0800d56d 	.word	0x0800d56d

0800d004 <L_shift>:
 800d004:	f1c2 0208 	rsb	r2, r2, #8
 800d008:	0092      	lsls	r2, r2, #2
 800d00a:	b570      	push	{r4, r5, r6, lr}
 800d00c:	f1c2 0620 	rsb	r6, r2, #32
 800d010:	6843      	ldr	r3, [r0, #4]
 800d012:	6804      	ldr	r4, [r0, #0]
 800d014:	fa03 f506 	lsl.w	r5, r3, r6
 800d018:	432c      	orrs	r4, r5
 800d01a:	40d3      	lsrs	r3, r2
 800d01c:	6004      	str	r4, [r0, #0]
 800d01e:	f840 3f04 	str.w	r3, [r0, #4]!
 800d022:	4288      	cmp	r0, r1
 800d024:	d3f4      	bcc.n	800d010 <L_shift+0xc>
 800d026:	bd70      	pop	{r4, r5, r6, pc}

0800d028 <__match>:
 800d028:	b530      	push	{r4, r5, lr}
 800d02a:	6803      	ldr	r3, [r0, #0]
 800d02c:	3301      	adds	r3, #1
 800d02e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d032:	b914      	cbnz	r4, 800d03a <__match+0x12>
 800d034:	6003      	str	r3, [r0, #0]
 800d036:	2001      	movs	r0, #1
 800d038:	bd30      	pop	{r4, r5, pc}
 800d03a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d03e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d042:	2d19      	cmp	r5, #25
 800d044:	bf98      	it	ls
 800d046:	3220      	addls	r2, #32
 800d048:	42a2      	cmp	r2, r4
 800d04a:	d0f0      	beq.n	800d02e <__match+0x6>
 800d04c:	2000      	movs	r0, #0
 800d04e:	e7f3      	b.n	800d038 <__match+0x10>

0800d050 <__hexnan>:
 800d050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d054:	680b      	ldr	r3, [r1, #0]
 800d056:	6801      	ldr	r1, [r0, #0]
 800d058:	115e      	asrs	r6, r3, #5
 800d05a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d05e:	f013 031f 	ands.w	r3, r3, #31
 800d062:	b087      	sub	sp, #28
 800d064:	bf18      	it	ne
 800d066:	3604      	addne	r6, #4
 800d068:	2500      	movs	r5, #0
 800d06a:	1f37      	subs	r7, r6, #4
 800d06c:	4682      	mov	sl, r0
 800d06e:	4690      	mov	r8, r2
 800d070:	9301      	str	r3, [sp, #4]
 800d072:	f846 5c04 	str.w	r5, [r6, #-4]
 800d076:	46b9      	mov	r9, r7
 800d078:	463c      	mov	r4, r7
 800d07a:	9502      	str	r5, [sp, #8]
 800d07c:	46ab      	mov	fp, r5
 800d07e:	784a      	ldrb	r2, [r1, #1]
 800d080:	1c4b      	adds	r3, r1, #1
 800d082:	9303      	str	r3, [sp, #12]
 800d084:	b342      	cbz	r2, 800d0d8 <__hexnan+0x88>
 800d086:	4610      	mov	r0, r2
 800d088:	9105      	str	r1, [sp, #20]
 800d08a:	9204      	str	r2, [sp, #16]
 800d08c:	f7ff fd94 	bl	800cbb8 <__hexdig_fun>
 800d090:	2800      	cmp	r0, #0
 800d092:	d151      	bne.n	800d138 <__hexnan+0xe8>
 800d094:	9a04      	ldr	r2, [sp, #16]
 800d096:	9905      	ldr	r1, [sp, #20]
 800d098:	2a20      	cmp	r2, #32
 800d09a:	d818      	bhi.n	800d0ce <__hexnan+0x7e>
 800d09c:	9b02      	ldr	r3, [sp, #8]
 800d09e:	459b      	cmp	fp, r3
 800d0a0:	dd13      	ble.n	800d0ca <__hexnan+0x7a>
 800d0a2:	454c      	cmp	r4, r9
 800d0a4:	d206      	bcs.n	800d0b4 <__hexnan+0x64>
 800d0a6:	2d07      	cmp	r5, #7
 800d0a8:	dc04      	bgt.n	800d0b4 <__hexnan+0x64>
 800d0aa:	462a      	mov	r2, r5
 800d0ac:	4649      	mov	r1, r9
 800d0ae:	4620      	mov	r0, r4
 800d0b0:	f7ff ffa8 	bl	800d004 <L_shift>
 800d0b4:	4544      	cmp	r4, r8
 800d0b6:	d952      	bls.n	800d15e <__hexnan+0x10e>
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	f1a4 0904 	sub.w	r9, r4, #4
 800d0be:	f844 3c04 	str.w	r3, [r4, #-4]
 800d0c2:	f8cd b008 	str.w	fp, [sp, #8]
 800d0c6:	464c      	mov	r4, r9
 800d0c8:	461d      	mov	r5, r3
 800d0ca:	9903      	ldr	r1, [sp, #12]
 800d0cc:	e7d7      	b.n	800d07e <__hexnan+0x2e>
 800d0ce:	2a29      	cmp	r2, #41	@ 0x29
 800d0d0:	d157      	bne.n	800d182 <__hexnan+0x132>
 800d0d2:	3102      	adds	r1, #2
 800d0d4:	f8ca 1000 	str.w	r1, [sl]
 800d0d8:	f1bb 0f00 	cmp.w	fp, #0
 800d0dc:	d051      	beq.n	800d182 <__hexnan+0x132>
 800d0de:	454c      	cmp	r4, r9
 800d0e0:	d206      	bcs.n	800d0f0 <__hexnan+0xa0>
 800d0e2:	2d07      	cmp	r5, #7
 800d0e4:	dc04      	bgt.n	800d0f0 <__hexnan+0xa0>
 800d0e6:	462a      	mov	r2, r5
 800d0e8:	4649      	mov	r1, r9
 800d0ea:	4620      	mov	r0, r4
 800d0ec:	f7ff ff8a 	bl	800d004 <L_shift>
 800d0f0:	4544      	cmp	r4, r8
 800d0f2:	d936      	bls.n	800d162 <__hexnan+0x112>
 800d0f4:	f1a8 0204 	sub.w	r2, r8, #4
 800d0f8:	4623      	mov	r3, r4
 800d0fa:	f853 1b04 	ldr.w	r1, [r3], #4
 800d0fe:	f842 1f04 	str.w	r1, [r2, #4]!
 800d102:	429f      	cmp	r7, r3
 800d104:	d2f9      	bcs.n	800d0fa <__hexnan+0xaa>
 800d106:	1b3b      	subs	r3, r7, r4
 800d108:	f023 0303 	bic.w	r3, r3, #3
 800d10c:	3304      	adds	r3, #4
 800d10e:	3401      	adds	r4, #1
 800d110:	3e03      	subs	r6, #3
 800d112:	42b4      	cmp	r4, r6
 800d114:	bf88      	it	hi
 800d116:	2304      	movhi	r3, #4
 800d118:	4443      	add	r3, r8
 800d11a:	2200      	movs	r2, #0
 800d11c:	f843 2b04 	str.w	r2, [r3], #4
 800d120:	429f      	cmp	r7, r3
 800d122:	d2fb      	bcs.n	800d11c <__hexnan+0xcc>
 800d124:	683b      	ldr	r3, [r7, #0]
 800d126:	b91b      	cbnz	r3, 800d130 <__hexnan+0xe0>
 800d128:	4547      	cmp	r7, r8
 800d12a:	d128      	bne.n	800d17e <__hexnan+0x12e>
 800d12c:	2301      	movs	r3, #1
 800d12e:	603b      	str	r3, [r7, #0]
 800d130:	2005      	movs	r0, #5
 800d132:	b007      	add	sp, #28
 800d134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d138:	3501      	adds	r5, #1
 800d13a:	2d08      	cmp	r5, #8
 800d13c:	f10b 0b01 	add.w	fp, fp, #1
 800d140:	dd06      	ble.n	800d150 <__hexnan+0x100>
 800d142:	4544      	cmp	r4, r8
 800d144:	d9c1      	bls.n	800d0ca <__hexnan+0x7a>
 800d146:	2300      	movs	r3, #0
 800d148:	f844 3c04 	str.w	r3, [r4, #-4]
 800d14c:	2501      	movs	r5, #1
 800d14e:	3c04      	subs	r4, #4
 800d150:	6822      	ldr	r2, [r4, #0]
 800d152:	f000 000f 	and.w	r0, r0, #15
 800d156:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d15a:	6020      	str	r0, [r4, #0]
 800d15c:	e7b5      	b.n	800d0ca <__hexnan+0x7a>
 800d15e:	2508      	movs	r5, #8
 800d160:	e7b3      	b.n	800d0ca <__hexnan+0x7a>
 800d162:	9b01      	ldr	r3, [sp, #4]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d0dd      	beq.n	800d124 <__hexnan+0xd4>
 800d168:	f1c3 0320 	rsb	r3, r3, #32
 800d16c:	f04f 32ff 	mov.w	r2, #4294967295
 800d170:	40da      	lsrs	r2, r3
 800d172:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d176:	4013      	ands	r3, r2
 800d178:	f846 3c04 	str.w	r3, [r6, #-4]
 800d17c:	e7d2      	b.n	800d124 <__hexnan+0xd4>
 800d17e:	3f04      	subs	r7, #4
 800d180:	e7d0      	b.n	800d124 <__hexnan+0xd4>
 800d182:	2004      	movs	r0, #4
 800d184:	e7d5      	b.n	800d132 <__hexnan+0xe2>

0800d186 <__ascii_mbtowc>:
 800d186:	b082      	sub	sp, #8
 800d188:	b901      	cbnz	r1, 800d18c <__ascii_mbtowc+0x6>
 800d18a:	a901      	add	r1, sp, #4
 800d18c:	b142      	cbz	r2, 800d1a0 <__ascii_mbtowc+0x1a>
 800d18e:	b14b      	cbz	r3, 800d1a4 <__ascii_mbtowc+0x1e>
 800d190:	7813      	ldrb	r3, [r2, #0]
 800d192:	600b      	str	r3, [r1, #0]
 800d194:	7812      	ldrb	r2, [r2, #0]
 800d196:	1e10      	subs	r0, r2, #0
 800d198:	bf18      	it	ne
 800d19a:	2001      	movne	r0, #1
 800d19c:	b002      	add	sp, #8
 800d19e:	4770      	bx	lr
 800d1a0:	4610      	mov	r0, r2
 800d1a2:	e7fb      	b.n	800d19c <__ascii_mbtowc+0x16>
 800d1a4:	f06f 0001 	mvn.w	r0, #1
 800d1a8:	e7f8      	b.n	800d19c <__ascii_mbtowc+0x16>

0800d1aa <_realloc_r>:
 800d1aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1ae:	4680      	mov	r8, r0
 800d1b0:	4615      	mov	r5, r2
 800d1b2:	460c      	mov	r4, r1
 800d1b4:	b921      	cbnz	r1, 800d1c0 <_realloc_r+0x16>
 800d1b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d1ba:	4611      	mov	r1, r2
 800d1bc:	f7fd bca8 	b.w	800ab10 <_malloc_r>
 800d1c0:	b92a      	cbnz	r2, 800d1ce <_realloc_r+0x24>
 800d1c2:	f7fd fc31 	bl	800aa28 <_free_r>
 800d1c6:	2400      	movs	r4, #0
 800d1c8:	4620      	mov	r0, r4
 800d1ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1ce:	f000 f840 	bl	800d252 <_malloc_usable_size_r>
 800d1d2:	4285      	cmp	r5, r0
 800d1d4:	4606      	mov	r6, r0
 800d1d6:	d802      	bhi.n	800d1de <_realloc_r+0x34>
 800d1d8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d1dc:	d8f4      	bhi.n	800d1c8 <_realloc_r+0x1e>
 800d1de:	4629      	mov	r1, r5
 800d1e0:	4640      	mov	r0, r8
 800d1e2:	f7fd fc95 	bl	800ab10 <_malloc_r>
 800d1e6:	4607      	mov	r7, r0
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	d0ec      	beq.n	800d1c6 <_realloc_r+0x1c>
 800d1ec:	42b5      	cmp	r5, r6
 800d1ee:	462a      	mov	r2, r5
 800d1f0:	4621      	mov	r1, r4
 800d1f2:	bf28      	it	cs
 800d1f4:	4632      	movcs	r2, r6
 800d1f6:	f7fc fdb6 	bl	8009d66 <memcpy>
 800d1fa:	4621      	mov	r1, r4
 800d1fc:	4640      	mov	r0, r8
 800d1fe:	f7fd fc13 	bl	800aa28 <_free_r>
 800d202:	463c      	mov	r4, r7
 800d204:	e7e0      	b.n	800d1c8 <_realloc_r+0x1e>

0800d206 <__ascii_wctomb>:
 800d206:	4603      	mov	r3, r0
 800d208:	4608      	mov	r0, r1
 800d20a:	b141      	cbz	r1, 800d21e <__ascii_wctomb+0x18>
 800d20c:	2aff      	cmp	r2, #255	@ 0xff
 800d20e:	d904      	bls.n	800d21a <__ascii_wctomb+0x14>
 800d210:	228a      	movs	r2, #138	@ 0x8a
 800d212:	601a      	str	r2, [r3, #0]
 800d214:	f04f 30ff 	mov.w	r0, #4294967295
 800d218:	4770      	bx	lr
 800d21a:	700a      	strb	r2, [r1, #0]
 800d21c:	2001      	movs	r0, #1
 800d21e:	4770      	bx	lr

0800d220 <fiprintf>:
 800d220:	b40e      	push	{r1, r2, r3}
 800d222:	b503      	push	{r0, r1, lr}
 800d224:	4601      	mov	r1, r0
 800d226:	ab03      	add	r3, sp, #12
 800d228:	4805      	ldr	r0, [pc, #20]	@ (800d240 <fiprintf+0x20>)
 800d22a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d22e:	6800      	ldr	r0, [r0, #0]
 800d230:	9301      	str	r3, [sp, #4]
 800d232:	f7ff f9b1 	bl	800c598 <_vfiprintf_r>
 800d236:	b002      	add	sp, #8
 800d238:	f85d eb04 	ldr.w	lr, [sp], #4
 800d23c:	b003      	add	sp, #12
 800d23e:	4770      	bx	lr
 800d240:	2000001c 	.word	0x2000001c

0800d244 <abort>:
 800d244:	b508      	push	{r3, lr}
 800d246:	2006      	movs	r0, #6
 800d248:	f000 f834 	bl	800d2b4 <raise>
 800d24c:	2001      	movs	r0, #1
 800d24e:	f7f4 fb5d 	bl	800190c <_exit>

0800d252 <_malloc_usable_size_r>:
 800d252:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d256:	1f18      	subs	r0, r3, #4
 800d258:	2b00      	cmp	r3, #0
 800d25a:	bfbc      	itt	lt
 800d25c:	580b      	ldrlt	r3, [r1, r0]
 800d25e:	18c0      	addlt	r0, r0, r3
 800d260:	4770      	bx	lr

0800d262 <_raise_r>:
 800d262:	291f      	cmp	r1, #31
 800d264:	b538      	push	{r3, r4, r5, lr}
 800d266:	4605      	mov	r5, r0
 800d268:	460c      	mov	r4, r1
 800d26a:	d904      	bls.n	800d276 <_raise_r+0x14>
 800d26c:	2316      	movs	r3, #22
 800d26e:	6003      	str	r3, [r0, #0]
 800d270:	f04f 30ff 	mov.w	r0, #4294967295
 800d274:	bd38      	pop	{r3, r4, r5, pc}
 800d276:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d278:	b112      	cbz	r2, 800d280 <_raise_r+0x1e>
 800d27a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d27e:	b94b      	cbnz	r3, 800d294 <_raise_r+0x32>
 800d280:	4628      	mov	r0, r5
 800d282:	f000 f831 	bl	800d2e8 <_getpid_r>
 800d286:	4622      	mov	r2, r4
 800d288:	4601      	mov	r1, r0
 800d28a:	4628      	mov	r0, r5
 800d28c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d290:	f000 b818 	b.w	800d2c4 <_kill_r>
 800d294:	2b01      	cmp	r3, #1
 800d296:	d00a      	beq.n	800d2ae <_raise_r+0x4c>
 800d298:	1c59      	adds	r1, r3, #1
 800d29a:	d103      	bne.n	800d2a4 <_raise_r+0x42>
 800d29c:	2316      	movs	r3, #22
 800d29e:	6003      	str	r3, [r0, #0]
 800d2a0:	2001      	movs	r0, #1
 800d2a2:	e7e7      	b.n	800d274 <_raise_r+0x12>
 800d2a4:	2100      	movs	r1, #0
 800d2a6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d2aa:	4620      	mov	r0, r4
 800d2ac:	4798      	blx	r3
 800d2ae:	2000      	movs	r0, #0
 800d2b0:	e7e0      	b.n	800d274 <_raise_r+0x12>
	...

0800d2b4 <raise>:
 800d2b4:	4b02      	ldr	r3, [pc, #8]	@ (800d2c0 <raise+0xc>)
 800d2b6:	4601      	mov	r1, r0
 800d2b8:	6818      	ldr	r0, [r3, #0]
 800d2ba:	f7ff bfd2 	b.w	800d262 <_raise_r>
 800d2be:	bf00      	nop
 800d2c0:	2000001c 	.word	0x2000001c

0800d2c4 <_kill_r>:
 800d2c4:	b538      	push	{r3, r4, r5, lr}
 800d2c6:	4d07      	ldr	r5, [pc, #28]	@ (800d2e4 <_kill_r+0x20>)
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	4604      	mov	r4, r0
 800d2cc:	4608      	mov	r0, r1
 800d2ce:	4611      	mov	r1, r2
 800d2d0:	602b      	str	r3, [r5, #0]
 800d2d2:	f7f4 fb0b 	bl	80018ec <_kill>
 800d2d6:	1c43      	adds	r3, r0, #1
 800d2d8:	d102      	bne.n	800d2e0 <_kill_r+0x1c>
 800d2da:	682b      	ldr	r3, [r5, #0]
 800d2dc:	b103      	cbz	r3, 800d2e0 <_kill_r+0x1c>
 800d2de:	6023      	str	r3, [r4, #0]
 800d2e0:	bd38      	pop	{r3, r4, r5, pc}
 800d2e2:	bf00      	nop
 800d2e4:	200041a0 	.word	0x200041a0

0800d2e8 <_getpid_r>:
 800d2e8:	f7f4 baf8 	b.w	80018dc <_getpid>

0800d2ec <_init>:
 800d2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2ee:	bf00      	nop
 800d2f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2f2:	bc08      	pop	{r3}
 800d2f4:	469e      	mov	lr, r3
 800d2f6:	4770      	bx	lr

0800d2f8 <_fini>:
 800d2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2fa:	bf00      	nop
 800d2fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2fe:	bc08      	pop	{r3}
 800d300:	469e      	mov	lr, r3
 800d302:	4770      	bx	lr
