Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jul 17 14:38:22 2023
| Host         : DESKTOP-AD02GFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_filtre_Sobel_timing_summary_routed.rpt -pb VGA_filtre_Sobel_timing_summary_routed.pb -rpx VGA_filtre_Sobel_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_filtre_Sobel
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.211        0.000                      0                  465        0.056        0.000                      0                  465        3.500        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.211        0.000                      0                  465        0.056        0.000                      0                  465        3.500        0.000                       0                   268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 Reg9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Calcule_Sobel_V_Nat_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.789ns  (logic 3.845ns (49.366%)  route 3.944ns (50.634%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.756     5.390    clk_IBUF_BUFG
    SLICE_X36Y2          FDCE                                         r  Reg9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.456     5.846 f  Reg9_reg[1]/Q
                         net (fo=8, routed)           0.643     6.489    Reg9[1]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  Calcule_Sobel_V_Nat[7]_i_25/O
                         net (fo=1, routed)           0.395     7.008    Calcule_Sobel_V_Nat[7]_i_25_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.132 r  Calcule_Sobel_V_Nat[7]_i_22/O
                         net (fo=1, routed)           0.000     7.132    Calcule_Sobel_V_Nat[7]_i_22_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.380 r  Calcule_Sobel_V_Nat_reg[7]_i_15/O[3]
                         net (fo=2, routed)           0.621     8.001    Calcule_Sobel_V_Nat_reg[7]_i_15_n_4
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.306     8.307 r  Calcule_Sobel_V_Nat[7]_i_16/O
                         net (fo=1, routed)           0.000     8.307    Calcule_Sobel_V_Nat[7]_i_16_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.683 r  Calcule_Sobel_V_Nat_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.683    Calcule_Sobel_V_Nat_reg[7]_i_14_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.902 r  Calcule_Sobel_V_Nat_reg[30]_i_17/O[0]
                         net (fo=1, routed)           0.802     9.703    C[4]
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.295     9.998 r  Calcule_Sobel_V_Nat[30]_i_16/O
                         net (fo=1, routed)           0.000     9.998    Calcule_Sobel_V_Nat[30]_i_16_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.245 r  Calcule_Sobel_V_Nat_reg[30]_i_5/O[0]
                         net (fo=2, routed)           0.700    10.945    PCIN[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.293    11.238 r  Calcule_Sobel_V_Nat[7]_i_4/O
                         net (fo=2, routed)           0.784    12.022    Calcule_Sobel_V_Nat[7]_i_4_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.731 r  Calcule_Sobel_V_Nat_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.731    Calcule_Sobel_V_Nat_reg[7]_i_1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.845 r  Calcule_Sobel_V_Nat_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.845    Calcule_Sobel_V_Nat_reg[11]_i_1_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.179 r  Calcule_Sobel_V_Nat_reg[30]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.179    Calcule_Sobel_V_Nat0[30]
    SLICE_X36Y7          FDCE                                         r  Calcule_Sobel_V_Nat_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.577    12.935    clk_IBUF_BUFG
    SLICE_X36Y7          FDCE                                         r  Calcule_Sobel_V_Nat_reg[30]/C
                         clock pessimism              0.428    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X36Y7          FDCE (Setup_fdce_C_D)        0.062    13.390    Calcule_Sobel_V_Nat_reg[30]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 Reg9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Calcule_Sobel_V_Nat_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 3.734ns (48.634%)  route 3.944ns (51.366%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.756     5.390    clk_IBUF_BUFG
    SLICE_X36Y2          FDCE                                         r  Reg9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.456     5.846 f  Reg9_reg[1]/Q
                         net (fo=8, routed)           0.643     6.489    Reg9[1]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  Calcule_Sobel_V_Nat[7]_i_25/O
                         net (fo=1, routed)           0.395     7.008    Calcule_Sobel_V_Nat[7]_i_25_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.132 r  Calcule_Sobel_V_Nat[7]_i_22/O
                         net (fo=1, routed)           0.000     7.132    Calcule_Sobel_V_Nat[7]_i_22_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.380 r  Calcule_Sobel_V_Nat_reg[7]_i_15/O[3]
                         net (fo=2, routed)           0.621     8.001    Calcule_Sobel_V_Nat_reg[7]_i_15_n_4
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.306     8.307 r  Calcule_Sobel_V_Nat[7]_i_16/O
                         net (fo=1, routed)           0.000     8.307    Calcule_Sobel_V_Nat[7]_i_16_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.683 r  Calcule_Sobel_V_Nat_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.683    Calcule_Sobel_V_Nat_reg[7]_i_14_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.902 r  Calcule_Sobel_V_Nat_reg[30]_i_17/O[0]
                         net (fo=1, routed)           0.802     9.703    C[4]
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.295     9.998 r  Calcule_Sobel_V_Nat[30]_i_16/O
                         net (fo=1, routed)           0.000     9.998    Calcule_Sobel_V_Nat[30]_i_16_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.245 r  Calcule_Sobel_V_Nat_reg[30]_i_5/O[0]
                         net (fo=2, routed)           0.700    10.945    PCIN[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.293    11.238 r  Calcule_Sobel_V_Nat[7]_i_4/O
                         net (fo=2, routed)           0.784    12.022    Calcule_Sobel_V_Nat[7]_i_4_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.731 r  Calcule_Sobel_V_Nat_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.731    Calcule_Sobel_V_Nat_reg[7]_i_1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.845 r  Calcule_Sobel_V_Nat_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.845    Calcule_Sobel_V_Nat_reg[11]_i_1_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.068 r  Calcule_Sobel_V_Nat_reg[30]_i_2/O[0]
                         net (fo=1, routed)           0.000    13.068    Calcule_Sobel_V_Nat0[12]
    SLICE_X36Y7          FDCE                                         r  Calcule_Sobel_V_Nat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.577    12.935    clk_IBUF_BUFG
    SLICE_X36Y7          FDCE                                         r  Calcule_Sobel_V_Nat_reg[12]/C
                         clock pessimism              0.428    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X36Y7          FDCE (Setup_fdce_C_D)        0.062    13.390    Calcule_Sobel_V_Nat_reg[12]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 Reg9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Calcule_Sobel_V_Nat_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 3.731ns (48.614%)  route 3.944ns (51.386%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.756     5.390    clk_IBUF_BUFG
    SLICE_X36Y2          FDCE                                         r  Reg9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.456     5.846 f  Reg9_reg[1]/Q
                         net (fo=8, routed)           0.643     6.489    Reg9[1]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  Calcule_Sobel_V_Nat[7]_i_25/O
                         net (fo=1, routed)           0.395     7.008    Calcule_Sobel_V_Nat[7]_i_25_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.132 r  Calcule_Sobel_V_Nat[7]_i_22/O
                         net (fo=1, routed)           0.000     7.132    Calcule_Sobel_V_Nat[7]_i_22_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.380 r  Calcule_Sobel_V_Nat_reg[7]_i_15/O[3]
                         net (fo=2, routed)           0.621     8.001    Calcule_Sobel_V_Nat_reg[7]_i_15_n_4
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.306     8.307 r  Calcule_Sobel_V_Nat[7]_i_16/O
                         net (fo=1, routed)           0.000     8.307    Calcule_Sobel_V_Nat[7]_i_16_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.683 r  Calcule_Sobel_V_Nat_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.683    Calcule_Sobel_V_Nat_reg[7]_i_14_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.902 r  Calcule_Sobel_V_Nat_reg[30]_i_17/O[0]
                         net (fo=1, routed)           0.802     9.703    C[4]
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.295     9.998 r  Calcule_Sobel_V_Nat[30]_i_16/O
                         net (fo=1, routed)           0.000     9.998    Calcule_Sobel_V_Nat[30]_i_16_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.245 r  Calcule_Sobel_V_Nat_reg[30]_i_5/O[0]
                         net (fo=2, routed)           0.700    10.945    PCIN[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.293    11.238 r  Calcule_Sobel_V_Nat[7]_i_4/O
                         net (fo=2, routed)           0.784    12.022    Calcule_Sobel_V_Nat[7]_i_4_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.731 r  Calcule_Sobel_V_Nat_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.731    Calcule_Sobel_V_Nat_reg[7]_i_1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.065 r  Calcule_Sobel_V_Nat_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.065    Calcule_Sobel_V_Nat0[9]
    SLICE_X36Y6          FDCE                                         r  Calcule_Sobel_V_Nat_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.578    12.936    clk_IBUF_BUFG
    SLICE_X36Y6          FDCE                                         r  Calcule_Sobel_V_Nat_reg[9]/C
                         clock pessimism              0.428    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X36Y6          FDCE (Setup_fdce_C_D)        0.062    13.391    Calcule_Sobel_V_Nat_reg[9]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                         -13.065    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 Reg9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Calcule_Sobel_V_Nat_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 3.710ns (48.473%)  route 3.944ns (51.527%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.756     5.390    clk_IBUF_BUFG
    SLICE_X36Y2          FDCE                                         r  Reg9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.456     5.846 f  Reg9_reg[1]/Q
                         net (fo=8, routed)           0.643     6.489    Reg9[1]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  Calcule_Sobel_V_Nat[7]_i_25/O
                         net (fo=1, routed)           0.395     7.008    Calcule_Sobel_V_Nat[7]_i_25_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.132 r  Calcule_Sobel_V_Nat[7]_i_22/O
                         net (fo=1, routed)           0.000     7.132    Calcule_Sobel_V_Nat[7]_i_22_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.380 r  Calcule_Sobel_V_Nat_reg[7]_i_15/O[3]
                         net (fo=2, routed)           0.621     8.001    Calcule_Sobel_V_Nat_reg[7]_i_15_n_4
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.306     8.307 r  Calcule_Sobel_V_Nat[7]_i_16/O
                         net (fo=1, routed)           0.000     8.307    Calcule_Sobel_V_Nat[7]_i_16_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.683 r  Calcule_Sobel_V_Nat_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.683    Calcule_Sobel_V_Nat_reg[7]_i_14_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.902 r  Calcule_Sobel_V_Nat_reg[30]_i_17/O[0]
                         net (fo=1, routed)           0.802     9.703    C[4]
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.295     9.998 r  Calcule_Sobel_V_Nat[30]_i_16/O
                         net (fo=1, routed)           0.000     9.998    Calcule_Sobel_V_Nat[30]_i_16_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.245 r  Calcule_Sobel_V_Nat_reg[30]_i_5/O[0]
                         net (fo=2, routed)           0.700    10.945    PCIN[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.293    11.238 r  Calcule_Sobel_V_Nat[7]_i_4/O
                         net (fo=2, routed)           0.784    12.022    Calcule_Sobel_V_Nat[7]_i_4_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.731 r  Calcule_Sobel_V_Nat_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.731    Calcule_Sobel_V_Nat_reg[7]_i_1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.044 r  Calcule_Sobel_V_Nat_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.044    Calcule_Sobel_V_Nat0[11]
    SLICE_X36Y6          FDCE                                         r  Calcule_Sobel_V_Nat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.578    12.936    clk_IBUF_BUFG
    SLICE_X36Y6          FDCE                                         r  Calcule_Sobel_V_Nat_reg[11]/C
                         clock pessimism              0.428    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X36Y6          FDCE (Setup_fdce_C_D)        0.062    13.391    Calcule_Sobel_V_Nat_reg[11]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 Reg9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Calcule_Sobel_V_Nat_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 3.636ns (47.970%)  route 3.944ns (52.030%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.756     5.390    clk_IBUF_BUFG
    SLICE_X36Y2          FDCE                                         r  Reg9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.456     5.846 f  Reg9_reg[1]/Q
                         net (fo=8, routed)           0.643     6.489    Reg9[1]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  Calcule_Sobel_V_Nat[7]_i_25/O
                         net (fo=1, routed)           0.395     7.008    Calcule_Sobel_V_Nat[7]_i_25_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.132 r  Calcule_Sobel_V_Nat[7]_i_22/O
                         net (fo=1, routed)           0.000     7.132    Calcule_Sobel_V_Nat[7]_i_22_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.380 r  Calcule_Sobel_V_Nat_reg[7]_i_15/O[3]
                         net (fo=2, routed)           0.621     8.001    Calcule_Sobel_V_Nat_reg[7]_i_15_n_4
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.306     8.307 r  Calcule_Sobel_V_Nat[7]_i_16/O
                         net (fo=1, routed)           0.000     8.307    Calcule_Sobel_V_Nat[7]_i_16_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.683 r  Calcule_Sobel_V_Nat_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.683    Calcule_Sobel_V_Nat_reg[7]_i_14_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.902 r  Calcule_Sobel_V_Nat_reg[30]_i_17/O[0]
                         net (fo=1, routed)           0.802     9.703    C[4]
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.295     9.998 r  Calcule_Sobel_V_Nat[30]_i_16/O
                         net (fo=1, routed)           0.000     9.998    Calcule_Sobel_V_Nat[30]_i_16_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.245 r  Calcule_Sobel_V_Nat_reg[30]_i_5/O[0]
                         net (fo=2, routed)           0.700    10.945    PCIN[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.293    11.238 r  Calcule_Sobel_V_Nat[7]_i_4/O
                         net (fo=2, routed)           0.784    12.022    Calcule_Sobel_V_Nat[7]_i_4_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.731 r  Calcule_Sobel_V_Nat_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.731    Calcule_Sobel_V_Nat_reg[7]_i_1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.970 r  Calcule_Sobel_V_Nat_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.970    Calcule_Sobel_V_Nat0[10]
    SLICE_X36Y6          FDCE                                         r  Calcule_Sobel_V_Nat_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.578    12.936    clk_IBUF_BUFG
    SLICE_X36Y6          FDCE                                         r  Calcule_Sobel_V_Nat_reg[10]/C
                         clock pessimism              0.428    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X36Y6          FDCE (Setup_fdce_C_D)        0.062    13.391    Calcule_Sobel_V_Nat_reg[10]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 Reg9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Calcule_Sobel_V_Nat_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 3.620ns (47.860%)  route 3.944ns (52.140%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.756     5.390    clk_IBUF_BUFG
    SLICE_X36Y2          FDCE                                         r  Reg9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.456     5.846 f  Reg9_reg[1]/Q
                         net (fo=8, routed)           0.643     6.489    Reg9[1]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  Calcule_Sobel_V_Nat[7]_i_25/O
                         net (fo=1, routed)           0.395     7.008    Calcule_Sobel_V_Nat[7]_i_25_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.132 r  Calcule_Sobel_V_Nat[7]_i_22/O
                         net (fo=1, routed)           0.000     7.132    Calcule_Sobel_V_Nat[7]_i_22_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.380 r  Calcule_Sobel_V_Nat_reg[7]_i_15/O[3]
                         net (fo=2, routed)           0.621     8.001    Calcule_Sobel_V_Nat_reg[7]_i_15_n_4
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.306     8.307 r  Calcule_Sobel_V_Nat[7]_i_16/O
                         net (fo=1, routed)           0.000     8.307    Calcule_Sobel_V_Nat[7]_i_16_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.683 r  Calcule_Sobel_V_Nat_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.683    Calcule_Sobel_V_Nat_reg[7]_i_14_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.902 r  Calcule_Sobel_V_Nat_reg[30]_i_17/O[0]
                         net (fo=1, routed)           0.802     9.703    C[4]
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.295     9.998 r  Calcule_Sobel_V_Nat[30]_i_16/O
                         net (fo=1, routed)           0.000     9.998    Calcule_Sobel_V_Nat[30]_i_16_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.245 r  Calcule_Sobel_V_Nat_reg[30]_i_5/O[0]
                         net (fo=2, routed)           0.700    10.945    PCIN[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.293    11.238 r  Calcule_Sobel_V_Nat[7]_i_4/O
                         net (fo=2, routed)           0.784    12.022    Calcule_Sobel_V_Nat[7]_i_4_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.731 r  Calcule_Sobel_V_Nat_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.731    Calcule_Sobel_V_Nat_reg[7]_i_1_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.954 r  Calcule_Sobel_V_Nat_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.954    Calcule_Sobel_V_Nat0[8]
    SLICE_X36Y6          FDCE                                         r  Calcule_Sobel_V_Nat_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.578    12.936    clk_IBUF_BUFG
    SLICE_X36Y6          FDCE                                         r  Calcule_Sobel_V_Nat_reg[8]/C
                         clock pessimism              0.428    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X36Y6          FDCE (Setup_fdce_C_D)        0.062    13.391    Calcule_Sobel_V_Nat_reg[8]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 Reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Calcule_Sobel_H_Nat_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 4.599ns (60.832%)  route 2.961ns (39.168%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.678     5.312    clk_IBUF_BUFG
    SLICE_X35Y1          FDCE                                         r  Reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.456     5.768 r  Reg1_reg[1]/Q
                         net (fo=9, routed)           0.660     6.428    Reg1[1]
    SLICE_X34Y2          LUT3 (Prop_lut3_I1_O)        0.124     6.552 r  Calcule_Sobel_H_Nat[7]_i_23/O
                         net (fo=1, routed)           0.000     6.552    Calcule_Sobel_H_Nat[7]_i_23_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.195 r  Calcule_Sobel_H_Nat_reg[7]_i_17/O[3]
                         net (fo=2, routed)           0.634     7.829    C__0[3]
    SLICE_X33Y3          LUT4 (Prop_lut4_I3_O)        0.307     8.136 r  Calcule_Sobel_H_Nat[7]_i_18/O
                         net (fo=1, routed)           0.000     8.136    Calcule_Sobel_H_Nat[7]_i_18_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.537 r  Calcule_Sobel_H_Nat_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.537    Calcule_Sobel_H_Nat_reg[7]_i_16_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.871 r  Calcule_Sobel_H_Nat_reg[11]_i_14/O[1]
                         net (fo=2, routed)           0.792     9.663    Calcule_Sobel_H_Nat_reg[11]_i_14_n_6
    SLICE_X35Y4          LUT3 (Prop_lut3_I1_O)        0.331     9.994 r  Calcule_Sobel_H_Nat[7]_i_8/O
                         net (fo=2, routed)           0.281    10.275    Calcule_Sobel_H_Nat[7]_i_8_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I3_O)        0.332    10.607 r  Calcule_Sobel_H_Nat[7]_i_12/O
                         net (fo=1, routed)           0.000    10.607    Calcule_Sobel_H_Nat[7]_i_12_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.005 r  Calcule_Sobel_H_Nat_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.005    Calcule_Sobel_H_Nat_reg[7]_i_2_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.227 r  Calcule_Sobel_H_Nat_reg[11]_i_2/O[0]
                         net (fo=4, routed)           0.594    11.821    Calcule_Sobel_H_Nat_reg[11]_i_2_n_7
    SLICE_X34Y7          LUT2 (Prop_lut2_I0_O)        0.299    12.120 r  Calcule_Sobel_H_Nat[11]_i_6/O
                         net (fo=1, routed)           0.000    12.120    Calcule_Sobel_H_Nat[11]_i_6_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.653 r  Calcule_Sobel_H_Nat_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.653    Calcule_Sobel_H_Nat_reg[11]_i_1_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.872 r  Calcule_Sobel_H_Nat_reg[30]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.872    Calcule_Sobel_H_Nat0[30]
    SLICE_X34Y8          FDCE                                         r  Calcule_Sobel_H_Nat_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.502    12.860    clk_IBUF_BUFG
    SLICE_X34Y8          FDCE                                         r  Calcule_Sobel_H_Nat_reg[30]/C
                         clock pessimism              0.425    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X34Y8          FDCE (Setup_fdce_C_D)        0.109    13.359    Calcule_Sobel_H_Nat_reg[30]
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                         -12.872    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 Reg9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Calcule_Sobel_V_Nat_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 3.486ns (46.919%)  route 3.944ns (53.081%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.756     5.390    clk_IBUF_BUFG
    SLICE_X36Y2          FDCE                                         r  Reg9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.456     5.846 f  Reg9_reg[1]/Q
                         net (fo=8, routed)           0.643     6.489    Reg9[1]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  Calcule_Sobel_V_Nat[7]_i_25/O
                         net (fo=1, routed)           0.395     7.008    Calcule_Sobel_V_Nat[7]_i_25_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.132 r  Calcule_Sobel_V_Nat[7]_i_22/O
                         net (fo=1, routed)           0.000     7.132    Calcule_Sobel_V_Nat[7]_i_22_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.380 r  Calcule_Sobel_V_Nat_reg[7]_i_15/O[3]
                         net (fo=2, routed)           0.621     8.001    Calcule_Sobel_V_Nat_reg[7]_i_15_n_4
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.306     8.307 r  Calcule_Sobel_V_Nat[7]_i_16/O
                         net (fo=1, routed)           0.000     8.307    Calcule_Sobel_V_Nat[7]_i_16_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.683 r  Calcule_Sobel_V_Nat_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.683    Calcule_Sobel_V_Nat_reg[7]_i_14_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.902 r  Calcule_Sobel_V_Nat_reg[30]_i_17/O[0]
                         net (fo=1, routed)           0.802     9.703    C[4]
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.295     9.998 r  Calcule_Sobel_V_Nat[30]_i_16/O
                         net (fo=1, routed)           0.000     9.998    Calcule_Sobel_V_Nat[30]_i_16_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.245 r  Calcule_Sobel_V_Nat_reg[30]_i_5/O[0]
                         net (fo=2, routed)           0.700    10.945    PCIN[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.293    11.238 r  Calcule_Sobel_V_Nat[7]_i_4/O
                         net (fo=2, routed)           0.784    12.022    Calcule_Sobel_V_Nat[7]_i_4_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    12.820 r  Calcule_Sobel_V_Nat_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.820    Calcule_Sobel_V_Nat0[7]
    SLICE_X36Y5          FDCE                                         r  Calcule_Sobel_V_Nat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.578    12.936    clk_IBUF_BUFG
    SLICE_X36Y5          FDCE                                         r  Calcule_Sobel_V_Nat_reg[7]/C
                         clock pessimism              0.428    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X36Y5          FDCE (Setup_fdce_C_D)        0.062    13.391    Calcule_Sobel_V_Nat_reg[7]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 Reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Calcule_Sobel_H_Nat_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 4.490ns (60.259%)  route 2.961ns (39.741%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 12.860 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.678     5.312    clk_IBUF_BUFG
    SLICE_X35Y1          FDCE                                         r  Reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.456     5.768 r  Reg1_reg[1]/Q
                         net (fo=9, routed)           0.660     6.428    Reg1[1]
    SLICE_X34Y2          LUT3 (Prop_lut3_I1_O)        0.124     6.552 r  Calcule_Sobel_H_Nat[7]_i_23/O
                         net (fo=1, routed)           0.000     6.552    Calcule_Sobel_H_Nat[7]_i_23_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.195 r  Calcule_Sobel_H_Nat_reg[7]_i_17/O[3]
                         net (fo=2, routed)           0.634     7.829    C__0[3]
    SLICE_X33Y3          LUT4 (Prop_lut4_I3_O)        0.307     8.136 r  Calcule_Sobel_H_Nat[7]_i_18/O
                         net (fo=1, routed)           0.000     8.136    Calcule_Sobel_H_Nat[7]_i_18_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.537 r  Calcule_Sobel_H_Nat_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.537    Calcule_Sobel_H_Nat_reg[7]_i_16_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.871 r  Calcule_Sobel_H_Nat_reg[11]_i_14/O[1]
                         net (fo=2, routed)           0.792     9.663    Calcule_Sobel_H_Nat_reg[11]_i_14_n_6
    SLICE_X35Y4          LUT3 (Prop_lut3_I1_O)        0.331     9.994 r  Calcule_Sobel_H_Nat[7]_i_8/O
                         net (fo=2, routed)           0.281    10.275    Calcule_Sobel_H_Nat[7]_i_8_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I3_O)        0.332    10.607 r  Calcule_Sobel_H_Nat[7]_i_12/O
                         net (fo=1, routed)           0.000    10.607    Calcule_Sobel_H_Nat[7]_i_12_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.005 r  Calcule_Sobel_H_Nat_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.005    Calcule_Sobel_H_Nat_reg[7]_i_2_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.227 r  Calcule_Sobel_H_Nat_reg[11]_i_2/O[0]
                         net (fo=4, routed)           0.594    11.821    Calcule_Sobel_H_Nat_reg[11]_i_2_n_7
    SLICE_X34Y7          LUT2 (Prop_lut2_I0_O)        0.299    12.120 r  Calcule_Sobel_H_Nat[11]_i_6/O
                         net (fo=1, routed)           0.000    12.120    Calcule_Sobel_H_Nat[11]_i_6_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.763 r  Calcule_Sobel_H_Nat_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.763    Calcule_Sobel_H_Nat0[11]
    SLICE_X34Y7          FDCE                                         r  Calcule_Sobel_H_Nat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.502    12.860    clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  Calcule_Sobel_H_Nat_reg[11]/C
                         clock pessimism              0.425    13.285    
                         clock uncertainty           -0.035    13.250    
    SLICE_X34Y7          FDCE (Setup_fdce_C_D)        0.109    13.359    Calcule_Sobel_H_Nat_reg[11]
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 Reg9_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Calcule_Sobel_V_Nat_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 3.427ns (46.494%)  route 3.944ns (53.506%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.756     5.390    clk_IBUF_BUFG
    SLICE_X36Y2          FDCE                                         r  Reg9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.456     5.846 f  Reg9_reg[1]/Q
                         net (fo=8, routed)           0.643     6.489    Reg9[1]
    SLICE_X38Y2          LUT3 (Prop_lut3_I0_O)        0.124     6.613 r  Calcule_Sobel_V_Nat[7]_i_25/O
                         net (fo=1, routed)           0.395     7.008    Calcule_Sobel_V_Nat[7]_i_25_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.132 r  Calcule_Sobel_V_Nat[7]_i_22/O
                         net (fo=1, routed)           0.000     7.132    Calcule_Sobel_V_Nat[7]_i_22_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.380 r  Calcule_Sobel_V_Nat_reg[7]_i_15/O[3]
                         net (fo=2, routed)           0.621     8.001    Calcule_Sobel_V_Nat_reg[7]_i_15_n_4
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.306     8.307 r  Calcule_Sobel_V_Nat[7]_i_16/O
                         net (fo=1, routed)           0.000     8.307    Calcule_Sobel_V_Nat[7]_i_16_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.683 r  Calcule_Sobel_V_Nat_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.683    Calcule_Sobel_V_Nat_reg[7]_i_14_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.902 r  Calcule_Sobel_V_Nat_reg[30]_i_17/O[0]
                         net (fo=1, routed)           0.802     9.703    C[4]
    SLICE_X37Y6          LUT2 (Prop_lut2_I1_O)        0.295     9.998 r  Calcule_Sobel_V_Nat[30]_i_16/O
                         net (fo=1, routed)           0.000     9.998    Calcule_Sobel_V_Nat[30]_i_16_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.245 r  Calcule_Sobel_V_Nat_reg[30]_i_5/O[0]
                         net (fo=2, routed)           0.700    10.945    PCIN[4]
    SLICE_X36Y5          LUT3 (Prop_lut3_I1_O)        0.293    11.238 r  Calcule_Sobel_V_Nat[7]_i_4/O
                         net (fo=2, routed)           0.784    12.022    Calcule_Sobel_V_Nat[7]_i_4_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.739    12.761 r  Calcule_Sobel_V_Nat_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.761    Calcule_Sobel_V_Nat0[6]
    SLICE_X36Y5          FDCE                                         r  Calcule_Sobel_V_Nat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.578    12.936    clk_IBUF_BUFG
    SLICE_X36Y5          FDCE                                         r  Calcule_Sobel_V_Nat_reg[6]/C
                         clock pessimism              0.428    13.364    
                         clock uncertainty           -0.035    13.329    
    SLICE_X36Y5          FDCE (Setup_fdce_C_D)        0.062    13.391    Calcule_Sobel_V_Nat_reg[6]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                         -12.761    
  -------------------------------------------------------------------
                         slack                                  0.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.264%)  route 0.265ns (61.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.566     1.444    clk_IBUF_BUFG
    SLICE_X32Y1          FDCE                                         r  Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.164     1.608 r  Reg6_reg[4]/Q
                         net (fo=3, routed)           0.265     1.873    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.875     2.000    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.520    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.816    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.907%)  route 0.173ns (55.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.566     1.444    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y2          FDRE                                         r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.173     1.758    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.876     2.001    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.502    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.685    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.869%)  route 0.173ns (55.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.566     1.444    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y2          FDRE                                         r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.173     1.758    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.876     2.001    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.502    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.685    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Reg6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.338%)  route 0.300ns (64.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.566     1.444    clk_IBUF_BUFG
    SLICE_X34Y2          FDCE                                         r  Reg6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          FDCE (Prop_fdce_C_Q)         0.164     1.608 r  Reg6_reg[0]/Q
                         net (fo=3, routed)           0.300     1.908    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.875     2.000    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.520    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.816    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Reg3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.102%)  route 0.298ns (67.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.592     1.470    clk_IBUF_BUFG
    SLICE_X37Y6          FDCE                                         r  Reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Reg3_reg[5]/Q
                         net (fo=5, routed)           0.298     1.909    Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X2Y0          RAMB18E1                                     r  Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.876     2.001    Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y0          RAMB18E1                                     r  Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.521    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.817    Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Reg6_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.128ns (30.992%)  route 0.285ns (69.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.566     1.444    clk_IBUF_BUFG
    SLICE_X35Y2          FDCE                                         r  Reg6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.128     1.572 r  Reg6_reg[1]/Q
                         net (fo=3, routed)           0.285     1.857    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.875     2.000    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.520    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.242     1.762    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Reg3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.122%)  route 0.312ns (68.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.592     1.470    clk_IBUF_BUFG
    SLICE_X37Y4          FDCE                                         r  Reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Reg3_reg[1]/Q
                         net (fo=5, routed)           0.312     1.923    Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X2Y0          RAMB18E1                                     r  Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.876     2.001    Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y0          RAMB18E1                                     r  Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.521    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.817    Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.421%)  route 0.322ns (69.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.565     1.443    clk_IBUF_BUFG
    SLICE_X35Y5          FDCE                                         r  Reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  Reg3_reg[0]/Q
                         net (fo=5, routed)           0.322     1.906    Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X2Y0          RAMB18E1                                     r  Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.876     2.001    Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y0          RAMB18E1                                     r  Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.501    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.797    Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Reg6_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.265%)  route 0.329ns (66.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.565     1.443    clk_IBUF_BUFG
    SLICE_X34Y3          FDCE                                         r  Reg6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDCE (Prop_fdce_C_Q)         0.164     1.607 r  Reg6_reg[3]/Q
                         net (fo=3, routed)           0.329     1.936    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.875     2.000    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.520    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.816    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.749%)  route 0.223ns (61.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.565     1.443    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y3          FDRE                                         r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.223     1.807    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[6]
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.875     2.000    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y0          RAMB18E1                                     r  Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.501    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.684    Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y0     Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y0     Fifo_L1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y0     Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y0     Fifo_L2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X32Y5     Calcule_Gradiant_Sobel_Nat_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X32Y7     Calcule_Gradiant_Sobel_Nat_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X32Y5     Calcule_Gradiant_Sobel_Nat_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X32Y12    Calcule_Gradiant_Sobel_Nat_reg[30]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X32Y5     Calcule_Gradiant_Sobel_Nat_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y12    Calcule_Gradiant_Sobel_Nat_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y7     Calcule_Sobel_V_Nat_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y10    Calcule_Gradiant_Sobel_Nat_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y10    Calcule_Gradiant_Sobel_Nat_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y10    Calcule_Gradiant_Sobel_Nat_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y10    Calcule_Gradiant_Sobel_Nat_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y11    Calcule_Gradiant_Sobel_Nat_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y11    Calcule_Gradiant_Sobel_Nat_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y11    Calcule_Gradiant_Sobel_Nat_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y11    Calcule_Gradiant_Sobel_Nat_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y5     Calcule_Gradiant_Sobel_Nat_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     Calcule_Gradiant_Sobel_Nat_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y5     Calcule_Gradiant_Sobel_Nat_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y12    Calcule_Gradiant_Sobel_Nat_reg[30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y5     Calcule_Gradiant_Sobel_Nat_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y6     Calcule_Gradiant_Sobel_Nat_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y6     Calcule_Gradiant_Sobel_Nat_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y6     Calcule_Gradiant_Sobel_Nat_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y6     Calcule_Gradiant_Sobel_Nat_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     Calcule_Gradiant_Sobel_Nat_reg[8]/C



