

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Tue Mar 29 18:49:46 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        gray2rgb
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    3|  483003|    3|  483003|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |                       |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_wait_for_start  |    0|       0|         1|          1|          1|        0|    yes   |
        |- loop_height          |    0|  483000|  5 ~ 805 |          -|          -| 0 ~ 600 |    no    |
        | + loop_width          |    0|     800|         2|          1|          1| 0 ~ 800 |    yes   |
        | + loop_wait_for_eol   |    0|       0|         1|          1|          1|        0|    yes   |
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    170|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    365|    -|
|Register         |        -|      -|     255|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     255|    535|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_363_p2                             |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_374_p2                             |     +    |      0|  0|  39|          32|           1|
    |AXI_video_strm_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter0          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_582                          |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op65_read_state5             |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln71_fu_358_p2                       |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln73_fu_369_p2                       |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp1_stage0_01001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |or_ln76_fu_383_p2                         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 170|         151|          86|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_0_data_out       |   9|          2|    8|         16|
    |AXI_video_strm_V_data_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_dest_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_last_V_0_data_out       |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_user_V_0_data_out       |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_0_state          |  15|          3|    2|          6|
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_axi_data_V_1_i_phi_fu_240_p4  |   9|          2|    8|         16|
    |ap_phi_mux_eol_0_i_phi_fu_263_p4         |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_229_p4             |   9|          2|    1|          2|
    |axi_data_V_0_i_reg_205                   |   9|          2|    8|         16|
    |axi_data_V_1_i_reg_237                   |   9|          2|    8|         16|
    |axi_data_V_3_i_reg_309                   |   9|          2|    8|         16|
    |axi_last_V_0_i_reg_195                   |   9|          2|    1|          2|
    |axi_last_V_2_i_reg_271                   |  15|          3|    1|          3|
    |axi_last_V_3_i_reg_297                   |   9|          2|    1|          2|
    |eol_0_i_reg_259                          |   9|          2|    1|          2|
    |eol_2_i_reg_321                          |   9|          2|    1|          2|
    |eol_reg_226                              |   9|          2|    1|          2|
    |img_cols_V_blk_n                         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n                     |   9|          2|    1|          2|
    |img_data_stream_V_blk_n                  |   9|          2|    1|          2|
    |img_rows_V_blk_n                         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n                     |   9|          2|    1|          2|
    |inStream_TDATA_blk_n                     |   9|          2|    1|          2|
    |p_Val2_s_reg_284                         |  15|          3|    8|         24|
    |real_start                               |   9|          2|    1|          2|
    |t_V_2_reg_248                            |   9|          2|   32|         64|
    |t_V_reg_215                              |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 365|         78|  140|        305|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_0_payload_A  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_0_payload_B  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   8|   0|    8|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |axi_data_V_0_i_reg_205               |   8|   0|    8|          0|
    |axi_data_V_1_i_reg_237               |   8|   0|    8|          0|
    |axi_data_V_3_i_reg_309               |   8|   0|    8|          0|
    |axi_last_V_0_i_reg_195               |   1|   0|    1|          0|
    |axi_last_V_2_i_reg_271               |   1|   0|    1|          0|
    |axi_last_V_3_i_reg_297               |   1|   0|    1|          0|
    |cols_V_reg_399                       |  32|   0|   32|          0|
    |eol_0_i_reg_259                      |   1|   0|    1|          0|
    |eol_2_i_reg_321                      |   1|   0|    1|          0|
    |eol_reg_226                          |   1|   0|    1|          0|
    |i_V_reg_428                          |  32|   0|   32|          0|
    |icmp_ln73_reg_433                    |   1|   0|    1|          0|
    |p_Val2_s_reg_284                     |   8|   0|    8|          0|
    |rows_V_reg_394                       |  32|   0|   32|          0|
    |sof_1_i_fu_138                       |   1|   0|    1|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |t_V_2_reg_248                        |  32|   0|   32|          0|
    |t_V_reg_215                          |  32|   0|   32|          0|
    |tmp_data_V_reg_404                   |   8|   0|    8|          0|
    |tmp_last_V_reg_412                   |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 255|   0|  255|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_out                 | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_write               | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|inStream_TDATA            |  in |    8|    axis    | AXI_video_strm_V_data_V |    pointer   |
|inStream_TVALID           |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|inStream_TREADY           | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|inStream_TDEST            |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|inStream_TKEEP            |  in |    1|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|inStream_TSTRB            |  in |    1|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|inStream_TUSER            |  in |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|inStream_TLAST            |  in |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|inStream_TID              |  in |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
|img_rows_V_dout           |  in |   11|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_empty_n        |  in |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_read           | out |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_cols_V_dout           |  in |   11|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_empty_n        |  in |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_read           | out |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_data_stream_V_din     | out |    8|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_data_stream_V_full_n  |  in |    1|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_data_stream_V_write   | out |    1|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_rows_V_out_din        | out |   11|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_full_n     |  in |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_write      | out |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_cols_V_out_din        | out |   11|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_full_n     |  in |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_write      | out |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
+--------------------------+-----+-----+------------+-------------------------+--------------+

