peak
delay
circuits
ga
eff
powers
dissipation
circuit
combinational
gate
sustainable
psf
switching
opt
cmos
power
optimized
cycle
capacitive
activity
estimation
population
gates
am2910
estimates
dev
fanouts
vlsi
sequential
iscas85
impr
rnd
deviated
vectors
var
fitness
glitches
atg
s713
hazards
delays
399
div16
v1
636
522
v2
crossover
s526
measures
individuals
362
simulations
dissipated
c432
iscas89
estimated
proc16
nicolici
deviations
dm
clock
c1355
s641
bashir
mult16
hashimi
sustain
sensitive
microprogram
825
toggles
currents
toggled
capacitance
deviation
synthesized
scan
g1
genetic
europe
985
simulated
flops
c2670
707
estimating
flip
c7552
stg
g3
676
offspring
correlations
driving
tournament
toggle
effects
833
occasions
consistently
unit
automation
sustained
cap
cycles
transition
mutation
nicola
internal
lakes
373
inputs
bdd
k2
voltage
nodes
750
counts
durations
4440
kamakoti
3828
sically
devanathan
packag
s382
6252
devi
hratch
s298
mangassarian
primary
synchronizing
frequency
238
benchmark
drops
tuple
sequences
cal
improvements
density
parents
251
s444
safarpour
j200
impracti
backtrace
s1238
overheating
randomly
france
near
resolving
bit
s400
042
952
widened
najm
veneris
000
accounted
evolutionary
ravikumar
abadir
c3540
821
3043
magdy
089
chromosomes
181
farid
maggiore
722
italicized
035
slight
random
sequencer
s5378
lago
788
721
0069
032
stresa
events
huge
surpass
cle
pulses
trends
trend
squeeze
805
fanins
delay models
peak power
delay model
zero delay
variable delay
the ga
peak powers
power dissipation
power estimation
ga based
opt eff
n cycle
unit delay
sequential circuits
type 1
peak single
eff opt
the peak
1 variable
switching activity
four delay
cycle power
single cycle
vectors optimized
random simulations
type 2
2 variable
peak n
three delay
of capacitive
gate delays
combinational circuits
vlsi circuits
the circuit
various delay
the zero
near peak
power estimates
sustainable power
and sustainable
capacitive nodes
different delay
based technique
power under
based estimates
optimized under
optimized peak
average improvements
3 399
underlying delay
iscas85 combinational
the delay
in cmos
powers are
of peak
peak or
psf s
maximum power
unit type
9 ga
model dm
optimized vectors
cycle switching
zero unit
peak sustainable
399 2
2 522
rnd 9
power measures
2 362
for peak
powers estimated
the eff
circuit single
models are
sequential circuit
the unit
the optimized
for sequential
non zero
and type
cmos vlsi
dissipation in
2 var
delay vectors
636 0
0 636
of fanouts
vector sequences
vectors on
synthesized circuits
1 var
estimation of
sensitive to
average power
simulated using
cycle and
dissipation can
activity in
execution times
of cmos
effects of
primary inputs
in circuits
switching density
produce peak
sustainable powers
ga framework
n sustain
the dev
frequency per
node psf
peak switching
ga optimized
circuits estimation
cycle able
ga rnd
atg based
for iscas85
362 2
power cycles
circuit activity
random estimates
maximum transition
for power
in vlsi
the population
circuits for
estimates are
the combinational
the gate
of primary
the fitness
the vectors
the power
sequence length
cycle cycle
vector sequence
u v1
iscas89 sequential
and hazards
other delay
g1 is
circuits power
switching frequency
powers under
best random
of power
estimates obtained
in combinational
v1 v2
or near
internal nodes
of gate
power dissipated
circuit during
delay assumption
delay assumptions
dissipated in
circuits circuit
glitches and
cmos combinational
optimized for
transition counts
powers for
every gate
output capacitance
single n
benchmark circuits
input vectors
individual the
average deviation
at internal
are simulated
power for
over various
entire circuit
in sequential
various time
under non
circuits are
the estimates
circuits the
extremely sensitive
population size
simulations are
the average
models as
flip flops
lower power
clock cycle
dissipation of
of delay
the powers
nicola nicolici
maximum switching
counts at
power produced
2 750
gates cap
the zero delay
type 1 variable
the ga based
non zero delay
peak single cycle
eff opt eff
opt eff opt
1 variable delay
delay models are
zero delay model
four delay models
variable delay models
type 2 variable
the unit delay
zero delay models
variable delay model
unit delay model
ga based technique
2 variable delay
three delay models
the peak power
peak n cycle
various delay models
in the circuit
peak power under
n cycle and
peak power dissipation
ga based estimates
cycle and sustainable
of capacitive nodes
of peak power
the underlying delay
underlying delay model
peak or near
or near peak
peak power estimation
single cycle power
the vectors optimized
delay models the
the delay model
switching activity in
and type 1
delay models for
cmos vlsi circuits
for sequential circuits
peak sustainable power
delay model dm
effects of delay
rnd 9 ga
zero unit type
number of capacitive
the peak powers
when the optimized
delay model are
vectors optimized for
3 399 2
type 1 var
type 2 var
vectors optimized under
peak power measures
all four delay
the four delay
n cycle power
the peak single
number of fanouts
delay vectors on
unit type 1
peak powers are
of primary inputs
power dissipation in
number of primary
delay models as
by the ga
0 636 0
activity in combinational
of delay models
under the zero
power dissipation can
sensitive to the
delay model the
in vlsi circuits
delay model is
in sequential circuits
for the zero
zero delay assumption
9 ga rnd
circuit single n
produce peak or
peak powers for
other delay models
cycle cycle able
the optimized peak
four different delay
for iscas85 combinational
the output capacitance
cycle power dissipation
near peak powers
vlsi circuits estimation
best random estimates
the random simulations
2 362 2
glitches and hazards
iscas85 combinational circuits
delay and type
and sustainable powers
capacitive nodes in
of maximum transition
single cycle switching
unit and type
ga rnd 9
maximum power cycles
single n sustain
the ga optimized
circuits estimation of
near peak power
peak powers estimated
frequency per node
per node psf
peak power estimates
the gate delays
optimized peak powers
the average improvements
will not vary
z u v1
random simulations are
over various time
different delay model
other three delay
of random simulations
switching frequency per
power estimation of
different delay models
under non zero
u v1 v2
power dissipated in
peak powers under
optimized for the
to the underlying
based estimates are
in cmos combinational
a different delay
optimized under the
cmos combinational circuits
the n cycle
the variable delay
circuits power estimation
every gate in
the vector sequence
psf s are
the best random
in cmos vlsi
to the delay
for the unit
for the ga
and type 2
the power dissipated
delay models and
is a 16
the circuit during
at internal nodes
simulated using the
for the n
the type 1
compared with the
the non zero
the entire circuit
the estimates obtained
power dissipation of
the power dissipation
extremely sensitive to
of the peak
the number of
the execution times
gate in the
for each circuit
for all four
test in europe
design automation and
automation and test
and test in
of the table
a 16 bit
c432 0 636
8 27 4
27 4 38
extreme delay sensitivity
cycle power for
cmos circuits under
model consistently gave
measured psf is
from randomly generated
variable delay the
several synthesized circuits
on effects of
maximum transition counts
dissipation in the
unit delay and
randomly generated vector
for estimating power
circuit gates cap
