{
  "Top": "gemm",
  "RtlTop": "gemm",
  "RtlPrefix": "",
  "RtlSubPrefix": "gemm_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_a_port",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "a_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "a_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_b_port",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "b_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "b_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "c": {
      "index": "2",
      "direction": "out",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_c_port",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "c_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "c_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top gemm -name gemm"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "gemm"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "189",
    "Latency": "188"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "gemm",
    "Version": "1.0",
    "DisplayName": "Gemm",
    "Revision": "2113318526",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_gemm_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/gemm_outer.cc"],
    "Vhdl": [
      "impl\/vhdl\/gemm_a_buff_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gemm_a_port_m_axi.vhd",
      "impl\/vhdl\/gemm_b_buff_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/gemm_b_port_m_axi.vhd",
      "impl\/vhdl\/gemm_c_port_m_axi.vhd",
      "impl\/vhdl\/gemm_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/gemm_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/gemm_fadd_32ns_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/gemm_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/gemm_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/gemm_gemm_Pipeline_1.vhd",
      "impl\/vhdl\/gemm_gemm_Pipeline_2.vhd",
      "impl\/vhdl\/gemm_gemm_Pipeline_5.vhd",
      "impl\/vhdl\/gemm_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2.vhd",
      "impl\/vhdl\/gemm_gemm_Pipeline_VITIS_LOOP_51_3.vhd",
      "impl\/vhdl\/gemm_mux_83_32_1_1.vhd",
      "impl\/vhdl\/gemm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/gemm_a_buff_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gemm_a_port_m_axi.v",
      "impl\/verilog\/gemm_b_buff_RAM_AUTO_1R1W.v",
      "impl\/verilog\/gemm_b_port_m_axi.v",
      "impl\/verilog\/gemm_c_port_m_axi.v",
      "impl\/verilog\/gemm_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/gemm_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/gemm_fadd_32ns_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/gemm_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/gemm_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/gemm_gemm_Pipeline_1.v",
      "impl\/verilog\/gemm_gemm_Pipeline_2.v",
      "impl\/verilog\/gemm_gemm_Pipeline_5.v",
      "impl\/verilog\/gemm_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2.v",
      "impl\/verilog\/gemm_gemm_Pipeline_VITIS_LOOP_51_3.v",
      "impl\/verilog\/gemm_mux_83_32_1_1.v",
      "impl\/verilog\/gemm.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/gemm_v1_0\/data\/gemm.mdd",
      "impl\/misc\/drivers\/gemm_v1_0\/data\/gemm.tcl",
      "impl\/misc\/drivers\/gemm_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/gemm_v1_0\/src\/xgemm.c",
      "impl\/misc\/drivers\/gemm_v1_0\/src\/xgemm.h",
      "impl\/misc\/drivers\/gemm_v1_0\/src\/xgemm_hw.h",
      "impl\/misc\/drivers\/gemm_v1_0\/src\/xgemm_linux.c",
      "impl\/misc\/drivers\/gemm_v1_0\/src\/xgemm_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/gemm_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/gemm_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl",
      "impl\/misc\/gemm_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/gemm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "gemm_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gemm_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "gemm_fadd_32ns_32ns_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gemm_fadd_32ns_32ns_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "gemm_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name gemm_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_CONTROL_BUS_",
      "paramPrefix": "C_S_AXI_CONTROL_BUS_",
      "ports": [
        "s_axi_CONTROL_BUS_ARADDR",
        "s_axi_CONTROL_BUS_ARREADY",
        "s_axi_CONTROL_BUS_ARVALID",
        "s_axi_CONTROL_BUS_AWADDR",
        "s_axi_CONTROL_BUS_AWREADY",
        "s_axi_CONTROL_BUS_AWVALID",
        "s_axi_CONTROL_BUS_BREADY",
        "s_axi_CONTROL_BUS_BRESP",
        "s_axi_CONTROL_BUS_BVALID",
        "s_axi_CONTROL_BUS_RDATA",
        "s_axi_CONTROL_BUS_RREADY",
        "s_axi_CONTROL_BUS_RRESP",
        "s_axi_CONTROL_BUS_RVALID",
        "s_axi_CONTROL_BUS_WDATA",
        "s_axi_CONTROL_BUS_WREADY",
        "s_axi_CONTROL_BUS_WSTRB",
        "s_axi_CONTROL_BUS_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "a_1",
          "access": "W",
          "description": "Data signal of a",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a",
              "access": "W",
              "description": "Bit 31 to 0 of a"
            }]
        },
        {
          "offset": "0x14",
          "name": "a_2",
          "access": "W",
          "description": "Data signal of a",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "a",
              "access": "W",
              "description": "Bit 63 to 32 of a"
            }]
        },
        {
          "offset": "0x1c",
          "name": "b_1",
          "access": "W",
          "description": "Data signal of b",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b",
              "access": "W",
              "description": "Bit 31 to 0 of b"
            }]
        },
        {
          "offset": "0x20",
          "name": "b_2",
          "access": "W",
          "description": "Data signal of b",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b",
              "access": "W",
              "description": "Bit 63 to 32 of b"
            }]
        },
        {
          "offset": "0x28",
          "name": "c_1",
          "access": "W",
          "description": "Data signal of c",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "c",
              "access": "W",
              "description": "Bit 31 to 0 of c"
            }]
        },
        {
          "offset": "0x2c",
          "name": "c_2",
          "access": "W",
          "description": "Data signal of c",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "c",
              "access": "W",
              "description": "Bit 63 to 32 of c"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "a"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "b"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "c"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CONTROL_BUS:m_axi_a_port:m_axi_b_port:m_axi_c_port",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_a_port": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_a_port_",
      "paramPrefix": "C_M_AXI_A_PORT_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_a_port_ARADDR",
        "m_axi_a_port_ARBURST",
        "m_axi_a_port_ARCACHE",
        "m_axi_a_port_ARID",
        "m_axi_a_port_ARLEN",
        "m_axi_a_port_ARLOCK",
        "m_axi_a_port_ARPROT",
        "m_axi_a_port_ARQOS",
        "m_axi_a_port_ARREADY",
        "m_axi_a_port_ARREGION",
        "m_axi_a_port_ARSIZE",
        "m_axi_a_port_ARUSER",
        "m_axi_a_port_ARVALID",
        "m_axi_a_port_AWADDR",
        "m_axi_a_port_AWBURST",
        "m_axi_a_port_AWCACHE",
        "m_axi_a_port_AWID",
        "m_axi_a_port_AWLEN",
        "m_axi_a_port_AWLOCK",
        "m_axi_a_port_AWPROT",
        "m_axi_a_port_AWQOS",
        "m_axi_a_port_AWREADY",
        "m_axi_a_port_AWREGION",
        "m_axi_a_port_AWSIZE",
        "m_axi_a_port_AWUSER",
        "m_axi_a_port_AWVALID",
        "m_axi_a_port_BID",
        "m_axi_a_port_BREADY",
        "m_axi_a_port_BRESP",
        "m_axi_a_port_BUSER",
        "m_axi_a_port_BVALID",
        "m_axi_a_port_RDATA",
        "m_axi_a_port_RID",
        "m_axi_a_port_RLAST",
        "m_axi_a_port_RREADY",
        "m_axi_a_port_RRESP",
        "m_axi_a_port_RUSER",
        "m_axi_a_port_RVALID",
        "m_axi_a_port_WDATA",
        "m_axi_a_port_WID",
        "m_axi_a_port_WLAST",
        "m_axi_a_port_WREADY",
        "m_axi_a_port_WSTRB",
        "m_axi_a_port_WUSER",
        "m_axi_a_port_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "a"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "a"
        }
      ]
    },
    "m_axi_b_port": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_b_port_",
      "paramPrefix": "C_M_AXI_B_PORT_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_b_port_ARADDR",
        "m_axi_b_port_ARBURST",
        "m_axi_b_port_ARCACHE",
        "m_axi_b_port_ARID",
        "m_axi_b_port_ARLEN",
        "m_axi_b_port_ARLOCK",
        "m_axi_b_port_ARPROT",
        "m_axi_b_port_ARQOS",
        "m_axi_b_port_ARREADY",
        "m_axi_b_port_ARREGION",
        "m_axi_b_port_ARSIZE",
        "m_axi_b_port_ARUSER",
        "m_axi_b_port_ARVALID",
        "m_axi_b_port_AWADDR",
        "m_axi_b_port_AWBURST",
        "m_axi_b_port_AWCACHE",
        "m_axi_b_port_AWID",
        "m_axi_b_port_AWLEN",
        "m_axi_b_port_AWLOCK",
        "m_axi_b_port_AWPROT",
        "m_axi_b_port_AWQOS",
        "m_axi_b_port_AWREADY",
        "m_axi_b_port_AWREGION",
        "m_axi_b_port_AWSIZE",
        "m_axi_b_port_AWUSER",
        "m_axi_b_port_AWVALID",
        "m_axi_b_port_BID",
        "m_axi_b_port_BREADY",
        "m_axi_b_port_BRESP",
        "m_axi_b_port_BUSER",
        "m_axi_b_port_BVALID",
        "m_axi_b_port_RDATA",
        "m_axi_b_port_RID",
        "m_axi_b_port_RLAST",
        "m_axi_b_port_RREADY",
        "m_axi_b_port_RRESP",
        "m_axi_b_port_RUSER",
        "m_axi_b_port_RVALID",
        "m_axi_b_port_WDATA",
        "m_axi_b_port_WID",
        "m_axi_b_port_WLAST",
        "m_axi_b_port_WREADY",
        "m_axi_b_port_WSTRB",
        "m_axi_b_port_WUSER",
        "m_axi_b_port_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "b"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "b"
        }
      ]
    },
    "m_axi_c_port": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_c_port_",
      "paramPrefix": "C_M_AXI_C_PORT_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_c_port_ARADDR",
        "m_axi_c_port_ARBURST",
        "m_axi_c_port_ARCACHE",
        "m_axi_c_port_ARID",
        "m_axi_c_port_ARLEN",
        "m_axi_c_port_ARLOCK",
        "m_axi_c_port_ARPROT",
        "m_axi_c_port_ARQOS",
        "m_axi_c_port_ARREADY",
        "m_axi_c_port_ARREGION",
        "m_axi_c_port_ARSIZE",
        "m_axi_c_port_ARUSER",
        "m_axi_c_port_ARVALID",
        "m_axi_c_port_AWADDR",
        "m_axi_c_port_AWBURST",
        "m_axi_c_port_AWCACHE",
        "m_axi_c_port_AWID",
        "m_axi_c_port_AWLEN",
        "m_axi_c_port_AWLOCK",
        "m_axi_c_port_AWPROT",
        "m_axi_c_port_AWQOS",
        "m_axi_c_port_AWREADY",
        "m_axi_c_port_AWREGION",
        "m_axi_c_port_AWSIZE",
        "m_axi_c_port_AWUSER",
        "m_axi_c_port_AWVALID",
        "m_axi_c_port_BID",
        "m_axi_c_port_BREADY",
        "m_axi_c_port_BRESP",
        "m_axi_c_port_BUSER",
        "m_axi_c_port_BVALID",
        "m_axi_c_port_RDATA",
        "m_axi_c_port_RID",
        "m_axi_c_port_RLAST",
        "m_axi_c_port_RREADY",
        "m_axi_c_port_RRESP",
        "m_axi_c_port_RUSER",
        "m_axi_c_port_RVALID",
        "m_axi_c_port_WDATA",
        "m_axi_c_port_WID",
        "m_axi_c_port_WLAST",
        "m_axi_c_port_WREADY",
        "m_axi_c_port_WSTRB",
        "m_axi_c_port_WUSER",
        "m_axi_c_port_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "c"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "c"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_port_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_port_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_port_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_a_port_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_port_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_a_port_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_port_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_port_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_port_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_port_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_port_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_port_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_port_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_port_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_port_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_port_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_a_port_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_port_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_port_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_port_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_port_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_port_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_port_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_a_port_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_port_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_a_port_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_port_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_port_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_a_port_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_port_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_a_port_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_port_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_a_port_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_port_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_port_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_port_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_a_port_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_port_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_port_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_port_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_a_port_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_a_port_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_a_port_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_a_port_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_a_port_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_port_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_port_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_port_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b_port_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_port_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_b_port_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b_port_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b_port_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b_port_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_port_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b_port_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_port_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_port_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_port_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_port_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_port_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_b_port_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_port_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_port_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_port_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_port_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_port_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_port_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_b_port_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_port_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_b_port_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b_port_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b_port_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_b_port_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_port_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_b_port_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_port_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_b_port_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_port_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_port_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_port_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_b_port_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_port_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_port_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_port_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_b_port_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_b_port_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_b_port_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_b_port_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_b_port_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_port_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_port_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_port_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_c_port_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_port_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_c_port_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_c_port_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_c_port_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_c_port_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_port_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_c_port_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_port_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_port_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_port_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_port_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_port_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_c_port_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_port_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_port_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_port_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_port_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_port_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_port_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_c_port_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_port_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_c_port_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_c_port_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_c_port_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_c_port_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_port_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_c_port_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_port_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_port_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_port_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_port_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_port_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_c_port_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_port_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_port_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_port_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_c_port_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_port_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_port_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_c_port_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_port_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "gemm",
      "Instances": [
        {
          "ModuleName": "gemm_Pipeline_1",
          "InstanceName": "grp_gemm_Pipeline_1_fu_1294"
        },
        {
          "ModuleName": "gemm_Pipeline_2",
          "InstanceName": "grp_gemm_Pipeline_2_fu_1309"
        },
        {
          "ModuleName": "gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2",
          "InstanceName": "grp_gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_1324"
        },
        {
          "ModuleName": "gemm_Pipeline_VITIS_LOOP_51_3",
          "InstanceName": "grp_gemm_Pipeline_VITIS_LOOP_51_3_fu_1392"
        },
        {
          "ModuleName": "gemm_Pipeline_5",
          "InstanceName": "grp_gemm_Pipeline_5_fu_1612"
        }
      ]
    },
    "Info": {
      "gemm_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gemm_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gemm_Pipeline_VITIS_LOOP_51_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gemm_Pipeline_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gemm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "gemm_Pipeline_1": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "76",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "gemm_Pipeline_2": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "76",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "gemm_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.336"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_45_1_VITIS_LOOP_46_2",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "129",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "gemm_Pipeline_VITIS_LOOP_51_3": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_51_3",
            "TripCount": "8",
            "Latency": "31",
            "PipelineII": "3",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "108",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "12534",
          "AVAIL_FF": "460800",
          "UTIL_FF": "2",
          "LUT": "11237",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "gemm_Pipeline_5": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "42",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "461",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "gemm": {
        "Latency": {
          "LatencyBest": "188",
          "LatencyAvg": "188",
          "LatencyWorst": "188",
          "PipelineII": "189",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "108",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "6",
          "FF": "18113",
          "AVAIL_FF": "460800",
          "UTIL_FF": "3",
          "LUT": "17553",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-11-30 17:26:38 +0900",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
