// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Tage_SC(
  input          clock,
  input          reset,
  input  [47:0]  io_reset_vector,
  input  [49:0]  io_in_bits_s0_pc_0,
  input  [49:0]  io_in_bits_s0_pc_1,
  input  [49:0]  io_in_bits_s0_pc_2,
  input  [49:0]  io_in_bits_s0_pc_3,
  input  [10:0]  io_in_bits_folded_hist_1_hist_17_folded_hist,
  input  [10:0]  io_in_bits_folded_hist_1_hist_16_folded_hist,
  input  [6:0]   io_in_bits_folded_hist_1_hist_15_folded_hist,
  input  [7:0]   io_in_bits_folded_hist_1_hist_14_folded_hist,
  input  [6:0]   io_in_bits_folded_hist_1_hist_9_folded_hist,
  input  [7:0]   io_in_bits_folded_hist_1_hist_8_folded_hist,
  input  [6:0]   io_in_bits_folded_hist_1_hist_7_folded_hist,
  input  [6:0]   io_in_bits_folded_hist_1_hist_5_folded_hist,
  input  [7:0]   io_in_bits_folded_hist_1_hist_4_folded_hist,
  input  [7:0]   io_in_bits_folded_hist_1_hist_3_folded_hist,
  input  [10:0]  io_in_bits_folded_hist_1_hist_1_folded_hist,
  input  [3:0]   io_in_bits_folded_hist_3_hist_12_folded_hist,
  input  [7:0]   io_in_bits_folded_hist_3_hist_11_folded_hist,
  input  [7:0]   io_in_bits_folded_hist_3_hist_2_folded_hist,
  input          io_in_bits_resp_in_0_s1_full_pred_0_br_taken_mask_0,
  input          io_in_bits_resp_in_0_s1_full_pred_0_br_taken_mask_1,
  output         io_out_s2_full_pred_0_br_taken_mask_0,
  output         io_out_s2_full_pred_0_br_taken_mask_1,
  output         io_out_s2_full_pred_1_br_taken_mask_0,
  output         io_out_s2_full_pred_1_br_taken_mask_1,
  output         io_out_s2_full_pred_2_br_taken_mask_0,
  output         io_out_s2_full_pred_2_br_taken_mask_1,
  output         io_out_s2_full_pred_3_br_taken_mask_0,
  output         io_out_s2_full_pred_3_br_taken_mask_1,
  output         io_out_s3_full_pred_0_br_taken_mask_0,
  output         io_out_s3_full_pred_0_br_taken_mask_1,
  output         io_out_s3_full_pred_1_br_taken_mask_0,
  output         io_out_s3_full_pred_1_br_taken_mask_1,
  output         io_out_s3_full_pred_2_br_taken_mask_0,
  output         io_out_s3_full_pred_2_br_taken_mask_1,
  output         io_out_s3_full_pred_3_br_taken_mask_0,
  output         io_out_s3_full_pred_3_br_taken_mask_1,
  output [259:0] io_out_last_stage_meta,
  input          io_ctrl_tage_enable,
  input          io_ctrl_sc_enable,
  input          io_s0_fire_0,
  input          io_s0_fire_1,
  input          io_s0_fire_2,
  input          io_s0_fire_3,
  input          io_s1_fire_0,
  input          io_s1_fire_1,
  input          io_s1_fire_2,
  input          io_s1_fire_3,
  input          io_s2_fire_0,
  input          io_s2_fire_1,
  input          io_s2_fire_2,
  input          io_s2_fire_3,
  output         io_s1_ready,
  input          io_update_valid,
  input  [49:0]  io_update_bits_pc,
  input          io_update_bits_ftb_entry_brSlots_0_valid,
  input          io_update_bits_ftb_entry_tailSlot_sharing,
  input          io_update_bits_ftb_entry_tailSlot_valid,
  input          io_update_bits_ftb_entry_strong_bias_0,
  input          io_update_bits_ftb_entry_strong_bias_1,
  input          io_update_bits_br_taken_mask_0,
  input          io_update_bits_br_taken_mask_1,
  input          io_update_bits_mispred_mask_0,
  input          io_update_bits_mispred_mask_1,
  input  [259:0] io_update_bits_meta,
  input  [255:0] io_update_bits_ghist,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value,
  output [5:0]   io_perf_2_value,
  input  [6:0]   boreChildrenBd_bore_array,
  input          boreChildrenBd_bore_all,
  input          boreChildrenBd_bore_req,
  output         boreChildrenBd_bore_ack,
  input          boreChildrenBd_bore_writeen,
  input  [15:0]  boreChildrenBd_bore_be,
  input  [9:0]   boreChildrenBd_bore_addr,
  input  [23:0]  boreChildrenBd_bore_indata,
  input          boreChildrenBd_bore_readen,
  input  [9:0]   boreChildrenBd_bore_addr_rd,
  output [23:0]  boreChildrenBd_bore_outdata,
  input  [6:0]   boreChildrenBd_bore_1_array,
  input          boreChildrenBd_bore_1_all,
  input          boreChildrenBd_bore_1_req,
  output         boreChildrenBd_bore_1_ack,
  input          boreChildrenBd_bore_1_writeen,
  input  [3:0]   boreChildrenBd_bore_1_be,
  input  [7:0]   boreChildrenBd_bore_1_addr,
  input  [23:0]  boreChildrenBd_bore_1_indata,
  input          boreChildrenBd_bore_1_readen,
  input  [7:0]   boreChildrenBd_bore_1_addr_rd,
  output [23:0]  boreChildrenBd_bore_1_outdata,
  input  [6:0]   boreChildrenBd_bore_2_array,
  input          boreChildrenBd_bore_2_all,
  input          boreChildrenBd_bore_2_req,
  output         boreChildrenBd_bore_2_ack,
  input          boreChildrenBd_bore_2_writeen,
  input  [3:0]   boreChildrenBd_bore_2_be,
  input  [7:0]   boreChildrenBd_bore_2_addr,
  input  [23:0]  boreChildrenBd_bore_2_indata,
  input          boreChildrenBd_bore_2_readen,
  input  [7:0]   boreChildrenBd_bore_2_addr_rd,
  output [23:0]  boreChildrenBd_bore_2_outdata,
  input  [6:0]   boreChildrenBd_bore_3_array,
  input          boreChildrenBd_bore_3_all,
  input          boreChildrenBd_bore_3_req,
  output         boreChildrenBd_bore_3_ack,
  input          boreChildrenBd_bore_3_writeen,
  input  [3:0]   boreChildrenBd_bore_3_be,
  input  [7:0]   boreChildrenBd_bore_3_addr,
  input  [23:0]  boreChildrenBd_bore_3_indata,
  input          boreChildrenBd_bore_3_readen,
  input  [7:0]   boreChildrenBd_bore_3_addr_rd,
  output [23:0]  boreChildrenBd_bore_3_outdata,
  input  [6:0]   boreChildrenBd_bore_4_array,
  input          boreChildrenBd_bore_4_all,
  input          boreChildrenBd_bore_4_req,
  output         boreChildrenBd_bore_4_ack,
  input          boreChildrenBd_bore_4_writeen,
  input  [3:0]   boreChildrenBd_bore_4_be,
  input  [7:0]   boreChildrenBd_bore_4_addr,
  input  [23:0]  boreChildrenBd_bore_4_indata,
  input          boreChildrenBd_bore_4_readen,
  input  [7:0]   boreChildrenBd_bore_4_addr_rd,
  output [23:0]  boreChildrenBd_bore_4_outdata,
  input          sigFromSrams_bore_ram_hold,
  input          sigFromSrams_bore_ram_bypass,
  input          sigFromSrams_bore_ram_bp_clken,
  input          sigFromSrams_bore_ram_aux_clk,
  input          sigFromSrams_bore_ram_aux_ckbp,
  input          sigFromSrams_bore_ram_mcp_hold,
  input          sigFromSrams_bore_cgen,
  input          sigFromSrams_bore_1_ram_hold,
  input          sigFromSrams_bore_1_ram_bypass,
  input          sigFromSrams_bore_1_ram_bp_clken,
  input          sigFromSrams_bore_1_ram_aux_clk,
  input          sigFromSrams_bore_1_ram_aux_ckbp,
  input          sigFromSrams_bore_1_ram_mcp_hold,
  input          sigFromSrams_bore_1_cgen,
  input          sigFromSrams_bore_2_ram_hold,
  input          sigFromSrams_bore_2_ram_bypass,
  input          sigFromSrams_bore_2_ram_bp_clken,
  input          sigFromSrams_bore_2_ram_aux_clk,
  input          sigFromSrams_bore_2_ram_aux_ckbp,
  input          sigFromSrams_bore_2_ram_mcp_hold,
  input          sigFromSrams_bore_2_cgen,
  input          sigFromSrams_bore_3_ram_hold,
  input          sigFromSrams_bore_3_ram_bypass,
  input          sigFromSrams_bore_3_ram_bp_clken,
  input          sigFromSrams_bore_3_ram_aux_clk,
  input          sigFromSrams_bore_3_ram_aux_ckbp,
  input          sigFromSrams_bore_3_ram_mcp_hold,
  input          sigFromSrams_bore_3_cgen,
  input          sigFromSrams_bore_4_ram_hold,
  input          sigFromSrams_bore_4_ram_bypass,
  input          sigFromSrams_bore_4_ram_bp_clken,
  input          sigFromSrams_bore_4_ram_aux_clk,
  input          sigFromSrams_bore_4_ram_aux_ckbp,
  input          sigFromSrams_bore_4_ram_mcp_hold,
  input          sigFromSrams_bore_4_cgen,
  input          sigFromSrams_bore_5_ram_hold,
  input          sigFromSrams_bore_5_ram_bypass,
  input          sigFromSrams_bore_5_ram_bp_clken,
  input          sigFromSrams_bore_5_ram_aux_clk,
  input          sigFromSrams_bore_5_ram_aux_ckbp,
  input          sigFromSrams_bore_5_ram_mcp_hold,
  input          sigFromSrams_bore_5_cgen,
  input          sigFromSrams_bore_6_ram_hold,
  input          sigFromSrams_bore_6_ram_bypass,
  input          sigFromSrams_bore_6_ram_bp_clken,
  input          sigFromSrams_bore_6_ram_aux_clk,
  input          sigFromSrams_bore_6_ram_aux_ckbp,
  input          sigFromSrams_bore_6_ram_mcp_hold,
  input          sigFromSrams_bore_6_cgen,
  input          sigFromSrams_bore_7_ram_hold,
  input          sigFromSrams_bore_7_ram_bypass,
  input          sigFromSrams_bore_7_ram_bp_clken,
  input          sigFromSrams_bore_7_ram_aux_clk,
  input          sigFromSrams_bore_7_ram_aux_ckbp,
  input          sigFromSrams_bore_7_ram_mcp_hold,
  input          sigFromSrams_bore_7_cgen,
  input          sigFromSrams_bore_8_ram_hold,
  input          sigFromSrams_bore_8_ram_bypass,
  input          sigFromSrams_bore_8_ram_bp_clken,
  input          sigFromSrams_bore_8_ram_aux_clk,
  input          sigFromSrams_bore_8_ram_aux_ckbp,
  input          sigFromSrams_bore_8_ram_mcp_hold,
  input          sigFromSrams_bore_8_cgen,
  input          sigFromSrams_bore_9_ram_hold,
  input          sigFromSrams_bore_9_ram_bypass,
  input          sigFromSrams_bore_9_ram_bp_clken,
  input          sigFromSrams_bore_9_ram_aux_clk,
  input          sigFromSrams_bore_9_ram_aux_ckbp,
  input          sigFromSrams_bore_9_ram_mcp_hold,
  input          sigFromSrams_bore_9_cgen,
  input          sigFromSrams_bore_10_ram_hold,
  input          sigFromSrams_bore_10_ram_bypass,
  input          sigFromSrams_bore_10_ram_bp_clken,
  input          sigFromSrams_bore_10_ram_aux_clk,
  input          sigFromSrams_bore_10_ram_aux_ckbp,
  input          sigFromSrams_bore_10_ram_mcp_hold,
  input          sigFromSrams_bore_10_cgen,
  input          sigFromSrams_bore_11_ram_hold,
  input          sigFromSrams_bore_11_ram_bypass,
  input          sigFromSrams_bore_11_ram_bp_clken,
  input          sigFromSrams_bore_11_ram_aux_clk,
  input          sigFromSrams_bore_11_ram_aux_ckbp,
  input          sigFromSrams_bore_11_ram_mcp_hold,
  input          sigFromSrams_bore_11_cgen,
  input          sigFromSrams_bore_12_ram_hold,
  input          sigFromSrams_bore_12_ram_bypass,
  input          sigFromSrams_bore_12_ram_bp_clken,
  input          sigFromSrams_bore_12_ram_aux_clk,
  input          sigFromSrams_bore_12_ram_aux_ckbp,
  input          sigFromSrams_bore_12_ram_mcp_hold,
  input          sigFromSrams_bore_12_cgen,
  input          sigFromSrams_bore_13_ram_hold,
  input          sigFromSrams_bore_13_ram_bypass,
  input          sigFromSrams_bore_13_ram_bp_clken,
  input          sigFromSrams_bore_13_ram_aux_clk,
  input          sigFromSrams_bore_13_ram_aux_ckbp,
  input          sigFromSrams_bore_13_ram_mcp_hold,
  input          sigFromSrams_bore_13_cgen,
  input          sigFromSrams_bore_14_ram_hold,
  input          sigFromSrams_bore_14_ram_bypass,
  input          sigFromSrams_bore_14_ram_bp_clken,
  input          sigFromSrams_bore_14_ram_aux_clk,
  input          sigFromSrams_bore_14_ram_aux_ckbp,
  input          sigFromSrams_bore_14_ram_mcp_hold,
  input          sigFromSrams_bore_14_cgen,
  input          sigFromSrams_bore_15_ram_hold,
  input          sigFromSrams_bore_15_ram_bypass,
  input          sigFromSrams_bore_15_ram_bp_clken,
  input          sigFromSrams_bore_15_ram_aux_clk,
  input          sigFromSrams_bore_15_ram_aux_ckbp,
  input          sigFromSrams_bore_15_ram_mcp_hold,
  input          sigFromSrams_bore_15_cgen,
  input          sigFromSrams_bore_16_ram_hold,
  input          sigFromSrams_bore_16_ram_bypass,
  input          sigFromSrams_bore_16_ram_bp_clken,
  input          sigFromSrams_bore_16_ram_aux_clk,
  input          sigFromSrams_bore_16_ram_aux_ckbp,
  input          sigFromSrams_bore_16_ram_mcp_hold,
  input          sigFromSrams_bore_16_cgen,
  input          sigFromSrams_bore_17_ram_hold,
  input          sigFromSrams_bore_17_ram_bypass,
  input          sigFromSrams_bore_17_ram_bp_clken,
  input          sigFromSrams_bore_17_ram_aux_clk,
  input          sigFromSrams_bore_17_ram_aux_ckbp,
  input          sigFromSrams_bore_17_ram_mcp_hold,
  input          sigFromSrams_bore_17_cgen,
  input          sigFromSrams_bore_18_ram_hold,
  input          sigFromSrams_bore_18_ram_bypass,
  input          sigFromSrams_bore_18_ram_bp_clken,
  input          sigFromSrams_bore_18_ram_aux_clk,
  input          sigFromSrams_bore_18_ram_aux_ckbp,
  input          sigFromSrams_bore_18_ram_mcp_hold,
  input          sigFromSrams_bore_18_cgen,
  input          sigFromSrams_bore_19_ram_hold,
  input          sigFromSrams_bore_19_ram_bypass,
  input          sigFromSrams_bore_19_ram_bp_clken,
  input          sigFromSrams_bore_19_ram_aux_clk,
  input          sigFromSrams_bore_19_ram_aux_ckbp,
  input          sigFromSrams_bore_19_ram_mcp_hold,
  input          sigFromSrams_bore_19_cgen,
  input          sigFromSrams_bore_20_ram_hold,
  input          sigFromSrams_bore_20_ram_bypass,
  input          sigFromSrams_bore_20_ram_bp_clken,
  input          sigFromSrams_bore_20_ram_aux_clk,
  input          sigFromSrams_bore_20_ram_aux_ckbp,
  input          sigFromSrams_bore_20_ram_mcp_hold,
  input          sigFromSrams_bore_20_cgen,
  input          sigFromSrams_bore_21_ram_hold,
  input          sigFromSrams_bore_21_ram_bypass,
  input          sigFromSrams_bore_21_ram_bp_clken,
  input          sigFromSrams_bore_21_ram_aux_clk,
  input          sigFromSrams_bore_21_ram_aux_ckbp,
  input          sigFromSrams_bore_21_ram_mcp_hold,
  input          sigFromSrams_bore_21_cgen,
  input          sigFromSrams_bore_22_ram_hold,
  input          sigFromSrams_bore_22_ram_bypass,
  input          sigFromSrams_bore_22_ram_bp_clken,
  input          sigFromSrams_bore_22_ram_aux_clk,
  input          sigFromSrams_bore_22_ram_aux_ckbp,
  input          sigFromSrams_bore_22_ram_mcp_hold,
  input          sigFromSrams_bore_22_cgen,
  input          sigFromSrams_bore_23_ram_hold,
  input          sigFromSrams_bore_23_ram_bypass,
  input          sigFromSrams_bore_23_ram_bp_clken,
  input          sigFromSrams_bore_23_ram_aux_clk,
  input          sigFromSrams_bore_23_ram_aux_ckbp,
  input          sigFromSrams_bore_23_ram_mcp_hold,
  input          sigFromSrams_bore_23_cgen,
  input          sigFromSrams_bore_24_ram_hold,
  input          sigFromSrams_bore_24_ram_bypass,
  input          sigFromSrams_bore_24_ram_bp_clken,
  input          sigFromSrams_bore_24_ram_aux_clk,
  input          sigFromSrams_bore_24_ram_aux_ckbp,
  input          sigFromSrams_bore_24_ram_mcp_hold,
  input          sigFromSrams_bore_24_cgen,
  input          sigFromSrams_bore_25_ram_hold,
  input          sigFromSrams_bore_25_ram_bypass,
  input          sigFromSrams_bore_25_ram_bp_clken,
  input          sigFromSrams_bore_25_ram_aux_clk,
  input          sigFromSrams_bore_25_ram_aux_ckbp,
  input          sigFromSrams_bore_25_ram_mcp_hold,
  input          sigFromSrams_bore_25_cgen,
  input          sigFromSrams_bore_26_ram_hold,
  input          sigFromSrams_bore_26_ram_bypass,
  input          sigFromSrams_bore_26_ram_bp_clken,
  input          sigFromSrams_bore_26_ram_aux_clk,
  input          sigFromSrams_bore_26_ram_aux_ckbp,
  input          sigFromSrams_bore_26_ram_mcp_hold,
  input          sigFromSrams_bore_26_cgen,
  input          sigFromSrams_bore_27_ram_hold,
  input          sigFromSrams_bore_27_ram_bypass,
  input          sigFromSrams_bore_27_ram_bp_clken,
  input          sigFromSrams_bore_27_ram_aux_clk,
  input          sigFromSrams_bore_27_ram_aux_ckbp,
  input          sigFromSrams_bore_27_ram_mcp_hold,
  input          sigFromSrams_bore_27_cgen,
  input          sigFromSrams_bore_28_ram_hold,
  input          sigFromSrams_bore_28_ram_bypass,
  input          sigFromSrams_bore_28_ram_bp_clken,
  input          sigFromSrams_bore_28_ram_aux_clk,
  input          sigFromSrams_bore_28_ram_aux_ckbp,
  input          sigFromSrams_bore_28_ram_mcp_hold,
  input          sigFromSrams_bore_28_cgen,
  input          sigFromSrams_bore_29_ram_hold,
  input          sigFromSrams_bore_29_ram_bypass,
  input          sigFromSrams_bore_29_ram_bp_clken,
  input          sigFromSrams_bore_29_ram_aux_clk,
  input          sigFromSrams_bore_29_ram_aux_ckbp,
  input          sigFromSrams_bore_29_ram_mcp_hold,
  input          sigFromSrams_bore_29_cgen,
  input          sigFromSrams_bore_30_ram_hold,
  input          sigFromSrams_bore_30_ram_bypass,
  input          sigFromSrams_bore_30_ram_bp_clken,
  input          sigFromSrams_bore_30_ram_aux_clk,
  input          sigFromSrams_bore_30_ram_aux_ckbp,
  input          sigFromSrams_bore_30_ram_mcp_hold,
  input          sigFromSrams_bore_30_cgen,
  input          sigFromSrams_bore_31_ram_hold,
  input          sigFromSrams_bore_31_ram_bypass,
  input          sigFromSrams_bore_31_ram_bp_clken,
  input          sigFromSrams_bore_31_ram_aux_clk,
  input          sigFromSrams_bore_31_ram_aux_ckbp,
  input          sigFromSrams_bore_31_ram_mcp_hold,
  input          sigFromSrams_bore_31_cgen
);

  wire [23:0]  bd_outdata;
  wire         bd_ack;
  wire [7:0]   childBd_23_rdata;
  wire [7:0]   childBd_22_rdata;
  wire [7:0]   childBd_21_rdata;
  wire [7:0]   childBd_20_rdata;
  wire [23:0]  childBd_19_rdata;
  wire [23:0]  childBd_18_rdata;
  wire [23:0]  childBd_17_rdata;
  wire [23:0]  childBd_16_rdata;
  wire [15:0]  childBd_15_rdata;
  wire [23:0]  childBd_14_rdata;
  wire [23:0]  childBd_13_rdata;
  wire [23:0]  childBd_12_rdata;
  wire [23:0]  childBd_11_rdata;
  wire [15:0]  childBd_10_rdata;
  wire [23:0]  childBd_9_rdata;
  wire [23:0]  childBd_8_rdata;
  wire [23:0]  childBd_7_rdata;
  wire [23:0]  childBd_6_rdata;
  wire [15:0]  childBd_5_rdata;
  wire [23:0]  childBd_4_rdata;
  wire [23:0]  childBd_3_rdata;
  wire [23:0]  childBd_2_rdata;
  wire [23:0]  childBd_1_rdata;
  wire [15:0]  childBd_rdata;
  reg  [5:0]   r_5_3;
  reg  [5:0]   r_5_2;
  reg  [5:0]   r_5_1;
  reg  [5:0]   r_5_0;
  reg          resp_meta_scMeta_scPreds_1_r;
  reg  [5:0]   r_4_3;
  reg  [5:0]   r_4_2;
  reg  [5:0]   r_4_1;
  reg  [5:0]   r_4_0;
  reg          resp_meta_scMeta_scPreds_0_r;
  reg  [1:0]   resp_meta_basecnts_1_r;
  reg          resp_meta_altUsed_1_r;
  reg  [3:0]   resp_meta_allocates_1_r;
  reg          resp_meta_providerResps_1_r_u;
  reg  [2:0]   resp_meta_providerResps_1_r_ctr;
  reg  [1:0]   resp_meta_providers_1_bits_r;
  reg          resp_meta_providers_1_valid_r;
  reg  [1:0]   resp_meta_basecnts_0_r;
  reg          resp_meta_altUsed_0_r;
  reg  [3:0]   resp_meta_allocates_0_r;
  reg          resp_meta_providerResps_0_r_u;
  reg  [2:0]   resp_meta_providerResps_0_r_ctr;
  reg  [1:0]   resp_meta_providers_0_bits_r;
  reg          resp_meta_providers_0_valid_r;
  wire [5:0]   _scTables_3_io_resp_ctrs_0_0;
  wire [5:0]   _scTables_3_io_resp_ctrs_0_1;
  wire [5:0]   _scTables_3_io_resp_ctrs_1_0;
  wire [5:0]   _scTables_3_io_resp_ctrs_1_1;
  wire [5:0]   _scTables_2_io_resp_ctrs_0_0;
  wire [5:0]   _scTables_2_io_resp_ctrs_0_1;
  wire [5:0]   _scTables_2_io_resp_ctrs_1_0;
  wire [5:0]   _scTables_2_io_resp_ctrs_1_1;
  wire [5:0]   _scTables_1_io_resp_ctrs_0_0;
  wire [5:0]   _scTables_1_io_resp_ctrs_0_1;
  wire [5:0]   _scTables_1_io_resp_ctrs_1_0;
  wire [5:0]   _scTables_1_io_resp_ctrs_1_1;
  wire [5:0]   _scTables_0_io_resp_ctrs_0_0;
  wire [5:0]   _scTables_0_io_resp_ctrs_0_1;
  wire [5:0]   _scTables_0_io_resp_ctrs_1_0;
  wire [5:0]   _scTables_0_io_resp_ctrs_1_1;
  wire         _allocLFSR_prng_1_io_out_0;
  wire         _allocLFSR_prng_1_io_out_1;
  wire         _allocLFSR_prng_1_io_out_2;
  wire         _allocLFSR_prng_io_out_0;
  wire         _allocLFSR_prng_io_out_1;
  wire         _allocLFSR_prng_io_out_2;
  wire         _bt_io_req_ready;
  wire [1:0]   _bt_io_s1_cnt_0;
  wire [1:0]   _bt_io_s1_cnt_1;
  wire         _bt_io_s1_resp_valid;
  wire         _tables_3_io_req_ready;
  wire         _tables_3_io_resps_0_valid;
  wire [2:0]   _tables_3_io_resps_0_bits_ctr;
  wire         _tables_3_io_resps_0_bits_u;
  wire         _tables_3_io_resps_0_bits_unconf;
  wire         _tables_3_io_resps_1_valid;
  wire [2:0]   _tables_3_io_resps_1_bits_ctr;
  wire         _tables_3_io_resps_1_bits_u;
  wire         _tables_3_io_resps_1_bits_unconf;
  wire         _tables_2_io_req_ready;
  wire         _tables_2_io_resps_0_valid;
  wire [2:0]   _tables_2_io_resps_0_bits_ctr;
  wire         _tables_2_io_resps_0_bits_u;
  wire         _tables_2_io_resps_0_bits_unconf;
  wire         _tables_2_io_resps_1_valid;
  wire [2:0]   _tables_2_io_resps_1_bits_ctr;
  wire         _tables_2_io_resps_1_bits_u;
  wire         _tables_2_io_resps_1_bits_unconf;
  wire         _tables_1_io_req_ready;
  wire         _tables_1_io_resps_0_valid;
  wire [2:0]   _tables_1_io_resps_0_bits_ctr;
  wire         _tables_1_io_resps_0_bits_u;
  wire         _tables_1_io_resps_0_bits_unconf;
  wire         _tables_1_io_resps_1_valid;
  wire [2:0]   _tables_1_io_resps_1_bits_ctr;
  wire         _tables_1_io_resps_1_bits_u;
  wire         _tables_1_io_resps_1_bits_unconf;
  wire         _tables_0_io_req_ready;
  wire         _tables_0_io_resps_0_valid;
  wire [2:0]   _tables_0_io_resps_0_bits_ctr;
  wire         _tables_0_io_resps_0_bits_u;
  wire         _tables_0_io_resps_0_bits_unconf;
  wire         _tables_0_io_resps_1_valid;
  wire [2:0]   _tables_0_io_resps_1_bits_ctr;
  wire         _tables_0_io_resps_1_bits_u;
  wire         _tables_0_io_resps_1_bits_unconf;
  wire [6:0]   bd_array = boreChildrenBd_bore_array;
  wire         bd_all = boreChildrenBd_bore_all;
  wire         bd_req = boreChildrenBd_bore_req;
  wire         bd_writeen = boreChildrenBd_bore_writeen;
  wire [15:0]  bd_be = boreChildrenBd_bore_be;
  wire [9:0]   bd_addr = boreChildrenBd_bore_addr;
  wire [23:0]  bd_indata = boreChildrenBd_bore_indata;
  wire         bd_readen = boreChildrenBd_bore_readen;
  wire [9:0]   bd_addr_rd = boreChildrenBd_bore_addr_rd;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_2 = 1'h1;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_1_2 = 1'h1;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_2_2 = 1'h1;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_3_2 = 1'h1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_2 = 1'h1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_1_2 = 1'h1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_2_2 = 1'h1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_3_2 = 1'h1;
  reg          modified_reset;
  reg  [49:0]  s1_pc_dup_0;
  reg  [49:0]  s1_pc_dup_1;
  reg  [49:0]  s1_pc_dup_2;
  reg  [49:0]  s1_pc_dup_3;
  reg  [25:0]  s2_pc_dup_s2_pc_seg_0_value;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_1_value;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_2_value;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_0 =
    s2_pc_dup_s2_pc_seg_0_value != s1_pc_dup_0[49:24];
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_1 =
    s2_pc_dup_s2_pc_seg_1_value != s1_pc_dup_0[23:12];
  wire [49:0]  s2_pc_dup_debug_s2_pc_addr =
    {s2_pc_dup_s2_pc_seg_0_value,
     s2_pc_dup_s2_pc_seg_1_value,
     s2_pc_dup_s2_pc_seg_2_value};
  reg  [25:0]  s2_pc_dup_s2_pc_seg_0_value_1;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_1_value_1;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_2_value_1;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_1_0 =
    s2_pc_dup_s2_pc_seg_0_value_1 != s1_pc_dup_1[49:24];
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_1_1 =
    s2_pc_dup_s2_pc_seg_1_value_1 != s1_pc_dup_1[23:12];
  wire [49:0]  s2_pc_dup_debug_s2_pc_addr_1 =
    {s2_pc_dup_s2_pc_seg_0_value_1,
     s2_pc_dup_s2_pc_seg_1_value_1,
     s2_pc_dup_s2_pc_seg_2_value_1};
  reg  [25:0]  s2_pc_dup_s2_pc_seg_0_value_2;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_1_value_2;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_2_value_2;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_2_0 =
    s2_pc_dup_s2_pc_seg_0_value_2 != s1_pc_dup_2[49:24];
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_2_1 =
    s2_pc_dup_s2_pc_seg_1_value_2 != s1_pc_dup_2[23:12];
  wire [49:0]  s2_pc_dup_debug_s2_pc_addr_2 =
    {s2_pc_dup_s2_pc_seg_0_value_2,
     s2_pc_dup_s2_pc_seg_1_value_2,
     s2_pc_dup_s2_pc_seg_2_value_2};
  reg  [25:0]  s2_pc_dup_s2_pc_seg_0_value_3;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_1_value_3;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_2_value_3;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_3_0 =
    s2_pc_dup_s2_pc_seg_0_value_3 != s1_pc_dup_3[49:24];
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_3_1 =
    s2_pc_dup_s2_pc_seg_1_value_3 != s1_pc_dup_3[23:12];
  wire [49:0]  s2_pc_dup_debug_s2_pc_addr_3 =
    {s2_pc_dup_s2_pc_seg_0_value_3,
     s2_pc_dup_s2_pc_seg_1_value_3,
     s2_pc_dup_s2_pc_seg_2_value_3};
  reg  [25:0]  s3_pc_dup_s3_pc_seg_0_value;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_1_value;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_2_value;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_0 =
    s3_pc_dup_s3_pc_seg_0_value != s2_pc_dup_s2_pc_seg_0_value;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_1 =
    s3_pc_dup_s3_pc_seg_1_value != s2_pc_dup_s2_pc_seg_1_value;
  wire [49:0]  s3_pc_dup_debug_s3_pc_addr =
    {s3_pc_dup_s3_pc_seg_0_value,
     s3_pc_dup_s3_pc_seg_1_value,
     s3_pc_dup_s3_pc_seg_2_value};
  reg  [25:0]  s3_pc_dup_s3_pc_seg_0_value_1;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_1_value_1;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_2_value_1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_1_0 =
    s3_pc_dup_s3_pc_seg_0_value_1 != s2_pc_dup_s2_pc_seg_0_value_1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_1_1 =
    s3_pc_dup_s3_pc_seg_1_value_1 != s2_pc_dup_s2_pc_seg_1_value_1;
  wire [49:0]  s3_pc_dup_debug_s3_pc_addr_1 =
    {s3_pc_dup_s3_pc_seg_0_value_1,
     s3_pc_dup_s3_pc_seg_1_value_1,
     s3_pc_dup_s3_pc_seg_2_value_1};
  reg  [25:0]  s3_pc_dup_s3_pc_seg_0_value_2;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_1_value_2;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_2_value_2;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_2_0 =
    s3_pc_dup_s3_pc_seg_0_value_2 != s2_pc_dup_s2_pc_seg_0_value_2;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_2_1 =
    s3_pc_dup_s3_pc_seg_1_value_2 != s2_pc_dup_s2_pc_seg_1_value_2;
  wire [49:0]  s3_pc_dup_debug_s3_pc_addr_2 =
    {s3_pc_dup_s3_pc_seg_0_value_2,
     s3_pc_dup_s3_pc_seg_1_value_2,
     s3_pc_dup_s3_pc_seg_2_value_2};
  reg  [25:0]  s3_pc_dup_s3_pc_seg_0_value_3;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_1_value_3;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_2_value_3;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_3_0 =
    s3_pc_dup_s3_pc_seg_0_value_3 != s2_pc_dup_s2_pc_seg_0_value_3;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_3_1 =
    s3_pc_dup_s3_pc_seg_1_value_3 != s2_pc_dup_s2_pc_seg_1_value_3;
  wire [49:0]  s3_pc_dup_debug_s3_pc_addr_3 =
    {s3_pc_dup_s3_pc_seg_0_value_3,
     s3_pc_dup_s3_pc_seg_1_value_3,
     s3_pc_dup_s3_pc_seg_2_value_3};
  reg  [6:0]   bankTickCtrDistanceToTops_0;
  reg  [6:0]   bankTickCtrDistanceToTops_1;
  reg  [6:0]   bankTickCtrs_0;
  reg  [6:0]   bankTickCtrs_1;
  reg  [3:0]   useAltOnNaCtrs_0_0;
  reg  [3:0]   useAltOnNaCtrs_0_1;
  reg  [3:0]   useAltOnNaCtrs_0_2;
  reg  [3:0]   useAltOnNaCtrs_0_3;
  reg  [3:0]   useAltOnNaCtrs_0_4;
  reg  [3:0]   useAltOnNaCtrs_0_5;
  reg  [3:0]   useAltOnNaCtrs_0_6;
  reg  [3:0]   useAltOnNaCtrs_0_7;
  reg  [3:0]   useAltOnNaCtrs_0_8;
  reg  [3:0]   useAltOnNaCtrs_0_9;
  reg  [3:0]   useAltOnNaCtrs_0_10;
  reg  [3:0]   useAltOnNaCtrs_0_11;
  reg  [3:0]   useAltOnNaCtrs_0_12;
  reg  [3:0]   useAltOnNaCtrs_0_13;
  reg  [3:0]   useAltOnNaCtrs_0_14;
  reg  [3:0]   useAltOnNaCtrs_0_15;
  reg  [3:0]   useAltOnNaCtrs_0_16;
  reg  [3:0]   useAltOnNaCtrs_0_17;
  reg  [3:0]   useAltOnNaCtrs_0_18;
  reg  [3:0]   useAltOnNaCtrs_0_19;
  reg  [3:0]   useAltOnNaCtrs_0_20;
  reg  [3:0]   useAltOnNaCtrs_0_21;
  reg  [3:0]   useAltOnNaCtrs_0_22;
  reg  [3:0]   useAltOnNaCtrs_0_23;
  reg  [3:0]   useAltOnNaCtrs_0_24;
  reg  [3:0]   useAltOnNaCtrs_0_25;
  reg  [3:0]   useAltOnNaCtrs_0_26;
  reg  [3:0]   useAltOnNaCtrs_0_27;
  reg  [3:0]   useAltOnNaCtrs_0_28;
  reg  [3:0]   useAltOnNaCtrs_0_29;
  reg  [3:0]   useAltOnNaCtrs_0_30;
  reg  [3:0]   useAltOnNaCtrs_0_31;
  reg  [3:0]   useAltOnNaCtrs_0_32;
  reg  [3:0]   useAltOnNaCtrs_0_33;
  reg  [3:0]   useAltOnNaCtrs_0_34;
  reg  [3:0]   useAltOnNaCtrs_0_35;
  reg  [3:0]   useAltOnNaCtrs_0_36;
  reg  [3:0]   useAltOnNaCtrs_0_37;
  reg  [3:0]   useAltOnNaCtrs_0_38;
  reg  [3:0]   useAltOnNaCtrs_0_39;
  reg  [3:0]   useAltOnNaCtrs_0_40;
  reg  [3:0]   useAltOnNaCtrs_0_41;
  reg  [3:0]   useAltOnNaCtrs_0_42;
  reg  [3:0]   useAltOnNaCtrs_0_43;
  reg  [3:0]   useAltOnNaCtrs_0_44;
  reg  [3:0]   useAltOnNaCtrs_0_45;
  reg  [3:0]   useAltOnNaCtrs_0_46;
  reg  [3:0]   useAltOnNaCtrs_0_47;
  reg  [3:0]   useAltOnNaCtrs_0_48;
  reg  [3:0]   useAltOnNaCtrs_0_49;
  reg  [3:0]   useAltOnNaCtrs_0_50;
  reg  [3:0]   useAltOnNaCtrs_0_51;
  reg  [3:0]   useAltOnNaCtrs_0_52;
  reg  [3:0]   useAltOnNaCtrs_0_53;
  reg  [3:0]   useAltOnNaCtrs_0_54;
  reg  [3:0]   useAltOnNaCtrs_0_55;
  reg  [3:0]   useAltOnNaCtrs_0_56;
  reg  [3:0]   useAltOnNaCtrs_0_57;
  reg  [3:0]   useAltOnNaCtrs_0_58;
  reg  [3:0]   useAltOnNaCtrs_0_59;
  reg  [3:0]   useAltOnNaCtrs_0_60;
  reg  [3:0]   useAltOnNaCtrs_0_61;
  reg  [3:0]   useAltOnNaCtrs_0_62;
  reg  [3:0]   useAltOnNaCtrs_0_63;
  reg  [3:0]   useAltOnNaCtrs_0_64;
  reg  [3:0]   useAltOnNaCtrs_0_65;
  reg  [3:0]   useAltOnNaCtrs_0_66;
  reg  [3:0]   useAltOnNaCtrs_0_67;
  reg  [3:0]   useAltOnNaCtrs_0_68;
  reg  [3:0]   useAltOnNaCtrs_0_69;
  reg  [3:0]   useAltOnNaCtrs_0_70;
  reg  [3:0]   useAltOnNaCtrs_0_71;
  reg  [3:0]   useAltOnNaCtrs_0_72;
  reg  [3:0]   useAltOnNaCtrs_0_73;
  reg  [3:0]   useAltOnNaCtrs_0_74;
  reg  [3:0]   useAltOnNaCtrs_0_75;
  reg  [3:0]   useAltOnNaCtrs_0_76;
  reg  [3:0]   useAltOnNaCtrs_0_77;
  reg  [3:0]   useAltOnNaCtrs_0_78;
  reg  [3:0]   useAltOnNaCtrs_0_79;
  reg  [3:0]   useAltOnNaCtrs_0_80;
  reg  [3:0]   useAltOnNaCtrs_0_81;
  reg  [3:0]   useAltOnNaCtrs_0_82;
  reg  [3:0]   useAltOnNaCtrs_0_83;
  reg  [3:0]   useAltOnNaCtrs_0_84;
  reg  [3:0]   useAltOnNaCtrs_0_85;
  reg  [3:0]   useAltOnNaCtrs_0_86;
  reg  [3:0]   useAltOnNaCtrs_0_87;
  reg  [3:0]   useAltOnNaCtrs_0_88;
  reg  [3:0]   useAltOnNaCtrs_0_89;
  reg  [3:0]   useAltOnNaCtrs_0_90;
  reg  [3:0]   useAltOnNaCtrs_0_91;
  reg  [3:0]   useAltOnNaCtrs_0_92;
  reg  [3:0]   useAltOnNaCtrs_0_93;
  reg  [3:0]   useAltOnNaCtrs_0_94;
  reg  [3:0]   useAltOnNaCtrs_0_95;
  reg  [3:0]   useAltOnNaCtrs_0_96;
  reg  [3:0]   useAltOnNaCtrs_0_97;
  reg  [3:0]   useAltOnNaCtrs_0_98;
  reg  [3:0]   useAltOnNaCtrs_0_99;
  reg  [3:0]   useAltOnNaCtrs_0_100;
  reg  [3:0]   useAltOnNaCtrs_0_101;
  reg  [3:0]   useAltOnNaCtrs_0_102;
  reg  [3:0]   useAltOnNaCtrs_0_103;
  reg  [3:0]   useAltOnNaCtrs_0_104;
  reg  [3:0]   useAltOnNaCtrs_0_105;
  reg  [3:0]   useAltOnNaCtrs_0_106;
  reg  [3:0]   useAltOnNaCtrs_0_107;
  reg  [3:0]   useAltOnNaCtrs_0_108;
  reg  [3:0]   useAltOnNaCtrs_0_109;
  reg  [3:0]   useAltOnNaCtrs_0_110;
  reg  [3:0]   useAltOnNaCtrs_0_111;
  reg  [3:0]   useAltOnNaCtrs_0_112;
  reg  [3:0]   useAltOnNaCtrs_0_113;
  reg  [3:0]   useAltOnNaCtrs_0_114;
  reg  [3:0]   useAltOnNaCtrs_0_115;
  reg  [3:0]   useAltOnNaCtrs_0_116;
  reg  [3:0]   useAltOnNaCtrs_0_117;
  reg  [3:0]   useAltOnNaCtrs_0_118;
  reg  [3:0]   useAltOnNaCtrs_0_119;
  reg  [3:0]   useAltOnNaCtrs_0_120;
  reg  [3:0]   useAltOnNaCtrs_0_121;
  reg  [3:0]   useAltOnNaCtrs_0_122;
  reg  [3:0]   useAltOnNaCtrs_0_123;
  reg  [3:0]   useAltOnNaCtrs_0_124;
  reg  [3:0]   useAltOnNaCtrs_0_125;
  reg  [3:0]   useAltOnNaCtrs_0_126;
  reg  [3:0]   useAltOnNaCtrs_0_127;
  reg  [3:0]   useAltOnNaCtrs_1_0;
  reg  [3:0]   useAltOnNaCtrs_1_1;
  reg  [3:0]   useAltOnNaCtrs_1_2;
  reg  [3:0]   useAltOnNaCtrs_1_3;
  reg  [3:0]   useAltOnNaCtrs_1_4;
  reg  [3:0]   useAltOnNaCtrs_1_5;
  reg  [3:0]   useAltOnNaCtrs_1_6;
  reg  [3:0]   useAltOnNaCtrs_1_7;
  reg  [3:0]   useAltOnNaCtrs_1_8;
  reg  [3:0]   useAltOnNaCtrs_1_9;
  reg  [3:0]   useAltOnNaCtrs_1_10;
  reg  [3:0]   useAltOnNaCtrs_1_11;
  reg  [3:0]   useAltOnNaCtrs_1_12;
  reg  [3:0]   useAltOnNaCtrs_1_13;
  reg  [3:0]   useAltOnNaCtrs_1_14;
  reg  [3:0]   useAltOnNaCtrs_1_15;
  reg  [3:0]   useAltOnNaCtrs_1_16;
  reg  [3:0]   useAltOnNaCtrs_1_17;
  reg  [3:0]   useAltOnNaCtrs_1_18;
  reg  [3:0]   useAltOnNaCtrs_1_19;
  reg  [3:0]   useAltOnNaCtrs_1_20;
  reg  [3:0]   useAltOnNaCtrs_1_21;
  reg  [3:0]   useAltOnNaCtrs_1_22;
  reg  [3:0]   useAltOnNaCtrs_1_23;
  reg  [3:0]   useAltOnNaCtrs_1_24;
  reg  [3:0]   useAltOnNaCtrs_1_25;
  reg  [3:0]   useAltOnNaCtrs_1_26;
  reg  [3:0]   useAltOnNaCtrs_1_27;
  reg  [3:0]   useAltOnNaCtrs_1_28;
  reg  [3:0]   useAltOnNaCtrs_1_29;
  reg  [3:0]   useAltOnNaCtrs_1_30;
  reg  [3:0]   useAltOnNaCtrs_1_31;
  reg  [3:0]   useAltOnNaCtrs_1_32;
  reg  [3:0]   useAltOnNaCtrs_1_33;
  reg  [3:0]   useAltOnNaCtrs_1_34;
  reg  [3:0]   useAltOnNaCtrs_1_35;
  reg  [3:0]   useAltOnNaCtrs_1_36;
  reg  [3:0]   useAltOnNaCtrs_1_37;
  reg  [3:0]   useAltOnNaCtrs_1_38;
  reg  [3:0]   useAltOnNaCtrs_1_39;
  reg  [3:0]   useAltOnNaCtrs_1_40;
  reg  [3:0]   useAltOnNaCtrs_1_41;
  reg  [3:0]   useAltOnNaCtrs_1_42;
  reg  [3:0]   useAltOnNaCtrs_1_43;
  reg  [3:0]   useAltOnNaCtrs_1_44;
  reg  [3:0]   useAltOnNaCtrs_1_45;
  reg  [3:0]   useAltOnNaCtrs_1_46;
  reg  [3:0]   useAltOnNaCtrs_1_47;
  reg  [3:0]   useAltOnNaCtrs_1_48;
  reg  [3:0]   useAltOnNaCtrs_1_49;
  reg  [3:0]   useAltOnNaCtrs_1_50;
  reg  [3:0]   useAltOnNaCtrs_1_51;
  reg  [3:0]   useAltOnNaCtrs_1_52;
  reg  [3:0]   useAltOnNaCtrs_1_53;
  reg  [3:0]   useAltOnNaCtrs_1_54;
  reg  [3:0]   useAltOnNaCtrs_1_55;
  reg  [3:0]   useAltOnNaCtrs_1_56;
  reg  [3:0]   useAltOnNaCtrs_1_57;
  reg  [3:0]   useAltOnNaCtrs_1_58;
  reg  [3:0]   useAltOnNaCtrs_1_59;
  reg  [3:0]   useAltOnNaCtrs_1_60;
  reg  [3:0]   useAltOnNaCtrs_1_61;
  reg  [3:0]   useAltOnNaCtrs_1_62;
  reg  [3:0]   useAltOnNaCtrs_1_63;
  reg  [3:0]   useAltOnNaCtrs_1_64;
  reg  [3:0]   useAltOnNaCtrs_1_65;
  reg  [3:0]   useAltOnNaCtrs_1_66;
  reg  [3:0]   useAltOnNaCtrs_1_67;
  reg  [3:0]   useAltOnNaCtrs_1_68;
  reg  [3:0]   useAltOnNaCtrs_1_69;
  reg  [3:0]   useAltOnNaCtrs_1_70;
  reg  [3:0]   useAltOnNaCtrs_1_71;
  reg  [3:0]   useAltOnNaCtrs_1_72;
  reg  [3:0]   useAltOnNaCtrs_1_73;
  reg  [3:0]   useAltOnNaCtrs_1_74;
  reg  [3:0]   useAltOnNaCtrs_1_75;
  reg  [3:0]   useAltOnNaCtrs_1_76;
  reg  [3:0]   useAltOnNaCtrs_1_77;
  reg  [3:0]   useAltOnNaCtrs_1_78;
  reg  [3:0]   useAltOnNaCtrs_1_79;
  reg  [3:0]   useAltOnNaCtrs_1_80;
  reg  [3:0]   useAltOnNaCtrs_1_81;
  reg  [3:0]   useAltOnNaCtrs_1_82;
  reg  [3:0]   useAltOnNaCtrs_1_83;
  reg  [3:0]   useAltOnNaCtrs_1_84;
  reg  [3:0]   useAltOnNaCtrs_1_85;
  reg  [3:0]   useAltOnNaCtrs_1_86;
  reg  [3:0]   useAltOnNaCtrs_1_87;
  reg  [3:0]   useAltOnNaCtrs_1_88;
  reg  [3:0]   useAltOnNaCtrs_1_89;
  reg  [3:0]   useAltOnNaCtrs_1_90;
  reg  [3:0]   useAltOnNaCtrs_1_91;
  reg  [3:0]   useAltOnNaCtrs_1_92;
  reg  [3:0]   useAltOnNaCtrs_1_93;
  reg  [3:0]   useAltOnNaCtrs_1_94;
  reg  [3:0]   useAltOnNaCtrs_1_95;
  reg  [3:0]   useAltOnNaCtrs_1_96;
  reg  [3:0]   useAltOnNaCtrs_1_97;
  reg  [3:0]   useAltOnNaCtrs_1_98;
  reg  [3:0]   useAltOnNaCtrs_1_99;
  reg  [3:0]   useAltOnNaCtrs_1_100;
  reg  [3:0]   useAltOnNaCtrs_1_101;
  reg  [3:0]   useAltOnNaCtrs_1_102;
  reg  [3:0]   useAltOnNaCtrs_1_103;
  reg  [3:0]   useAltOnNaCtrs_1_104;
  reg  [3:0]   useAltOnNaCtrs_1_105;
  reg  [3:0]   useAltOnNaCtrs_1_106;
  reg  [3:0]   useAltOnNaCtrs_1_107;
  reg  [3:0]   useAltOnNaCtrs_1_108;
  reg  [3:0]   useAltOnNaCtrs_1_109;
  reg  [3:0]   useAltOnNaCtrs_1_110;
  reg  [3:0]   useAltOnNaCtrs_1_111;
  reg  [3:0]   useAltOnNaCtrs_1_112;
  reg  [3:0]   useAltOnNaCtrs_1_113;
  reg  [3:0]   useAltOnNaCtrs_1_114;
  reg  [3:0]   useAltOnNaCtrs_1_115;
  reg  [3:0]   useAltOnNaCtrs_1_116;
  reg  [3:0]   useAltOnNaCtrs_1_117;
  reg  [3:0]   useAltOnNaCtrs_1_118;
  reg  [3:0]   useAltOnNaCtrs_1_119;
  reg  [3:0]   useAltOnNaCtrs_1_120;
  reg  [3:0]   useAltOnNaCtrs_1_121;
  reg  [3:0]   useAltOnNaCtrs_1_122;
  reg  [3:0]   useAltOnNaCtrs_1_123;
  reg  [3:0]   useAltOnNaCtrs_1_124;
  reg  [3:0]   useAltOnNaCtrs_1_125;
  reg  [3:0]   useAltOnNaCtrs_1_126;
  reg  [3:0]   useAltOnNaCtrs_1_127;
  reg          s2_provideds_0;
  reg          s2_provideds_1;
  reg  [1:0]   s2_providers_0;
  reg  [1:0]   s2_providers_1;
  reg  [2:0]   s2_providerResps_0_ctr;
  reg          s2_providerResps_0_u;
  reg  [2:0]   s2_providerResps_1_ctr;
  reg          s2_providerResps_1_u;
  reg          s2_altUsed_0;
  reg          s2_altUsed_1;
  reg          s2_tageTakens_dup_0_0;
  reg          s2_tageTakens_dup_0_1;
  reg          s2_tageTakens_dup_1_0;
  reg          s2_tageTakens_dup_1_1;
  reg          s2_tageTakens_dup_2_0;
  reg          s2_tageTakens_dup_2_1;
  reg          s2_tageTakens_dup_3_0;
  reg          s2_tageTakens_dup_3_1;
  reg  [1:0]   s2_basecnts_0;
  reg  [1:0]   s2_basecnts_1;
  reg          u_valid;
  reg          update_r_ftb_entry_brSlots_0_valid;
  reg          update_r_ftb_entry_tailSlot_sharing;
  reg          update_r_ftb_entry_tailSlot_valid;
  reg          update_r_ftb_entry_strong_bias_0;
  reg          update_r_ftb_entry_strong_bias_1;
  reg          update_r_br_taken_mask_0;
  reg          update_r_br_taken_mask_1;
  reg          update_r_mispred_mask_0;
  reg          update_r_mispred_mask_1;
  reg          updateMeta_r_providers_0_valid;
  reg          updateMeta_r_providers_1_valid;
  reg  [1:0]   updateMeta_r_basecnts_0;
  reg  [1:0]   updateMeta_r_basecnts_1;
  reg  [1:0]   updateMeta_providers_0_bits_r;
  reg  [2:0]   updateMeta_providerResps_0_r_ctr;
  reg          updateMeta_altUsed_0_r;
  reg  [3:0]   updateMeta_allocates_0_r;
  reg  [1:0]   updateMeta_providers_1_bits_r;
  reg  [2:0]   updateMeta_providerResps_1_r_ctr;
  reg          updateMeta_altUsed_1_r;
  reg  [3:0]   updateMeta_allocates_1_r;
  reg          updateMeta_scMeta_scPreds_0_r;
  reg  [5:0]   r_0;
  reg  [5:0]   r_1;
  reg  [5:0]   r_2;
  reg  [5:0]   r_3;
  reg          updateMeta_scMeta_scPreds_1_r;
  reg  [5:0]   r_1_0;
  reg  [5:0]   r_1_1;
  reg  [5:0]   r_1_2;
  reg  [5:0]   r_1_3;
  reg  [255:0] update_ghist_r;
  wire         updateValids_0 =
    update_r_ftb_entry_brSlots_0_valid & u_valid & ~update_r_ftb_entry_strong_bias_0;
  wire         updateValids_1 =
    update_r_ftb_entry_tailSlot_valid & update_r_ftb_entry_tailSlot_sharing & u_valid
    & ~update_r_ftb_entry_strong_bias_1 & ~update_r_br_taken_mask_0;
  reg  [3:0]   allocatableSlots;
  reg          tage_enable_dup_REG;
  wire         updateTaken = updateValids_0 & update_r_br_taken_mask_0;
  wire         updateProviderCorrect = updateMeta_providerResps_0_r_ctr[2] == updateTaken;
  wire         updateAltDiffers =
    updateMeta_r_basecnts_0[1] != updateMeta_providerResps_0_r_ctr[2];
  wire         _GEN = updateValids_0 & updateMeta_r_providers_0_valid;
  wire         needToAllocate =
    updateValids_0 & update_r_mispred_mask_0
    & ~(updateMeta_altUsed_0_r & updateProviderCorrect & updateMeta_r_providers_0_valid);
  wire [3:0]   _longerHistoryTableMask_T_1 = 4'h1 << updateMeta_providers_0_bits_r;
  wire [2:0]   _GEN_0 =
    _longerHistoryTableMask_T_1[2:0] | _longerHistoryTableMask_T_1[3:1];
  wire [3:0]   longerHistoryTableMask =
    ~({&updateMeta_providers_0_bits_r,
       _GEN_0[2],
       _GEN_0[1] | (&updateMeta_providers_0_bits_r),
       _GEN_0[0] | updateMeta_providers_0_bits_r == 2'h2
         | (&updateMeta_providers_0_bits_r)} & {4{updateMeta_r_providers_0_valid}});
  wire         _firstEntry_T = updateMeta_allocates_0_r[0] & longerHistoryTableMask[0];
  wire         _firstEntry_T_1 = updateMeta_allocates_0_r[1] & longerHistoryTableMask[1];
  wire         _firstEntry_T_2 = updateMeta_allocates_0_r[2] & longerHistoryTableMask[2];
  reg  [3:0]   allocatableSlots_1;
  reg          tage_enable_dup_REG_1;
  wire         updateTaken_1 = updateValids_1 & update_r_br_taken_mask_1;
  wire         updateProviderCorrect_1 =
    updateMeta_providerResps_1_r_ctr[2] == updateTaken_1;
  wire         updateAltDiffers_1 =
    updateMeta_r_basecnts_1[1] != updateMeta_providerResps_1_r_ctr[2];
  wire         _GEN_1 = updateValids_1 & updateMeta_r_providers_1_valid;
  wire         needToAllocate_1 =
    updateValids_1 & update_r_mispred_mask_1
    & ~(updateMeta_altUsed_1_r & updateProviderCorrect_1
        & updateMeta_r_providers_1_valid);
  wire [3:0]   _longerHistoryTableMask_T_11 = 4'h1 << updateMeta_providers_1_bits_r;
  wire [2:0]   _GEN_2 =
    _longerHistoryTableMask_T_11[2:0] | _longerHistoryTableMask_T_11[3:1];
  wire [3:0]   longerHistoryTableMask_1 =
    ~({&updateMeta_providers_1_bits_r,
       _GEN_2[2],
       _GEN_2[1] | (&updateMeta_providers_1_bits_r),
       _GEN_2[0] | updateMeta_providers_1_bits_r == 2'h2
         | (&updateMeta_providers_1_bits_r)} & {4{updateMeta_r_providers_1_valid}});
  wire         _firstEntry_T_6 =
    updateMeta_allocates_1_r[0] & longerHistoryTableMask_1[0];
  wire         _firstEntry_T_7 =
    updateMeta_allocates_1_r[1] & longerHistoryTableMask_1[1];
  wire         _firstEntry_T_8 =
    updateMeta_allocates_1_r[2] & longerHistoryTableMask_1[2];
  reg          tables_0_io_update_reset_u_0_REG;
  reg          tables_0_io_update_mask_0_REG;
  reg          tables_0_io_update_takens_0_r;
  reg          tables_0_io_update_alloc_0_r;
  reg  [2:0]   tables_0_io_update_oldCtrs_0_r;
  reg          tables_0_io_update_uMask_0_r;
  reg          tables_0_io_update_us_0_r;
  reg          tables_1_io_update_reset_u_0_REG;
  reg          tables_1_io_update_mask_0_REG;
  reg          tables_1_io_update_takens_0_r;
  reg          tables_1_io_update_alloc_0_r;
  reg  [2:0]   tables_1_io_update_oldCtrs_0_r;
  reg          tables_1_io_update_uMask_0_r;
  reg          tables_1_io_update_us_0_r;
  reg          tables_2_io_update_reset_u_0_REG;
  reg          tables_2_io_update_mask_0_REG;
  reg          tables_2_io_update_takens_0_r;
  reg          tables_2_io_update_alloc_0_r;
  reg  [2:0]   tables_2_io_update_oldCtrs_0_r;
  reg          tables_2_io_update_uMask_0_r;
  reg          tables_2_io_update_us_0_r;
  reg          tables_3_io_update_reset_u_0_REG;
  reg          tables_3_io_update_mask_0_REG;
  reg          tables_3_io_update_takens_0_r;
  reg          tables_3_io_update_alloc_0_r;
  reg  [2:0]   tables_3_io_update_oldCtrs_0_r;
  reg          tables_3_io_update_uMask_0_r;
  reg          tables_3_io_update_us_0_r;
  reg          tables_0_io_update_reset_u_1_REG;
  reg          tables_0_io_update_mask_1_REG;
  reg          tables_0_io_update_takens_1_r;
  reg          tables_0_io_update_alloc_1_r;
  reg  [2:0]   tables_0_io_update_oldCtrs_1_r;
  reg          tables_0_io_update_uMask_1_r;
  reg          tables_0_io_update_us_1_r;
  reg  [49:0]  tables_0_io_update_pc_r_1;
  reg  [255:0] tables_0_io_update_ghist_r_1;
  reg          tables_1_io_update_reset_u_1_REG;
  reg          tables_1_io_update_mask_1_REG;
  reg          tables_1_io_update_takens_1_r;
  reg          tables_1_io_update_alloc_1_r;
  reg  [2:0]   tables_1_io_update_oldCtrs_1_r;
  reg          tables_1_io_update_uMask_1_r;
  reg          tables_1_io_update_us_1_r;
  reg  [49:0]  tables_1_io_update_pc_r_1;
  reg  [255:0] tables_1_io_update_ghist_r_1;
  reg          tables_2_io_update_reset_u_1_REG;
  reg          tables_2_io_update_mask_1_REG;
  reg          tables_2_io_update_takens_1_r;
  reg          tables_2_io_update_alloc_1_r;
  reg  [2:0]   tables_2_io_update_oldCtrs_1_r;
  reg          tables_2_io_update_uMask_1_r;
  reg          tables_2_io_update_us_1_r;
  reg  [49:0]  tables_2_io_update_pc_r_1;
  reg  [255:0] tables_2_io_update_ghist_r_1;
  reg          tables_3_io_update_reset_u_1_REG;
  reg          tables_3_io_update_mask_1_REG;
  reg          tables_3_io_update_takens_1_r;
  reg          tables_3_io_update_alloc_1_r;
  reg  [2:0]   tables_3_io_update_oldCtrs_1_r;
  reg          tables_3_io_update_uMask_1_r;
  reg          tables_3_io_update_us_1_r;
  reg  [49:0]  tables_3_io_update_pc_r_1;
  reg  [255:0] tables_3_io_update_ghist_r_1;
  reg          REG_0;
  reg          REG_1;
  reg  [1:0]   r_2_0;
  reg  [1:0]   r_2_1;
  reg  [49:0]  bt_io_update_pc_r;
  reg          r_3_0;
  reg          r_3_1;
  reg  [4:0]   scThresholds_0_ctr;
  reg  [7:0]   scThresholds_0_thres;
  reg  [4:0]   scThresholds_1_ctr;
  reg  [7:0]   scThresholds_1_thres;
  reg  [8:0]   s2_scTableSums_0;
  reg  [8:0]   s2_scTableSums_1;
  reg  [2:0]   s2_tagePrvdCtrCentered_r;
  reg  [5:0]   s2_scResps_r_0_ctrs_0_0;
  reg  [5:0]   s2_scResps_r_0_ctrs_0_1;
  reg  [5:0]   s2_scResps_r_1_ctrs_0_0;
  reg  [5:0]   s2_scResps_r_1_ctrs_0_1;
  reg  [5:0]   s2_scResps_r_2_ctrs_0_0;
  reg  [5:0]   s2_scResps_r_2_ctrs_0_1;
  reg  [5:0]   s2_scResps_r_3_ctrs_0_0;
  reg  [5:0]   s2_scResps_r_3_ctrs_0_1;
  reg          s3_pred_dup_0;
  reg          s3_pred_dup_1;
  reg          s3_pred_dup_2;
  reg          s3_pred_dup_3;
  reg          sc_enable_dup_REG;
  wire         tagePred =
    updateMeta_altUsed_0_r
      ? updateMeta_r_basecnts_0[1]
      : updateMeta_providerResps_0_r_ctr[2];
  wire [7:0]   _tableSum_T_8 = 8'({r_0[5], r_0, 1'h1} + {r_1[5], r_1, 1'h1});
  wire [7:0]   _tableSum_T_9 = 8'({r_2[5], r_2, 1'h1} + {r_3[5], r_3, 1'h1});
  wire [8:0]   tableSum =
    9'({_tableSum_T_8[7], _tableSum_T_8} + {_tableSum_T_9[7], _tableSum_T_9});
  wire [2:0]   _sumAboveThreshold_T = updateMeta_providerResps_0_r_ctr ^ 3'h4;
  wire [9:0]   _GEN_3 = {tableSum[8], tableSum};
  wire [9:0]   _GEN_4 = {{3{_sumAboveThreshold_T[2]}}, _sumAboveThreshold_T, 4'h8};
  wire         _update_on_mispred_0_T =
    updateMeta_scMeta_scPreds_0_r != update_r_br_taken_mask_0;
  reg  [8:0]   s2_scTableSums_1_0;
  reg  [8:0]   s2_scTableSums_1_1;
  reg  [2:0]   s2_tagePrvdCtrCentered_r_1;
  reg  [5:0]   s2_scResps_r_1_0_ctrs_1_0;
  reg  [5:0]   s2_scResps_r_1_0_ctrs_1_1;
  reg  [5:0]   s2_scResps_r_1_1_ctrs_1_0;
  reg  [5:0]   s2_scResps_r_1_1_ctrs_1_1;
  reg  [5:0]   s2_scResps_r_1_2_ctrs_1_0;
  reg  [5:0]   s2_scResps_r_1_2_ctrs_1_1;
  reg  [5:0]   s2_scResps_r_1_3_ctrs_1_0;
  reg  [5:0]   s2_scResps_r_1_3_ctrs_1_1;
  reg          s3_pred_dup_0_1;
  reg          s3_pred_dup_1_1;
  reg          s3_pred_dup_2_1;
  reg          s3_pred_dup_3_1;
  reg          sc_enable_dup_REG_1;
  wire         tagePred_1 =
    updateMeta_altUsed_1_r
      ? updateMeta_r_basecnts_1[1]
      : updateMeta_providerResps_1_r_ctr[2];
  wire [7:0]   _tableSum_T_18 = 8'({r_1_0[5], r_1_0, 1'h1} + {r_1_1[5], r_1_1, 1'h1});
  wire [7:0]   _tableSum_T_19 = 8'({r_1_2[5], r_1_2, 1'h1} + {r_1_3[5], r_1_3, 1'h1});
  wire [8:0]   tableSum_1 =
    9'({_tableSum_T_18[7], _tableSum_T_18} + {_tableSum_T_19[7], _tableSum_T_19});
  wire [2:0]   _sumAboveThreshold_T_19 = updateMeta_providerResps_1_r_ctr ^ 3'h4;
  wire [9:0]   _GEN_5 = {tableSum_1[8], tableSum_1};
  wire [9:0]   _GEN_6 = {{3{_sumAboveThreshold_T_19[2]}}, _sumAboveThreshold_T_19, 4'h8};
  wire         _update_on_mispred_1_T =
    updateMeta_scMeta_scPreds_1_r != update_r_br_taken_mask_1;
  reg          scTables_0_io_update_mask_0_REG;
  reg          scTables_0_io_update_tagePreds_0_r;
  reg          scTables_0_io_update_takens_0_r;
  reg  [5:0]   scTables_0_io_update_oldCtrs_0_r;
  reg          scTables_1_io_update_mask_0_REG;
  reg          scTables_1_io_update_tagePreds_0_r;
  reg          scTables_1_io_update_takens_0_r;
  reg  [5:0]   scTables_1_io_update_oldCtrs_0_r;
  reg          scTables_2_io_update_mask_0_REG;
  reg          scTables_2_io_update_tagePreds_0_r;
  reg          scTables_2_io_update_takens_0_r;
  reg  [5:0]   scTables_2_io_update_oldCtrs_0_r;
  reg          scTables_3_io_update_mask_0_REG;
  reg          scTables_3_io_update_tagePreds_0_r;
  reg          scTables_3_io_update_takens_0_r;
  reg  [5:0]   scTables_3_io_update_oldCtrs_0_r;
  reg          scTables_0_io_update_mask_1_REG;
  reg          scTables_0_io_update_tagePreds_1_r;
  reg          scTables_0_io_update_takens_1_r;
  reg  [5:0]   scTables_0_io_update_oldCtrs_1_r;
  reg  [49:0]  scTables_0_io_update_pc_r_1;
  reg          scTables_1_io_update_mask_1_REG;
  reg          scTables_1_io_update_tagePreds_1_r;
  reg          scTables_1_io_update_takens_1_r;
  reg  [5:0]   scTables_1_io_update_oldCtrs_1_r;
  reg  [49:0]  scTables_1_io_update_pc_r_1;
  reg  [255:0] scTables_1_io_update_ghist_r_1;
  reg          scTables_2_io_update_mask_1_REG;
  reg          scTables_2_io_update_tagePreds_1_r;
  reg          scTables_2_io_update_takens_1_r;
  reg  [5:0]   scTables_2_io_update_oldCtrs_1_r;
  reg  [49:0]  scTables_2_io_update_pc_r_1;
  reg  [255:0] scTables_2_io_update_ghist_r_1;
  reg          scTables_3_io_update_mask_1_REG;
  reg          scTables_3_io_update_tagePreds_1_r;
  reg          scTables_3_io_update_takens_1_r;
  reg  [5:0]   scTables_3_io_update_oldCtrs_1_r;
  reg  [49:0]  scTables_3_io_update_pc_r_1;
  reg  [255:0] scTables_3_io_update_ghist_r_1;
  reg  [1:0]   io_perf_0_value_REG;
  reg  [1:0]   io_perf_0_value_REG_1;
  reg  [1:0]   io_perf_1_value_REG;
  reg  [1:0]   io_perf_1_value_REG_1;
  reg  [1:0]   io_perf_2_value_REG;
  reg  [1:0]   io_perf_2_value_REG_1;
  wire [3:0]   _allocFailureMask_T = ~updateMeta_allocates_0_r;
  wire [1:0]   _GEN_7 = {1'h0, _allocFailureMask_T[0] & longerHistoryTableMask[0]};
  wire [1:0]   _GEN_8 = {1'h0, _allocFailureMask_T[1] & longerHistoryTableMask[1]};
  wire [1:0]   _GEN_9 = {1'h0, _allocFailureMask_T[2] & longerHistoryTableMask[2]};
  wire [1:0]   _GEN_10 = {1'h0, _allocFailureMask_T[3] & longerHistoryTableMask[3]};
  wire [1:0]   _GEN_11 = {1'h0, _firstEntry_T};
  wire [1:0]   _GEN_12 = {1'h0, _firstEntry_T_1};
  wire [1:0]   _GEN_13 = {1'h0, _firstEntry_T_2};
  wire [1:0]   _GEN_14 = {1'h0, updateMeta_allocates_0_r[3] & longerHistoryTableMask[3]};
  wire         tickInc =
    3'({1'h0, 2'(_GEN_7 + _GEN_8)}
       + {1'h0,
          2'(_GEN_9
             + _GEN_10)}) > 3'({1'h0, 2'(_GEN_11 + _GEN_12)}
                               + {1'h0, 2'(_GEN_13 + _GEN_14)});
  wire [6:0]   _GEN_15 =
    {4'h0,
     3'(3'({1'h0, 2'(_GEN_7 + _GEN_8)} + {1'h0, 2'(_GEN_9 + _GEN_10)})
        - (3'({1'h0, 2'(_GEN_11 + _GEN_12)} + {1'h0, 2'(_GEN_13 + _GEN_14)})))};
  wire         tickDec =
    3'({1'h0, 2'(_GEN_11 + _GEN_12)}
       + {1'h0,
          2'(_GEN_13
             + _GEN_14)}) > 3'({1'h0, 2'(_GEN_7 + _GEN_8)}
                               + {1'h0, 2'(_GEN_9 + _GEN_10)});
  wire [6:0]   _GEN_16 =
    {4'h0,
     3'(3'({1'h0, 2'(_GEN_11 + _GEN_12)} + {1'h0, 2'(_GEN_13 + _GEN_14)})
        - (3'({1'h0, 2'(_GEN_7 + _GEN_8)} + {1'h0, 2'(_GEN_9 + _GEN_10)})))};
  wire [3:0]   _allocFailureMask_T_1 = ~updateMeta_allocates_1_r;
  wire [1:0]   _GEN_17 = {1'h0, _allocFailureMask_T_1[0] & longerHistoryTableMask_1[0]};
  wire [1:0]   _GEN_18 = {1'h0, _allocFailureMask_T_1[1] & longerHistoryTableMask_1[1]};
  wire [1:0]   _GEN_19 = {1'h0, _allocFailureMask_T_1[2] & longerHistoryTableMask_1[2]};
  wire [1:0]   _GEN_20 = {1'h0, _allocFailureMask_T_1[3] & longerHistoryTableMask_1[3]};
  wire [1:0]   _GEN_21 = {1'h0, _firstEntry_T_6};
  wire [1:0]   _GEN_22 = {1'h0, _firstEntry_T_7};
  wire [1:0]   _GEN_23 = {1'h0, _firstEntry_T_8};
  wire [1:0]   _GEN_24 =
    {1'h0, updateMeta_allocates_1_r[3] & longerHistoryTableMask_1[3]};
  wire         tickInc_1 =
    3'({1'h0, 2'(_GEN_17 + _GEN_18)}
       + {1'h0,
          2'(_GEN_19
             + _GEN_20)}) > 3'({1'h0, 2'(_GEN_21 + _GEN_22)}
                               + {1'h0, 2'(_GEN_23 + _GEN_24)});
  wire [6:0]   _GEN_25 =
    {4'h0,
     3'(3'({1'h0, 2'(_GEN_17 + _GEN_18)} + {1'h0, 2'(_GEN_19 + _GEN_20)})
        - (3'({1'h0, 2'(_GEN_21 + _GEN_22)} + {1'h0, 2'(_GEN_23 + _GEN_24)})))};
  wire         tickDec_1 =
    3'({1'h0, 2'(_GEN_21 + _GEN_22)}
       + {1'h0,
          2'(_GEN_23
             + _GEN_24)}) > 3'({1'h0, 2'(_GEN_17 + _GEN_18)}
                               + {1'h0, 2'(_GEN_19 + _GEN_20)});
  wire [6:0]   _GEN_26 =
    {4'h0,
     3'(3'({1'h0, 2'(_GEN_21 + _GEN_22)} + {1'h0, 2'(_GEN_23 + _GEN_24)})
        - (3'({1'h0, 2'(_GEN_17 + _GEN_18)} + {1'h0, 2'(_GEN_19 + _GEN_20)})))};
  wire         _newThres_newCtr_T = (&scThresholds_0_ctr) & _update_on_mispred_0_T;
  wire         _newThres_newCtr_T_2 =
    scThresholds_0_ctr == 5'h0 & ~_update_on_mispred_0_T;
  wire [4:0]   _newThres_newCtr_T_3 = 5'(scThresholds_0_ctr + 5'h1);
  wire [4:0]   _newThres_newCtr_T_5 = 5'(scThresholds_0_ctr - 5'h1);
  wire         _GEN_27 = updateMeta_scMeta_scPreds_0_r == update_r_br_taken_mask_0;
  wire [4:0]   newThres_newCtr =
    _newThres_newCtr_T
      ? 5'h1F
      : _newThres_newCtr_T_2
          ? 5'h0
          : _GEN_27 ? _newThres_newCtr_T_5 : _newThres_newCtr_T_3;
  wire         _newThres_res_ctr_T_4 = newThres_newCtr == 5'h0;
  wire         _newThres_newCtr_T_9 = (&scThresholds_1_ctr) & _update_on_mispred_1_T;
  wire         _newThres_newCtr_T_11 =
    scThresholds_1_ctr == 5'h0 & ~_update_on_mispred_1_T;
  wire [4:0]   _newThres_newCtr_T_12 = 5'(scThresholds_1_ctr + 5'h1);
  wire [4:0]   _newThres_newCtr_T_14 = 5'(scThresholds_1_ctr - 5'h1);
  wire         _GEN_28 = updateMeta_scMeta_scPreds_1_r == update_r_br_taken_mask_1;
  wire [4:0]   newThres_newCtr_1 =
    _newThres_newCtr_T_9
      ? 5'h1F
      : _newThres_newCtr_T_11
          ? 5'h0
          : _GEN_28 ? _newThres_newCtr_T_14 : _newThres_newCtr_T_12;
  wire         _newThres_res_ctr_T_11 = newThres_newCtr_1 == 5'h0;
  wire [3:0]   updateUseAltCtr =
    (io_update_bits_pc[7:1] == 7'h0 ? useAltOnNaCtrs_0_0 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1 ? useAltOnNaCtrs_0_1 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2 ? useAltOnNaCtrs_0_2 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3 ? useAltOnNaCtrs_0_3 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4 ? useAltOnNaCtrs_0_4 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5 ? useAltOnNaCtrs_0_5 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6 ? useAltOnNaCtrs_0_6 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7 ? useAltOnNaCtrs_0_7 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h8 ? useAltOnNaCtrs_0_8 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h9 ? useAltOnNaCtrs_0_9 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hA ? useAltOnNaCtrs_0_10 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hB ? useAltOnNaCtrs_0_11 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hC ? useAltOnNaCtrs_0_12 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hD ? useAltOnNaCtrs_0_13 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hE ? useAltOnNaCtrs_0_14 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hF ? useAltOnNaCtrs_0_15 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h10 ? useAltOnNaCtrs_0_16 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h11 ? useAltOnNaCtrs_0_17 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h12 ? useAltOnNaCtrs_0_18 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h13 ? useAltOnNaCtrs_0_19 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h14 ? useAltOnNaCtrs_0_20 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h15 ? useAltOnNaCtrs_0_21 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h16 ? useAltOnNaCtrs_0_22 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h17 ? useAltOnNaCtrs_0_23 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h18 ? useAltOnNaCtrs_0_24 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h19 ? useAltOnNaCtrs_0_25 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1A ? useAltOnNaCtrs_0_26 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1B ? useAltOnNaCtrs_0_27 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1C ? useAltOnNaCtrs_0_28 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1D ? useAltOnNaCtrs_0_29 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1E ? useAltOnNaCtrs_0_30 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1F ? useAltOnNaCtrs_0_31 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h20 ? useAltOnNaCtrs_0_32 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h21 ? useAltOnNaCtrs_0_33 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h22 ? useAltOnNaCtrs_0_34 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h23 ? useAltOnNaCtrs_0_35 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h24 ? useAltOnNaCtrs_0_36 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h25 ? useAltOnNaCtrs_0_37 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h26 ? useAltOnNaCtrs_0_38 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h27 ? useAltOnNaCtrs_0_39 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h28 ? useAltOnNaCtrs_0_40 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h29 ? useAltOnNaCtrs_0_41 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2A ? useAltOnNaCtrs_0_42 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2B ? useAltOnNaCtrs_0_43 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2C ? useAltOnNaCtrs_0_44 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2D ? useAltOnNaCtrs_0_45 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2E ? useAltOnNaCtrs_0_46 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2F ? useAltOnNaCtrs_0_47 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h30 ? useAltOnNaCtrs_0_48 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h31 ? useAltOnNaCtrs_0_49 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h32 ? useAltOnNaCtrs_0_50 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h33 ? useAltOnNaCtrs_0_51 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h34 ? useAltOnNaCtrs_0_52 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h35 ? useAltOnNaCtrs_0_53 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h36 ? useAltOnNaCtrs_0_54 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h37 ? useAltOnNaCtrs_0_55 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h38 ? useAltOnNaCtrs_0_56 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h39 ? useAltOnNaCtrs_0_57 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3A ? useAltOnNaCtrs_0_58 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3B ? useAltOnNaCtrs_0_59 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3C ? useAltOnNaCtrs_0_60 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3D ? useAltOnNaCtrs_0_61 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3E ? useAltOnNaCtrs_0_62 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3F ? useAltOnNaCtrs_0_63 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h40 ? useAltOnNaCtrs_0_64 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h41 ? useAltOnNaCtrs_0_65 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h42 ? useAltOnNaCtrs_0_66 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h43 ? useAltOnNaCtrs_0_67 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h44 ? useAltOnNaCtrs_0_68 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h45 ? useAltOnNaCtrs_0_69 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h46 ? useAltOnNaCtrs_0_70 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h47 ? useAltOnNaCtrs_0_71 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h48 ? useAltOnNaCtrs_0_72 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h49 ? useAltOnNaCtrs_0_73 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4A ? useAltOnNaCtrs_0_74 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4B ? useAltOnNaCtrs_0_75 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4C ? useAltOnNaCtrs_0_76 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4D ? useAltOnNaCtrs_0_77 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4E ? useAltOnNaCtrs_0_78 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4F ? useAltOnNaCtrs_0_79 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h50 ? useAltOnNaCtrs_0_80 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h51 ? useAltOnNaCtrs_0_81 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h52 ? useAltOnNaCtrs_0_82 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h53 ? useAltOnNaCtrs_0_83 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h54 ? useAltOnNaCtrs_0_84 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h55 ? useAltOnNaCtrs_0_85 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h56 ? useAltOnNaCtrs_0_86 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h57 ? useAltOnNaCtrs_0_87 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h58 ? useAltOnNaCtrs_0_88 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h59 ? useAltOnNaCtrs_0_89 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5A ? useAltOnNaCtrs_0_90 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5B ? useAltOnNaCtrs_0_91 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5C ? useAltOnNaCtrs_0_92 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5D ? useAltOnNaCtrs_0_93 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5E ? useAltOnNaCtrs_0_94 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5F ? useAltOnNaCtrs_0_95 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h60 ? useAltOnNaCtrs_0_96 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h61 ? useAltOnNaCtrs_0_97 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h62 ? useAltOnNaCtrs_0_98 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h63 ? useAltOnNaCtrs_0_99 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h64 ? useAltOnNaCtrs_0_100 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h65 ? useAltOnNaCtrs_0_101 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h66 ? useAltOnNaCtrs_0_102 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h67 ? useAltOnNaCtrs_0_103 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h68 ? useAltOnNaCtrs_0_104 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h69 ? useAltOnNaCtrs_0_105 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6A ? useAltOnNaCtrs_0_106 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6B ? useAltOnNaCtrs_0_107 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6C ? useAltOnNaCtrs_0_108 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6D ? useAltOnNaCtrs_0_109 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6E ? useAltOnNaCtrs_0_110 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6F ? useAltOnNaCtrs_0_111 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h70 ? useAltOnNaCtrs_0_112 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h71 ? useAltOnNaCtrs_0_113 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h72 ? useAltOnNaCtrs_0_114 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h73 ? useAltOnNaCtrs_0_115 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h74 ? useAltOnNaCtrs_0_116 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h75 ? useAltOnNaCtrs_0_117 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h76 ? useAltOnNaCtrs_0_118 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h77 ? useAltOnNaCtrs_0_119 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h78 ? useAltOnNaCtrs_0_120 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h79 ? useAltOnNaCtrs_0_121 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7A ? useAltOnNaCtrs_0_122 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7B ? useAltOnNaCtrs_0_123 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7C ? useAltOnNaCtrs_0_124 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7D ? useAltOnNaCtrs_0_125 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7E ? useAltOnNaCtrs_0_126 : 4'h0)
    | ((&(io_update_bits_pc[7:1])) ? useAltOnNaCtrs_0_127 : 4'h0);
  wire         updateAltCorrect = updateMeta_r_basecnts_0[1] == updateTaken;
  wire         _GEN_29 =
    updateMeta_r_providers_0_valid
    & (updateMeta_providerResps_0_r_ctr == 3'h4
       | updateMeta_providerResps_0_r_ctr == 3'h3) & updateAltDiffers;
  wire         _newCtr_T = (&updateUseAltCtr) & updateAltCorrect;
  wire         _newCtr_T_2 = updateUseAltCtr == 4'h0 & ~updateAltCorrect;
  wire [3:0]   _newCtr_T_3 = 4'(updateUseAltCtr + 4'h1);
  wire [3:0]   _newCtr_T_5 = 4'(updateUseAltCtr - 4'h1);
  wire [3:0]   updateUseAltCtr_1 =
    (io_update_bits_pc[7:1] == 7'h0 ? useAltOnNaCtrs_1_0 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1 ? useAltOnNaCtrs_1_1 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2 ? useAltOnNaCtrs_1_2 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3 ? useAltOnNaCtrs_1_3 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4 ? useAltOnNaCtrs_1_4 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5 ? useAltOnNaCtrs_1_5 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6 ? useAltOnNaCtrs_1_6 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7 ? useAltOnNaCtrs_1_7 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h8 ? useAltOnNaCtrs_1_8 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h9 ? useAltOnNaCtrs_1_9 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hA ? useAltOnNaCtrs_1_10 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hB ? useAltOnNaCtrs_1_11 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hC ? useAltOnNaCtrs_1_12 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hD ? useAltOnNaCtrs_1_13 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hE ? useAltOnNaCtrs_1_14 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hF ? useAltOnNaCtrs_1_15 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h10 ? useAltOnNaCtrs_1_16 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h11 ? useAltOnNaCtrs_1_17 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h12 ? useAltOnNaCtrs_1_18 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h13 ? useAltOnNaCtrs_1_19 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h14 ? useAltOnNaCtrs_1_20 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h15 ? useAltOnNaCtrs_1_21 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h16 ? useAltOnNaCtrs_1_22 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h17 ? useAltOnNaCtrs_1_23 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h18 ? useAltOnNaCtrs_1_24 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h19 ? useAltOnNaCtrs_1_25 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1A ? useAltOnNaCtrs_1_26 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1B ? useAltOnNaCtrs_1_27 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1C ? useAltOnNaCtrs_1_28 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1D ? useAltOnNaCtrs_1_29 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1E ? useAltOnNaCtrs_1_30 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1F ? useAltOnNaCtrs_1_31 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h20 ? useAltOnNaCtrs_1_32 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h21 ? useAltOnNaCtrs_1_33 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h22 ? useAltOnNaCtrs_1_34 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h23 ? useAltOnNaCtrs_1_35 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h24 ? useAltOnNaCtrs_1_36 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h25 ? useAltOnNaCtrs_1_37 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h26 ? useAltOnNaCtrs_1_38 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h27 ? useAltOnNaCtrs_1_39 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h28 ? useAltOnNaCtrs_1_40 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h29 ? useAltOnNaCtrs_1_41 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2A ? useAltOnNaCtrs_1_42 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2B ? useAltOnNaCtrs_1_43 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2C ? useAltOnNaCtrs_1_44 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2D ? useAltOnNaCtrs_1_45 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2E ? useAltOnNaCtrs_1_46 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2F ? useAltOnNaCtrs_1_47 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h30 ? useAltOnNaCtrs_1_48 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h31 ? useAltOnNaCtrs_1_49 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h32 ? useAltOnNaCtrs_1_50 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h33 ? useAltOnNaCtrs_1_51 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h34 ? useAltOnNaCtrs_1_52 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h35 ? useAltOnNaCtrs_1_53 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h36 ? useAltOnNaCtrs_1_54 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h37 ? useAltOnNaCtrs_1_55 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h38 ? useAltOnNaCtrs_1_56 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h39 ? useAltOnNaCtrs_1_57 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3A ? useAltOnNaCtrs_1_58 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3B ? useAltOnNaCtrs_1_59 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3C ? useAltOnNaCtrs_1_60 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3D ? useAltOnNaCtrs_1_61 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3E ? useAltOnNaCtrs_1_62 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3F ? useAltOnNaCtrs_1_63 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h40 ? useAltOnNaCtrs_1_64 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h41 ? useAltOnNaCtrs_1_65 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h42 ? useAltOnNaCtrs_1_66 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h43 ? useAltOnNaCtrs_1_67 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h44 ? useAltOnNaCtrs_1_68 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h45 ? useAltOnNaCtrs_1_69 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h46 ? useAltOnNaCtrs_1_70 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h47 ? useAltOnNaCtrs_1_71 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h48 ? useAltOnNaCtrs_1_72 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h49 ? useAltOnNaCtrs_1_73 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4A ? useAltOnNaCtrs_1_74 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4B ? useAltOnNaCtrs_1_75 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4C ? useAltOnNaCtrs_1_76 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4D ? useAltOnNaCtrs_1_77 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4E ? useAltOnNaCtrs_1_78 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4F ? useAltOnNaCtrs_1_79 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h50 ? useAltOnNaCtrs_1_80 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h51 ? useAltOnNaCtrs_1_81 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h52 ? useAltOnNaCtrs_1_82 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h53 ? useAltOnNaCtrs_1_83 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h54 ? useAltOnNaCtrs_1_84 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h55 ? useAltOnNaCtrs_1_85 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h56 ? useAltOnNaCtrs_1_86 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h57 ? useAltOnNaCtrs_1_87 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h58 ? useAltOnNaCtrs_1_88 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h59 ? useAltOnNaCtrs_1_89 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5A ? useAltOnNaCtrs_1_90 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5B ? useAltOnNaCtrs_1_91 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5C ? useAltOnNaCtrs_1_92 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5D ? useAltOnNaCtrs_1_93 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5E ? useAltOnNaCtrs_1_94 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5F ? useAltOnNaCtrs_1_95 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h60 ? useAltOnNaCtrs_1_96 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h61 ? useAltOnNaCtrs_1_97 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h62 ? useAltOnNaCtrs_1_98 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h63 ? useAltOnNaCtrs_1_99 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h64 ? useAltOnNaCtrs_1_100 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h65 ? useAltOnNaCtrs_1_101 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h66 ? useAltOnNaCtrs_1_102 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h67 ? useAltOnNaCtrs_1_103 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h68 ? useAltOnNaCtrs_1_104 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h69 ? useAltOnNaCtrs_1_105 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6A ? useAltOnNaCtrs_1_106 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6B ? useAltOnNaCtrs_1_107 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6C ? useAltOnNaCtrs_1_108 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6D ? useAltOnNaCtrs_1_109 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6E ? useAltOnNaCtrs_1_110 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6F ? useAltOnNaCtrs_1_111 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h70 ? useAltOnNaCtrs_1_112 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h71 ? useAltOnNaCtrs_1_113 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h72 ? useAltOnNaCtrs_1_114 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h73 ? useAltOnNaCtrs_1_115 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h74 ? useAltOnNaCtrs_1_116 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h75 ? useAltOnNaCtrs_1_117 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h76 ? useAltOnNaCtrs_1_118 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h77 ? useAltOnNaCtrs_1_119 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h78 ? useAltOnNaCtrs_1_120 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h79 ? useAltOnNaCtrs_1_121 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7A ? useAltOnNaCtrs_1_122 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7B ? useAltOnNaCtrs_1_123 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7C ? useAltOnNaCtrs_1_124 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7D ? useAltOnNaCtrs_1_125 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7E ? useAltOnNaCtrs_1_126 : 4'h0)
    | ((&(io_update_bits_pc[7:1])) ? useAltOnNaCtrs_1_127 : 4'h0);
  wire         updateAltCorrect_1 = updateMeta_r_basecnts_1[1] == updateTaken_1;
  wire         _GEN_30 =
    updateMeta_r_providers_1_valid
    & (updateMeta_providerResps_1_r_ctr == 3'h4
       | updateMeta_providerResps_1_r_ctr == 3'h3) & updateAltDiffers_1;
  wire         _newCtr_T_9 = (&updateUseAltCtr_1) & updateAltCorrect_1;
  wire         _newCtr_T_11 = updateUseAltCtr_1 == 4'h0 & ~updateAltCorrect_1;
  wire [3:0]   _newCtr_T_12 = 4'(updateUseAltCtr_1 + 4'h1);
  wire [3:0]   _newCtr_T_14 = 4'(updateUseAltCtr_1 - 4'h1);
  wire [9:0]   _totalSumAbs_T_3 = 10'(_GEN_3 + _GEN_4);
  wire [9:0]   _totalSumAbs_T_8 =
    $signed(_totalSumAbs_T_3) < 10'sh0 ? 10'(10'h0 - _totalSumAbs_T_3) : _totalSumAbs_T_3;
  wire [9:0]   _totalSumAbs_T_12 = 10'(_GEN_5 + _GEN_6);
  wire [9:0]   _totalSumAbs_T_17 =
    $signed(_totalSumAbs_T_12) < 10'sh0
      ? 10'(10'h0 - _totalSumAbs_T_12)
      : _totalSumAbs_T_12;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      modified_reset <= 1'h1;
      s2_pc_dup_s2_pc_seg_0_value <= 26'h0;
      s2_pc_dup_s2_pc_seg_1_value <= 12'h0;
      s2_pc_dup_s2_pc_seg_2_value <= 12'h0;
      s2_pc_dup_s2_pc_seg_0_value_1 <= 26'h0;
      s2_pc_dup_s2_pc_seg_1_value_1 <= 12'h0;
      s2_pc_dup_s2_pc_seg_2_value_1 <= 12'h0;
      s2_pc_dup_s2_pc_seg_0_value_2 <= 26'h0;
      s2_pc_dup_s2_pc_seg_1_value_2 <= 12'h0;
      s2_pc_dup_s2_pc_seg_2_value_2 <= 12'h0;
      s2_pc_dup_s2_pc_seg_0_value_3 <= 26'h0;
      s2_pc_dup_s2_pc_seg_1_value_3 <= 12'h0;
      s2_pc_dup_s2_pc_seg_2_value_3 <= 12'h0;
      s3_pc_dup_s3_pc_seg_0_value <= 26'h0;
      s3_pc_dup_s3_pc_seg_1_value <= 12'h0;
      s3_pc_dup_s3_pc_seg_2_value <= 12'h0;
      s3_pc_dup_s3_pc_seg_0_value_1 <= 26'h0;
      s3_pc_dup_s3_pc_seg_1_value_1 <= 12'h0;
      s3_pc_dup_s3_pc_seg_2_value_1 <= 12'h0;
      s3_pc_dup_s3_pc_seg_0_value_2 <= 26'h0;
      s3_pc_dup_s3_pc_seg_1_value_2 <= 12'h0;
      s3_pc_dup_s3_pc_seg_2_value_2 <= 12'h0;
      s3_pc_dup_s3_pc_seg_0_value_3 <= 26'h0;
      s3_pc_dup_s3_pc_seg_1_value_3 <= 12'h0;
      s3_pc_dup_s3_pc_seg_2_value_3 <= 12'h0;
      bankTickCtrDistanceToTops_0 <= 7'h7F;
      bankTickCtrDistanceToTops_1 <= 7'h7F;
      bankTickCtrs_0 <= 7'h0;
      bankTickCtrs_1 <= 7'h0;
      useAltOnNaCtrs_0_0 <= 4'h8;
      useAltOnNaCtrs_0_1 <= 4'h8;
      useAltOnNaCtrs_0_2 <= 4'h8;
      useAltOnNaCtrs_0_3 <= 4'h8;
      useAltOnNaCtrs_0_4 <= 4'h8;
      useAltOnNaCtrs_0_5 <= 4'h8;
      useAltOnNaCtrs_0_6 <= 4'h8;
      useAltOnNaCtrs_0_7 <= 4'h8;
      useAltOnNaCtrs_0_8 <= 4'h8;
      useAltOnNaCtrs_0_9 <= 4'h8;
      useAltOnNaCtrs_0_10 <= 4'h8;
      useAltOnNaCtrs_0_11 <= 4'h8;
      useAltOnNaCtrs_0_12 <= 4'h8;
      useAltOnNaCtrs_0_13 <= 4'h8;
      useAltOnNaCtrs_0_14 <= 4'h8;
      useAltOnNaCtrs_0_15 <= 4'h8;
      useAltOnNaCtrs_0_16 <= 4'h8;
      useAltOnNaCtrs_0_17 <= 4'h8;
      useAltOnNaCtrs_0_18 <= 4'h8;
      useAltOnNaCtrs_0_19 <= 4'h8;
      useAltOnNaCtrs_0_20 <= 4'h8;
      useAltOnNaCtrs_0_21 <= 4'h8;
      useAltOnNaCtrs_0_22 <= 4'h8;
      useAltOnNaCtrs_0_23 <= 4'h8;
      useAltOnNaCtrs_0_24 <= 4'h8;
      useAltOnNaCtrs_0_25 <= 4'h8;
      useAltOnNaCtrs_0_26 <= 4'h8;
      useAltOnNaCtrs_0_27 <= 4'h8;
      useAltOnNaCtrs_0_28 <= 4'h8;
      useAltOnNaCtrs_0_29 <= 4'h8;
      useAltOnNaCtrs_0_30 <= 4'h8;
      useAltOnNaCtrs_0_31 <= 4'h8;
      useAltOnNaCtrs_0_32 <= 4'h8;
      useAltOnNaCtrs_0_33 <= 4'h8;
      useAltOnNaCtrs_0_34 <= 4'h8;
      useAltOnNaCtrs_0_35 <= 4'h8;
      useAltOnNaCtrs_0_36 <= 4'h8;
      useAltOnNaCtrs_0_37 <= 4'h8;
      useAltOnNaCtrs_0_38 <= 4'h8;
      useAltOnNaCtrs_0_39 <= 4'h8;
      useAltOnNaCtrs_0_40 <= 4'h8;
      useAltOnNaCtrs_0_41 <= 4'h8;
      useAltOnNaCtrs_0_42 <= 4'h8;
      useAltOnNaCtrs_0_43 <= 4'h8;
      useAltOnNaCtrs_0_44 <= 4'h8;
      useAltOnNaCtrs_0_45 <= 4'h8;
      useAltOnNaCtrs_0_46 <= 4'h8;
      useAltOnNaCtrs_0_47 <= 4'h8;
      useAltOnNaCtrs_0_48 <= 4'h8;
      useAltOnNaCtrs_0_49 <= 4'h8;
      useAltOnNaCtrs_0_50 <= 4'h8;
      useAltOnNaCtrs_0_51 <= 4'h8;
      useAltOnNaCtrs_0_52 <= 4'h8;
      useAltOnNaCtrs_0_53 <= 4'h8;
      useAltOnNaCtrs_0_54 <= 4'h8;
      useAltOnNaCtrs_0_55 <= 4'h8;
      useAltOnNaCtrs_0_56 <= 4'h8;
      useAltOnNaCtrs_0_57 <= 4'h8;
      useAltOnNaCtrs_0_58 <= 4'h8;
      useAltOnNaCtrs_0_59 <= 4'h8;
      useAltOnNaCtrs_0_60 <= 4'h8;
      useAltOnNaCtrs_0_61 <= 4'h8;
      useAltOnNaCtrs_0_62 <= 4'h8;
      useAltOnNaCtrs_0_63 <= 4'h8;
      useAltOnNaCtrs_0_64 <= 4'h8;
      useAltOnNaCtrs_0_65 <= 4'h8;
      useAltOnNaCtrs_0_66 <= 4'h8;
      useAltOnNaCtrs_0_67 <= 4'h8;
      useAltOnNaCtrs_0_68 <= 4'h8;
      useAltOnNaCtrs_0_69 <= 4'h8;
      useAltOnNaCtrs_0_70 <= 4'h8;
      useAltOnNaCtrs_0_71 <= 4'h8;
      useAltOnNaCtrs_0_72 <= 4'h8;
      useAltOnNaCtrs_0_73 <= 4'h8;
      useAltOnNaCtrs_0_74 <= 4'h8;
      useAltOnNaCtrs_0_75 <= 4'h8;
      useAltOnNaCtrs_0_76 <= 4'h8;
      useAltOnNaCtrs_0_77 <= 4'h8;
      useAltOnNaCtrs_0_78 <= 4'h8;
      useAltOnNaCtrs_0_79 <= 4'h8;
      useAltOnNaCtrs_0_80 <= 4'h8;
      useAltOnNaCtrs_0_81 <= 4'h8;
      useAltOnNaCtrs_0_82 <= 4'h8;
      useAltOnNaCtrs_0_83 <= 4'h8;
      useAltOnNaCtrs_0_84 <= 4'h8;
      useAltOnNaCtrs_0_85 <= 4'h8;
      useAltOnNaCtrs_0_86 <= 4'h8;
      useAltOnNaCtrs_0_87 <= 4'h8;
      useAltOnNaCtrs_0_88 <= 4'h8;
      useAltOnNaCtrs_0_89 <= 4'h8;
      useAltOnNaCtrs_0_90 <= 4'h8;
      useAltOnNaCtrs_0_91 <= 4'h8;
      useAltOnNaCtrs_0_92 <= 4'h8;
      useAltOnNaCtrs_0_93 <= 4'h8;
      useAltOnNaCtrs_0_94 <= 4'h8;
      useAltOnNaCtrs_0_95 <= 4'h8;
      useAltOnNaCtrs_0_96 <= 4'h8;
      useAltOnNaCtrs_0_97 <= 4'h8;
      useAltOnNaCtrs_0_98 <= 4'h8;
      useAltOnNaCtrs_0_99 <= 4'h8;
      useAltOnNaCtrs_0_100 <= 4'h8;
      useAltOnNaCtrs_0_101 <= 4'h8;
      useAltOnNaCtrs_0_102 <= 4'h8;
      useAltOnNaCtrs_0_103 <= 4'h8;
      useAltOnNaCtrs_0_104 <= 4'h8;
      useAltOnNaCtrs_0_105 <= 4'h8;
      useAltOnNaCtrs_0_106 <= 4'h8;
      useAltOnNaCtrs_0_107 <= 4'h8;
      useAltOnNaCtrs_0_108 <= 4'h8;
      useAltOnNaCtrs_0_109 <= 4'h8;
      useAltOnNaCtrs_0_110 <= 4'h8;
      useAltOnNaCtrs_0_111 <= 4'h8;
      useAltOnNaCtrs_0_112 <= 4'h8;
      useAltOnNaCtrs_0_113 <= 4'h8;
      useAltOnNaCtrs_0_114 <= 4'h8;
      useAltOnNaCtrs_0_115 <= 4'h8;
      useAltOnNaCtrs_0_116 <= 4'h8;
      useAltOnNaCtrs_0_117 <= 4'h8;
      useAltOnNaCtrs_0_118 <= 4'h8;
      useAltOnNaCtrs_0_119 <= 4'h8;
      useAltOnNaCtrs_0_120 <= 4'h8;
      useAltOnNaCtrs_0_121 <= 4'h8;
      useAltOnNaCtrs_0_122 <= 4'h8;
      useAltOnNaCtrs_0_123 <= 4'h8;
      useAltOnNaCtrs_0_124 <= 4'h8;
      useAltOnNaCtrs_0_125 <= 4'h8;
      useAltOnNaCtrs_0_126 <= 4'h8;
      useAltOnNaCtrs_0_127 <= 4'h8;
      useAltOnNaCtrs_1_0 <= 4'h8;
      useAltOnNaCtrs_1_1 <= 4'h8;
      useAltOnNaCtrs_1_2 <= 4'h8;
      useAltOnNaCtrs_1_3 <= 4'h8;
      useAltOnNaCtrs_1_4 <= 4'h8;
      useAltOnNaCtrs_1_5 <= 4'h8;
      useAltOnNaCtrs_1_6 <= 4'h8;
      useAltOnNaCtrs_1_7 <= 4'h8;
      useAltOnNaCtrs_1_8 <= 4'h8;
      useAltOnNaCtrs_1_9 <= 4'h8;
      useAltOnNaCtrs_1_10 <= 4'h8;
      useAltOnNaCtrs_1_11 <= 4'h8;
      useAltOnNaCtrs_1_12 <= 4'h8;
      useAltOnNaCtrs_1_13 <= 4'h8;
      useAltOnNaCtrs_1_14 <= 4'h8;
      useAltOnNaCtrs_1_15 <= 4'h8;
      useAltOnNaCtrs_1_16 <= 4'h8;
      useAltOnNaCtrs_1_17 <= 4'h8;
      useAltOnNaCtrs_1_18 <= 4'h8;
      useAltOnNaCtrs_1_19 <= 4'h8;
      useAltOnNaCtrs_1_20 <= 4'h8;
      useAltOnNaCtrs_1_21 <= 4'h8;
      useAltOnNaCtrs_1_22 <= 4'h8;
      useAltOnNaCtrs_1_23 <= 4'h8;
      useAltOnNaCtrs_1_24 <= 4'h8;
      useAltOnNaCtrs_1_25 <= 4'h8;
      useAltOnNaCtrs_1_26 <= 4'h8;
      useAltOnNaCtrs_1_27 <= 4'h8;
      useAltOnNaCtrs_1_28 <= 4'h8;
      useAltOnNaCtrs_1_29 <= 4'h8;
      useAltOnNaCtrs_1_30 <= 4'h8;
      useAltOnNaCtrs_1_31 <= 4'h8;
      useAltOnNaCtrs_1_32 <= 4'h8;
      useAltOnNaCtrs_1_33 <= 4'h8;
      useAltOnNaCtrs_1_34 <= 4'h8;
      useAltOnNaCtrs_1_35 <= 4'h8;
      useAltOnNaCtrs_1_36 <= 4'h8;
      useAltOnNaCtrs_1_37 <= 4'h8;
      useAltOnNaCtrs_1_38 <= 4'h8;
      useAltOnNaCtrs_1_39 <= 4'h8;
      useAltOnNaCtrs_1_40 <= 4'h8;
      useAltOnNaCtrs_1_41 <= 4'h8;
      useAltOnNaCtrs_1_42 <= 4'h8;
      useAltOnNaCtrs_1_43 <= 4'h8;
      useAltOnNaCtrs_1_44 <= 4'h8;
      useAltOnNaCtrs_1_45 <= 4'h8;
      useAltOnNaCtrs_1_46 <= 4'h8;
      useAltOnNaCtrs_1_47 <= 4'h8;
      useAltOnNaCtrs_1_48 <= 4'h8;
      useAltOnNaCtrs_1_49 <= 4'h8;
      useAltOnNaCtrs_1_50 <= 4'h8;
      useAltOnNaCtrs_1_51 <= 4'h8;
      useAltOnNaCtrs_1_52 <= 4'h8;
      useAltOnNaCtrs_1_53 <= 4'h8;
      useAltOnNaCtrs_1_54 <= 4'h8;
      useAltOnNaCtrs_1_55 <= 4'h8;
      useAltOnNaCtrs_1_56 <= 4'h8;
      useAltOnNaCtrs_1_57 <= 4'h8;
      useAltOnNaCtrs_1_58 <= 4'h8;
      useAltOnNaCtrs_1_59 <= 4'h8;
      useAltOnNaCtrs_1_60 <= 4'h8;
      useAltOnNaCtrs_1_61 <= 4'h8;
      useAltOnNaCtrs_1_62 <= 4'h8;
      useAltOnNaCtrs_1_63 <= 4'h8;
      useAltOnNaCtrs_1_64 <= 4'h8;
      useAltOnNaCtrs_1_65 <= 4'h8;
      useAltOnNaCtrs_1_66 <= 4'h8;
      useAltOnNaCtrs_1_67 <= 4'h8;
      useAltOnNaCtrs_1_68 <= 4'h8;
      useAltOnNaCtrs_1_69 <= 4'h8;
      useAltOnNaCtrs_1_70 <= 4'h8;
      useAltOnNaCtrs_1_71 <= 4'h8;
      useAltOnNaCtrs_1_72 <= 4'h8;
      useAltOnNaCtrs_1_73 <= 4'h8;
      useAltOnNaCtrs_1_74 <= 4'h8;
      useAltOnNaCtrs_1_75 <= 4'h8;
      useAltOnNaCtrs_1_76 <= 4'h8;
      useAltOnNaCtrs_1_77 <= 4'h8;
      useAltOnNaCtrs_1_78 <= 4'h8;
      useAltOnNaCtrs_1_79 <= 4'h8;
      useAltOnNaCtrs_1_80 <= 4'h8;
      useAltOnNaCtrs_1_81 <= 4'h8;
      useAltOnNaCtrs_1_82 <= 4'h8;
      useAltOnNaCtrs_1_83 <= 4'h8;
      useAltOnNaCtrs_1_84 <= 4'h8;
      useAltOnNaCtrs_1_85 <= 4'h8;
      useAltOnNaCtrs_1_86 <= 4'h8;
      useAltOnNaCtrs_1_87 <= 4'h8;
      useAltOnNaCtrs_1_88 <= 4'h8;
      useAltOnNaCtrs_1_89 <= 4'h8;
      useAltOnNaCtrs_1_90 <= 4'h8;
      useAltOnNaCtrs_1_91 <= 4'h8;
      useAltOnNaCtrs_1_92 <= 4'h8;
      useAltOnNaCtrs_1_93 <= 4'h8;
      useAltOnNaCtrs_1_94 <= 4'h8;
      useAltOnNaCtrs_1_95 <= 4'h8;
      useAltOnNaCtrs_1_96 <= 4'h8;
      useAltOnNaCtrs_1_97 <= 4'h8;
      useAltOnNaCtrs_1_98 <= 4'h8;
      useAltOnNaCtrs_1_99 <= 4'h8;
      useAltOnNaCtrs_1_100 <= 4'h8;
      useAltOnNaCtrs_1_101 <= 4'h8;
      useAltOnNaCtrs_1_102 <= 4'h8;
      useAltOnNaCtrs_1_103 <= 4'h8;
      useAltOnNaCtrs_1_104 <= 4'h8;
      useAltOnNaCtrs_1_105 <= 4'h8;
      useAltOnNaCtrs_1_106 <= 4'h8;
      useAltOnNaCtrs_1_107 <= 4'h8;
      useAltOnNaCtrs_1_108 <= 4'h8;
      useAltOnNaCtrs_1_109 <= 4'h8;
      useAltOnNaCtrs_1_110 <= 4'h8;
      useAltOnNaCtrs_1_111 <= 4'h8;
      useAltOnNaCtrs_1_112 <= 4'h8;
      useAltOnNaCtrs_1_113 <= 4'h8;
      useAltOnNaCtrs_1_114 <= 4'h8;
      useAltOnNaCtrs_1_115 <= 4'h8;
      useAltOnNaCtrs_1_116 <= 4'h8;
      useAltOnNaCtrs_1_117 <= 4'h8;
      useAltOnNaCtrs_1_118 <= 4'h8;
      useAltOnNaCtrs_1_119 <= 4'h8;
      useAltOnNaCtrs_1_120 <= 4'h8;
      useAltOnNaCtrs_1_121 <= 4'h8;
      useAltOnNaCtrs_1_122 <= 4'h8;
      useAltOnNaCtrs_1_123 <= 4'h8;
      useAltOnNaCtrs_1_124 <= 4'h8;
      useAltOnNaCtrs_1_125 <= 4'h8;
      useAltOnNaCtrs_1_126 <= 4'h8;
      useAltOnNaCtrs_1_127 <= 4'h8;
      u_valid <= 1'h0;
      scThresholds_0_ctr <= 5'h10;
      scThresholds_0_thres <= 8'h6;
      scThresholds_1_ctr <= 5'h10;
      scThresholds_1_thres <= 8'h6;
    end
    else begin
      modified_reset <= 1'h0;
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_0 & io_s1_fire_0)
        s2_pc_dup_s2_pc_seg_0_value <= s1_pc_dup_0[49:24];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_1 & io_s1_fire_0)
        s2_pc_dup_s2_pc_seg_1_value <= s1_pc_dup_0[23:12];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_2 & io_s1_fire_0)
        s2_pc_dup_s2_pc_seg_2_value <= s1_pc_dup_0[11:0];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_1_0 & io_s1_fire_1)
        s2_pc_dup_s2_pc_seg_0_value_1 <= s1_pc_dup_1[49:24];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_1_1 & io_s1_fire_1)
        s2_pc_dup_s2_pc_seg_1_value_1 <= s1_pc_dup_1[23:12];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_1_2 & io_s1_fire_1)
        s2_pc_dup_s2_pc_seg_2_value_1 <= s1_pc_dup_1[11:0];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_2_0 & io_s1_fire_2)
        s2_pc_dup_s2_pc_seg_0_value_2 <= s1_pc_dup_2[49:24];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_2_1 & io_s1_fire_2)
        s2_pc_dup_s2_pc_seg_1_value_2 <= s1_pc_dup_2[23:12];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_2_2 & io_s1_fire_2)
        s2_pc_dup_s2_pc_seg_2_value_2 <= s1_pc_dup_2[11:0];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_3_0 & io_s1_fire_3)
        s2_pc_dup_s2_pc_seg_0_value_3 <= s1_pc_dup_3[49:24];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_3_1 & io_s1_fire_3)
        s2_pc_dup_s2_pc_seg_1_value_3 <= s1_pc_dup_3[23:12];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_3_2 & io_s1_fire_3)
        s2_pc_dup_s2_pc_seg_2_value_3 <= s1_pc_dup_3[11:0];
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_0 & io_s2_fire_0)
        s3_pc_dup_s3_pc_seg_0_value <= s2_pc_dup_s2_pc_seg_0_value;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_1 & io_s2_fire_0)
        s3_pc_dup_s3_pc_seg_1_value <= s2_pc_dup_s2_pc_seg_1_value;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_2 & io_s2_fire_0)
        s3_pc_dup_s3_pc_seg_2_value <= s2_pc_dup_s2_pc_seg_2_value;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_1_0 & io_s2_fire_1)
        s3_pc_dup_s3_pc_seg_0_value_1 <= s2_pc_dup_s2_pc_seg_0_value_1;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_1_1 & io_s2_fire_1)
        s3_pc_dup_s3_pc_seg_1_value_1 <= s2_pc_dup_s2_pc_seg_1_value_1;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_1_2 & io_s2_fire_1)
        s3_pc_dup_s3_pc_seg_2_value_1 <= s2_pc_dup_s2_pc_seg_2_value_1;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_2_0 & io_s2_fire_2)
        s3_pc_dup_s3_pc_seg_0_value_2 <= s2_pc_dup_s2_pc_seg_0_value_2;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_2_1 & io_s2_fire_2)
        s3_pc_dup_s3_pc_seg_1_value_2 <= s2_pc_dup_s2_pc_seg_1_value_2;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_2_2 & io_s2_fire_2)
        s3_pc_dup_s3_pc_seg_2_value_2 <= s2_pc_dup_s2_pc_seg_2_value_2;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_3_0 & io_s2_fire_3)
        s3_pc_dup_s3_pc_seg_0_value_3 <= s2_pc_dup_s2_pc_seg_0_value_3;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_3_1 & io_s2_fire_3)
        s3_pc_dup_s3_pc_seg_1_value_3 <= s2_pc_dup_s2_pc_seg_1_value_3;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_3_2 & io_s2_fire_3)
        s3_pc_dup_s3_pc_seg_2_value_3 <= s2_pc_dup_s2_pc_seg_2_value_3;
      if (needToAllocate) begin
        if (&bankTickCtrs_0) begin
          bankTickCtrDistanceToTops_0 <= 7'h7F;
          bankTickCtrs_0 <= 7'h0;
        end
        else if (tickInc) begin
          if (_GEN_15 >= bankTickCtrDistanceToTops_0 & tickInc) begin
            bankTickCtrDistanceToTops_0 <= 7'h0;
            bankTickCtrs_0 <= 7'h7F;
          end
          else begin
            bankTickCtrDistanceToTops_0 <= 7'(bankTickCtrDistanceToTops_0 - _GEN_15);
            bankTickCtrs_0 <= 7'(bankTickCtrs_0 + _GEN_15);
          end
        end
        else if (tickDec) begin
          if (_GEN_16 >= bankTickCtrs_0 & tickDec) begin
            bankTickCtrDistanceToTops_0 <= 7'h7F;
            bankTickCtrs_0 <= 7'h0;
          end
          else begin
            bankTickCtrDistanceToTops_0 <= 7'(bankTickCtrDistanceToTops_0 + _GEN_16);
            bankTickCtrs_0 <= 7'(bankTickCtrs_0 - _GEN_16);
          end
        end
      end
      if (needToAllocate_1) begin
        if (&bankTickCtrs_1) begin
          bankTickCtrDistanceToTops_1 <= 7'h7F;
          bankTickCtrs_1 <= 7'h0;
        end
        else if (tickInc_1) begin
          if (_GEN_25 >= bankTickCtrDistanceToTops_1 & tickInc_1) begin
            bankTickCtrDistanceToTops_1 <= 7'h0;
            bankTickCtrs_1 <= 7'h7F;
          end
          else begin
            bankTickCtrDistanceToTops_1 <= 7'(bankTickCtrDistanceToTops_1 - _GEN_25);
            bankTickCtrs_1 <= 7'(bankTickCtrs_1 + _GEN_25);
          end
        end
        else if (tickDec_1) begin
          if (_GEN_26 >= bankTickCtrs_1 & tickDec_1) begin
            bankTickCtrDistanceToTops_1 <= 7'h7F;
            bankTickCtrs_1 <= 7'h0;
          end
          else begin
            bankTickCtrDistanceToTops_1 <= 7'(bankTickCtrDistanceToTops_1 + _GEN_26);
            bankTickCtrs_1 <= 7'(bankTickCtrs_1 - _GEN_26);
          end
        end
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h0) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_0 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_0 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_0 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_0 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h1) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_1 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_1 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_1 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_1 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h2) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_2 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_2 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_2 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_2 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h3) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_3 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_3 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_3 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_3 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h4) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_4 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_4 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_4 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_4 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h5) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_5 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_5 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_5 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_5 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h6) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_6 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_6 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_6 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_6 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h7) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_7 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_7 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_7 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_7 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h8) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_8 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_8 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_8 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_8 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h9) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_9 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_9 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_9 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_9 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'hA) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_10 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_10 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_10 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_10 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'hB) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_11 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_11 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_11 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_11 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'hC) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_12 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_12 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_12 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_12 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'hD) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_13 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_13 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_13 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_13 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'hE) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_14 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_14 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_14 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_14 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'hF) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_15 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_15 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_15 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_15 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h10) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_16 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_16 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_16 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_16 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h11) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_17 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_17 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_17 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_17 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h12) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_18 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_18 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_18 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_18 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h13) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_19 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_19 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_19 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_19 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h14) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_20 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_20 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_20 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_20 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h15) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_21 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_21 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_21 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_21 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h16) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_22 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_22 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_22 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_22 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h17) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_23 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_23 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_23 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_23 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h18) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_24 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_24 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_24 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_24 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h19) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_25 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_25 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_25 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_25 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h1A) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_26 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_26 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_26 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_26 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h1B) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_27 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_27 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_27 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_27 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h1C) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_28 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_28 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_28 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_28 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h1D) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_29 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_29 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_29 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_29 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h1E) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_30 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_30 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_30 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_30 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h1F) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_31 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_31 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_31 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_31 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h20) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_32 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_32 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_32 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_32 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h21) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_33 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_33 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_33 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_33 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h22) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_34 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_34 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_34 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_34 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h23) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_35 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_35 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_35 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_35 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h24) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_36 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_36 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_36 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_36 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h25) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_37 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_37 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_37 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_37 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h26) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_38 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_38 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_38 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_38 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h27) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_39 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_39 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_39 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_39 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h28) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_40 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_40 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_40 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_40 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h29) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_41 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_41 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_41 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_41 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h2A) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_42 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_42 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_42 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_42 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h2B) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_43 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_43 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_43 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_43 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h2C) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_44 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_44 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_44 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_44 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h2D) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_45 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_45 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_45 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_45 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h2E) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_46 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_46 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_46 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_46 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h2F) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_47 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_47 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_47 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_47 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h30) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_48 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_48 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_48 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_48 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h31) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_49 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_49 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_49 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_49 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h32) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_50 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_50 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_50 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_50 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h33) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_51 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_51 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_51 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_51 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h34) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_52 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_52 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_52 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_52 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h35) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_53 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_53 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_53 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_53 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h36) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_54 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_54 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_54 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_54 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h37) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_55 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_55 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_55 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_55 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h38) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_56 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_56 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_56 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_56 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h39) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_57 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_57 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_57 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_57 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h3A) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_58 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_58 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_58 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_58 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h3B) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_59 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_59 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_59 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_59 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h3C) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_60 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_60 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_60 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_60 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h3D) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_61 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_61 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_61 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_61 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h3E) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_62 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_62 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_62 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_62 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h3F) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_63 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_63 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_63 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_63 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h40) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_64 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_64 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_64 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_64 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h41) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_65 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_65 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_65 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_65 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h42) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_66 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_66 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_66 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_66 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h43) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_67 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_67 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_67 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_67 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h44) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_68 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_68 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_68 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_68 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h45) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_69 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_69 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_69 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_69 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h46) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_70 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_70 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_70 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_70 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h47) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_71 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_71 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_71 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_71 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h48) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_72 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_72 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_72 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_72 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h49) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_73 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_73 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_73 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_73 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h4A) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_74 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_74 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_74 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_74 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h4B) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_75 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_75 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_75 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_75 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h4C) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_76 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_76 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_76 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_76 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h4D) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_77 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_77 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_77 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_77 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h4E) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_78 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_78 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_78 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_78 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h4F) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_79 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_79 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_79 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_79 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h50) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_80 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_80 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_80 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_80 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h51) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_81 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_81 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_81 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_81 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h52) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_82 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_82 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_82 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_82 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h53) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_83 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_83 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_83 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_83 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h54) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_84 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_84 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_84 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_84 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h55) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_85 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_85 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_85 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_85 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h56) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_86 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_86 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_86 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_86 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h57) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_87 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_87 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_87 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_87 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h58) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_88 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_88 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_88 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_88 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h59) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_89 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_89 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_89 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_89 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h5A) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_90 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_90 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_90 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_90 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h5B) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_91 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_91 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_91 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_91 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h5C) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_92 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_92 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_92 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_92 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h5D) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_93 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_93 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_93 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_93 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h5E) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_94 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_94 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_94 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_94 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h5F) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_95 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_95 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_95 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_95 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h60) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_96 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_96 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_96 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_96 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h61) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_97 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_97 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_97 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_97 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h62) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_98 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_98 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_98 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_98 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h63) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_99 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_99 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_99 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_99 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h64) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_100 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_100 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_100 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_100 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h65) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_101 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_101 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_101 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_101 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h66) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_102 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_102 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_102 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_102 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h67) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_103 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_103 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_103 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_103 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h68) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_104 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_104 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_104 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_104 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h69) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_105 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_105 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_105 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_105 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h6A) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_106 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_106 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_106 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_106 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h6B) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_107 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_107 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_107 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_107 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h6C) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_108 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_108 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_108 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_108 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h6D) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_109 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_109 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_109 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_109 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h6E) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_110 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_110 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_110 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_110 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h6F) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_111 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_111 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_111 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_111 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h70) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_112 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_112 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_112 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_112 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h71) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_113 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_113 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_113 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_113 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h72) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_114 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_114 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_114 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_114 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h73) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_115 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_115 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_115 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_115 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h74) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_116 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_116 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_116 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_116 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h75) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_117 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_117 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_117 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_117 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h76) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_118 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_118 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_118 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_118 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h77) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_119 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_119 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_119 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_119 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h78) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_120 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_120 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_120 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_120 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h79) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_121 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_121 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_121 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_121 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h7A) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_122 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_122 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_122 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_122 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h7B) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_123 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_123 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_123 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_123 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h7C) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_124 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_124 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_124 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_124 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h7D) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_125 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_125 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_125 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_125 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & io_update_bits_pc[7:1] == 7'h7E) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_126 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_126 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_126 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_126 <= _newCtr_T_5;
      end
      if (updateValids_0 & _GEN_29 & (&(io_update_bits_pc[7:1]))) begin
        if (_newCtr_T)
          useAltOnNaCtrs_0_127 <= 4'hF;
        else if (_newCtr_T_2)
          useAltOnNaCtrs_0_127 <= 4'h0;
        else if (updateAltCorrect)
          useAltOnNaCtrs_0_127 <= _newCtr_T_3;
        else
          useAltOnNaCtrs_0_127 <= _newCtr_T_5;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h0) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_0 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_0 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_0 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_0 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h1) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_1 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_1 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_1 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_1 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h2) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_2 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_2 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_2 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_2 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h3) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_3 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_3 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_3 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_3 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h4) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_4 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_4 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_4 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_4 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h5) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_5 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_5 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_5 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_5 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h6) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_6 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_6 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_6 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_6 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h7) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_7 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_7 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_7 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_7 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h8) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_8 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_8 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_8 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_8 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h9) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_9 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_9 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_9 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_9 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'hA) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_10 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_10 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_10 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_10 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'hB) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_11 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_11 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_11 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_11 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'hC) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_12 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_12 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_12 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_12 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'hD) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_13 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_13 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_13 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_13 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'hE) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_14 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_14 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_14 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_14 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'hF) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_15 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_15 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_15 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_15 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h10) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_16 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_16 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_16 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_16 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h11) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_17 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_17 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_17 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_17 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h12) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_18 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_18 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_18 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_18 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h13) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_19 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_19 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_19 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_19 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h14) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_20 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_20 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_20 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_20 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h15) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_21 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_21 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_21 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_21 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h16) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_22 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_22 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_22 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_22 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h17) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_23 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_23 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_23 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_23 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h18) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_24 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_24 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_24 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_24 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h19) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_25 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_25 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_25 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_25 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h1A) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_26 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_26 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_26 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_26 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h1B) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_27 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_27 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_27 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_27 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h1C) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_28 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_28 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_28 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_28 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h1D) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_29 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_29 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_29 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_29 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h1E) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_30 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_30 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_30 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_30 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h1F) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_31 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_31 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_31 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_31 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h20) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_32 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_32 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_32 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_32 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h21) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_33 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_33 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_33 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_33 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h22) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_34 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_34 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_34 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_34 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h23) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_35 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_35 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_35 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_35 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h24) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_36 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_36 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_36 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_36 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h25) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_37 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_37 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_37 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_37 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h26) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_38 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_38 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_38 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_38 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h27) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_39 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_39 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_39 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_39 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h28) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_40 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_40 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_40 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_40 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h29) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_41 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_41 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_41 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_41 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h2A) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_42 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_42 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_42 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_42 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h2B) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_43 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_43 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_43 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_43 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h2C) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_44 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_44 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_44 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_44 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h2D) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_45 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_45 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_45 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_45 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h2E) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_46 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_46 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_46 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_46 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h2F) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_47 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_47 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_47 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_47 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h30) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_48 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_48 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_48 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_48 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h31) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_49 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_49 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_49 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_49 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h32) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_50 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_50 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_50 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_50 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h33) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_51 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_51 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_51 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_51 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h34) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_52 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_52 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_52 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_52 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h35) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_53 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_53 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_53 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_53 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h36) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_54 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_54 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_54 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_54 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h37) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_55 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_55 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_55 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_55 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h38) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_56 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_56 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_56 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_56 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h39) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_57 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_57 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_57 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_57 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h3A) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_58 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_58 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_58 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_58 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h3B) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_59 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_59 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_59 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_59 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h3C) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_60 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_60 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_60 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_60 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h3D) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_61 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_61 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_61 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_61 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h3E) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_62 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_62 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_62 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_62 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h3F) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_63 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_63 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_63 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_63 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h40) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_64 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_64 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_64 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_64 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h41) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_65 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_65 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_65 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_65 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h42) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_66 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_66 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_66 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_66 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h43) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_67 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_67 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_67 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_67 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h44) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_68 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_68 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_68 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_68 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h45) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_69 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_69 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_69 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_69 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h46) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_70 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_70 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_70 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_70 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h47) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_71 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_71 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_71 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_71 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h48) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_72 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_72 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_72 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_72 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h49) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_73 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_73 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_73 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_73 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h4A) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_74 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_74 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_74 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_74 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h4B) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_75 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_75 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_75 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_75 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h4C) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_76 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_76 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_76 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_76 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h4D) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_77 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_77 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_77 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_77 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h4E) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_78 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_78 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_78 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_78 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h4F) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_79 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_79 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_79 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_79 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h50) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_80 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_80 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_80 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_80 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h51) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_81 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_81 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_81 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_81 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h52) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_82 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_82 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_82 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_82 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h53) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_83 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_83 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_83 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_83 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h54) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_84 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_84 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_84 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_84 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h55) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_85 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_85 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_85 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_85 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h56) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_86 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_86 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_86 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_86 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h57) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_87 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_87 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_87 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_87 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h58) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_88 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_88 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_88 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_88 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h59) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_89 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_89 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_89 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_89 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h5A) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_90 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_90 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_90 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_90 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h5B) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_91 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_91 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_91 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_91 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h5C) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_92 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_92 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_92 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_92 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h5D) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_93 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_93 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_93 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_93 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h5E) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_94 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_94 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_94 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_94 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h5F) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_95 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_95 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_95 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_95 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h60) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_96 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_96 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_96 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_96 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h61) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_97 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_97 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_97 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_97 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h62) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_98 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_98 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_98 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_98 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h63) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_99 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_99 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_99 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_99 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h64) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_100 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_100 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_100 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_100 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h65) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_101 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_101 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_101 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_101 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h66) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_102 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_102 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_102 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_102 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h67) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_103 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_103 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_103 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_103 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h68) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_104 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_104 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_104 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_104 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h69) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_105 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_105 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_105 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_105 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h6A) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_106 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_106 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_106 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_106 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h6B) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_107 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_107 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_107 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_107 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h6C) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_108 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_108 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_108 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_108 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h6D) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_109 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_109 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_109 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_109 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h6E) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_110 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_110 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_110 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_110 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h6F) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_111 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_111 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_111 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_111 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h70) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_112 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_112 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_112 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_112 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h71) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_113 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_113 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_113 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_113 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h72) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_114 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_114 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_114 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_114 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h73) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_115 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_115 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_115 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_115 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h74) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_116 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_116 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_116 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_116 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h75) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_117 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_117 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_117 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_117 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h76) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_118 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_118 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_118 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_118 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h77) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_119 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_119 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_119 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_119 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h78) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_120 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_120 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_120 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_120 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h79) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_121 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_121 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_121 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_121 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h7A) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_122 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_122 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_122 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_122 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h7B) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_123 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_123 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_123 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_123 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h7C) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_124 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_124 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_124 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_124 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h7D) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_125 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_125 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_125 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_125 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & io_update_bits_pc[7:1] == 7'h7E) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_126 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_126 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_126 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_126 <= _newCtr_T_14;
      end
      if (updateValids_1 & _GEN_30 & (&(io_update_bits_pc[7:1]))) begin
        if (_newCtr_T_9)
          useAltOnNaCtrs_1_127 <= 4'hF;
        else if (_newCtr_T_11)
          useAltOnNaCtrs_1_127 <= 4'h0;
        else if (updateAltCorrect_1)
          useAltOnNaCtrs_1_127 <= _newCtr_T_12;
        else
          useAltOnNaCtrs_1_127 <= _newCtr_T_14;
      end
      u_valid <= io_update_valid;
      if (_GEN & updateMeta_scMeta_scPreds_0_r != tagePred
          & _totalSumAbs_T_8 >= {2'h0, 8'(scThresholds_0_thres - 8'h4)}
          & _totalSumAbs_T_8 <= {2'h0, 8'(scThresholds_0_thres - 8'h2)}) begin
        if ((&newThres_newCtr) | _newThres_res_ctr_T_4)
          scThresholds_0_ctr <= 5'h10;
        else if (_newThres_newCtr_T)
          scThresholds_0_ctr <= 5'h1F;
        else if (_newThres_newCtr_T_2)
          scThresholds_0_ctr <= 5'h0;
        else if (_GEN_27)
          scThresholds_0_ctr <= _newThres_newCtr_T_5;
        else
          scThresholds_0_ctr <= _newThres_newCtr_T_3;
        if ((&newThres_newCtr) & scThresholds_0_thres < 8'h20)
          scThresholds_0_thres <= 8'(scThresholds_0_thres + 8'h2);
        else if (_newThres_res_ctr_T_4 & scThresholds_0_thres > 8'h5)
          scThresholds_0_thres <= 8'(scThresholds_0_thres - 8'h2);
      end
      if (_GEN_1 & updateMeta_scMeta_scPreds_1_r != tagePred_1
          & _totalSumAbs_T_17 >= {2'h0, 8'(scThresholds_1_thres - 8'h4)}
          & _totalSumAbs_T_17 <= {2'h0, 8'(scThresholds_1_thres - 8'h2)}) begin
        if ((&newThres_newCtr_1) | _newThres_res_ctr_T_11)
          scThresholds_1_ctr <= 5'h10;
        else if (_newThres_newCtr_T_9)
          scThresholds_1_ctr <= 5'h1F;
        else if (_newThres_newCtr_T_11)
          scThresholds_1_ctr <= 5'h0;
        else if (_GEN_28)
          scThresholds_1_ctr <= _newThres_newCtr_T_14;
        else
          scThresholds_1_ctr <= _newThres_newCtr_T_12;
        if ((&newThres_newCtr_1) & scThresholds_1_thres < 8'h20)
          scThresholds_1_thres <= 8'(scThresholds_1_thres + 8'h2);
        else if (_newThres_res_ctr_T_11 & scThresholds_1_thres > 8'h5)
          scThresholds_1_thres <= 8'(scThresholds_1_thres - 8'h2);
      end
    end
  end // always @(posedge, posedge)
  wire [49:0]  _GEN_31 = {2'h0, io_reset_vector};
  wire [7:0]   _s1_scTableSums_T_8 =
    8'({_scTables_0_io_resp_ctrs_0_0[5], _scTables_0_io_resp_ctrs_0_0, 1'h1}
       + {_scTables_1_io_resp_ctrs_0_0[5], _scTables_1_io_resp_ctrs_0_0, 1'h1});
  wire [7:0]   _s1_scTableSums_T_9 =
    8'({_scTables_2_io_resp_ctrs_0_0[5], _scTables_2_io_resp_ctrs_0_0, 1'h1}
       + {_scTables_3_io_resp_ctrs_0_0[5], _scTables_3_io_resp_ctrs_0_0, 1'h1});
  wire [7:0]   _s1_scTableSums_T_19 =
    8'({_scTables_0_io_resp_ctrs_0_1[5], _scTables_0_io_resp_ctrs_0_1, 1'h1}
       + {_scTables_1_io_resp_ctrs_0_1[5], _scTables_1_io_resp_ctrs_0_1, 1'h1});
  wire [7:0]   _s1_scTableSums_T_20 =
    8'({_scTables_2_io_resp_ctrs_0_1[5], _scTables_2_io_resp_ctrs_0_1, 1'h1}
       + {_scTables_3_io_resp_ctrs_0_1[5], _scTables_3_io_resp_ctrs_0_1, 1'h1});
  wire [7:0]   _s1_scTableSums_T_30 =
    8'({_scTables_0_io_resp_ctrs_1_0[5], _scTables_0_io_resp_ctrs_1_0, 1'h1}
       + {_scTables_1_io_resp_ctrs_1_0[5], _scTables_1_io_resp_ctrs_1_0, 1'h1});
  wire [7:0]   _s1_scTableSums_T_31 =
    8'({_scTables_2_io_resp_ctrs_1_0[5], _scTables_2_io_resp_ctrs_1_0, 1'h1}
       + {_scTables_3_io_resp_ctrs_1_0[5], _scTables_3_io_resp_ctrs_1_0, 1'h1});
  wire [7:0]   _s1_scTableSums_T_41 =
    8'({_scTables_0_io_resp_ctrs_1_1[5], _scTables_0_io_resp_ctrs_1_1, 1'h1}
       + {_scTables_1_io_resp_ctrs_1_1[5], _scTables_1_io_resp_ctrs_1_1, 1'h1});
  wire [7:0]   _s1_scTableSums_T_42 =
    8'({_scTables_2_io_resp_ctrs_1_1[5], _scTables_2_io_resp_ctrs_1_1, 1'h1}
       + {_scTables_3_io_resp_ctrs_1_1[5], _scTables_3_io_resp_ctrs_1_1, 1'h1});
  wire         u_valids_for_cge_0 =
    io_update_bits_ftb_entry_brSlots_0_valid & io_update_valid;
  wire         u_valids_for_cge_1 =
    io_update_bits_ftb_entry_tailSlot_valid & io_update_bits_ftb_entry_tailSlot_sharing
    & io_update_valid;
  wire         useAltCtr =
    s1_pc_dup_0[7:1] == 7'h0 & useAltOnNaCtrs_0_0[3] | s1_pc_dup_0[7:1] == 7'h1
    & useAltOnNaCtrs_0_1[3] | s1_pc_dup_0[7:1] == 7'h2 & useAltOnNaCtrs_0_2[3]
    | s1_pc_dup_0[7:1] == 7'h3 & useAltOnNaCtrs_0_3[3] | s1_pc_dup_0[7:1] == 7'h4
    & useAltOnNaCtrs_0_4[3] | s1_pc_dup_0[7:1] == 7'h5 & useAltOnNaCtrs_0_5[3]
    | s1_pc_dup_0[7:1] == 7'h6 & useAltOnNaCtrs_0_6[3] | s1_pc_dup_0[7:1] == 7'h7
    & useAltOnNaCtrs_0_7[3] | s1_pc_dup_0[7:1] == 7'h8 & useAltOnNaCtrs_0_8[3]
    | s1_pc_dup_0[7:1] == 7'h9 & useAltOnNaCtrs_0_9[3] | s1_pc_dup_0[7:1] == 7'hA
    & useAltOnNaCtrs_0_10[3] | s1_pc_dup_0[7:1] == 7'hB & useAltOnNaCtrs_0_11[3]
    | s1_pc_dup_0[7:1] == 7'hC & useAltOnNaCtrs_0_12[3] | s1_pc_dup_0[7:1] == 7'hD
    & useAltOnNaCtrs_0_13[3] | s1_pc_dup_0[7:1] == 7'hE & useAltOnNaCtrs_0_14[3]
    | s1_pc_dup_0[7:1] == 7'hF & useAltOnNaCtrs_0_15[3] | s1_pc_dup_0[7:1] == 7'h10
    & useAltOnNaCtrs_0_16[3] | s1_pc_dup_0[7:1] == 7'h11 & useAltOnNaCtrs_0_17[3]
    | s1_pc_dup_0[7:1] == 7'h12 & useAltOnNaCtrs_0_18[3] | s1_pc_dup_0[7:1] == 7'h13
    & useAltOnNaCtrs_0_19[3] | s1_pc_dup_0[7:1] == 7'h14 & useAltOnNaCtrs_0_20[3]
    | s1_pc_dup_0[7:1] == 7'h15 & useAltOnNaCtrs_0_21[3] | s1_pc_dup_0[7:1] == 7'h16
    & useAltOnNaCtrs_0_22[3] | s1_pc_dup_0[7:1] == 7'h17 & useAltOnNaCtrs_0_23[3]
    | s1_pc_dup_0[7:1] == 7'h18 & useAltOnNaCtrs_0_24[3] | s1_pc_dup_0[7:1] == 7'h19
    & useAltOnNaCtrs_0_25[3] | s1_pc_dup_0[7:1] == 7'h1A & useAltOnNaCtrs_0_26[3]
    | s1_pc_dup_0[7:1] == 7'h1B & useAltOnNaCtrs_0_27[3] | s1_pc_dup_0[7:1] == 7'h1C
    & useAltOnNaCtrs_0_28[3] | s1_pc_dup_0[7:1] == 7'h1D & useAltOnNaCtrs_0_29[3]
    | s1_pc_dup_0[7:1] == 7'h1E & useAltOnNaCtrs_0_30[3] | s1_pc_dup_0[7:1] == 7'h1F
    & useAltOnNaCtrs_0_31[3] | s1_pc_dup_0[7:1] == 7'h20 & useAltOnNaCtrs_0_32[3]
    | s1_pc_dup_0[7:1] == 7'h21 & useAltOnNaCtrs_0_33[3] | s1_pc_dup_0[7:1] == 7'h22
    & useAltOnNaCtrs_0_34[3] | s1_pc_dup_0[7:1] == 7'h23 & useAltOnNaCtrs_0_35[3]
    | s1_pc_dup_0[7:1] == 7'h24 & useAltOnNaCtrs_0_36[3] | s1_pc_dup_0[7:1] == 7'h25
    & useAltOnNaCtrs_0_37[3] | s1_pc_dup_0[7:1] == 7'h26 & useAltOnNaCtrs_0_38[3]
    | s1_pc_dup_0[7:1] == 7'h27 & useAltOnNaCtrs_0_39[3] | s1_pc_dup_0[7:1] == 7'h28
    & useAltOnNaCtrs_0_40[3] | s1_pc_dup_0[7:1] == 7'h29 & useAltOnNaCtrs_0_41[3]
    | s1_pc_dup_0[7:1] == 7'h2A & useAltOnNaCtrs_0_42[3] | s1_pc_dup_0[7:1] == 7'h2B
    & useAltOnNaCtrs_0_43[3] | s1_pc_dup_0[7:1] == 7'h2C & useAltOnNaCtrs_0_44[3]
    | s1_pc_dup_0[7:1] == 7'h2D & useAltOnNaCtrs_0_45[3] | s1_pc_dup_0[7:1] == 7'h2E
    & useAltOnNaCtrs_0_46[3] | s1_pc_dup_0[7:1] == 7'h2F & useAltOnNaCtrs_0_47[3]
    | s1_pc_dup_0[7:1] == 7'h30 & useAltOnNaCtrs_0_48[3] | s1_pc_dup_0[7:1] == 7'h31
    & useAltOnNaCtrs_0_49[3] | s1_pc_dup_0[7:1] == 7'h32 & useAltOnNaCtrs_0_50[3]
    | s1_pc_dup_0[7:1] == 7'h33 & useAltOnNaCtrs_0_51[3] | s1_pc_dup_0[7:1] == 7'h34
    & useAltOnNaCtrs_0_52[3] | s1_pc_dup_0[7:1] == 7'h35 & useAltOnNaCtrs_0_53[3]
    | s1_pc_dup_0[7:1] == 7'h36 & useAltOnNaCtrs_0_54[3] | s1_pc_dup_0[7:1] == 7'h37
    & useAltOnNaCtrs_0_55[3] | s1_pc_dup_0[7:1] == 7'h38 & useAltOnNaCtrs_0_56[3]
    | s1_pc_dup_0[7:1] == 7'h39 & useAltOnNaCtrs_0_57[3] | s1_pc_dup_0[7:1] == 7'h3A
    & useAltOnNaCtrs_0_58[3] | s1_pc_dup_0[7:1] == 7'h3B & useAltOnNaCtrs_0_59[3]
    | s1_pc_dup_0[7:1] == 7'h3C & useAltOnNaCtrs_0_60[3] | s1_pc_dup_0[7:1] == 7'h3D
    & useAltOnNaCtrs_0_61[3] | s1_pc_dup_0[7:1] == 7'h3E & useAltOnNaCtrs_0_62[3]
    | s1_pc_dup_0[7:1] == 7'h3F & useAltOnNaCtrs_0_63[3] | s1_pc_dup_0[7:1] == 7'h40
    & useAltOnNaCtrs_0_64[3] | s1_pc_dup_0[7:1] == 7'h41 & useAltOnNaCtrs_0_65[3]
    | s1_pc_dup_0[7:1] == 7'h42 & useAltOnNaCtrs_0_66[3] | s1_pc_dup_0[7:1] == 7'h43
    & useAltOnNaCtrs_0_67[3] | s1_pc_dup_0[7:1] == 7'h44 & useAltOnNaCtrs_0_68[3]
    | s1_pc_dup_0[7:1] == 7'h45 & useAltOnNaCtrs_0_69[3] | s1_pc_dup_0[7:1] == 7'h46
    & useAltOnNaCtrs_0_70[3] | s1_pc_dup_0[7:1] == 7'h47 & useAltOnNaCtrs_0_71[3]
    | s1_pc_dup_0[7:1] == 7'h48 & useAltOnNaCtrs_0_72[3] | s1_pc_dup_0[7:1] == 7'h49
    & useAltOnNaCtrs_0_73[3] | s1_pc_dup_0[7:1] == 7'h4A & useAltOnNaCtrs_0_74[3]
    | s1_pc_dup_0[7:1] == 7'h4B & useAltOnNaCtrs_0_75[3] | s1_pc_dup_0[7:1] == 7'h4C
    & useAltOnNaCtrs_0_76[3] | s1_pc_dup_0[7:1] == 7'h4D & useAltOnNaCtrs_0_77[3]
    | s1_pc_dup_0[7:1] == 7'h4E & useAltOnNaCtrs_0_78[3] | s1_pc_dup_0[7:1] == 7'h4F
    & useAltOnNaCtrs_0_79[3] | s1_pc_dup_0[7:1] == 7'h50 & useAltOnNaCtrs_0_80[3]
    | s1_pc_dup_0[7:1] == 7'h51 & useAltOnNaCtrs_0_81[3] | s1_pc_dup_0[7:1] == 7'h52
    & useAltOnNaCtrs_0_82[3] | s1_pc_dup_0[7:1] == 7'h53 & useAltOnNaCtrs_0_83[3]
    | s1_pc_dup_0[7:1] == 7'h54 & useAltOnNaCtrs_0_84[3] | s1_pc_dup_0[7:1] == 7'h55
    & useAltOnNaCtrs_0_85[3] | s1_pc_dup_0[7:1] == 7'h56 & useAltOnNaCtrs_0_86[3]
    | s1_pc_dup_0[7:1] == 7'h57 & useAltOnNaCtrs_0_87[3] | s1_pc_dup_0[7:1] == 7'h58
    & useAltOnNaCtrs_0_88[3] | s1_pc_dup_0[7:1] == 7'h59 & useAltOnNaCtrs_0_89[3]
    | s1_pc_dup_0[7:1] == 7'h5A & useAltOnNaCtrs_0_90[3] | s1_pc_dup_0[7:1] == 7'h5B
    & useAltOnNaCtrs_0_91[3] | s1_pc_dup_0[7:1] == 7'h5C & useAltOnNaCtrs_0_92[3]
    | s1_pc_dup_0[7:1] == 7'h5D & useAltOnNaCtrs_0_93[3] | s1_pc_dup_0[7:1] == 7'h5E
    & useAltOnNaCtrs_0_94[3] | s1_pc_dup_0[7:1] == 7'h5F & useAltOnNaCtrs_0_95[3]
    | s1_pc_dup_0[7:1] == 7'h60 & useAltOnNaCtrs_0_96[3] | s1_pc_dup_0[7:1] == 7'h61
    & useAltOnNaCtrs_0_97[3] | s1_pc_dup_0[7:1] == 7'h62 & useAltOnNaCtrs_0_98[3]
    | s1_pc_dup_0[7:1] == 7'h63 & useAltOnNaCtrs_0_99[3] | s1_pc_dup_0[7:1] == 7'h64
    & useAltOnNaCtrs_0_100[3] | s1_pc_dup_0[7:1] == 7'h65 & useAltOnNaCtrs_0_101[3]
    | s1_pc_dup_0[7:1] == 7'h66 & useAltOnNaCtrs_0_102[3] | s1_pc_dup_0[7:1] == 7'h67
    & useAltOnNaCtrs_0_103[3] | s1_pc_dup_0[7:1] == 7'h68 & useAltOnNaCtrs_0_104[3]
    | s1_pc_dup_0[7:1] == 7'h69 & useAltOnNaCtrs_0_105[3] | s1_pc_dup_0[7:1] == 7'h6A
    & useAltOnNaCtrs_0_106[3] | s1_pc_dup_0[7:1] == 7'h6B & useAltOnNaCtrs_0_107[3]
    | s1_pc_dup_0[7:1] == 7'h6C & useAltOnNaCtrs_0_108[3] | s1_pc_dup_0[7:1] == 7'h6D
    & useAltOnNaCtrs_0_109[3] | s1_pc_dup_0[7:1] == 7'h6E & useAltOnNaCtrs_0_110[3]
    | s1_pc_dup_0[7:1] == 7'h6F & useAltOnNaCtrs_0_111[3] | s1_pc_dup_0[7:1] == 7'h70
    & useAltOnNaCtrs_0_112[3] | s1_pc_dup_0[7:1] == 7'h71 & useAltOnNaCtrs_0_113[3]
    | s1_pc_dup_0[7:1] == 7'h72 & useAltOnNaCtrs_0_114[3] | s1_pc_dup_0[7:1] == 7'h73
    & useAltOnNaCtrs_0_115[3] | s1_pc_dup_0[7:1] == 7'h74 & useAltOnNaCtrs_0_116[3]
    | s1_pc_dup_0[7:1] == 7'h75 & useAltOnNaCtrs_0_117[3] | s1_pc_dup_0[7:1] == 7'h76
    & useAltOnNaCtrs_0_118[3] | s1_pc_dup_0[7:1] == 7'h77 & useAltOnNaCtrs_0_119[3]
    | s1_pc_dup_0[7:1] == 7'h78 & useAltOnNaCtrs_0_120[3] | s1_pc_dup_0[7:1] == 7'h79
    & useAltOnNaCtrs_0_121[3] | s1_pc_dup_0[7:1] == 7'h7A & useAltOnNaCtrs_0_122[3]
    | s1_pc_dup_0[7:1] == 7'h7B & useAltOnNaCtrs_0_123[3] | s1_pc_dup_0[7:1] == 7'h7C
    & useAltOnNaCtrs_0_124[3] | s1_pc_dup_0[7:1] == 7'h7D & useAltOnNaCtrs_0_125[3]
    | s1_pc_dup_0[7:1] == 7'h7E & useAltOnNaCtrs_0_126[3] | (&(s1_pc_dup_0[7:1]))
    & useAltOnNaCtrs_0_127[3];
  wire         _providerInfo_T = _tables_3_io_resps_0_valid | _tables_2_io_resps_0_valid;
  wire [2:0]   providerInfo_resp_ctr =
    _providerInfo_T
      ? (_tables_3_io_resps_0_valid
           ? _tables_3_io_resps_0_bits_ctr
           : _tables_2_io_resps_0_bits_ctr)
      : _tables_1_io_resps_0_valid
          ? _tables_1_io_resps_0_bits_ctr
          : _tables_0_io_resps_0_bits_ctr;
  wire         provided =
    _tables_0_io_resps_0_valid | _tables_1_io_resps_0_valid | _tables_2_io_resps_0_valid
    | _tables_3_io_resps_0_valid;
  wire         s1_altUsed_0 =
    ~provided
    | (_providerInfo_T
         ? (_tables_3_io_resps_0_valid
              ? _tables_3_io_resps_0_bits_unconf & useAltCtr
              : _tables_2_io_resps_0_bits_unconf & useAltCtr)
         : _tables_1_io_resps_0_valid
             ? _tables_1_io_resps_0_bits_unconf & useAltCtr
             : _tables_0_io_resps_0_bits_unconf & useAltCtr);
  wire         s1_tageTakens_0 =
    s1_altUsed_0
      ? (_bt_io_s1_resp_valid
           ? _bt_io_s1_cnt_0[1]
           : io_in_bits_resp_in_0_s1_full_pred_0_br_taken_mask_0)
      : providerInfo_resp_ctr[2];
  wire         baseupdate_0 = updateValids_0 & updateMeta_altUsed_0_r;
  wire         _GEN_32 = updateMeta_providers_0_bits_r == 2'h0;
  wire         _GEN_33 = updateMeta_providers_0_bits_r == 2'h1;
  wire         _GEN_34 = updateMeta_providers_0_bits_r == 2'h2;
  wire [1:0]   maskedEntry =
    updateMeta_allocates_0_r[0] & longerHistoryTableMask[0] & _allocLFSR_prng_io_out_0
      ? 2'h0
      : updateMeta_allocates_0_r[1] & longerHistoryTableMask[1] & _allocLFSR_prng_io_out_1
          ? 2'h1
          : {1'h1,
             ~(updateMeta_allocates_0_r[2] & longerHistoryTableMask[2]
               & _allocLFSR_prng_io_out_2)};
  wire [3:0]   _allocate_T =
    (updateMeta_allocates_0_r & longerHistoryTableMask) >> maskedEntry;
  wire [1:0]   allocate =
    _allocate_T[0]
      ? maskedEntry
      : _firstEntry_T ? 2'h0 : _firstEntry_T_1 ? 2'h1 : {1'h1, ~_firstEntry_T_2};
  wire         _GEN_35 = allocate == 2'h0;
  wire         _GEN_36 = needToAllocate & (|updateMeta_allocates_0_r) & _GEN_35;
  wire         updateMask_0_0 = _GEN_36 | _GEN & _GEN_32;
  wire         _GEN_37 = allocate == 2'h1;
  wire         _GEN_38 = needToAllocate & (|updateMeta_allocates_0_r) & _GEN_37;
  wire         updateMask_0_1 = _GEN_38 | _GEN & _GEN_33;
  wire         _GEN_39 = allocate == 2'h2;
  wire         _GEN_40 = needToAllocate & (|updateMeta_allocates_0_r) & _GEN_39;
  wire         updateMask_0_2 = _GEN_40 | _GEN & _GEN_34;
  wire         _GEN_41 = needToAllocate & (|updateMeta_allocates_0_r) & (&allocate);
  wire         updateMask_0_3 = _GEN_41 | _GEN & (&updateMeta_providers_0_bits_r);
  wire         _GEN_42 = needToAllocate & (|updateMeta_allocates_0_r);
  wire         updateResetU_0 = needToAllocate & (&bankTickCtrs_0);
  wire         useAltCtr_1 =
    s1_pc_dup_0[7:1] == 7'h0 & useAltOnNaCtrs_1_0[3] | s1_pc_dup_0[7:1] == 7'h1
    & useAltOnNaCtrs_1_1[3] | s1_pc_dup_0[7:1] == 7'h2 & useAltOnNaCtrs_1_2[3]
    | s1_pc_dup_0[7:1] == 7'h3 & useAltOnNaCtrs_1_3[3] | s1_pc_dup_0[7:1] == 7'h4
    & useAltOnNaCtrs_1_4[3] | s1_pc_dup_0[7:1] == 7'h5 & useAltOnNaCtrs_1_5[3]
    | s1_pc_dup_0[7:1] == 7'h6 & useAltOnNaCtrs_1_6[3] | s1_pc_dup_0[7:1] == 7'h7
    & useAltOnNaCtrs_1_7[3] | s1_pc_dup_0[7:1] == 7'h8 & useAltOnNaCtrs_1_8[3]
    | s1_pc_dup_0[7:1] == 7'h9 & useAltOnNaCtrs_1_9[3] | s1_pc_dup_0[7:1] == 7'hA
    & useAltOnNaCtrs_1_10[3] | s1_pc_dup_0[7:1] == 7'hB & useAltOnNaCtrs_1_11[3]
    | s1_pc_dup_0[7:1] == 7'hC & useAltOnNaCtrs_1_12[3] | s1_pc_dup_0[7:1] == 7'hD
    & useAltOnNaCtrs_1_13[3] | s1_pc_dup_0[7:1] == 7'hE & useAltOnNaCtrs_1_14[3]
    | s1_pc_dup_0[7:1] == 7'hF & useAltOnNaCtrs_1_15[3] | s1_pc_dup_0[7:1] == 7'h10
    & useAltOnNaCtrs_1_16[3] | s1_pc_dup_0[7:1] == 7'h11 & useAltOnNaCtrs_1_17[3]
    | s1_pc_dup_0[7:1] == 7'h12 & useAltOnNaCtrs_1_18[3] | s1_pc_dup_0[7:1] == 7'h13
    & useAltOnNaCtrs_1_19[3] | s1_pc_dup_0[7:1] == 7'h14 & useAltOnNaCtrs_1_20[3]
    | s1_pc_dup_0[7:1] == 7'h15 & useAltOnNaCtrs_1_21[3] | s1_pc_dup_0[7:1] == 7'h16
    & useAltOnNaCtrs_1_22[3] | s1_pc_dup_0[7:1] == 7'h17 & useAltOnNaCtrs_1_23[3]
    | s1_pc_dup_0[7:1] == 7'h18 & useAltOnNaCtrs_1_24[3] | s1_pc_dup_0[7:1] == 7'h19
    & useAltOnNaCtrs_1_25[3] | s1_pc_dup_0[7:1] == 7'h1A & useAltOnNaCtrs_1_26[3]
    | s1_pc_dup_0[7:1] == 7'h1B & useAltOnNaCtrs_1_27[3] | s1_pc_dup_0[7:1] == 7'h1C
    & useAltOnNaCtrs_1_28[3] | s1_pc_dup_0[7:1] == 7'h1D & useAltOnNaCtrs_1_29[3]
    | s1_pc_dup_0[7:1] == 7'h1E & useAltOnNaCtrs_1_30[3] | s1_pc_dup_0[7:1] == 7'h1F
    & useAltOnNaCtrs_1_31[3] | s1_pc_dup_0[7:1] == 7'h20 & useAltOnNaCtrs_1_32[3]
    | s1_pc_dup_0[7:1] == 7'h21 & useAltOnNaCtrs_1_33[3] | s1_pc_dup_0[7:1] == 7'h22
    & useAltOnNaCtrs_1_34[3] | s1_pc_dup_0[7:1] == 7'h23 & useAltOnNaCtrs_1_35[3]
    | s1_pc_dup_0[7:1] == 7'h24 & useAltOnNaCtrs_1_36[3] | s1_pc_dup_0[7:1] == 7'h25
    & useAltOnNaCtrs_1_37[3] | s1_pc_dup_0[7:1] == 7'h26 & useAltOnNaCtrs_1_38[3]
    | s1_pc_dup_0[7:1] == 7'h27 & useAltOnNaCtrs_1_39[3] | s1_pc_dup_0[7:1] == 7'h28
    & useAltOnNaCtrs_1_40[3] | s1_pc_dup_0[7:1] == 7'h29 & useAltOnNaCtrs_1_41[3]
    | s1_pc_dup_0[7:1] == 7'h2A & useAltOnNaCtrs_1_42[3] | s1_pc_dup_0[7:1] == 7'h2B
    & useAltOnNaCtrs_1_43[3] | s1_pc_dup_0[7:1] == 7'h2C & useAltOnNaCtrs_1_44[3]
    | s1_pc_dup_0[7:1] == 7'h2D & useAltOnNaCtrs_1_45[3] | s1_pc_dup_0[7:1] == 7'h2E
    & useAltOnNaCtrs_1_46[3] | s1_pc_dup_0[7:1] == 7'h2F & useAltOnNaCtrs_1_47[3]
    | s1_pc_dup_0[7:1] == 7'h30 & useAltOnNaCtrs_1_48[3] | s1_pc_dup_0[7:1] == 7'h31
    & useAltOnNaCtrs_1_49[3] | s1_pc_dup_0[7:1] == 7'h32 & useAltOnNaCtrs_1_50[3]
    | s1_pc_dup_0[7:1] == 7'h33 & useAltOnNaCtrs_1_51[3] | s1_pc_dup_0[7:1] == 7'h34
    & useAltOnNaCtrs_1_52[3] | s1_pc_dup_0[7:1] == 7'h35 & useAltOnNaCtrs_1_53[3]
    | s1_pc_dup_0[7:1] == 7'h36 & useAltOnNaCtrs_1_54[3] | s1_pc_dup_0[7:1] == 7'h37
    & useAltOnNaCtrs_1_55[3] | s1_pc_dup_0[7:1] == 7'h38 & useAltOnNaCtrs_1_56[3]
    | s1_pc_dup_0[7:1] == 7'h39 & useAltOnNaCtrs_1_57[3] | s1_pc_dup_0[7:1] == 7'h3A
    & useAltOnNaCtrs_1_58[3] | s1_pc_dup_0[7:1] == 7'h3B & useAltOnNaCtrs_1_59[3]
    | s1_pc_dup_0[7:1] == 7'h3C & useAltOnNaCtrs_1_60[3] | s1_pc_dup_0[7:1] == 7'h3D
    & useAltOnNaCtrs_1_61[3] | s1_pc_dup_0[7:1] == 7'h3E & useAltOnNaCtrs_1_62[3]
    | s1_pc_dup_0[7:1] == 7'h3F & useAltOnNaCtrs_1_63[3] | s1_pc_dup_0[7:1] == 7'h40
    & useAltOnNaCtrs_1_64[3] | s1_pc_dup_0[7:1] == 7'h41 & useAltOnNaCtrs_1_65[3]
    | s1_pc_dup_0[7:1] == 7'h42 & useAltOnNaCtrs_1_66[3] | s1_pc_dup_0[7:1] == 7'h43
    & useAltOnNaCtrs_1_67[3] | s1_pc_dup_0[7:1] == 7'h44 & useAltOnNaCtrs_1_68[3]
    | s1_pc_dup_0[7:1] == 7'h45 & useAltOnNaCtrs_1_69[3] | s1_pc_dup_0[7:1] == 7'h46
    & useAltOnNaCtrs_1_70[3] | s1_pc_dup_0[7:1] == 7'h47 & useAltOnNaCtrs_1_71[3]
    | s1_pc_dup_0[7:1] == 7'h48 & useAltOnNaCtrs_1_72[3] | s1_pc_dup_0[7:1] == 7'h49
    & useAltOnNaCtrs_1_73[3] | s1_pc_dup_0[7:1] == 7'h4A & useAltOnNaCtrs_1_74[3]
    | s1_pc_dup_0[7:1] == 7'h4B & useAltOnNaCtrs_1_75[3] | s1_pc_dup_0[7:1] == 7'h4C
    & useAltOnNaCtrs_1_76[3] | s1_pc_dup_0[7:1] == 7'h4D & useAltOnNaCtrs_1_77[3]
    | s1_pc_dup_0[7:1] == 7'h4E & useAltOnNaCtrs_1_78[3] | s1_pc_dup_0[7:1] == 7'h4F
    & useAltOnNaCtrs_1_79[3] | s1_pc_dup_0[7:1] == 7'h50 & useAltOnNaCtrs_1_80[3]
    | s1_pc_dup_0[7:1] == 7'h51 & useAltOnNaCtrs_1_81[3] | s1_pc_dup_0[7:1] == 7'h52
    & useAltOnNaCtrs_1_82[3] | s1_pc_dup_0[7:1] == 7'h53 & useAltOnNaCtrs_1_83[3]
    | s1_pc_dup_0[7:1] == 7'h54 & useAltOnNaCtrs_1_84[3] | s1_pc_dup_0[7:1] == 7'h55
    & useAltOnNaCtrs_1_85[3] | s1_pc_dup_0[7:1] == 7'h56 & useAltOnNaCtrs_1_86[3]
    | s1_pc_dup_0[7:1] == 7'h57 & useAltOnNaCtrs_1_87[3] | s1_pc_dup_0[7:1] == 7'h58
    & useAltOnNaCtrs_1_88[3] | s1_pc_dup_0[7:1] == 7'h59 & useAltOnNaCtrs_1_89[3]
    | s1_pc_dup_0[7:1] == 7'h5A & useAltOnNaCtrs_1_90[3] | s1_pc_dup_0[7:1] == 7'h5B
    & useAltOnNaCtrs_1_91[3] | s1_pc_dup_0[7:1] == 7'h5C & useAltOnNaCtrs_1_92[3]
    | s1_pc_dup_0[7:1] == 7'h5D & useAltOnNaCtrs_1_93[3] | s1_pc_dup_0[7:1] == 7'h5E
    & useAltOnNaCtrs_1_94[3] | s1_pc_dup_0[7:1] == 7'h5F & useAltOnNaCtrs_1_95[3]
    | s1_pc_dup_0[7:1] == 7'h60 & useAltOnNaCtrs_1_96[3] | s1_pc_dup_0[7:1] == 7'h61
    & useAltOnNaCtrs_1_97[3] | s1_pc_dup_0[7:1] == 7'h62 & useAltOnNaCtrs_1_98[3]
    | s1_pc_dup_0[7:1] == 7'h63 & useAltOnNaCtrs_1_99[3] | s1_pc_dup_0[7:1] == 7'h64
    & useAltOnNaCtrs_1_100[3] | s1_pc_dup_0[7:1] == 7'h65 & useAltOnNaCtrs_1_101[3]
    | s1_pc_dup_0[7:1] == 7'h66 & useAltOnNaCtrs_1_102[3] | s1_pc_dup_0[7:1] == 7'h67
    & useAltOnNaCtrs_1_103[3] | s1_pc_dup_0[7:1] == 7'h68 & useAltOnNaCtrs_1_104[3]
    | s1_pc_dup_0[7:1] == 7'h69 & useAltOnNaCtrs_1_105[3] | s1_pc_dup_0[7:1] == 7'h6A
    & useAltOnNaCtrs_1_106[3] | s1_pc_dup_0[7:1] == 7'h6B & useAltOnNaCtrs_1_107[3]
    | s1_pc_dup_0[7:1] == 7'h6C & useAltOnNaCtrs_1_108[3] | s1_pc_dup_0[7:1] == 7'h6D
    & useAltOnNaCtrs_1_109[3] | s1_pc_dup_0[7:1] == 7'h6E & useAltOnNaCtrs_1_110[3]
    | s1_pc_dup_0[7:1] == 7'h6F & useAltOnNaCtrs_1_111[3] | s1_pc_dup_0[7:1] == 7'h70
    & useAltOnNaCtrs_1_112[3] | s1_pc_dup_0[7:1] == 7'h71 & useAltOnNaCtrs_1_113[3]
    | s1_pc_dup_0[7:1] == 7'h72 & useAltOnNaCtrs_1_114[3] | s1_pc_dup_0[7:1] == 7'h73
    & useAltOnNaCtrs_1_115[3] | s1_pc_dup_0[7:1] == 7'h74 & useAltOnNaCtrs_1_116[3]
    | s1_pc_dup_0[7:1] == 7'h75 & useAltOnNaCtrs_1_117[3] | s1_pc_dup_0[7:1] == 7'h76
    & useAltOnNaCtrs_1_118[3] | s1_pc_dup_0[7:1] == 7'h77 & useAltOnNaCtrs_1_119[3]
    | s1_pc_dup_0[7:1] == 7'h78 & useAltOnNaCtrs_1_120[3] | s1_pc_dup_0[7:1] == 7'h79
    & useAltOnNaCtrs_1_121[3] | s1_pc_dup_0[7:1] == 7'h7A & useAltOnNaCtrs_1_122[3]
    | s1_pc_dup_0[7:1] == 7'h7B & useAltOnNaCtrs_1_123[3] | s1_pc_dup_0[7:1] == 7'h7C
    & useAltOnNaCtrs_1_124[3] | s1_pc_dup_0[7:1] == 7'h7D & useAltOnNaCtrs_1_125[3]
    | s1_pc_dup_0[7:1] == 7'h7E & useAltOnNaCtrs_1_126[3] | (&(s1_pc_dup_0[7:1]))
    & useAltOnNaCtrs_1_127[3];
  wire         _providerInfo_T_5 =
    _tables_3_io_resps_1_valid | _tables_2_io_resps_1_valid;
  wire [2:0]   s1_providerResps_1_ctr =
    _providerInfo_T_5
      ? (_tables_3_io_resps_1_valid
           ? _tables_3_io_resps_1_bits_ctr
           : _tables_2_io_resps_1_bits_ctr)
      : _tables_1_io_resps_1_valid
          ? _tables_1_io_resps_1_bits_ctr
          : _tables_0_io_resps_1_bits_ctr;
  wire         provided_1 =
    _tables_0_io_resps_1_valid | _tables_1_io_resps_1_valid | _tables_2_io_resps_1_valid
    | _tables_3_io_resps_1_valid;
  wire         s1_altUsed_1 =
    ~provided_1
    | (_providerInfo_T_5
         ? (_tables_3_io_resps_1_valid
              ? _tables_3_io_resps_1_bits_unconf & useAltCtr_1
              : _tables_2_io_resps_1_bits_unconf & useAltCtr_1)
         : _tables_1_io_resps_1_valid
             ? _tables_1_io_resps_1_bits_unconf & useAltCtr_1
             : _tables_0_io_resps_1_bits_unconf & useAltCtr_1);
  wire         s1_tageTakens_1 =
    s1_altUsed_1
      ? (_bt_io_s1_resp_valid
           ? _bt_io_s1_cnt_1[1]
           : io_in_bits_resp_in_0_s1_full_pred_0_br_taken_mask_1)
      : s1_providerResps_1_ctr[2];
  wire         baseupdate_1 = updateValids_1 & updateMeta_altUsed_1_r;
  wire         _GEN_43 = updateMeta_providers_1_bits_r == 2'h0;
  wire         _GEN_44 = updateMeta_providers_1_bits_r == 2'h1;
  wire         _GEN_45 = updateMeta_providers_1_bits_r == 2'h2;
  wire [1:0]   maskedEntry_1 =
    updateMeta_allocates_1_r[0] & longerHistoryTableMask_1[0] & _allocLFSR_prng_1_io_out_0
      ? 2'h0
      : updateMeta_allocates_1_r[1] & longerHistoryTableMask_1[1]
        & _allocLFSR_prng_1_io_out_1
          ? 2'h1
          : {1'h1,
             ~(updateMeta_allocates_1_r[2] & longerHistoryTableMask_1[2]
               & _allocLFSR_prng_1_io_out_2)};
  wire [3:0]   _allocate_T_2 =
    (updateMeta_allocates_1_r & longerHistoryTableMask_1) >> maskedEntry_1;
  wire [1:0]   allocate_1 =
    _allocate_T_2[0]
      ? maskedEntry_1
      : _firstEntry_T_6 ? 2'h0 : _firstEntry_T_7 ? 2'h1 : {1'h1, ~_firstEntry_T_8};
  wire         _GEN_46 = allocate_1 == 2'h0;
  wire         _GEN_47 = needToAllocate_1 & (|updateMeta_allocates_1_r) & _GEN_46;
  wire         updateMask_1_0 = _GEN_47 | _GEN_1 & _GEN_43;
  wire         _GEN_48 = allocate_1 == 2'h1;
  wire         _GEN_49 = needToAllocate_1 & (|updateMeta_allocates_1_r) & _GEN_48;
  wire         updateMask_1_1 = _GEN_49 | _GEN_1 & _GEN_44;
  wire         _GEN_50 = allocate_1 == 2'h2;
  wire         _GEN_51 = needToAllocate_1 & (|updateMeta_allocates_1_r) & _GEN_50;
  wire         updateMask_1_2 = _GEN_51 | _GEN_1 & _GEN_45;
  wire         _GEN_52 = needToAllocate_1 & (|updateMeta_allocates_1_r) & (&allocate_1);
  wire         updateMask_1_3 = _GEN_52 | _GEN_1 & (&updateMeta_providers_1_bits_r);
  wire         _GEN_53 = needToAllocate_1 & (|updateMeta_allocates_1_r);
  wire         updateResetU_1 = needToAllocate_1 & (&bankTickCtrs_1);
  wire [2:0]   _s2_tagePrvdCtrCentered_T = s2_tagePrvdCtrCentered_r ^ 3'h4;
  wire [9:0]   _GEN_54 =
    {{3{_s2_tagePrvdCtrCentered_T[2]}}, _s2_tagePrvdCtrCentered_T, 4'h8};
  wire [9:0]   s2_totalSums_0 = 10'({s2_scTableSums_0[8], s2_scTableSums_0} + _GEN_54);
  wire [9:0]   s2_totalSums_1 = 10'({s2_scTableSums_1[8], s2_scTableSums_1} + _GEN_54);
  wire [8:0]   _GEN_55 = {1'h0, scThresholds_0_thres};
  wire [8:0]   _GEN_56 =
    {{2{_s2_tagePrvdCtrCentered_T[2]}}, _s2_tagePrvdCtrCentered_T, 4'h8};
  wire         _GEN_57 =
    s2_tageTakens_dup_3_0
      ? $signed(s2_totalSums_1) > -10'sh1
      : $signed(s2_totalSums_0) > -10'sh1;
  wire         s2_pred =
    s2_provideds_0
    & (s2_tageTakens_dup_3_0
         ? $signed(s2_scTableSums_1) > $signed(9'(_GEN_55 - _GEN_56))
           & ~(s2_totalSums_1[9])
           | $signed(s2_scTableSums_1) < $signed(9'(9'(9'h0 - _GEN_55) - _GEN_56))
           & s2_totalSums_1[9]
         : $signed(s2_scTableSums_0) > $signed(9'(_GEN_55 - _GEN_56))
           & ~(s2_totalSums_0[9])
           | $signed(s2_scTableSums_0) < $signed(9'(9'(9'h0 - _GEN_55) - _GEN_56))
           & s2_totalSums_0[9])
      ? _GEN_57
      : s2_tageTakens_dup_3_0;
  wire [12:0]  _GEN_58 = {1'h0, 12'({1'h0, scThresholds_0_thres, 3'h0} + 12'h15)};
  wire [12:0]  _GEN_59 = {{6{_sumAboveThreshold_T[2]}}, _sumAboveThreshold_T, 4'h8};
  wire [12:0]  _GEN_60 = {{4{tableSum[8]}}, tableSum};
  wire [9:0]   sumAboveThreshold_totalSum = 10'(_GEN_3 + _GEN_4);
  wire         _GEN_61 =
    _update_on_mispred_0_T
    | ~($signed(_GEN_60) > $signed(13'(_GEN_58 - _GEN_59))
        & ~(sumAboveThreshold_totalSum[9])
        | $signed(_GEN_60) < $signed(13'(13'(13'h0 - _GEN_58) - _GEN_59))
        & sumAboveThreshold_totalSum[9]);
  wire         scUpdateMask_0_3 = _GEN & _GEN_61;
  wire         _GEN_62 = _GEN & _GEN_61;
  wire [2:0]   _s2_tagePrvdCtrCentered_T_2 = s2_tagePrvdCtrCentered_r_1 ^ 3'h4;
  wire [9:0]   _GEN_63 =
    {{3{_s2_tagePrvdCtrCentered_T_2[2]}}, _s2_tagePrvdCtrCentered_T_2, 4'h8};
  wire [9:0]   s2_totalSums_0_1 =
    10'({s2_scTableSums_1_0[8], s2_scTableSums_1_0} + _GEN_63);
  wire [9:0]   s2_totalSums_1_1 =
    10'({s2_scTableSums_1_1[8], s2_scTableSums_1_1} + _GEN_63);
  wire [8:0]   _GEN_64 = {1'h0, scThresholds_1_thres};
  wire [8:0]   _GEN_65 =
    {{2{_s2_tagePrvdCtrCentered_T_2[2]}}, _s2_tagePrvdCtrCentered_T_2, 4'h8};
  wire         _GEN_66 =
    s2_tageTakens_dup_3_1
      ? $signed(s2_totalSums_1_1) > -10'sh1
      : $signed(s2_totalSums_0_1) > -10'sh1;
  wire         s2_pred_1 =
    s2_provideds_1
    & (s2_tageTakens_dup_3_1
         ? $signed(s2_scTableSums_1_1) > $signed(9'(_GEN_64 - _GEN_65))
           & ~(s2_totalSums_1_1[9])
           | $signed(s2_scTableSums_1_1) < $signed(9'(9'(9'h0 - _GEN_64) - _GEN_65))
           & s2_totalSums_1_1[9]
         : $signed(s2_scTableSums_1_0) > $signed(9'(_GEN_64 - _GEN_65))
           & ~(s2_totalSums_0_1[9])
           | $signed(s2_scTableSums_1_0) < $signed(9'(9'(9'h0 - _GEN_64) - _GEN_65))
           & s2_totalSums_0_1[9])
      ? _GEN_66
      : s2_tageTakens_dup_3_1;
  wire [12:0]  _GEN_67 = {1'h0, 12'({1'h0, scThresholds_1_thres, 3'h0} + 12'h15)};
  wire [12:0]  _GEN_68 = {{6{_sumAboveThreshold_T_19[2]}}, _sumAboveThreshold_T_19, 4'h8};
  wire [12:0]  _GEN_69 = {{4{tableSum_1[8]}}, tableSum_1};
  wire [9:0]   sumAboveThreshold_totalSum_1 = 10'(_GEN_5 + _GEN_6);
  wire         _GEN_70 =
    _update_on_mispred_1_T
    | ~($signed(_GEN_69) > $signed(13'(_GEN_67 - _GEN_68))
        & ~(sumAboveThreshold_totalSum_1[9])
        | $signed(_GEN_69) < $signed(13'(13'(13'h0 - _GEN_67) - _GEN_68))
        & sumAboveThreshold_totalSum_1[9]);
  wire         scUpdateMask_1_3 = _GEN_1 & _GEN_70;
  wire         _GEN_71 = _GEN_1 & _GEN_70;
  wire [1:0]   providerInfo_tableIdx =
    _providerInfo_T
      ? {1'h1, _tables_3_io_resps_0_valid}
      : {1'h0, _tables_1_io_resps_0_valid};
  wire [3:0]   _allocatableSlots_T_14 = 4'h1 << providerInfo_tableIdx;
  wire [2:0]   _GEN_72 = _allocatableSlots_T_14[2:0] | _allocatableSlots_T_14[3:1];
  wire [1:0]   s1_providers_1 =
    _providerInfo_T_5
      ? {1'h1, _tables_3_io_resps_1_valid}
      : {1'h0, _tables_1_io_resps_1_valid};
  wire [3:0]   _allocatableSlots_T_39 = 4'h1 << s1_providers_1;
  wire [2:0]   _GEN_73 = _allocatableSlots_T_39[2:0] | _allocatableSlots_T_39[3:1];
  always @(posedge clock) begin
    if (modified_reset) begin
      s1_pc_dup_0 <= _GEN_31;
      s1_pc_dup_1 <= _GEN_31;
      s1_pc_dup_2 <= _GEN_31;
      s1_pc_dup_3 <= _GEN_31;
    end
    else begin
      if (io_s0_fire_0)
        s1_pc_dup_0 <= io_in_bits_s0_pc_0;
      if (io_s0_fire_1)
        s1_pc_dup_1 <= io_in_bits_s0_pc_1;
      if (io_s0_fire_2)
        s1_pc_dup_2 <= io_in_bits_s0_pc_2;
      if (io_s0_fire_3)
        s1_pc_dup_3 <= io_in_bits_s0_pc_3;
    end
    if (io_s1_fire_1) begin
      s2_provideds_0 <= provided;
      s2_provideds_1 <= provided_1;
      s2_providers_0 <= providerInfo_tableIdx;
      s2_providers_1 <= s1_providers_1;
      s2_providerResps_0_ctr <= providerInfo_resp_ctr;
      s2_providerResps_0_u <=
        _providerInfo_T
          ? (_tables_3_io_resps_0_valid
               ? _tables_3_io_resps_0_bits_u
               : _tables_2_io_resps_0_bits_u)
          : _tables_1_io_resps_0_valid
              ? _tables_1_io_resps_0_bits_u
              : _tables_0_io_resps_0_bits_u;
      s2_providerResps_1_ctr <= s1_providerResps_1_ctr;
      s2_providerResps_1_u <=
        _providerInfo_T_5
          ? (_tables_3_io_resps_1_valid
               ? _tables_3_io_resps_1_bits_u
               : _tables_2_io_resps_1_bits_u)
          : _tables_1_io_resps_1_valid
              ? _tables_1_io_resps_1_bits_u
              : _tables_0_io_resps_1_bits_u;
      s2_altUsed_0 <= s1_altUsed_0;
      s2_altUsed_1 <= s1_altUsed_1;
      s2_tageTakens_dup_1_0 <= s1_tageTakens_0;
      s2_tageTakens_dup_1_1 <= s1_tageTakens_1;
      s2_basecnts_0 <=
        _bt_io_s1_resp_valid
          ? _bt_io_s1_cnt_0
          : io_in_bits_resp_in_0_s1_full_pred_0_br_taken_mask_0 ? 2'h2 : 2'h1;
      s2_basecnts_1 <=
        _bt_io_s1_resp_valid
          ? _bt_io_s1_cnt_1
          : io_in_bits_resp_in_0_s1_full_pred_0_br_taken_mask_1 ? 2'h2 : 2'h1;
      allocatableSlots <=
        {~_tables_3_io_resps_0_valid & ~_tables_3_io_resps_0_bits_u,
         ~_tables_2_io_resps_0_valid & ~_tables_2_io_resps_0_bits_u,
         ~_tables_1_io_resps_0_valid & ~_tables_1_io_resps_0_bits_u,
         ~_tables_0_io_resps_0_valid & ~_tables_0_io_resps_0_bits_u}
        & ~({&providerInfo_tableIdx,
             _GEN_72[2],
             _GEN_72[1] | (&providerInfo_tableIdx),
             _GEN_72[0] | providerInfo_tableIdx == 2'h2 | (&providerInfo_tableIdx)}
            & {4{provided}});
      allocatableSlots_1 <=
        {~_tables_3_io_resps_1_valid & ~_tables_3_io_resps_1_bits_u,
         ~_tables_2_io_resps_1_valid & ~_tables_2_io_resps_1_bits_u,
         ~_tables_1_io_resps_1_valid & ~_tables_1_io_resps_1_bits_u,
         ~_tables_0_io_resps_1_valid & ~_tables_0_io_resps_1_bits_u}
        & ~({&s1_providers_1,
             _GEN_73[2],
             _GEN_73[1] | (&s1_providers_1),
             _GEN_73[0] | s1_providers_1 == 2'h2 | (&s1_providers_1)} & {4{provided_1}});
    end
    if (io_s1_fire_0) begin
      s2_tageTakens_dup_0_0 <= s1_tageTakens_0;
      s2_tageTakens_dup_0_1 <= s1_tageTakens_1;
    end
    if (io_s1_fire_2) begin
      s2_tageTakens_dup_2_0 <= s1_tageTakens_0;
      s2_tageTakens_dup_2_1 <= s1_tageTakens_1;
    end
    if (io_s1_fire_3) begin
      s2_tageTakens_dup_3_0 <= s1_tageTakens_0;
      s2_tageTakens_dup_3_1 <= s1_tageTakens_1;
      s2_scTableSums_0 <=
        9'({_s1_scTableSums_T_8[7], _s1_scTableSums_T_8}
           + {_s1_scTableSums_T_9[7], _s1_scTableSums_T_9});
      s2_scTableSums_1 <=
        9'({_s1_scTableSums_T_19[7], _s1_scTableSums_T_19}
           + {_s1_scTableSums_T_20[7], _s1_scTableSums_T_20});
      s2_tagePrvdCtrCentered_r <= providerInfo_resp_ctr;
      s2_scResps_r_0_ctrs_0_0 <= _scTables_0_io_resp_ctrs_0_0;
      s2_scResps_r_0_ctrs_0_1 <= _scTables_0_io_resp_ctrs_0_1;
      s2_scResps_r_1_ctrs_0_0 <= _scTables_1_io_resp_ctrs_0_0;
      s2_scResps_r_1_ctrs_0_1 <= _scTables_1_io_resp_ctrs_0_1;
      s2_scResps_r_2_ctrs_0_0 <= _scTables_2_io_resp_ctrs_0_0;
      s2_scResps_r_2_ctrs_0_1 <= _scTables_2_io_resp_ctrs_0_1;
      s2_scResps_r_3_ctrs_0_0 <= _scTables_3_io_resp_ctrs_0_0;
      s2_scResps_r_3_ctrs_0_1 <= _scTables_3_io_resp_ctrs_0_1;
      s2_scTableSums_1_0 <=
        9'({_s1_scTableSums_T_30[7], _s1_scTableSums_T_30}
           + {_s1_scTableSums_T_31[7], _s1_scTableSums_T_31});
      s2_scTableSums_1_1 <=
        9'({_s1_scTableSums_T_41[7], _s1_scTableSums_T_41}
           + {_s1_scTableSums_T_42[7], _s1_scTableSums_T_42});
      s2_tagePrvdCtrCentered_r_1 <= s1_providerResps_1_ctr;
      s2_scResps_r_1_0_ctrs_1_0 <= _scTables_0_io_resp_ctrs_1_0;
      s2_scResps_r_1_0_ctrs_1_1 <= _scTables_0_io_resp_ctrs_1_1;
      s2_scResps_r_1_1_ctrs_1_0 <= _scTables_1_io_resp_ctrs_1_0;
      s2_scResps_r_1_1_ctrs_1_1 <= _scTables_1_io_resp_ctrs_1_1;
      s2_scResps_r_1_2_ctrs_1_0 <= _scTables_2_io_resp_ctrs_1_0;
      s2_scResps_r_1_2_ctrs_1_1 <= _scTables_2_io_resp_ctrs_1_1;
      s2_scResps_r_1_3_ctrs_1_0 <= _scTables_3_io_resp_ctrs_1_0;
      s2_scResps_r_1_3_ctrs_1_1 <= _scTables_3_io_resp_ctrs_1_1;
    end
    if (io_update_valid) begin
      update_r_ftb_entry_brSlots_0_valid <= io_update_bits_ftb_entry_brSlots_0_valid;
      update_r_ftb_entry_tailSlot_sharing <= io_update_bits_ftb_entry_tailSlot_sharing;
      update_r_ftb_entry_tailSlot_valid <= io_update_bits_ftb_entry_tailSlot_valid;
      update_r_ftb_entry_strong_bias_0 <= io_update_bits_ftb_entry_strong_bias_0;
      update_r_ftb_entry_strong_bias_1 <= io_update_bits_ftb_entry_strong_bias_1;
      update_r_br_taken_mask_0 <= io_update_bits_br_taken_mask_0;
      update_r_br_taken_mask_1 <= io_update_bits_br_taken_mask_1;
      update_r_mispred_mask_0 <= io_update_bits_mispred_mask_0;
      update_r_mispred_mask_1 <= io_update_bits_mispred_mask_1;
      updateMeta_r_providers_0_valid <= io_update_bits_meta[74];
      updateMeta_r_providers_1_valid <= io_update_bits_meta[77];
      updateMeta_r_basecnts_0 <= io_update_bits_meta[59:58];
      updateMeta_r_basecnts_1 <= io_update_bits_meta[61:60];
      updateMeta_allocates_0_r <= io_update_bits_meta[53:50];
      updateMeta_allocates_1_r <= io_update_bits_meta[57:54];
      update_ghist_r <= io_update_bits_ghist;
    end
    if (io_update_bits_meta[74] & u_valids_for_cge_0) begin
      updateMeta_providers_0_bits_r <= io_update_bits_meta[73:72];
      updateMeta_providerResps_0_r_ctr <= io_update_bits_meta[67:65];
    end
    if (u_valids_for_cge_0)
      updateMeta_altUsed_0_r <= io_update_bits_meta[62];
    if (io_update_bits_meta[77] & u_valids_for_cge_1) begin
      updateMeta_providers_1_bits_r <= io_update_bits_meta[76:75];
      updateMeta_providerResps_1_r_ctr <= io_update_bits_meta[71:69];
    end
    if (u_valids_for_cge_1)
      updateMeta_altUsed_1_r <= io_update_bits_meta[63];
    if (u_valids_for_cge_0 & io_update_bits_meta[74]) begin
      updateMeta_scMeta_scPreds_0_r <= io_update_bits_meta[48];
      r_0 <= io_update_bits_meta[5:0];
      r_1 <= io_update_bits_meta[11:6];
      r_2 <= io_update_bits_meta[17:12];
      r_3 <= io_update_bits_meta[23:18];
    end
    if (u_valids_for_cge_1 & io_update_bits_meta[77]) begin
      updateMeta_scMeta_scPreds_1_r <= io_update_bits_meta[49];
      r_1_0 <= io_update_bits_meta[29:24];
      r_1_1 <= io_update_bits_meta[35:30];
      r_1_2 <= io_update_bits_meta[41:36];
      r_1_3 <= io_update_bits_meta[47:42];
    end
    if (io_s2_fire_1) begin
      resp_meta_providers_0_valid_r <= s2_provideds_0;
      resp_meta_providers_0_bits_r <= s2_providers_0;
      resp_meta_providerResps_0_r_ctr <= s2_providerResps_0_ctr;
      resp_meta_providerResps_0_r_u <= s2_providerResps_0_u;
      resp_meta_allocates_0_r <= allocatableSlots;
      resp_meta_altUsed_0_r <= s2_altUsed_0;
      resp_meta_basecnts_0_r <= s2_basecnts_0;
      resp_meta_providers_1_valid_r <= s2_provideds_1;
      resp_meta_providers_1_bits_r <= s2_providers_1;
      resp_meta_providerResps_1_r_ctr <= s2_providerResps_1_ctr;
      resp_meta_providerResps_1_r_u <= s2_providerResps_1_u;
      resp_meta_allocates_1_r <= allocatableSlots_1;
      resp_meta_altUsed_1_r <= s2_altUsed_1;
      resp_meta_basecnts_1_r <= s2_basecnts_1;
      s3_pred_dup_1 <= s2_pred;
      s3_pred_dup_1_1 <= s2_pred_1;
    end
    tage_enable_dup_REG <= io_ctrl_tage_enable;
    tage_enable_dup_REG_1 <= io_ctrl_tage_enable;
    tables_0_io_update_reset_u_0_REG <= updateResetU_0;
    tables_0_io_update_mask_0_REG <= updateMask_0_0;
    if (updateMask_0_0 | updateMask_1_0) begin
      tables_0_io_update_takens_0_r <= updateTaken;
      tables_0_io_update_alloc_0_r <= _GEN_42 & _GEN_35;
      tables_0_io_update_oldCtrs_0_r <= updateMeta_providerResps_0_r_ctr;
      tables_0_io_update_uMask_0_r <=
        _GEN_36 | updateValids_0 & updateMeta_r_providers_0_valid & _GEN_32
        & updateAltDiffers;
      tables_0_io_update_us_0_r <= ~_GEN_36 & updateProviderCorrect;
      tables_0_io_update_takens_1_r <= updateTaken_1;
      tables_0_io_update_alloc_1_r <= _GEN_53 & _GEN_46;
      tables_0_io_update_oldCtrs_1_r <= updateMeta_providerResps_1_r_ctr;
      tables_0_io_update_uMask_1_r <=
        _GEN_47 | updateValids_1 & updateMeta_r_providers_1_valid & _GEN_43
        & updateAltDiffers_1;
      tables_0_io_update_us_1_r <= ~_GEN_47 & updateProviderCorrect_1;
      tables_0_io_update_pc_r_1 <= io_update_bits_pc;
      tables_0_io_update_ghist_r_1 <= update_ghist_r;
    end
    tables_1_io_update_reset_u_0_REG <= updateResetU_0;
    tables_1_io_update_mask_0_REG <= updateMask_0_1;
    if (updateMask_0_1 | updateMask_1_1) begin
      tables_1_io_update_takens_0_r <= updateTaken;
      tables_1_io_update_alloc_0_r <= _GEN_42 & _GEN_37;
      tables_1_io_update_oldCtrs_0_r <= updateMeta_providerResps_0_r_ctr;
      tables_1_io_update_uMask_0_r <=
        _GEN_38 | updateValids_0 & updateMeta_r_providers_0_valid & _GEN_33
        & updateAltDiffers;
      tables_1_io_update_us_0_r <= ~_GEN_38 & updateProviderCorrect;
      tables_1_io_update_takens_1_r <= updateTaken_1;
      tables_1_io_update_alloc_1_r <= _GEN_53 & _GEN_48;
      tables_1_io_update_oldCtrs_1_r <= updateMeta_providerResps_1_r_ctr;
      tables_1_io_update_uMask_1_r <=
        _GEN_49 | updateValids_1 & updateMeta_r_providers_1_valid & _GEN_44
        & updateAltDiffers_1;
      tables_1_io_update_us_1_r <= ~_GEN_49 & updateProviderCorrect_1;
      tables_1_io_update_pc_r_1 <= io_update_bits_pc;
      tables_1_io_update_ghist_r_1 <= update_ghist_r;
    end
    tables_2_io_update_reset_u_0_REG <= updateResetU_0;
    tables_2_io_update_mask_0_REG <= updateMask_0_2;
    if (updateMask_0_2 | updateMask_1_2) begin
      tables_2_io_update_takens_0_r <= updateTaken;
      tables_2_io_update_alloc_0_r <= _GEN_42 & _GEN_39;
      tables_2_io_update_oldCtrs_0_r <= updateMeta_providerResps_0_r_ctr;
      tables_2_io_update_uMask_0_r <=
        _GEN_40 | updateValids_0 & updateMeta_r_providers_0_valid & _GEN_34
        & updateAltDiffers;
      tables_2_io_update_us_0_r <= ~_GEN_40 & updateProviderCorrect;
      tables_2_io_update_takens_1_r <= updateTaken_1;
      tables_2_io_update_alloc_1_r <= _GEN_53 & _GEN_50;
      tables_2_io_update_oldCtrs_1_r <= updateMeta_providerResps_1_r_ctr;
      tables_2_io_update_uMask_1_r <=
        _GEN_51 | updateValids_1 & updateMeta_r_providers_1_valid & _GEN_45
        & updateAltDiffers_1;
      tables_2_io_update_us_1_r <= ~_GEN_51 & updateProviderCorrect_1;
      tables_2_io_update_pc_r_1 <= io_update_bits_pc;
      tables_2_io_update_ghist_r_1 <= update_ghist_r;
    end
    tables_3_io_update_reset_u_0_REG <= updateResetU_0;
    tables_3_io_update_mask_0_REG <= updateMask_0_3;
    if (updateMask_0_3 | updateMask_1_3) begin
      tables_3_io_update_takens_0_r <= updateTaken;
      tables_3_io_update_alloc_0_r <= _GEN_42 & (&allocate);
      tables_3_io_update_oldCtrs_0_r <= updateMeta_providerResps_0_r_ctr;
      tables_3_io_update_uMask_0_r <=
        _GEN_41 | updateValids_0 & updateMeta_r_providers_0_valid
        & (&updateMeta_providers_0_bits_r) & updateAltDiffers;
      tables_3_io_update_us_0_r <= ~_GEN_41 & updateProviderCorrect;
      tables_3_io_update_takens_1_r <= updateTaken_1;
      tables_3_io_update_alloc_1_r <= _GEN_53 & (&allocate_1);
      tables_3_io_update_oldCtrs_1_r <= updateMeta_providerResps_1_r_ctr;
      tables_3_io_update_uMask_1_r <=
        _GEN_52 | updateValids_1 & updateMeta_r_providers_1_valid
        & (&updateMeta_providers_1_bits_r) & updateAltDiffers_1;
      tables_3_io_update_us_1_r <= ~_GEN_52 & updateProviderCorrect_1;
      tables_3_io_update_pc_r_1 <= io_update_bits_pc;
      tables_3_io_update_ghist_r_1 <= update_ghist_r;
    end
    tables_0_io_update_reset_u_1_REG <= updateResetU_1;
    tables_0_io_update_mask_1_REG <= updateMask_1_0;
    tables_1_io_update_reset_u_1_REG <= updateResetU_1;
    tables_1_io_update_mask_1_REG <= updateMask_1_1;
    tables_2_io_update_reset_u_1_REG <= updateResetU_1;
    tables_2_io_update_mask_1_REG <= updateMask_1_2;
    tables_3_io_update_reset_u_1_REG <= updateResetU_1;
    tables_3_io_update_mask_1_REG <= updateMask_1_3;
    REG_0 <= baseupdate_0;
    REG_1 <= baseupdate_1;
    if (baseupdate_0 | baseupdate_1) begin
      r_2_0 <= updateMeta_r_basecnts_0;
      r_2_1 <= updateMeta_r_basecnts_1;
      bt_io_update_pc_r <= io_update_bits_pc;
      r_3_0 <= updateTaken;
      r_3_1 <= updateTaken_1;
    end
    if (io_s2_fire_3) begin
      resp_meta_scMeta_scPreds_0_r <= _GEN_57;
      r_4_0 <= s2_tageTakens_dup_3_0 ? s2_scResps_r_0_ctrs_0_1 : s2_scResps_r_0_ctrs_0_0;
      r_4_1 <= s2_tageTakens_dup_3_0 ? s2_scResps_r_1_ctrs_0_1 : s2_scResps_r_1_ctrs_0_0;
      r_4_2 <= s2_tageTakens_dup_3_0 ? s2_scResps_r_2_ctrs_0_1 : s2_scResps_r_2_ctrs_0_0;
      r_4_3 <= s2_tageTakens_dup_3_0 ? s2_scResps_r_3_ctrs_0_1 : s2_scResps_r_3_ctrs_0_0;
      s3_pred_dup_3 <= s2_pred;
      resp_meta_scMeta_scPreds_1_r <= _GEN_66;
      r_5_0 <=
        s2_tageTakens_dup_3_1 ? s2_scResps_r_1_0_ctrs_1_1 : s2_scResps_r_1_0_ctrs_1_0;
      r_5_1 <=
        s2_tageTakens_dup_3_1 ? s2_scResps_r_1_1_ctrs_1_1 : s2_scResps_r_1_1_ctrs_1_0;
      r_5_2 <=
        s2_tageTakens_dup_3_1 ? s2_scResps_r_1_2_ctrs_1_1 : s2_scResps_r_1_2_ctrs_1_0;
      r_5_3 <=
        s2_tageTakens_dup_3_1 ? s2_scResps_r_1_3_ctrs_1_1 : s2_scResps_r_1_3_ctrs_1_0;
      s3_pred_dup_3_1 <= s2_pred_1;
    end
    if (io_s2_fire_0) begin
      s3_pred_dup_0 <= s2_pred;
      s3_pred_dup_0_1 <= s2_pred_1;
    end
    if (io_s2_fire_2) begin
      s3_pred_dup_2 <= s2_pred;
      s3_pred_dup_2_1 <= s2_pred_1;
    end
    sc_enable_dup_REG <= io_ctrl_sc_enable;
    sc_enable_dup_REG_1 <= io_ctrl_sc_enable;
    scTables_0_io_update_mask_0_REG <= scUpdateMask_0_3;
    if (scUpdateMask_0_3 | scUpdateMask_1_3) begin
      scTables_0_io_update_tagePreds_0_r <= tagePred;
      scTables_0_io_update_takens_0_r <= update_r_br_taken_mask_0;
      scTables_0_io_update_oldCtrs_0_r <= r_0;
      scTables_0_io_update_tagePreds_1_r <= tagePred_1;
      scTables_0_io_update_takens_1_r <= update_r_br_taken_mask_1;
      scTables_0_io_update_oldCtrs_1_r <= r_1_0;
      scTables_0_io_update_pc_r_1 <= io_update_bits_pc;
    end
    scTables_1_io_update_mask_0_REG <= scUpdateMask_0_3;
    if (scUpdateMask_0_3 | scUpdateMask_1_3) begin
      scTables_1_io_update_tagePreds_0_r <= tagePred;
      scTables_1_io_update_takens_0_r <= update_r_br_taken_mask_0;
      scTables_1_io_update_oldCtrs_0_r <= r_1;
      scTables_1_io_update_tagePreds_1_r <= tagePred_1;
      scTables_1_io_update_takens_1_r <= update_r_br_taken_mask_1;
      scTables_1_io_update_oldCtrs_1_r <= r_1_1;
      scTables_1_io_update_pc_r_1 <= io_update_bits_pc;
      scTables_1_io_update_ghist_r_1 <= update_ghist_r;
    end
    scTables_2_io_update_mask_0_REG <= scUpdateMask_0_3;
    if (scUpdateMask_0_3 | scUpdateMask_1_3) begin
      scTables_2_io_update_tagePreds_0_r <= tagePred;
      scTables_2_io_update_takens_0_r <= update_r_br_taken_mask_0;
      scTables_2_io_update_oldCtrs_0_r <= r_2;
      scTables_2_io_update_tagePreds_1_r <= tagePred_1;
      scTables_2_io_update_takens_1_r <= update_r_br_taken_mask_1;
      scTables_2_io_update_oldCtrs_1_r <= r_1_2;
      scTables_2_io_update_pc_r_1 <= io_update_bits_pc;
      scTables_2_io_update_ghist_r_1 <= update_ghist_r;
    end
    scTables_3_io_update_mask_0_REG <= scUpdateMask_0_3;
    if (scUpdateMask_0_3 | scUpdateMask_1_3) begin
      scTables_3_io_update_tagePreds_0_r <= tagePred;
      scTables_3_io_update_takens_0_r <= update_r_br_taken_mask_0;
      scTables_3_io_update_oldCtrs_0_r <= r_3;
      scTables_3_io_update_tagePreds_1_r <= tagePred_1;
      scTables_3_io_update_takens_1_r <= update_r_br_taken_mask_1;
      scTables_3_io_update_oldCtrs_1_r <= r_1_3;
      scTables_3_io_update_pc_r_1 <= io_update_bits_pc;
      scTables_3_io_update_ghist_r_1 <= update_ghist_r;
    end
    scTables_0_io_update_mask_1_REG <= scUpdateMask_1_3;
    scTables_1_io_update_mask_1_REG <= scUpdateMask_1_3;
    scTables_2_io_update_mask_1_REG <= scUpdateMask_1_3;
    scTables_3_io_update_mask_1_REG <= scUpdateMask_1_3;
    io_perf_0_value_REG <=
      2'({1'h0, updateMeta_r_providers_0_valid} + {1'h0, updateMeta_r_providers_1_valid});
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <=
      2'({1'h0, _GEN_62 & _update_on_mispred_0_T}
         + {1'h0, _GEN_71 & _update_on_mispred_1_T});
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <=
      2'({1'h0, _GEN_62 & updateMeta_scMeta_scPreds_0_r == update_r_br_taken_mask_0}
         + {1'h0, _GEN_71 & updateMeta_scMeta_scPreds_1_r == update_r_br_taken_mask_1});
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:265];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [8:0] i = 9'h0; i < 9'h10A; i += 9'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        modified_reset = _RANDOM[9'h0][0];
        s1_pc_dup_0 = {_RANDOM[9'h0][31:1], _RANDOM[9'h1][18:0]};
        s1_pc_dup_1 = {_RANDOM[9'h1][31:19], _RANDOM[9'h2], _RANDOM[9'h3][4:0]};
        s1_pc_dup_2 = {_RANDOM[9'h3][31:5], _RANDOM[9'h4][22:0]};
        s1_pc_dup_3 = {_RANDOM[9'h4][31:23], _RANDOM[9'h5], _RANDOM[9'h6][8:0]};
        s2_pc_dup_s2_pc_seg_0_value = {_RANDOM[9'h6][31:9], _RANDOM[9'h7][2:0]};
        s2_pc_dup_s2_pc_seg_1_value = _RANDOM[9'h7][14:3];
        s2_pc_dup_s2_pc_seg_2_value = _RANDOM[9'h7][26:15];
        s2_pc_dup_s2_pc_seg_0_value_1 = {_RANDOM[9'h7][31:27], _RANDOM[9'h8][20:0]};
        s2_pc_dup_s2_pc_seg_1_value_1 = {_RANDOM[9'h8][31:21], _RANDOM[9'h9][0]};
        s2_pc_dup_s2_pc_seg_2_value_1 = _RANDOM[9'h9][12:1];
        s2_pc_dup_s2_pc_seg_0_value_2 = {_RANDOM[9'h9][31:13], _RANDOM[9'hA][6:0]};
        s2_pc_dup_s2_pc_seg_1_value_2 = _RANDOM[9'hA][18:7];
        s2_pc_dup_s2_pc_seg_2_value_2 = _RANDOM[9'hA][30:19];
        s2_pc_dup_s2_pc_seg_0_value_3 = {_RANDOM[9'hA][31], _RANDOM[9'hB][24:0]};
        s2_pc_dup_s2_pc_seg_1_value_3 = {_RANDOM[9'hB][31:25], _RANDOM[9'hC][4:0]};
        s2_pc_dup_s2_pc_seg_2_value_3 = _RANDOM[9'hC][16:5];
        s3_pc_dup_s3_pc_seg_0_value = {_RANDOM[9'hC][31:17], _RANDOM[9'hD][10:0]};
        s3_pc_dup_s3_pc_seg_1_value = _RANDOM[9'hD][22:11];
        s3_pc_dup_s3_pc_seg_2_value = {_RANDOM[9'hD][31:23], _RANDOM[9'hE][2:0]};
        s3_pc_dup_s3_pc_seg_0_value_1 = _RANDOM[9'hE][28:3];
        s3_pc_dup_s3_pc_seg_1_value_1 = {_RANDOM[9'hE][31:29], _RANDOM[9'hF][8:0]};
        s3_pc_dup_s3_pc_seg_2_value_1 = _RANDOM[9'hF][20:9];
        s3_pc_dup_s3_pc_seg_0_value_2 = {_RANDOM[9'hF][31:21], _RANDOM[9'h10][14:0]};
        s3_pc_dup_s3_pc_seg_1_value_2 = _RANDOM[9'h10][26:15];
        s3_pc_dup_s3_pc_seg_2_value_2 = {_RANDOM[9'h10][31:27], _RANDOM[9'h11][6:0]};
        s3_pc_dup_s3_pc_seg_0_value_3 = {_RANDOM[9'h11][31:7], _RANDOM[9'h12][0]};
        s3_pc_dup_s3_pc_seg_1_value_3 = _RANDOM[9'h12][12:1];
        s3_pc_dup_s3_pc_seg_2_value_3 = _RANDOM[9'h12][24:13];
        bankTickCtrDistanceToTops_0 = _RANDOM[9'h12][31:25];
        bankTickCtrDistanceToTops_1 = _RANDOM[9'h13][6:0];
        bankTickCtrs_0 = _RANDOM[9'h13][13:7];
        bankTickCtrs_1 = _RANDOM[9'h13][20:14];
        useAltOnNaCtrs_0_0 = _RANDOM[9'h13][24:21];
        useAltOnNaCtrs_0_1 = _RANDOM[9'h13][28:25];
        useAltOnNaCtrs_0_2 = {_RANDOM[9'h13][31:29], _RANDOM[9'h14][0]};
        useAltOnNaCtrs_0_3 = _RANDOM[9'h14][4:1];
        useAltOnNaCtrs_0_4 = _RANDOM[9'h14][8:5];
        useAltOnNaCtrs_0_5 = _RANDOM[9'h14][12:9];
        useAltOnNaCtrs_0_6 = _RANDOM[9'h14][16:13];
        useAltOnNaCtrs_0_7 = _RANDOM[9'h14][20:17];
        useAltOnNaCtrs_0_8 = _RANDOM[9'h14][24:21];
        useAltOnNaCtrs_0_9 = _RANDOM[9'h14][28:25];
        useAltOnNaCtrs_0_10 = {_RANDOM[9'h14][31:29], _RANDOM[9'h15][0]};
        useAltOnNaCtrs_0_11 = _RANDOM[9'h15][4:1];
        useAltOnNaCtrs_0_12 = _RANDOM[9'h15][8:5];
        useAltOnNaCtrs_0_13 = _RANDOM[9'h15][12:9];
        useAltOnNaCtrs_0_14 = _RANDOM[9'h15][16:13];
        useAltOnNaCtrs_0_15 = _RANDOM[9'h15][20:17];
        useAltOnNaCtrs_0_16 = _RANDOM[9'h15][24:21];
        useAltOnNaCtrs_0_17 = _RANDOM[9'h15][28:25];
        useAltOnNaCtrs_0_18 = {_RANDOM[9'h15][31:29], _RANDOM[9'h16][0]};
        useAltOnNaCtrs_0_19 = _RANDOM[9'h16][4:1];
        useAltOnNaCtrs_0_20 = _RANDOM[9'h16][8:5];
        useAltOnNaCtrs_0_21 = _RANDOM[9'h16][12:9];
        useAltOnNaCtrs_0_22 = _RANDOM[9'h16][16:13];
        useAltOnNaCtrs_0_23 = _RANDOM[9'h16][20:17];
        useAltOnNaCtrs_0_24 = _RANDOM[9'h16][24:21];
        useAltOnNaCtrs_0_25 = _RANDOM[9'h16][28:25];
        useAltOnNaCtrs_0_26 = {_RANDOM[9'h16][31:29], _RANDOM[9'h17][0]};
        useAltOnNaCtrs_0_27 = _RANDOM[9'h17][4:1];
        useAltOnNaCtrs_0_28 = _RANDOM[9'h17][8:5];
        useAltOnNaCtrs_0_29 = _RANDOM[9'h17][12:9];
        useAltOnNaCtrs_0_30 = _RANDOM[9'h17][16:13];
        useAltOnNaCtrs_0_31 = _RANDOM[9'h17][20:17];
        useAltOnNaCtrs_0_32 = _RANDOM[9'h17][24:21];
        useAltOnNaCtrs_0_33 = _RANDOM[9'h17][28:25];
        useAltOnNaCtrs_0_34 = {_RANDOM[9'h17][31:29], _RANDOM[9'h18][0]};
        useAltOnNaCtrs_0_35 = _RANDOM[9'h18][4:1];
        useAltOnNaCtrs_0_36 = _RANDOM[9'h18][8:5];
        useAltOnNaCtrs_0_37 = _RANDOM[9'h18][12:9];
        useAltOnNaCtrs_0_38 = _RANDOM[9'h18][16:13];
        useAltOnNaCtrs_0_39 = _RANDOM[9'h18][20:17];
        useAltOnNaCtrs_0_40 = _RANDOM[9'h18][24:21];
        useAltOnNaCtrs_0_41 = _RANDOM[9'h18][28:25];
        useAltOnNaCtrs_0_42 = {_RANDOM[9'h18][31:29], _RANDOM[9'h19][0]};
        useAltOnNaCtrs_0_43 = _RANDOM[9'h19][4:1];
        useAltOnNaCtrs_0_44 = _RANDOM[9'h19][8:5];
        useAltOnNaCtrs_0_45 = _RANDOM[9'h19][12:9];
        useAltOnNaCtrs_0_46 = _RANDOM[9'h19][16:13];
        useAltOnNaCtrs_0_47 = _RANDOM[9'h19][20:17];
        useAltOnNaCtrs_0_48 = _RANDOM[9'h19][24:21];
        useAltOnNaCtrs_0_49 = _RANDOM[9'h19][28:25];
        useAltOnNaCtrs_0_50 = {_RANDOM[9'h19][31:29], _RANDOM[9'h1A][0]};
        useAltOnNaCtrs_0_51 = _RANDOM[9'h1A][4:1];
        useAltOnNaCtrs_0_52 = _RANDOM[9'h1A][8:5];
        useAltOnNaCtrs_0_53 = _RANDOM[9'h1A][12:9];
        useAltOnNaCtrs_0_54 = _RANDOM[9'h1A][16:13];
        useAltOnNaCtrs_0_55 = _RANDOM[9'h1A][20:17];
        useAltOnNaCtrs_0_56 = _RANDOM[9'h1A][24:21];
        useAltOnNaCtrs_0_57 = _RANDOM[9'h1A][28:25];
        useAltOnNaCtrs_0_58 = {_RANDOM[9'h1A][31:29], _RANDOM[9'h1B][0]};
        useAltOnNaCtrs_0_59 = _RANDOM[9'h1B][4:1];
        useAltOnNaCtrs_0_60 = _RANDOM[9'h1B][8:5];
        useAltOnNaCtrs_0_61 = _RANDOM[9'h1B][12:9];
        useAltOnNaCtrs_0_62 = _RANDOM[9'h1B][16:13];
        useAltOnNaCtrs_0_63 = _RANDOM[9'h1B][20:17];
        useAltOnNaCtrs_0_64 = _RANDOM[9'h1B][24:21];
        useAltOnNaCtrs_0_65 = _RANDOM[9'h1B][28:25];
        useAltOnNaCtrs_0_66 = {_RANDOM[9'h1B][31:29], _RANDOM[9'h1C][0]};
        useAltOnNaCtrs_0_67 = _RANDOM[9'h1C][4:1];
        useAltOnNaCtrs_0_68 = _RANDOM[9'h1C][8:5];
        useAltOnNaCtrs_0_69 = _RANDOM[9'h1C][12:9];
        useAltOnNaCtrs_0_70 = _RANDOM[9'h1C][16:13];
        useAltOnNaCtrs_0_71 = _RANDOM[9'h1C][20:17];
        useAltOnNaCtrs_0_72 = _RANDOM[9'h1C][24:21];
        useAltOnNaCtrs_0_73 = _RANDOM[9'h1C][28:25];
        useAltOnNaCtrs_0_74 = {_RANDOM[9'h1C][31:29], _RANDOM[9'h1D][0]};
        useAltOnNaCtrs_0_75 = _RANDOM[9'h1D][4:1];
        useAltOnNaCtrs_0_76 = _RANDOM[9'h1D][8:5];
        useAltOnNaCtrs_0_77 = _RANDOM[9'h1D][12:9];
        useAltOnNaCtrs_0_78 = _RANDOM[9'h1D][16:13];
        useAltOnNaCtrs_0_79 = _RANDOM[9'h1D][20:17];
        useAltOnNaCtrs_0_80 = _RANDOM[9'h1D][24:21];
        useAltOnNaCtrs_0_81 = _RANDOM[9'h1D][28:25];
        useAltOnNaCtrs_0_82 = {_RANDOM[9'h1D][31:29], _RANDOM[9'h1E][0]};
        useAltOnNaCtrs_0_83 = _RANDOM[9'h1E][4:1];
        useAltOnNaCtrs_0_84 = _RANDOM[9'h1E][8:5];
        useAltOnNaCtrs_0_85 = _RANDOM[9'h1E][12:9];
        useAltOnNaCtrs_0_86 = _RANDOM[9'h1E][16:13];
        useAltOnNaCtrs_0_87 = _RANDOM[9'h1E][20:17];
        useAltOnNaCtrs_0_88 = _RANDOM[9'h1E][24:21];
        useAltOnNaCtrs_0_89 = _RANDOM[9'h1E][28:25];
        useAltOnNaCtrs_0_90 = {_RANDOM[9'h1E][31:29], _RANDOM[9'h1F][0]};
        useAltOnNaCtrs_0_91 = _RANDOM[9'h1F][4:1];
        useAltOnNaCtrs_0_92 = _RANDOM[9'h1F][8:5];
        useAltOnNaCtrs_0_93 = _RANDOM[9'h1F][12:9];
        useAltOnNaCtrs_0_94 = _RANDOM[9'h1F][16:13];
        useAltOnNaCtrs_0_95 = _RANDOM[9'h1F][20:17];
        useAltOnNaCtrs_0_96 = _RANDOM[9'h1F][24:21];
        useAltOnNaCtrs_0_97 = _RANDOM[9'h1F][28:25];
        useAltOnNaCtrs_0_98 = {_RANDOM[9'h1F][31:29], _RANDOM[9'h20][0]};
        useAltOnNaCtrs_0_99 = _RANDOM[9'h20][4:1];
        useAltOnNaCtrs_0_100 = _RANDOM[9'h20][8:5];
        useAltOnNaCtrs_0_101 = _RANDOM[9'h20][12:9];
        useAltOnNaCtrs_0_102 = _RANDOM[9'h20][16:13];
        useAltOnNaCtrs_0_103 = _RANDOM[9'h20][20:17];
        useAltOnNaCtrs_0_104 = _RANDOM[9'h20][24:21];
        useAltOnNaCtrs_0_105 = _RANDOM[9'h20][28:25];
        useAltOnNaCtrs_0_106 = {_RANDOM[9'h20][31:29], _RANDOM[9'h21][0]};
        useAltOnNaCtrs_0_107 = _RANDOM[9'h21][4:1];
        useAltOnNaCtrs_0_108 = _RANDOM[9'h21][8:5];
        useAltOnNaCtrs_0_109 = _RANDOM[9'h21][12:9];
        useAltOnNaCtrs_0_110 = _RANDOM[9'h21][16:13];
        useAltOnNaCtrs_0_111 = _RANDOM[9'h21][20:17];
        useAltOnNaCtrs_0_112 = _RANDOM[9'h21][24:21];
        useAltOnNaCtrs_0_113 = _RANDOM[9'h21][28:25];
        useAltOnNaCtrs_0_114 = {_RANDOM[9'h21][31:29], _RANDOM[9'h22][0]};
        useAltOnNaCtrs_0_115 = _RANDOM[9'h22][4:1];
        useAltOnNaCtrs_0_116 = _RANDOM[9'h22][8:5];
        useAltOnNaCtrs_0_117 = _RANDOM[9'h22][12:9];
        useAltOnNaCtrs_0_118 = _RANDOM[9'h22][16:13];
        useAltOnNaCtrs_0_119 = _RANDOM[9'h22][20:17];
        useAltOnNaCtrs_0_120 = _RANDOM[9'h22][24:21];
        useAltOnNaCtrs_0_121 = _RANDOM[9'h22][28:25];
        useAltOnNaCtrs_0_122 = {_RANDOM[9'h22][31:29], _RANDOM[9'h23][0]};
        useAltOnNaCtrs_0_123 = _RANDOM[9'h23][4:1];
        useAltOnNaCtrs_0_124 = _RANDOM[9'h23][8:5];
        useAltOnNaCtrs_0_125 = _RANDOM[9'h23][12:9];
        useAltOnNaCtrs_0_126 = _RANDOM[9'h23][16:13];
        useAltOnNaCtrs_0_127 = _RANDOM[9'h23][20:17];
        useAltOnNaCtrs_1_0 = _RANDOM[9'h23][24:21];
        useAltOnNaCtrs_1_1 = _RANDOM[9'h23][28:25];
        useAltOnNaCtrs_1_2 = {_RANDOM[9'h23][31:29], _RANDOM[9'h24][0]};
        useAltOnNaCtrs_1_3 = _RANDOM[9'h24][4:1];
        useAltOnNaCtrs_1_4 = _RANDOM[9'h24][8:5];
        useAltOnNaCtrs_1_5 = _RANDOM[9'h24][12:9];
        useAltOnNaCtrs_1_6 = _RANDOM[9'h24][16:13];
        useAltOnNaCtrs_1_7 = _RANDOM[9'h24][20:17];
        useAltOnNaCtrs_1_8 = _RANDOM[9'h24][24:21];
        useAltOnNaCtrs_1_9 = _RANDOM[9'h24][28:25];
        useAltOnNaCtrs_1_10 = {_RANDOM[9'h24][31:29], _RANDOM[9'h25][0]};
        useAltOnNaCtrs_1_11 = _RANDOM[9'h25][4:1];
        useAltOnNaCtrs_1_12 = _RANDOM[9'h25][8:5];
        useAltOnNaCtrs_1_13 = _RANDOM[9'h25][12:9];
        useAltOnNaCtrs_1_14 = _RANDOM[9'h25][16:13];
        useAltOnNaCtrs_1_15 = _RANDOM[9'h25][20:17];
        useAltOnNaCtrs_1_16 = _RANDOM[9'h25][24:21];
        useAltOnNaCtrs_1_17 = _RANDOM[9'h25][28:25];
        useAltOnNaCtrs_1_18 = {_RANDOM[9'h25][31:29], _RANDOM[9'h26][0]};
        useAltOnNaCtrs_1_19 = _RANDOM[9'h26][4:1];
        useAltOnNaCtrs_1_20 = _RANDOM[9'h26][8:5];
        useAltOnNaCtrs_1_21 = _RANDOM[9'h26][12:9];
        useAltOnNaCtrs_1_22 = _RANDOM[9'h26][16:13];
        useAltOnNaCtrs_1_23 = _RANDOM[9'h26][20:17];
        useAltOnNaCtrs_1_24 = _RANDOM[9'h26][24:21];
        useAltOnNaCtrs_1_25 = _RANDOM[9'h26][28:25];
        useAltOnNaCtrs_1_26 = {_RANDOM[9'h26][31:29], _RANDOM[9'h27][0]};
        useAltOnNaCtrs_1_27 = _RANDOM[9'h27][4:1];
        useAltOnNaCtrs_1_28 = _RANDOM[9'h27][8:5];
        useAltOnNaCtrs_1_29 = _RANDOM[9'h27][12:9];
        useAltOnNaCtrs_1_30 = _RANDOM[9'h27][16:13];
        useAltOnNaCtrs_1_31 = _RANDOM[9'h27][20:17];
        useAltOnNaCtrs_1_32 = _RANDOM[9'h27][24:21];
        useAltOnNaCtrs_1_33 = _RANDOM[9'h27][28:25];
        useAltOnNaCtrs_1_34 = {_RANDOM[9'h27][31:29], _RANDOM[9'h28][0]};
        useAltOnNaCtrs_1_35 = _RANDOM[9'h28][4:1];
        useAltOnNaCtrs_1_36 = _RANDOM[9'h28][8:5];
        useAltOnNaCtrs_1_37 = _RANDOM[9'h28][12:9];
        useAltOnNaCtrs_1_38 = _RANDOM[9'h28][16:13];
        useAltOnNaCtrs_1_39 = _RANDOM[9'h28][20:17];
        useAltOnNaCtrs_1_40 = _RANDOM[9'h28][24:21];
        useAltOnNaCtrs_1_41 = _RANDOM[9'h28][28:25];
        useAltOnNaCtrs_1_42 = {_RANDOM[9'h28][31:29], _RANDOM[9'h29][0]};
        useAltOnNaCtrs_1_43 = _RANDOM[9'h29][4:1];
        useAltOnNaCtrs_1_44 = _RANDOM[9'h29][8:5];
        useAltOnNaCtrs_1_45 = _RANDOM[9'h29][12:9];
        useAltOnNaCtrs_1_46 = _RANDOM[9'h29][16:13];
        useAltOnNaCtrs_1_47 = _RANDOM[9'h29][20:17];
        useAltOnNaCtrs_1_48 = _RANDOM[9'h29][24:21];
        useAltOnNaCtrs_1_49 = _RANDOM[9'h29][28:25];
        useAltOnNaCtrs_1_50 = {_RANDOM[9'h29][31:29], _RANDOM[9'h2A][0]};
        useAltOnNaCtrs_1_51 = _RANDOM[9'h2A][4:1];
        useAltOnNaCtrs_1_52 = _RANDOM[9'h2A][8:5];
        useAltOnNaCtrs_1_53 = _RANDOM[9'h2A][12:9];
        useAltOnNaCtrs_1_54 = _RANDOM[9'h2A][16:13];
        useAltOnNaCtrs_1_55 = _RANDOM[9'h2A][20:17];
        useAltOnNaCtrs_1_56 = _RANDOM[9'h2A][24:21];
        useAltOnNaCtrs_1_57 = _RANDOM[9'h2A][28:25];
        useAltOnNaCtrs_1_58 = {_RANDOM[9'h2A][31:29], _RANDOM[9'h2B][0]};
        useAltOnNaCtrs_1_59 = _RANDOM[9'h2B][4:1];
        useAltOnNaCtrs_1_60 = _RANDOM[9'h2B][8:5];
        useAltOnNaCtrs_1_61 = _RANDOM[9'h2B][12:9];
        useAltOnNaCtrs_1_62 = _RANDOM[9'h2B][16:13];
        useAltOnNaCtrs_1_63 = _RANDOM[9'h2B][20:17];
        useAltOnNaCtrs_1_64 = _RANDOM[9'h2B][24:21];
        useAltOnNaCtrs_1_65 = _RANDOM[9'h2B][28:25];
        useAltOnNaCtrs_1_66 = {_RANDOM[9'h2B][31:29], _RANDOM[9'h2C][0]};
        useAltOnNaCtrs_1_67 = _RANDOM[9'h2C][4:1];
        useAltOnNaCtrs_1_68 = _RANDOM[9'h2C][8:5];
        useAltOnNaCtrs_1_69 = _RANDOM[9'h2C][12:9];
        useAltOnNaCtrs_1_70 = _RANDOM[9'h2C][16:13];
        useAltOnNaCtrs_1_71 = _RANDOM[9'h2C][20:17];
        useAltOnNaCtrs_1_72 = _RANDOM[9'h2C][24:21];
        useAltOnNaCtrs_1_73 = _RANDOM[9'h2C][28:25];
        useAltOnNaCtrs_1_74 = {_RANDOM[9'h2C][31:29], _RANDOM[9'h2D][0]};
        useAltOnNaCtrs_1_75 = _RANDOM[9'h2D][4:1];
        useAltOnNaCtrs_1_76 = _RANDOM[9'h2D][8:5];
        useAltOnNaCtrs_1_77 = _RANDOM[9'h2D][12:9];
        useAltOnNaCtrs_1_78 = _RANDOM[9'h2D][16:13];
        useAltOnNaCtrs_1_79 = _RANDOM[9'h2D][20:17];
        useAltOnNaCtrs_1_80 = _RANDOM[9'h2D][24:21];
        useAltOnNaCtrs_1_81 = _RANDOM[9'h2D][28:25];
        useAltOnNaCtrs_1_82 = {_RANDOM[9'h2D][31:29], _RANDOM[9'h2E][0]};
        useAltOnNaCtrs_1_83 = _RANDOM[9'h2E][4:1];
        useAltOnNaCtrs_1_84 = _RANDOM[9'h2E][8:5];
        useAltOnNaCtrs_1_85 = _RANDOM[9'h2E][12:9];
        useAltOnNaCtrs_1_86 = _RANDOM[9'h2E][16:13];
        useAltOnNaCtrs_1_87 = _RANDOM[9'h2E][20:17];
        useAltOnNaCtrs_1_88 = _RANDOM[9'h2E][24:21];
        useAltOnNaCtrs_1_89 = _RANDOM[9'h2E][28:25];
        useAltOnNaCtrs_1_90 = {_RANDOM[9'h2E][31:29], _RANDOM[9'h2F][0]};
        useAltOnNaCtrs_1_91 = _RANDOM[9'h2F][4:1];
        useAltOnNaCtrs_1_92 = _RANDOM[9'h2F][8:5];
        useAltOnNaCtrs_1_93 = _RANDOM[9'h2F][12:9];
        useAltOnNaCtrs_1_94 = _RANDOM[9'h2F][16:13];
        useAltOnNaCtrs_1_95 = _RANDOM[9'h2F][20:17];
        useAltOnNaCtrs_1_96 = _RANDOM[9'h2F][24:21];
        useAltOnNaCtrs_1_97 = _RANDOM[9'h2F][28:25];
        useAltOnNaCtrs_1_98 = {_RANDOM[9'h2F][31:29], _RANDOM[9'h30][0]};
        useAltOnNaCtrs_1_99 = _RANDOM[9'h30][4:1];
        useAltOnNaCtrs_1_100 = _RANDOM[9'h30][8:5];
        useAltOnNaCtrs_1_101 = _RANDOM[9'h30][12:9];
        useAltOnNaCtrs_1_102 = _RANDOM[9'h30][16:13];
        useAltOnNaCtrs_1_103 = _RANDOM[9'h30][20:17];
        useAltOnNaCtrs_1_104 = _RANDOM[9'h30][24:21];
        useAltOnNaCtrs_1_105 = _RANDOM[9'h30][28:25];
        useAltOnNaCtrs_1_106 = {_RANDOM[9'h30][31:29], _RANDOM[9'h31][0]};
        useAltOnNaCtrs_1_107 = _RANDOM[9'h31][4:1];
        useAltOnNaCtrs_1_108 = _RANDOM[9'h31][8:5];
        useAltOnNaCtrs_1_109 = _RANDOM[9'h31][12:9];
        useAltOnNaCtrs_1_110 = _RANDOM[9'h31][16:13];
        useAltOnNaCtrs_1_111 = _RANDOM[9'h31][20:17];
        useAltOnNaCtrs_1_112 = _RANDOM[9'h31][24:21];
        useAltOnNaCtrs_1_113 = _RANDOM[9'h31][28:25];
        useAltOnNaCtrs_1_114 = {_RANDOM[9'h31][31:29], _RANDOM[9'h32][0]};
        useAltOnNaCtrs_1_115 = _RANDOM[9'h32][4:1];
        useAltOnNaCtrs_1_116 = _RANDOM[9'h32][8:5];
        useAltOnNaCtrs_1_117 = _RANDOM[9'h32][12:9];
        useAltOnNaCtrs_1_118 = _RANDOM[9'h32][16:13];
        useAltOnNaCtrs_1_119 = _RANDOM[9'h32][20:17];
        useAltOnNaCtrs_1_120 = _RANDOM[9'h32][24:21];
        useAltOnNaCtrs_1_121 = _RANDOM[9'h32][28:25];
        useAltOnNaCtrs_1_122 = {_RANDOM[9'h32][31:29], _RANDOM[9'h33][0]};
        useAltOnNaCtrs_1_123 = _RANDOM[9'h33][4:1];
        useAltOnNaCtrs_1_124 = _RANDOM[9'h33][8:5];
        useAltOnNaCtrs_1_125 = _RANDOM[9'h33][12:9];
        useAltOnNaCtrs_1_126 = _RANDOM[9'h33][16:13];
        useAltOnNaCtrs_1_127 = _RANDOM[9'h33][20:17];
        s2_provideds_0 = _RANDOM[9'h36][25];
        s2_provideds_1 = _RANDOM[9'h36][26];
        s2_providers_0 = _RANDOM[9'h36][28:27];
        s2_providers_1 = _RANDOM[9'h36][30:29];
        s2_providerResps_0_ctr = {_RANDOM[9'h36][31], _RANDOM[9'h37][1:0]};
        s2_providerResps_0_u = _RANDOM[9'h37][2];
        s2_providerResps_1_ctr = _RANDOM[9'h37][6:4];
        s2_providerResps_1_u = _RANDOM[9'h37][7];
        s2_altUsed_0 = _RANDOM[9'h37][9];
        s2_altUsed_1 = _RANDOM[9'h37][10];
        s2_tageTakens_dup_0_0 = _RANDOM[9'h37][11];
        s2_tageTakens_dup_0_1 = _RANDOM[9'h37][12];
        s2_tageTakens_dup_1_0 = _RANDOM[9'h37][13];
        s2_tageTakens_dup_1_1 = _RANDOM[9'h37][14];
        s2_tageTakens_dup_2_0 = _RANDOM[9'h37][15];
        s2_tageTakens_dup_2_1 = _RANDOM[9'h37][16];
        s2_tageTakens_dup_3_0 = _RANDOM[9'h37][17];
        s2_tageTakens_dup_3_1 = _RANDOM[9'h37][18];
        s2_basecnts_0 = _RANDOM[9'h37][20:19];
        s2_basecnts_1 = _RANDOM[9'h37][22:21];
        u_valid = _RANDOM[9'h37][25];
        update_r_ftb_entry_brSlots_0_valid = _RANDOM[9'h3C][9];
        update_r_ftb_entry_tailSlot_sharing = _RANDOM[9'h3C][28];
        update_r_ftb_entry_tailSlot_valid = _RANDOM[9'h3C][29];
        update_r_ftb_entry_strong_bias_0 = _RANDOM[9'h3D][26];
        update_r_ftb_entry_strong_bias_1 = _RANDOM[9'h3D][27];
        update_r_br_taken_mask_0 = _RANDOM[9'h3E][1];
        update_r_br_taken_mask_1 = _RANDOM[9'h3E][2];
        update_r_mispred_mask_0 = _RANDOM[9'h3E][6];
        update_r_mispred_mask_1 = _RANDOM[9'h3E][7];
        updateMeta_r_providers_0_valid = _RANDOM[9'h50][6];
        updateMeta_r_providers_1_valid = _RANDOM[9'h50][9];
        updateMeta_r_basecnts_0 = _RANDOM[9'h50][23:22];
        updateMeta_r_basecnts_1 = _RANDOM[9'h50][25:24];
        updateMeta_providers_0_bits_r = _RANDOM[9'h52][21:20];
        updateMeta_providerResps_0_r_ctr = _RANDOM[9'h52][24:22];
        updateMeta_altUsed_0_r = _RANDOM[9'h52][26];
        updateMeta_allocates_0_r = _RANDOM[9'h52][30:27];
        updateMeta_providers_1_bits_r = {_RANDOM[9'h52][31], _RANDOM[9'h53][0]};
        updateMeta_providerResps_1_r_ctr = _RANDOM[9'h53][3:1];
        updateMeta_altUsed_1_r = _RANDOM[9'h53][5];
        updateMeta_allocates_1_r = _RANDOM[9'h53][9:6];
        updateMeta_scMeta_scPreds_0_r = _RANDOM[9'h53][10];
        r_0 = _RANDOM[9'h53][16:11];
        r_1 = _RANDOM[9'h53][22:17];
        r_2 = _RANDOM[9'h53][28:23];
        r_3 = {_RANDOM[9'h53][31:29], _RANDOM[9'h54][2:0]};
        updateMeta_scMeta_scPreds_1_r = _RANDOM[9'h54][3];
        r_1_0 = _RANDOM[9'h54][9:4];
        r_1_1 = _RANDOM[9'h54][15:10];
        r_1_2 = _RANDOM[9'h54][21:16];
        r_1_3 = _RANDOM[9'h54][27:22];
        update_ghist_r =
          {_RANDOM[9'h54][31:28],
           _RANDOM[9'h55],
           _RANDOM[9'h56],
           _RANDOM[9'h57],
           _RANDOM[9'h58],
           _RANDOM[9'h59],
           _RANDOM[9'h5A],
           _RANDOM[9'h5B],
           _RANDOM[9'h5C][27:0]};
        resp_meta_providers_0_valid_r = _RANDOM[9'h5C][28];
        resp_meta_providers_0_bits_r = _RANDOM[9'h5C][30:29];
        resp_meta_providerResps_0_r_ctr = {_RANDOM[9'h5C][31], _RANDOM[9'h5D][1:0]};
        resp_meta_providerResps_0_r_u = _RANDOM[9'h5D][2];
        allocatableSlots = _RANDOM[9'h5D][7:4];
        resp_meta_allocates_0_r = _RANDOM[9'h5D][11:8];
        resp_meta_altUsed_0_r = _RANDOM[9'h5D][12];
        resp_meta_basecnts_0_r = _RANDOM[9'h5D][14:13];
        tage_enable_dup_REG = _RANDOM[9'h5D][15];
        resp_meta_providers_1_valid_r = _RANDOM[9'h5D][16];
        resp_meta_providers_1_bits_r = _RANDOM[9'h5D][18:17];
        resp_meta_providerResps_1_r_ctr = _RANDOM[9'h5D][21:19];
        resp_meta_providerResps_1_r_u = _RANDOM[9'h5D][22];
        allocatableSlots_1 = _RANDOM[9'h5D][27:24];
        resp_meta_allocates_1_r = _RANDOM[9'h5D][31:28];
        resp_meta_altUsed_1_r = _RANDOM[9'h5E][0];
        resp_meta_basecnts_1_r = _RANDOM[9'h5E][2:1];
        tage_enable_dup_REG_1 = _RANDOM[9'h5E][3];
        tables_0_io_update_reset_u_0_REG = _RANDOM[9'h5E][4];
        tables_0_io_update_mask_0_REG = _RANDOM[9'h5E][5];
        tables_0_io_update_takens_0_r = _RANDOM[9'h5E][6];
        tables_0_io_update_alloc_0_r = _RANDOM[9'h5E][7];
        tables_0_io_update_oldCtrs_0_r = _RANDOM[9'h5E][10:8];
        tables_0_io_update_uMask_0_r = _RANDOM[9'h5E][11];
        tables_0_io_update_us_0_r = _RANDOM[9'h5E][12];
        tables_1_io_update_reset_u_0_REG = _RANDOM[9'h67][31];
        tables_1_io_update_mask_0_REG = _RANDOM[9'h68][0];
        tables_1_io_update_takens_0_r = _RANDOM[9'h68][1];
        tables_1_io_update_alloc_0_r = _RANDOM[9'h68][2];
        tables_1_io_update_oldCtrs_0_r = _RANDOM[9'h68][5:3];
        tables_1_io_update_uMask_0_r = _RANDOM[9'h68][6];
        tables_1_io_update_us_0_r = _RANDOM[9'h68][7];
        tables_2_io_update_reset_u_0_REG = _RANDOM[9'h71][26];
        tables_2_io_update_mask_0_REG = _RANDOM[9'h71][27];
        tables_2_io_update_takens_0_r = _RANDOM[9'h71][28];
        tables_2_io_update_alloc_0_r = _RANDOM[9'h71][29];
        tables_2_io_update_oldCtrs_0_r = {_RANDOM[9'h71][31:30], _RANDOM[9'h72][0]};
        tables_2_io_update_uMask_0_r = _RANDOM[9'h72][1];
        tables_2_io_update_us_0_r = _RANDOM[9'h72][2];
        tables_3_io_update_reset_u_0_REG = _RANDOM[9'h7B][21];
        tables_3_io_update_mask_0_REG = _RANDOM[9'h7B][22];
        tables_3_io_update_takens_0_r = _RANDOM[9'h7B][23];
        tables_3_io_update_alloc_0_r = _RANDOM[9'h7B][24];
        tables_3_io_update_oldCtrs_0_r = _RANDOM[9'h7B][27:25];
        tables_3_io_update_uMask_0_r = _RANDOM[9'h7B][28];
        tables_3_io_update_us_0_r = _RANDOM[9'h7B][29];
        tables_0_io_update_reset_u_1_REG = _RANDOM[9'h85][16];
        tables_0_io_update_mask_1_REG = _RANDOM[9'h85][17];
        tables_0_io_update_takens_1_r = _RANDOM[9'h85][18];
        tables_0_io_update_alloc_1_r = _RANDOM[9'h85][19];
        tables_0_io_update_oldCtrs_1_r = _RANDOM[9'h85][22:20];
        tables_0_io_update_uMask_1_r = _RANDOM[9'h85][23];
        tables_0_io_update_us_1_r = _RANDOM[9'h85][24];
        tables_0_io_update_pc_r_1 =
          {_RANDOM[9'h85][31:25], _RANDOM[9'h86], _RANDOM[9'h87][10:0]};
        tables_0_io_update_ghist_r_1 =
          {_RANDOM[9'h87][31:11],
           _RANDOM[9'h88],
           _RANDOM[9'h89],
           _RANDOM[9'h8A],
           _RANDOM[9'h8B],
           _RANDOM[9'h8C],
           _RANDOM[9'h8D],
           _RANDOM[9'h8E],
           _RANDOM[9'h8F][10:0]};
        tables_1_io_update_reset_u_1_REG = _RANDOM[9'h8F][11];
        tables_1_io_update_mask_1_REG = _RANDOM[9'h8F][12];
        tables_1_io_update_takens_1_r = _RANDOM[9'h8F][13];
        tables_1_io_update_alloc_1_r = _RANDOM[9'h8F][14];
        tables_1_io_update_oldCtrs_1_r = _RANDOM[9'h8F][17:15];
        tables_1_io_update_uMask_1_r = _RANDOM[9'h8F][18];
        tables_1_io_update_us_1_r = _RANDOM[9'h8F][19];
        tables_1_io_update_pc_r_1 =
          {_RANDOM[9'h8F][31:20], _RANDOM[9'h90], _RANDOM[9'h91][5:0]};
        tables_1_io_update_ghist_r_1 =
          {_RANDOM[9'h91][31:6],
           _RANDOM[9'h92],
           _RANDOM[9'h93],
           _RANDOM[9'h94],
           _RANDOM[9'h95],
           _RANDOM[9'h96],
           _RANDOM[9'h97],
           _RANDOM[9'h98],
           _RANDOM[9'h99][5:0]};
        tables_2_io_update_reset_u_1_REG = _RANDOM[9'h99][6];
        tables_2_io_update_mask_1_REG = _RANDOM[9'h99][7];
        tables_2_io_update_takens_1_r = _RANDOM[9'h99][8];
        tables_2_io_update_alloc_1_r = _RANDOM[9'h99][9];
        tables_2_io_update_oldCtrs_1_r = _RANDOM[9'h99][12:10];
        tables_2_io_update_uMask_1_r = _RANDOM[9'h99][13];
        tables_2_io_update_us_1_r = _RANDOM[9'h99][14];
        tables_2_io_update_pc_r_1 =
          {_RANDOM[9'h99][31:15], _RANDOM[9'h9A], _RANDOM[9'h9B][0]};
        tables_2_io_update_ghist_r_1 =
          {_RANDOM[9'h9B][31:1],
           _RANDOM[9'h9C],
           _RANDOM[9'h9D],
           _RANDOM[9'h9E],
           _RANDOM[9'h9F],
           _RANDOM[9'hA0],
           _RANDOM[9'hA1],
           _RANDOM[9'hA2],
           _RANDOM[9'hA3][0]};
        tables_3_io_update_reset_u_1_REG = _RANDOM[9'hA3][1];
        tables_3_io_update_mask_1_REG = _RANDOM[9'hA3][2];
        tables_3_io_update_takens_1_r = _RANDOM[9'hA3][3];
        tables_3_io_update_alloc_1_r = _RANDOM[9'hA3][4];
        tables_3_io_update_oldCtrs_1_r = _RANDOM[9'hA3][7:5];
        tables_3_io_update_uMask_1_r = _RANDOM[9'hA3][8];
        tables_3_io_update_us_1_r = _RANDOM[9'hA3][9];
        tables_3_io_update_pc_r_1 = {_RANDOM[9'hA3][31:10], _RANDOM[9'hA4][27:0]};
        tables_3_io_update_ghist_r_1 =
          {_RANDOM[9'hA4][31:28],
           _RANDOM[9'hA5],
           _RANDOM[9'hA6],
           _RANDOM[9'hA7],
           _RANDOM[9'hA8],
           _RANDOM[9'hA9],
           _RANDOM[9'hAA],
           _RANDOM[9'hAB],
           _RANDOM[9'hAC][27:0]};
        REG_0 = _RANDOM[9'hAC][28];
        REG_1 = _RANDOM[9'hAC][29];
        r_2_0 = _RANDOM[9'hAC][31:30];
        r_2_1 = _RANDOM[9'hAD][1:0];
        bt_io_update_pc_r = {_RANDOM[9'hAD][31:2], _RANDOM[9'hAE][19:0]};
        r_3_0 = _RANDOM[9'hAE][20];
        r_3_1 = _RANDOM[9'hAE][21];
        scThresholds_0_ctr = _RANDOM[9'hB0][10:6];
        scThresholds_0_thres = _RANDOM[9'hB0][18:11];
        scThresholds_1_ctr = _RANDOM[9'hB0][23:19];
        scThresholds_1_thres = _RANDOM[9'hB0][31:24];
        s2_scTableSums_0 = _RANDOM[9'hB1][8:0];
        s2_scTableSums_1 = _RANDOM[9'hB1][17:9];
        s2_tagePrvdCtrCentered_r = _RANDOM[9'hB1][20:18];
        s2_scResps_r_0_ctrs_0_0 = _RANDOM[9'hB1][26:21];
        s2_scResps_r_0_ctrs_0_1 = {_RANDOM[9'hB1][31:27], _RANDOM[9'hB2][0]};
        s2_scResps_r_1_ctrs_0_0 = _RANDOM[9'hB2][18:13];
        s2_scResps_r_1_ctrs_0_1 = _RANDOM[9'hB2][24:19];
        s2_scResps_r_2_ctrs_0_0 = _RANDOM[9'hB3][10:5];
        s2_scResps_r_2_ctrs_0_1 = _RANDOM[9'hB3][16:11];
        s2_scResps_r_3_ctrs_0_0 = {_RANDOM[9'hB3][31:29], _RANDOM[9'hB4][2:0]};
        s2_scResps_r_3_ctrs_0_1 = _RANDOM[9'hB4][8:3];
        resp_meta_scMeta_scPreds_0_r = _RANDOM[9'hB4][23];
        r_4_0 = _RANDOM[9'hB4][29:24];
        r_4_1 = {_RANDOM[9'hB4][31:30], _RANDOM[9'hB5][3:0]};
        r_4_2 = _RANDOM[9'hB5][9:4];
        r_4_3 = _RANDOM[9'hB5][15:10];
        s3_pred_dup_0 = _RANDOM[9'hB5][16];
        s3_pred_dup_1 = _RANDOM[9'hB5][17];
        s3_pred_dup_2 = _RANDOM[9'hB5][18];
        s3_pred_dup_3 = _RANDOM[9'hB5][19];
        sc_enable_dup_REG = _RANDOM[9'hB5][20];
        s2_scTableSums_1_0 = _RANDOM[9'hB5][29:21];
        s2_scTableSums_1_1 = {_RANDOM[9'hB5][31:30], _RANDOM[9'hB6][6:0]};
        s2_tagePrvdCtrCentered_r_1 = _RANDOM[9'hB6][9:7];
        s2_scResps_r_1_0_ctrs_1_0 = _RANDOM[9'hB6][27:22];
        s2_scResps_r_1_0_ctrs_1_1 = {_RANDOM[9'hB6][31:28], _RANDOM[9'hB7][1:0]};
        s2_scResps_r_1_1_ctrs_1_0 = _RANDOM[9'hB7][19:14];
        s2_scResps_r_1_1_ctrs_1_1 = _RANDOM[9'hB7][25:20];
        s2_scResps_r_1_2_ctrs_1_0 = _RANDOM[9'hB8][11:6];
        s2_scResps_r_1_2_ctrs_1_1 = _RANDOM[9'hB8][17:12];
        s2_scResps_r_1_3_ctrs_1_0 = {_RANDOM[9'hB8][31:30], _RANDOM[9'hB9][3:0]};
        s2_scResps_r_1_3_ctrs_1_1 = _RANDOM[9'hB9][9:4];
        resp_meta_scMeta_scPreds_1_r = _RANDOM[9'hB9][12];
        r_5_0 = _RANDOM[9'hB9][18:13];
        r_5_1 = _RANDOM[9'hB9][24:19];
        r_5_2 = _RANDOM[9'hB9][30:25];
        r_5_3 = {_RANDOM[9'hB9][31], _RANDOM[9'hBA][4:0]};
        s3_pred_dup_0_1 = _RANDOM[9'hBA][5];
        s3_pred_dup_1_1 = _RANDOM[9'hBA][6];
        s3_pred_dup_2_1 = _RANDOM[9'hBA][7];
        s3_pred_dup_3_1 = _RANDOM[9'hBA][8];
        sc_enable_dup_REG_1 = _RANDOM[9'hBA][9];
        scTables_0_io_update_mask_0_REG = _RANDOM[9'hBA][10];
        scTables_0_io_update_tagePreds_0_r = _RANDOM[9'hBA][11];
        scTables_0_io_update_takens_0_r = _RANDOM[9'hBA][12];
        scTables_0_io_update_oldCtrs_0_r = _RANDOM[9'hBA][18:13];
        scTables_1_io_update_mask_0_REG = _RANDOM[9'hC4][5];
        scTables_1_io_update_tagePreds_0_r = _RANDOM[9'hC4][6];
        scTables_1_io_update_takens_0_r = _RANDOM[9'hC4][7];
        scTables_1_io_update_oldCtrs_0_r = _RANDOM[9'hC4][13:8];
        scTables_2_io_update_mask_0_REG = _RANDOM[9'hCE][0];
        scTables_2_io_update_tagePreds_0_r = _RANDOM[9'hCE][1];
        scTables_2_io_update_takens_0_r = _RANDOM[9'hCE][2];
        scTables_2_io_update_oldCtrs_0_r = _RANDOM[9'hCE][8:3];
        scTables_3_io_update_mask_0_REG = _RANDOM[9'hD7][27];
        scTables_3_io_update_tagePreds_0_r = _RANDOM[9'hD7][28];
        scTables_3_io_update_takens_0_r = _RANDOM[9'hD7][29];
        scTables_3_io_update_oldCtrs_0_r = {_RANDOM[9'hD7][31:30], _RANDOM[9'hD8][3:0]};
        scTables_0_io_update_mask_1_REG = _RANDOM[9'hE1][22];
        scTables_0_io_update_tagePreds_1_r = _RANDOM[9'hE1][23];
        scTables_0_io_update_takens_1_r = _RANDOM[9'hE1][24];
        scTables_0_io_update_oldCtrs_1_r = _RANDOM[9'hE1][30:25];
        scTables_0_io_update_pc_r_1 =
          {_RANDOM[9'hE1][31], _RANDOM[9'hE2], _RANDOM[9'hE3][16:0]};
        scTables_1_io_update_mask_1_REG = _RANDOM[9'hEB][17];
        scTables_1_io_update_tagePreds_1_r = _RANDOM[9'hEB][18];
        scTables_1_io_update_takens_1_r = _RANDOM[9'hEB][19];
        scTables_1_io_update_oldCtrs_1_r = _RANDOM[9'hEB][25:20];
        scTables_1_io_update_pc_r_1 =
          {_RANDOM[9'hEB][31:26], _RANDOM[9'hEC], _RANDOM[9'hED][11:0]};
        scTables_1_io_update_ghist_r_1 =
          {_RANDOM[9'hED][31:12],
           _RANDOM[9'hEE],
           _RANDOM[9'hEF],
           _RANDOM[9'hF0],
           _RANDOM[9'hF1],
           _RANDOM[9'hF2],
           _RANDOM[9'hF3],
           _RANDOM[9'hF4],
           _RANDOM[9'hF5][11:0]};
        scTables_2_io_update_mask_1_REG = _RANDOM[9'hF5][12];
        scTables_2_io_update_tagePreds_1_r = _RANDOM[9'hF5][13];
        scTables_2_io_update_takens_1_r = _RANDOM[9'hF5][14];
        scTables_2_io_update_oldCtrs_1_r = _RANDOM[9'hF5][20:15];
        scTables_2_io_update_pc_r_1 =
          {_RANDOM[9'hF5][31:21], _RANDOM[9'hF6], _RANDOM[9'hF7][6:0]};
        scTables_2_io_update_ghist_r_1 =
          {_RANDOM[9'hF7][31:7],
           _RANDOM[9'hF8],
           _RANDOM[9'hF9],
           _RANDOM[9'hFA],
           _RANDOM[9'hFB],
           _RANDOM[9'hFC],
           _RANDOM[9'hFD],
           _RANDOM[9'hFE],
           _RANDOM[9'hFF][6:0]};
        scTables_3_io_update_mask_1_REG = _RANDOM[9'hFF][7];
        scTables_3_io_update_tagePreds_1_r = _RANDOM[9'hFF][8];
        scTables_3_io_update_takens_1_r = _RANDOM[9'hFF][9];
        scTables_3_io_update_oldCtrs_1_r = _RANDOM[9'hFF][15:10];
        scTables_3_io_update_pc_r_1 =
          {_RANDOM[9'hFF][31:16], _RANDOM[9'h100], _RANDOM[9'h101][1:0]};
        scTables_3_io_update_ghist_r_1 =
          {_RANDOM[9'h101][31:2],
           _RANDOM[9'h102],
           _RANDOM[9'h103],
           _RANDOM[9'h104],
           _RANDOM[9'h105],
           _RANDOM[9'h106],
           _RANDOM[9'h107],
           _RANDOM[9'h108],
           _RANDOM[9'h109][1:0]};
        io_perf_0_value_REG = _RANDOM[9'h109][3:2];
        io_perf_0_value_REG_1 = _RANDOM[9'h109][5:4];
        io_perf_1_value_REG = _RANDOM[9'h109][7:6];
        io_perf_1_value_REG_1 = _RANDOM[9'h109][9:8];
        io_perf_2_value_REG = _RANDOM[9'h109][11:10];
        io_perf_2_value_REG_1 = _RANDOM[9'h109][13:12];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        modified_reset = 1'h1;
        s2_pc_dup_s2_pc_seg_0_value = 26'h0;
        s2_pc_dup_s2_pc_seg_1_value = 12'h0;
        s2_pc_dup_s2_pc_seg_2_value = 12'h0;
        s2_pc_dup_s2_pc_seg_0_value_1 = 26'h0;
        s2_pc_dup_s2_pc_seg_1_value_1 = 12'h0;
        s2_pc_dup_s2_pc_seg_2_value_1 = 12'h0;
        s2_pc_dup_s2_pc_seg_0_value_2 = 26'h0;
        s2_pc_dup_s2_pc_seg_1_value_2 = 12'h0;
        s2_pc_dup_s2_pc_seg_2_value_2 = 12'h0;
        s2_pc_dup_s2_pc_seg_0_value_3 = 26'h0;
        s2_pc_dup_s2_pc_seg_1_value_3 = 12'h0;
        s2_pc_dup_s2_pc_seg_2_value_3 = 12'h0;
        s3_pc_dup_s3_pc_seg_0_value = 26'h0;
        s3_pc_dup_s3_pc_seg_1_value = 12'h0;
        s3_pc_dup_s3_pc_seg_2_value = 12'h0;
        s3_pc_dup_s3_pc_seg_0_value_1 = 26'h0;
        s3_pc_dup_s3_pc_seg_1_value_1 = 12'h0;
        s3_pc_dup_s3_pc_seg_2_value_1 = 12'h0;
        s3_pc_dup_s3_pc_seg_0_value_2 = 26'h0;
        s3_pc_dup_s3_pc_seg_1_value_2 = 12'h0;
        s3_pc_dup_s3_pc_seg_2_value_2 = 12'h0;
        s3_pc_dup_s3_pc_seg_0_value_3 = 26'h0;
        s3_pc_dup_s3_pc_seg_1_value_3 = 12'h0;
        s3_pc_dup_s3_pc_seg_2_value_3 = 12'h0;
        bankTickCtrDistanceToTops_0 = 7'h7F;
        bankTickCtrDistanceToTops_1 = 7'h7F;
        bankTickCtrs_0 = 7'h0;
        bankTickCtrs_1 = 7'h0;
        useAltOnNaCtrs_0_0 = 4'h8;
        useAltOnNaCtrs_0_1 = 4'h8;
        useAltOnNaCtrs_0_2 = 4'h8;
        useAltOnNaCtrs_0_3 = 4'h8;
        useAltOnNaCtrs_0_4 = 4'h8;
        useAltOnNaCtrs_0_5 = 4'h8;
        useAltOnNaCtrs_0_6 = 4'h8;
        useAltOnNaCtrs_0_7 = 4'h8;
        useAltOnNaCtrs_0_8 = 4'h8;
        useAltOnNaCtrs_0_9 = 4'h8;
        useAltOnNaCtrs_0_10 = 4'h8;
        useAltOnNaCtrs_0_11 = 4'h8;
        useAltOnNaCtrs_0_12 = 4'h8;
        useAltOnNaCtrs_0_13 = 4'h8;
        useAltOnNaCtrs_0_14 = 4'h8;
        useAltOnNaCtrs_0_15 = 4'h8;
        useAltOnNaCtrs_0_16 = 4'h8;
        useAltOnNaCtrs_0_17 = 4'h8;
        useAltOnNaCtrs_0_18 = 4'h8;
        useAltOnNaCtrs_0_19 = 4'h8;
        useAltOnNaCtrs_0_20 = 4'h8;
        useAltOnNaCtrs_0_21 = 4'h8;
        useAltOnNaCtrs_0_22 = 4'h8;
        useAltOnNaCtrs_0_23 = 4'h8;
        useAltOnNaCtrs_0_24 = 4'h8;
        useAltOnNaCtrs_0_25 = 4'h8;
        useAltOnNaCtrs_0_26 = 4'h8;
        useAltOnNaCtrs_0_27 = 4'h8;
        useAltOnNaCtrs_0_28 = 4'h8;
        useAltOnNaCtrs_0_29 = 4'h8;
        useAltOnNaCtrs_0_30 = 4'h8;
        useAltOnNaCtrs_0_31 = 4'h8;
        useAltOnNaCtrs_0_32 = 4'h8;
        useAltOnNaCtrs_0_33 = 4'h8;
        useAltOnNaCtrs_0_34 = 4'h8;
        useAltOnNaCtrs_0_35 = 4'h8;
        useAltOnNaCtrs_0_36 = 4'h8;
        useAltOnNaCtrs_0_37 = 4'h8;
        useAltOnNaCtrs_0_38 = 4'h8;
        useAltOnNaCtrs_0_39 = 4'h8;
        useAltOnNaCtrs_0_40 = 4'h8;
        useAltOnNaCtrs_0_41 = 4'h8;
        useAltOnNaCtrs_0_42 = 4'h8;
        useAltOnNaCtrs_0_43 = 4'h8;
        useAltOnNaCtrs_0_44 = 4'h8;
        useAltOnNaCtrs_0_45 = 4'h8;
        useAltOnNaCtrs_0_46 = 4'h8;
        useAltOnNaCtrs_0_47 = 4'h8;
        useAltOnNaCtrs_0_48 = 4'h8;
        useAltOnNaCtrs_0_49 = 4'h8;
        useAltOnNaCtrs_0_50 = 4'h8;
        useAltOnNaCtrs_0_51 = 4'h8;
        useAltOnNaCtrs_0_52 = 4'h8;
        useAltOnNaCtrs_0_53 = 4'h8;
        useAltOnNaCtrs_0_54 = 4'h8;
        useAltOnNaCtrs_0_55 = 4'h8;
        useAltOnNaCtrs_0_56 = 4'h8;
        useAltOnNaCtrs_0_57 = 4'h8;
        useAltOnNaCtrs_0_58 = 4'h8;
        useAltOnNaCtrs_0_59 = 4'h8;
        useAltOnNaCtrs_0_60 = 4'h8;
        useAltOnNaCtrs_0_61 = 4'h8;
        useAltOnNaCtrs_0_62 = 4'h8;
        useAltOnNaCtrs_0_63 = 4'h8;
        useAltOnNaCtrs_0_64 = 4'h8;
        useAltOnNaCtrs_0_65 = 4'h8;
        useAltOnNaCtrs_0_66 = 4'h8;
        useAltOnNaCtrs_0_67 = 4'h8;
        useAltOnNaCtrs_0_68 = 4'h8;
        useAltOnNaCtrs_0_69 = 4'h8;
        useAltOnNaCtrs_0_70 = 4'h8;
        useAltOnNaCtrs_0_71 = 4'h8;
        useAltOnNaCtrs_0_72 = 4'h8;
        useAltOnNaCtrs_0_73 = 4'h8;
        useAltOnNaCtrs_0_74 = 4'h8;
        useAltOnNaCtrs_0_75 = 4'h8;
        useAltOnNaCtrs_0_76 = 4'h8;
        useAltOnNaCtrs_0_77 = 4'h8;
        useAltOnNaCtrs_0_78 = 4'h8;
        useAltOnNaCtrs_0_79 = 4'h8;
        useAltOnNaCtrs_0_80 = 4'h8;
        useAltOnNaCtrs_0_81 = 4'h8;
        useAltOnNaCtrs_0_82 = 4'h8;
        useAltOnNaCtrs_0_83 = 4'h8;
        useAltOnNaCtrs_0_84 = 4'h8;
        useAltOnNaCtrs_0_85 = 4'h8;
        useAltOnNaCtrs_0_86 = 4'h8;
        useAltOnNaCtrs_0_87 = 4'h8;
        useAltOnNaCtrs_0_88 = 4'h8;
        useAltOnNaCtrs_0_89 = 4'h8;
        useAltOnNaCtrs_0_90 = 4'h8;
        useAltOnNaCtrs_0_91 = 4'h8;
        useAltOnNaCtrs_0_92 = 4'h8;
        useAltOnNaCtrs_0_93 = 4'h8;
        useAltOnNaCtrs_0_94 = 4'h8;
        useAltOnNaCtrs_0_95 = 4'h8;
        useAltOnNaCtrs_0_96 = 4'h8;
        useAltOnNaCtrs_0_97 = 4'h8;
        useAltOnNaCtrs_0_98 = 4'h8;
        useAltOnNaCtrs_0_99 = 4'h8;
        useAltOnNaCtrs_0_100 = 4'h8;
        useAltOnNaCtrs_0_101 = 4'h8;
        useAltOnNaCtrs_0_102 = 4'h8;
        useAltOnNaCtrs_0_103 = 4'h8;
        useAltOnNaCtrs_0_104 = 4'h8;
        useAltOnNaCtrs_0_105 = 4'h8;
        useAltOnNaCtrs_0_106 = 4'h8;
        useAltOnNaCtrs_0_107 = 4'h8;
        useAltOnNaCtrs_0_108 = 4'h8;
        useAltOnNaCtrs_0_109 = 4'h8;
        useAltOnNaCtrs_0_110 = 4'h8;
        useAltOnNaCtrs_0_111 = 4'h8;
        useAltOnNaCtrs_0_112 = 4'h8;
        useAltOnNaCtrs_0_113 = 4'h8;
        useAltOnNaCtrs_0_114 = 4'h8;
        useAltOnNaCtrs_0_115 = 4'h8;
        useAltOnNaCtrs_0_116 = 4'h8;
        useAltOnNaCtrs_0_117 = 4'h8;
        useAltOnNaCtrs_0_118 = 4'h8;
        useAltOnNaCtrs_0_119 = 4'h8;
        useAltOnNaCtrs_0_120 = 4'h8;
        useAltOnNaCtrs_0_121 = 4'h8;
        useAltOnNaCtrs_0_122 = 4'h8;
        useAltOnNaCtrs_0_123 = 4'h8;
        useAltOnNaCtrs_0_124 = 4'h8;
        useAltOnNaCtrs_0_125 = 4'h8;
        useAltOnNaCtrs_0_126 = 4'h8;
        useAltOnNaCtrs_0_127 = 4'h8;
        useAltOnNaCtrs_1_0 = 4'h8;
        useAltOnNaCtrs_1_1 = 4'h8;
        useAltOnNaCtrs_1_2 = 4'h8;
        useAltOnNaCtrs_1_3 = 4'h8;
        useAltOnNaCtrs_1_4 = 4'h8;
        useAltOnNaCtrs_1_5 = 4'h8;
        useAltOnNaCtrs_1_6 = 4'h8;
        useAltOnNaCtrs_1_7 = 4'h8;
        useAltOnNaCtrs_1_8 = 4'h8;
        useAltOnNaCtrs_1_9 = 4'h8;
        useAltOnNaCtrs_1_10 = 4'h8;
        useAltOnNaCtrs_1_11 = 4'h8;
        useAltOnNaCtrs_1_12 = 4'h8;
        useAltOnNaCtrs_1_13 = 4'h8;
        useAltOnNaCtrs_1_14 = 4'h8;
        useAltOnNaCtrs_1_15 = 4'h8;
        useAltOnNaCtrs_1_16 = 4'h8;
        useAltOnNaCtrs_1_17 = 4'h8;
        useAltOnNaCtrs_1_18 = 4'h8;
        useAltOnNaCtrs_1_19 = 4'h8;
        useAltOnNaCtrs_1_20 = 4'h8;
        useAltOnNaCtrs_1_21 = 4'h8;
        useAltOnNaCtrs_1_22 = 4'h8;
        useAltOnNaCtrs_1_23 = 4'h8;
        useAltOnNaCtrs_1_24 = 4'h8;
        useAltOnNaCtrs_1_25 = 4'h8;
        useAltOnNaCtrs_1_26 = 4'h8;
        useAltOnNaCtrs_1_27 = 4'h8;
        useAltOnNaCtrs_1_28 = 4'h8;
        useAltOnNaCtrs_1_29 = 4'h8;
        useAltOnNaCtrs_1_30 = 4'h8;
        useAltOnNaCtrs_1_31 = 4'h8;
        useAltOnNaCtrs_1_32 = 4'h8;
        useAltOnNaCtrs_1_33 = 4'h8;
        useAltOnNaCtrs_1_34 = 4'h8;
        useAltOnNaCtrs_1_35 = 4'h8;
        useAltOnNaCtrs_1_36 = 4'h8;
        useAltOnNaCtrs_1_37 = 4'h8;
        useAltOnNaCtrs_1_38 = 4'h8;
        useAltOnNaCtrs_1_39 = 4'h8;
        useAltOnNaCtrs_1_40 = 4'h8;
        useAltOnNaCtrs_1_41 = 4'h8;
        useAltOnNaCtrs_1_42 = 4'h8;
        useAltOnNaCtrs_1_43 = 4'h8;
        useAltOnNaCtrs_1_44 = 4'h8;
        useAltOnNaCtrs_1_45 = 4'h8;
        useAltOnNaCtrs_1_46 = 4'h8;
        useAltOnNaCtrs_1_47 = 4'h8;
        useAltOnNaCtrs_1_48 = 4'h8;
        useAltOnNaCtrs_1_49 = 4'h8;
        useAltOnNaCtrs_1_50 = 4'h8;
        useAltOnNaCtrs_1_51 = 4'h8;
        useAltOnNaCtrs_1_52 = 4'h8;
        useAltOnNaCtrs_1_53 = 4'h8;
        useAltOnNaCtrs_1_54 = 4'h8;
        useAltOnNaCtrs_1_55 = 4'h8;
        useAltOnNaCtrs_1_56 = 4'h8;
        useAltOnNaCtrs_1_57 = 4'h8;
        useAltOnNaCtrs_1_58 = 4'h8;
        useAltOnNaCtrs_1_59 = 4'h8;
        useAltOnNaCtrs_1_60 = 4'h8;
        useAltOnNaCtrs_1_61 = 4'h8;
        useAltOnNaCtrs_1_62 = 4'h8;
        useAltOnNaCtrs_1_63 = 4'h8;
        useAltOnNaCtrs_1_64 = 4'h8;
        useAltOnNaCtrs_1_65 = 4'h8;
        useAltOnNaCtrs_1_66 = 4'h8;
        useAltOnNaCtrs_1_67 = 4'h8;
        useAltOnNaCtrs_1_68 = 4'h8;
        useAltOnNaCtrs_1_69 = 4'h8;
        useAltOnNaCtrs_1_70 = 4'h8;
        useAltOnNaCtrs_1_71 = 4'h8;
        useAltOnNaCtrs_1_72 = 4'h8;
        useAltOnNaCtrs_1_73 = 4'h8;
        useAltOnNaCtrs_1_74 = 4'h8;
        useAltOnNaCtrs_1_75 = 4'h8;
        useAltOnNaCtrs_1_76 = 4'h8;
        useAltOnNaCtrs_1_77 = 4'h8;
        useAltOnNaCtrs_1_78 = 4'h8;
        useAltOnNaCtrs_1_79 = 4'h8;
        useAltOnNaCtrs_1_80 = 4'h8;
        useAltOnNaCtrs_1_81 = 4'h8;
        useAltOnNaCtrs_1_82 = 4'h8;
        useAltOnNaCtrs_1_83 = 4'h8;
        useAltOnNaCtrs_1_84 = 4'h8;
        useAltOnNaCtrs_1_85 = 4'h8;
        useAltOnNaCtrs_1_86 = 4'h8;
        useAltOnNaCtrs_1_87 = 4'h8;
        useAltOnNaCtrs_1_88 = 4'h8;
        useAltOnNaCtrs_1_89 = 4'h8;
        useAltOnNaCtrs_1_90 = 4'h8;
        useAltOnNaCtrs_1_91 = 4'h8;
        useAltOnNaCtrs_1_92 = 4'h8;
        useAltOnNaCtrs_1_93 = 4'h8;
        useAltOnNaCtrs_1_94 = 4'h8;
        useAltOnNaCtrs_1_95 = 4'h8;
        useAltOnNaCtrs_1_96 = 4'h8;
        useAltOnNaCtrs_1_97 = 4'h8;
        useAltOnNaCtrs_1_98 = 4'h8;
        useAltOnNaCtrs_1_99 = 4'h8;
        useAltOnNaCtrs_1_100 = 4'h8;
        useAltOnNaCtrs_1_101 = 4'h8;
        useAltOnNaCtrs_1_102 = 4'h8;
        useAltOnNaCtrs_1_103 = 4'h8;
        useAltOnNaCtrs_1_104 = 4'h8;
        useAltOnNaCtrs_1_105 = 4'h8;
        useAltOnNaCtrs_1_106 = 4'h8;
        useAltOnNaCtrs_1_107 = 4'h8;
        useAltOnNaCtrs_1_108 = 4'h8;
        useAltOnNaCtrs_1_109 = 4'h8;
        useAltOnNaCtrs_1_110 = 4'h8;
        useAltOnNaCtrs_1_111 = 4'h8;
        useAltOnNaCtrs_1_112 = 4'h8;
        useAltOnNaCtrs_1_113 = 4'h8;
        useAltOnNaCtrs_1_114 = 4'h8;
        useAltOnNaCtrs_1_115 = 4'h8;
        useAltOnNaCtrs_1_116 = 4'h8;
        useAltOnNaCtrs_1_117 = 4'h8;
        useAltOnNaCtrs_1_118 = 4'h8;
        useAltOnNaCtrs_1_119 = 4'h8;
        useAltOnNaCtrs_1_120 = 4'h8;
        useAltOnNaCtrs_1_121 = 4'h8;
        useAltOnNaCtrs_1_122 = 4'h8;
        useAltOnNaCtrs_1_123 = 4'h8;
        useAltOnNaCtrs_1_124 = 4'h8;
        useAltOnNaCtrs_1_125 = 4'h8;
        useAltOnNaCtrs_1_126 = 4'h8;
        useAltOnNaCtrs_1_127 = 4'h8;
        u_valid = 1'h0;
        scThresholds_0_ctr = 5'h10;
        scThresholds_0_thres = 8'h6;
        scThresholds_1_ctr = 5'h10;
        scThresholds_1_thres = 8'h6;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  wire [8:0]   childBd_addr;
  wire [8:0]   childBd_addr_rd;
  wire [15:0]  childBd_wdata;
  wire [15:0]  childBd_wmask;
  wire         childBd_re;
  wire         childBd_we;
  wire         childBd_ack;
  wire         childBd_selectedOH;
  wire [5:0]   childBd_array;
  wire [9:0]   childBd_1_addr;
  wire [9:0]   childBd_1_addr_rd;
  wire [23:0]  childBd_1_wdata;
  wire [1:0]   childBd_1_wmask;
  wire         childBd_1_re;
  wire         childBd_1_we;
  wire         childBd_1_ack;
  wire         childBd_1_selectedOH;
  wire [5:0]   childBd_1_array;
  wire [9:0]   childBd_2_addr;
  wire [9:0]   childBd_2_addr_rd;
  wire [23:0]  childBd_2_wdata;
  wire [1:0]   childBd_2_wmask;
  wire         childBd_2_re;
  wire         childBd_2_we;
  wire         childBd_2_ack;
  wire         childBd_2_selectedOH;
  wire [5:0]   childBd_2_array;
  wire [9:0]   childBd_3_addr;
  wire [9:0]   childBd_3_addr_rd;
  wire [23:0]  childBd_3_wdata;
  wire [1:0]   childBd_3_wmask;
  wire         childBd_3_re;
  wire         childBd_3_we;
  wire         childBd_3_ack;
  wire         childBd_3_selectedOH;
  wire [5:0]   childBd_3_array;
  wire [9:0]   childBd_4_addr;
  wire [9:0]   childBd_4_addr_rd;
  wire [23:0]  childBd_4_wdata;
  wire [1:0]   childBd_4_wmask;
  wire         childBd_4_re;
  wire         childBd_4_we;
  wire         childBd_4_ack;
  wire         childBd_4_selectedOH;
  wire [5:0]   childBd_4_array;
  TageTable tables_0 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_ready                                (_tables_0_io_req_ready),
    .io_req_valid                                (io_s0_fire_1),
    .io_req_bits_pc                              (io_in_bits_s0_pc_1),
    .io_req_bits_folded_hist_hist_14_folded_hist
      (io_in_bits_folded_hist_1_hist_14_folded_hist),
    .io_req_bits_folded_hist_hist_7_folded_hist
      (io_in_bits_folded_hist_1_hist_7_folded_hist),
    .io_resps_0_valid                            (_tables_0_io_resps_0_valid),
    .io_resps_0_bits_ctr                         (_tables_0_io_resps_0_bits_ctr),
    .io_resps_0_bits_u                           (_tables_0_io_resps_0_bits_u),
    .io_resps_0_bits_unconf                      (_tables_0_io_resps_0_bits_unconf),
    .io_resps_1_valid                            (_tables_0_io_resps_1_valid),
    .io_resps_1_bits_ctr                         (_tables_0_io_resps_1_bits_ctr),
    .io_resps_1_bits_u                           (_tables_0_io_resps_1_bits_u),
    .io_resps_1_bits_unconf                      (_tables_0_io_resps_1_bits_unconf),
    .io_update_pc                                (tables_0_io_update_pc_r_1),
    .io_update_ghist                             (tables_0_io_update_ghist_r_1),
    .io_update_mask_0                            (tables_0_io_update_mask_0_REG),
    .io_update_mask_1                            (tables_0_io_update_mask_1_REG),
    .io_update_takens_0                          (tables_0_io_update_takens_0_r),
    .io_update_takens_1                          (tables_0_io_update_takens_1_r),
    .io_update_alloc_0                           (tables_0_io_update_alloc_0_r),
    .io_update_alloc_1                           (tables_0_io_update_alloc_1_r),
    .io_update_oldCtrs_0                         (tables_0_io_update_oldCtrs_0_r),
    .io_update_oldCtrs_1                         (tables_0_io_update_oldCtrs_1_r),
    .io_update_uMask_0                           (tables_0_io_update_uMask_0_r),
    .io_update_uMask_1                           (tables_0_io_update_uMask_1_r),
    .io_update_us_0                              (tables_0_io_update_us_0_r),
    .io_update_us_1                              (tables_0_io_update_us_1_r),
    .io_update_reset_u_0                         (tables_0_io_update_reset_u_0_REG),
    .io_update_reset_u_1                         (tables_0_io_update_reset_u_1_REG),
    .boreChildrenBd_bore_addr                    (childBd_addr),
    .boreChildrenBd_bore_addr_rd                 (childBd_addr_rd),
    .boreChildrenBd_bore_wdata                   (childBd_wdata),
    .boreChildrenBd_bore_wmask                   (childBd_wmask),
    .boreChildrenBd_bore_re                      (childBd_re),
    .boreChildrenBd_bore_we                      (childBd_we),
    .boreChildrenBd_bore_rdata                   (childBd_rdata),
    .boreChildrenBd_bore_ack                     (childBd_ack),
    .boreChildrenBd_bore_selectedOH              (childBd_selectedOH),
    .boreChildrenBd_bore_array                   (childBd_array),
    .boreChildrenBd_bore_1_addr                  (childBd_1_addr),
    .boreChildrenBd_bore_1_addr_rd               (childBd_1_addr_rd),
    .boreChildrenBd_bore_1_wdata                 (childBd_1_wdata),
    .boreChildrenBd_bore_1_wmask                 (childBd_1_wmask),
    .boreChildrenBd_bore_1_re                    (childBd_1_re),
    .boreChildrenBd_bore_1_we                    (childBd_1_we),
    .boreChildrenBd_bore_1_rdata                 (childBd_1_rdata),
    .boreChildrenBd_bore_1_ack                   (childBd_1_ack),
    .boreChildrenBd_bore_1_selectedOH            (childBd_1_selectedOH),
    .boreChildrenBd_bore_1_array                 (childBd_1_array),
    .boreChildrenBd_bore_2_addr                  (childBd_2_addr),
    .boreChildrenBd_bore_2_addr_rd               (childBd_2_addr_rd),
    .boreChildrenBd_bore_2_wdata                 (childBd_2_wdata),
    .boreChildrenBd_bore_2_wmask                 (childBd_2_wmask),
    .boreChildrenBd_bore_2_re                    (childBd_2_re),
    .boreChildrenBd_bore_2_we                    (childBd_2_we),
    .boreChildrenBd_bore_2_rdata                 (childBd_2_rdata),
    .boreChildrenBd_bore_2_ack                   (childBd_2_ack),
    .boreChildrenBd_bore_2_selectedOH            (childBd_2_selectedOH),
    .boreChildrenBd_bore_2_array                 (childBd_2_array),
    .boreChildrenBd_bore_3_addr                  (childBd_3_addr),
    .boreChildrenBd_bore_3_addr_rd               (childBd_3_addr_rd),
    .boreChildrenBd_bore_3_wdata                 (childBd_3_wdata),
    .boreChildrenBd_bore_3_wmask                 (childBd_3_wmask),
    .boreChildrenBd_bore_3_re                    (childBd_3_re),
    .boreChildrenBd_bore_3_we                    (childBd_3_we),
    .boreChildrenBd_bore_3_rdata                 (childBd_3_rdata),
    .boreChildrenBd_bore_3_ack                   (childBd_3_ack),
    .boreChildrenBd_bore_3_selectedOH            (childBd_3_selectedOH),
    .boreChildrenBd_bore_3_array                 (childBd_3_array),
    .boreChildrenBd_bore_4_addr                  (childBd_4_addr),
    .boreChildrenBd_bore_4_addr_rd               (childBd_4_addr_rd),
    .boreChildrenBd_bore_4_wdata                 (childBd_4_wdata),
    .boreChildrenBd_bore_4_wmask                 (childBd_4_wmask),
    .boreChildrenBd_bore_4_re                    (childBd_4_re),
    .boreChildrenBd_bore_4_we                    (childBd_4_we),
    .boreChildrenBd_bore_4_rdata                 (childBd_4_rdata),
    .boreChildrenBd_bore_4_ack                   (childBd_4_ack),
    .boreChildrenBd_bore_4_selectedOH            (childBd_4_selectedOH),
    .boreChildrenBd_bore_4_array                 (childBd_4_array),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_1_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_1_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_1_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_1_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_1_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_1_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_1_cgen),
    .sigFromSrams_bore_2_ram_hold                (sigFromSrams_bore_2_ram_hold),
    .sigFromSrams_bore_2_ram_bypass              (sigFromSrams_bore_2_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken            (sigFromSrams_bore_2_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk             (sigFromSrams_bore_2_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp            (sigFromSrams_bore_2_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold            (sigFromSrams_bore_2_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                    (sigFromSrams_bore_2_cgen),
    .sigFromSrams_bore_3_ram_hold                (sigFromSrams_bore_3_ram_hold),
    .sigFromSrams_bore_3_ram_bypass              (sigFromSrams_bore_3_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken            (sigFromSrams_bore_3_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk             (sigFromSrams_bore_3_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp            (sigFromSrams_bore_3_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold            (sigFromSrams_bore_3_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                    (sigFromSrams_bore_3_cgen),
    .sigFromSrams_bore_4_ram_hold                (sigFromSrams_bore_4_ram_hold),
    .sigFromSrams_bore_4_ram_bypass              (sigFromSrams_bore_4_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken            (sigFromSrams_bore_4_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk             (sigFromSrams_bore_4_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp            (sigFromSrams_bore_4_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold            (sigFromSrams_bore_4_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                    (sigFromSrams_bore_4_cgen)
  );
  wire [8:0]   childBd_5_addr;
  wire [8:0]   childBd_5_addr_rd;
  wire [15:0]  childBd_5_wdata;
  wire [15:0]  childBd_5_wmask;
  wire         childBd_5_re;
  wire         childBd_5_we;
  wire         childBd_5_ack;
  wire         childBd_5_selectedOH;
  wire [5:0]   childBd_5_array;
  wire [9:0]   childBd_6_addr;
  wire [9:0]   childBd_6_addr_rd;
  wire [23:0]  childBd_6_wdata;
  wire [1:0]   childBd_6_wmask;
  wire         childBd_6_re;
  wire         childBd_6_we;
  wire         childBd_6_ack;
  wire         childBd_6_selectedOH;
  wire [5:0]   childBd_6_array;
  wire [9:0]   childBd_7_addr;
  wire [9:0]   childBd_7_addr_rd;
  wire [23:0]  childBd_7_wdata;
  wire [1:0]   childBd_7_wmask;
  wire         childBd_7_re;
  wire         childBd_7_we;
  wire         childBd_7_ack;
  wire         childBd_7_selectedOH;
  wire [5:0]   childBd_7_array;
  wire [9:0]   childBd_8_addr;
  wire [9:0]   childBd_8_addr_rd;
  wire [23:0]  childBd_8_wdata;
  wire [1:0]   childBd_8_wmask;
  wire         childBd_8_re;
  wire         childBd_8_we;
  wire         childBd_8_ack;
  wire         childBd_8_selectedOH;
  wire [5:0]   childBd_8_array;
  wire [9:0]   childBd_9_addr;
  wire [9:0]   childBd_9_addr_rd;
  wire [23:0]  childBd_9_wdata;
  wire [1:0]   childBd_9_wmask;
  wire         childBd_9_re;
  wire         childBd_9_we;
  wire         childBd_9_ack;
  wire         childBd_9_selectedOH;
  wire [5:0]   childBd_9_array;
  TageTable_1 tables_1 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_ready                                (_tables_1_io_req_ready),
    .io_req_valid                                (io_s0_fire_1),
    .io_req_bits_pc                              (io_in_bits_s0_pc_1),
    .io_req_bits_folded_hist_hist_15_folded_hist
      (io_in_bits_folded_hist_1_hist_15_folded_hist),
    .io_req_bits_folded_hist_hist_4_folded_hist
      (io_in_bits_folded_hist_1_hist_4_folded_hist),
    .io_req_bits_folded_hist_hist_1_folded_hist
      (io_in_bits_folded_hist_1_hist_1_folded_hist),
    .io_resps_0_valid                            (_tables_1_io_resps_0_valid),
    .io_resps_0_bits_ctr                         (_tables_1_io_resps_0_bits_ctr),
    .io_resps_0_bits_u                           (_tables_1_io_resps_0_bits_u),
    .io_resps_0_bits_unconf                      (_tables_1_io_resps_0_bits_unconf),
    .io_resps_1_valid                            (_tables_1_io_resps_1_valid),
    .io_resps_1_bits_ctr                         (_tables_1_io_resps_1_bits_ctr),
    .io_resps_1_bits_u                           (_tables_1_io_resps_1_bits_u),
    .io_resps_1_bits_unconf                      (_tables_1_io_resps_1_bits_unconf),
    .io_update_pc                                (tables_1_io_update_pc_r_1),
    .io_update_ghist                             (tables_1_io_update_ghist_r_1),
    .io_update_mask_0                            (tables_1_io_update_mask_0_REG),
    .io_update_mask_1                            (tables_1_io_update_mask_1_REG),
    .io_update_takens_0                          (tables_1_io_update_takens_0_r),
    .io_update_takens_1                          (tables_1_io_update_takens_1_r),
    .io_update_alloc_0                           (tables_1_io_update_alloc_0_r),
    .io_update_alloc_1                           (tables_1_io_update_alloc_1_r),
    .io_update_oldCtrs_0                         (tables_1_io_update_oldCtrs_0_r),
    .io_update_oldCtrs_1                         (tables_1_io_update_oldCtrs_1_r),
    .io_update_uMask_0                           (tables_1_io_update_uMask_0_r),
    .io_update_uMask_1                           (tables_1_io_update_uMask_1_r),
    .io_update_us_0                              (tables_1_io_update_us_0_r),
    .io_update_us_1                              (tables_1_io_update_us_1_r),
    .io_update_reset_u_0                         (tables_1_io_update_reset_u_0_REG),
    .io_update_reset_u_1                         (tables_1_io_update_reset_u_1_REG),
    .boreChildrenBd_bore_addr                    (childBd_5_addr),
    .boreChildrenBd_bore_addr_rd                 (childBd_5_addr_rd),
    .boreChildrenBd_bore_wdata                   (childBd_5_wdata),
    .boreChildrenBd_bore_wmask                   (childBd_5_wmask),
    .boreChildrenBd_bore_re                      (childBd_5_re),
    .boreChildrenBd_bore_we                      (childBd_5_we),
    .boreChildrenBd_bore_rdata                   (childBd_5_rdata),
    .boreChildrenBd_bore_ack                     (childBd_5_ack),
    .boreChildrenBd_bore_selectedOH              (childBd_5_selectedOH),
    .boreChildrenBd_bore_array                   (childBd_5_array),
    .boreChildrenBd_bore_1_addr                  (childBd_6_addr),
    .boreChildrenBd_bore_1_addr_rd               (childBd_6_addr_rd),
    .boreChildrenBd_bore_1_wdata                 (childBd_6_wdata),
    .boreChildrenBd_bore_1_wmask                 (childBd_6_wmask),
    .boreChildrenBd_bore_1_re                    (childBd_6_re),
    .boreChildrenBd_bore_1_we                    (childBd_6_we),
    .boreChildrenBd_bore_1_rdata                 (childBd_6_rdata),
    .boreChildrenBd_bore_1_ack                   (childBd_6_ack),
    .boreChildrenBd_bore_1_selectedOH            (childBd_6_selectedOH),
    .boreChildrenBd_bore_1_array                 (childBd_6_array),
    .boreChildrenBd_bore_2_addr                  (childBd_7_addr),
    .boreChildrenBd_bore_2_addr_rd               (childBd_7_addr_rd),
    .boreChildrenBd_bore_2_wdata                 (childBd_7_wdata),
    .boreChildrenBd_bore_2_wmask                 (childBd_7_wmask),
    .boreChildrenBd_bore_2_re                    (childBd_7_re),
    .boreChildrenBd_bore_2_we                    (childBd_7_we),
    .boreChildrenBd_bore_2_rdata                 (childBd_7_rdata),
    .boreChildrenBd_bore_2_ack                   (childBd_7_ack),
    .boreChildrenBd_bore_2_selectedOH            (childBd_7_selectedOH),
    .boreChildrenBd_bore_2_array                 (childBd_7_array),
    .boreChildrenBd_bore_3_addr                  (childBd_8_addr),
    .boreChildrenBd_bore_3_addr_rd               (childBd_8_addr_rd),
    .boreChildrenBd_bore_3_wdata                 (childBd_8_wdata),
    .boreChildrenBd_bore_3_wmask                 (childBd_8_wmask),
    .boreChildrenBd_bore_3_re                    (childBd_8_re),
    .boreChildrenBd_bore_3_we                    (childBd_8_we),
    .boreChildrenBd_bore_3_rdata                 (childBd_8_rdata),
    .boreChildrenBd_bore_3_ack                   (childBd_8_ack),
    .boreChildrenBd_bore_3_selectedOH            (childBd_8_selectedOH),
    .boreChildrenBd_bore_3_array                 (childBd_8_array),
    .boreChildrenBd_bore_4_addr                  (childBd_9_addr),
    .boreChildrenBd_bore_4_addr_rd               (childBd_9_addr_rd),
    .boreChildrenBd_bore_4_wdata                 (childBd_9_wdata),
    .boreChildrenBd_bore_4_wmask                 (childBd_9_wmask),
    .boreChildrenBd_bore_4_re                    (childBd_9_re),
    .boreChildrenBd_bore_4_we                    (childBd_9_we),
    .boreChildrenBd_bore_4_rdata                 (childBd_9_rdata),
    .boreChildrenBd_bore_4_ack                   (childBd_9_ack),
    .boreChildrenBd_bore_4_selectedOH            (childBd_9_selectedOH),
    .boreChildrenBd_bore_4_array                 (childBd_9_array),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_5_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_5_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_5_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_5_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_5_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_5_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_5_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_6_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_6_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_6_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_6_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_6_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_6_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_6_cgen),
    .sigFromSrams_bore_2_ram_hold                (sigFromSrams_bore_7_ram_hold),
    .sigFromSrams_bore_2_ram_bypass              (sigFromSrams_bore_7_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken            (sigFromSrams_bore_7_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk             (sigFromSrams_bore_7_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp            (sigFromSrams_bore_7_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold            (sigFromSrams_bore_7_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                    (sigFromSrams_bore_7_cgen),
    .sigFromSrams_bore_3_ram_hold                (sigFromSrams_bore_8_ram_hold),
    .sigFromSrams_bore_3_ram_bypass              (sigFromSrams_bore_8_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken            (sigFromSrams_bore_8_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk             (sigFromSrams_bore_8_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp            (sigFromSrams_bore_8_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold            (sigFromSrams_bore_8_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                    (sigFromSrams_bore_8_cgen),
    .sigFromSrams_bore_4_ram_hold                (sigFromSrams_bore_9_ram_hold),
    .sigFromSrams_bore_4_ram_bypass              (sigFromSrams_bore_9_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken            (sigFromSrams_bore_9_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk             (sigFromSrams_bore_9_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp            (sigFromSrams_bore_9_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold            (sigFromSrams_bore_9_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                    (sigFromSrams_bore_9_cgen)
  );
  wire [8:0]   childBd_10_addr;
  wire [8:0]   childBd_10_addr_rd;
  wire [15:0]  childBd_10_wdata;
  wire [15:0]  childBd_10_wmask;
  wire         childBd_10_re;
  wire         childBd_10_we;
  wire         childBd_10_ack;
  wire         childBd_10_selectedOH;
  wire [5:0]   childBd_10_array;
  wire [9:0]   childBd_11_addr;
  wire [9:0]   childBd_11_addr_rd;
  wire [23:0]  childBd_11_wdata;
  wire [1:0]   childBd_11_wmask;
  wire         childBd_11_re;
  wire         childBd_11_we;
  wire         childBd_11_ack;
  wire         childBd_11_selectedOH;
  wire [5:0]   childBd_11_array;
  wire [9:0]   childBd_12_addr;
  wire [9:0]   childBd_12_addr_rd;
  wire [23:0]  childBd_12_wdata;
  wire [1:0]   childBd_12_wmask;
  wire         childBd_12_re;
  wire         childBd_12_we;
  wire         childBd_12_ack;
  wire         childBd_12_selectedOH;
  wire [5:0]   childBd_12_array;
  wire [9:0]   childBd_13_addr;
  wire [9:0]   childBd_13_addr_rd;
  wire [23:0]  childBd_13_wdata;
  wire [1:0]   childBd_13_wmask;
  wire         childBd_13_re;
  wire         childBd_13_we;
  wire         childBd_13_ack;
  wire         childBd_13_selectedOH;
  wire [5:0]   childBd_13_array;
  wire [9:0]   childBd_14_addr;
  wire [9:0]   childBd_14_addr_rd;
  wire [23:0]  childBd_14_wdata;
  wire [1:0]   childBd_14_wmask;
  wire         childBd_14_re;
  wire         childBd_14_we;
  wire         childBd_14_ack;
  wire         childBd_14_selectedOH;
  wire [5:0]   childBd_14_array;
  TageTable_2 tables_2 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_ready                                (_tables_2_io_req_ready),
    .io_req_valid                                (io_s0_fire_1),
    .io_req_bits_pc                              (io_in_bits_s0_pc_1),
    .io_req_bits_folded_hist_hist_17_folded_hist
      (io_in_bits_folded_hist_1_hist_17_folded_hist),
    .io_req_bits_folded_hist_hist_9_folded_hist
      (io_in_bits_folded_hist_1_hist_9_folded_hist),
    .io_req_bits_folded_hist_hist_3_folded_hist
      (io_in_bits_folded_hist_1_hist_3_folded_hist),
    .io_resps_0_valid                            (_tables_2_io_resps_0_valid),
    .io_resps_0_bits_ctr                         (_tables_2_io_resps_0_bits_ctr),
    .io_resps_0_bits_u                           (_tables_2_io_resps_0_bits_u),
    .io_resps_0_bits_unconf                      (_tables_2_io_resps_0_bits_unconf),
    .io_resps_1_valid                            (_tables_2_io_resps_1_valid),
    .io_resps_1_bits_ctr                         (_tables_2_io_resps_1_bits_ctr),
    .io_resps_1_bits_u                           (_tables_2_io_resps_1_bits_u),
    .io_resps_1_bits_unconf                      (_tables_2_io_resps_1_bits_unconf),
    .io_update_pc                                (tables_2_io_update_pc_r_1),
    .io_update_ghist                             (tables_2_io_update_ghist_r_1),
    .io_update_mask_0                            (tables_2_io_update_mask_0_REG),
    .io_update_mask_1                            (tables_2_io_update_mask_1_REG),
    .io_update_takens_0                          (tables_2_io_update_takens_0_r),
    .io_update_takens_1                          (tables_2_io_update_takens_1_r),
    .io_update_alloc_0                           (tables_2_io_update_alloc_0_r),
    .io_update_alloc_1                           (tables_2_io_update_alloc_1_r),
    .io_update_oldCtrs_0                         (tables_2_io_update_oldCtrs_0_r),
    .io_update_oldCtrs_1                         (tables_2_io_update_oldCtrs_1_r),
    .io_update_uMask_0                           (tables_2_io_update_uMask_0_r),
    .io_update_uMask_1                           (tables_2_io_update_uMask_1_r),
    .io_update_us_0                              (tables_2_io_update_us_0_r),
    .io_update_us_1                              (tables_2_io_update_us_1_r),
    .io_update_reset_u_0                         (tables_2_io_update_reset_u_0_REG),
    .io_update_reset_u_1                         (tables_2_io_update_reset_u_1_REG),
    .boreChildrenBd_bore_addr                    (childBd_10_addr),
    .boreChildrenBd_bore_addr_rd                 (childBd_10_addr_rd),
    .boreChildrenBd_bore_wdata                   (childBd_10_wdata),
    .boreChildrenBd_bore_wmask                   (childBd_10_wmask),
    .boreChildrenBd_bore_re                      (childBd_10_re),
    .boreChildrenBd_bore_we                      (childBd_10_we),
    .boreChildrenBd_bore_rdata                   (childBd_10_rdata),
    .boreChildrenBd_bore_ack                     (childBd_10_ack),
    .boreChildrenBd_bore_selectedOH              (childBd_10_selectedOH),
    .boreChildrenBd_bore_array                   (childBd_10_array),
    .boreChildrenBd_bore_1_addr                  (childBd_11_addr),
    .boreChildrenBd_bore_1_addr_rd               (childBd_11_addr_rd),
    .boreChildrenBd_bore_1_wdata                 (childBd_11_wdata),
    .boreChildrenBd_bore_1_wmask                 (childBd_11_wmask),
    .boreChildrenBd_bore_1_re                    (childBd_11_re),
    .boreChildrenBd_bore_1_we                    (childBd_11_we),
    .boreChildrenBd_bore_1_rdata                 (childBd_11_rdata),
    .boreChildrenBd_bore_1_ack                   (childBd_11_ack),
    .boreChildrenBd_bore_1_selectedOH            (childBd_11_selectedOH),
    .boreChildrenBd_bore_1_array                 (childBd_11_array),
    .boreChildrenBd_bore_2_addr                  (childBd_12_addr),
    .boreChildrenBd_bore_2_addr_rd               (childBd_12_addr_rd),
    .boreChildrenBd_bore_2_wdata                 (childBd_12_wdata),
    .boreChildrenBd_bore_2_wmask                 (childBd_12_wmask),
    .boreChildrenBd_bore_2_re                    (childBd_12_re),
    .boreChildrenBd_bore_2_we                    (childBd_12_we),
    .boreChildrenBd_bore_2_rdata                 (childBd_12_rdata),
    .boreChildrenBd_bore_2_ack                   (childBd_12_ack),
    .boreChildrenBd_bore_2_selectedOH            (childBd_12_selectedOH),
    .boreChildrenBd_bore_2_array                 (childBd_12_array),
    .boreChildrenBd_bore_3_addr                  (childBd_13_addr),
    .boreChildrenBd_bore_3_addr_rd               (childBd_13_addr_rd),
    .boreChildrenBd_bore_3_wdata                 (childBd_13_wdata),
    .boreChildrenBd_bore_3_wmask                 (childBd_13_wmask),
    .boreChildrenBd_bore_3_re                    (childBd_13_re),
    .boreChildrenBd_bore_3_we                    (childBd_13_we),
    .boreChildrenBd_bore_3_rdata                 (childBd_13_rdata),
    .boreChildrenBd_bore_3_ack                   (childBd_13_ack),
    .boreChildrenBd_bore_3_selectedOH            (childBd_13_selectedOH),
    .boreChildrenBd_bore_3_array                 (childBd_13_array),
    .boreChildrenBd_bore_4_addr                  (childBd_14_addr),
    .boreChildrenBd_bore_4_addr_rd               (childBd_14_addr_rd),
    .boreChildrenBd_bore_4_wdata                 (childBd_14_wdata),
    .boreChildrenBd_bore_4_wmask                 (childBd_14_wmask),
    .boreChildrenBd_bore_4_re                    (childBd_14_re),
    .boreChildrenBd_bore_4_we                    (childBd_14_we),
    .boreChildrenBd_bore_4_rdata                 (childBd_14_rdata),
    .boreChildrenBd_bore_4_ack                   (childBd_14_ack),
    .boreChildrenBd_bore_4_selectedOH            (childBd_14_selectedOH),
    .boreChildrenBd_bore_4_array                 (childBd_14_array),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_10_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_10_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_10_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_10_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_10_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_10_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_10_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_11_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_11_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_11_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_11_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_11_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_11_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_11_cgen),
    .sigFromSrams_bore_2_ram_hold                (sigFromSrams_bore_12_ram_hold),
    .sigFromSrams_bore_2_ram_bypass              (sigFromSrams_bore_12_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken            (sigFromSrams_bore_12_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk             (sigFromSrams_bore_12_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp            (sigFromSrams_bore_12_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold            (sigFromSrams_bore_12_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                    (sigFromSrams_bore_12_cgen),
    .sigFromSrams_bore_3_ram_hold                (sigFromSrams_bore_13_ram_hold),
    .sigFromSrams_bore_3_ram_bypass              (sigFromSrams_bore_13_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken            (sigFromSrams_bore_13_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk             (sigFromSrams_bore_13_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp            (sigFromSrams_bore_13_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold            (sigFromSrams_bore_13_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                    (sigFromSrams_bore_13_cgen),
    .sigFromSrams_bore_4_ram_hold                (sigFromSrams_bore_14_ram_hold),
    .sigFromSrams_bore_4_ram_bypass              (sigFromSrams_bore_14_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken            (sigFromSrams_bore_14_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk             (sigFromSrams_bore_14_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp            (sigFromSrams_bore_14_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold            (sigFromSrams_bore_14_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                    (sigFromSrams_bore_14_cgen)
  );
  wire [8:0]   childBd_15_addr;
  wire [8:0]   childBd_15_addr_rd;
  wire [15:0]  childBd_15_wdata;
  wire [15:0]  childBd_15_wmask;
  wire         childBd_15_re;
  wire         childBd_15_we;
  wire         childBd_15_ack;
  wire         childBd_15_selectedOH;
  wire [5:0]   childBd_15_array;
  wire [9:0]   childBd_16_addr;
  wire [9:0]   childBd_16_addr_rd;
  wire [23:0]  childBd_16_wdata;
  wire [1:0]   childBd_16_wmask;
  wire         childBd_16_re;
  wire         childBd_16_we;
  wire         childBd_16_ack;
  wire         childBd_16_selectedOH;
  wire [5:0]   childBd_16_array;
  wire [9:0]   childBd_17_addr;
  wire [9:0]   childBd_17_addr_rd;
  wire [23:0]  childBd_17_wdata;
  wire [1:0]   childBd_17_wmask;
  wire         childBd_17_re;
  wire         childBd_17_we;
  wire         childBd_17_ack;
  wire         childBd_17_selectedOH;
  wire [5:0]   childBd_17_array;
  wire [9:0]   childBd_18_addr;
  wire [9:0]   childBd_18_addr_rd;
  wire [23:0]  childBd_18_wdata;
  wire [1:0]   childBd_18_wmask;
  wire         childBd_18_re;
  wire         childBd_18_we;
  wire         childBd_18_ack;
  wire         childBd_18_selectedOH;
  wire [5:0]   childBd_18_array;
  wire [9:0]   childBd_19_addr;
  wire [9:0]   childBd_19_addr_rd;
  wire [23:0]  childBd_19_wdata;
  wire [1:0]   childBd_19_wmask;
  wire         childBd_19_re;
  wire         childBd_19_we;
  wire         childBd_19_ack;
  wire         childBd_19_selectedOH;
  wire [5:0]   childBd_19_array;
  TageTable_3 tables_3 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_ready                                (_tables_3_io_req_ready),
    .io_req_valid                                (io_s0_fire_1),
    .io_req_bits_pc                              (io_in_bits_s0_pc_1),
    .io_req_bits_folded_hist_hist_16_folded_hist
      (io_in_bits_folded_hist_1_hist_16_folded_hist),
    .io_req_bits_folded_hist_hist_8_folded_hist
      (io_in_bits_folded_hist_1_hist_8_folded_hist),
    .io_req_bits_folded_hist_hist_5_folded_hist
      (io_in_bits_folded_hist_1_hist_5_folded_hist),
    .io_resps_0_valid                            (_tables_3_io_resps_0_valid),
    .io_resps_0_bits_ctr                         (_tables_3_io_resps_0_bits_ctr),
    .io_resps_0_bits_u                           (_tables_3_io_resps_0_bits_u),
    .io_resps_0_bits_unconf                      (_tables_3_io_resps_0_bits_unconf),
    .io_resps_1_valid                            (_tables_3_io_resps_1_valid),
    .io_resps_1_bits_ctr                         (_tables_3_io_resps_1_bits_ctr),
    .io_resps_1_bits_u                           (_tables_3_io_resps_1_bits_u),
    .io_resps_1_bits_unconf                      (_tables_3_io_resps_1_bits_unconf),
    .io_update_pc                                (tables_3_io_update_pc_r_1),
    .io_update_ghist                             (tables_3_io_update_ghist_r_1),
    .io_update_mask_0                            (tables_3_io_update_mask_0_REG),
    .io_update_mask_1                            (tables_3_io_update_mask_1_REG),
    .io_update_takens_0                          (tables_3_io_update_takens_0_r),
    .io_update_takens_1                          (tables_3_io_update_takens_1_r),
    .io_update_alloc_0                           (tables_3_io_update_alloc_0_r),
    .io_update_alloc_1                           (tables_3_io_update_alloc_1_r),
    .io_update_oldCtrs_0                         (tables_3_io_update_oldCtrs_0_r),
    .io_update_oldCtrs_1                         (tables_3_io_update_oldCtrs_1_r),
    .io_update_uMask_0                           (tables_3_io_update_uMask_0_r),
    .io_update_uMask_1                           (tables_3_io_update_uMask_1_r),
    .io_update_us_0                              (tables_3_io_update_us_0_r),
    .io_update_us_1                              (tables_3_io_update_us_1_r),
    .io_update_reset_u_0                         (tables_3_io_update_reset_u_0_REG),
    .io_update_reset_u_1                         (tables_3_io_update_reset_u_1_REG),
    .boreChildrenBd_bore_addr                    (childBd_15_addr),
    .boreChildrenBd_bore_addr_rd                 (childBd_15_addr_rd),
    .boreChildrenBd_bore_wdata                   (childBd_15_wdata),
    .boreChildrenBd_bore_wmask                   (childBd_15_wmask),
    .boreChildrenBd_bore_re                      (childBd_15_re),
    .boreChildrenBd_bore_we                      (childBd_15_we),
    .boreChildrenBd_bore_rdata                   (childBd_15_rdata),
    .boreChildrenBd_bore_ack                     (childBd_15_ack),
    .boreChildrenBd_bore_selectedOH              (childBd_15_selectedOH),
    .boreChildrenBd_bore_array                   (childBd_15_array),
    .boreChildrenBd_bore_1_addr                  (childBd_16_addr),
    .boreChildrenBd_bore_1_addr_rd               (childBd_16_addr_rd),
    .boreChildrenBd_bore_1_wdata                 (childBd_16_wdata),
    .boreChildrenBd_bore_1_wmask                 (childBd_16_wmask),
    .boreChildrenBd_bore_1_re                    (childBd_16_re),
    .boreChildrenBd_bore_1_we                    (childBd_16_we),
    .boreChildrenBd_bore_1_rdata                 (childBd_16_rdata),
    .boreChildrenBd_bore_1_ack                   (childBd_16_ack),
    .boreChildrenBd_bore_1_selectedOH            (childBd_16_selectedOH),
    .boreChildrenBd_bore_1_array                 (childBd_16_array),
    .boreChildrenBd_bore_2_addr                  (childBd_17_addr),
    .boreChildrenBd_bore_2_addr_rd               (childBd_17_addr_rd),
    .boreChildrenBd_bore_2_wdata                 (childBd_17_wdata),
    .boreChildrenBd_bore_2_wmask                 (childBd_17_wmask),
    .boreChildrenBd_bore_2_re                    (childBd_17_re),
    .boreChildrenBd_bore_2_we                    (childBd_17_we),
    .boreChildrenBd_bore_2_rdata                 (childBd_17_rdata),
    .boreChildrenBd_bore_2_ack                   (childBd_17_ack),
    .boreChildrenBd_bore_2_selectedOH            (childBd_17_selectedOH),
    .boreChildrenBd_bore_2_array                 (childBd_17_array),
    .boreChildrenBd_bore_3_addr                  (childBd_18_addr),
    .boreChildrenBd_bore_3_addr_rd               (childBd_18_addr_rd),
    .boreChildrenBd_bore_3_wdata                 (childBd_18_wdata),
    .boreChildrenBd_bore_3_wmask                 (childBd_18_wmask),
    .boreChildrenBd_bore_3_re                    (childBd_18_re),
    .boreChildrenBd_bore_3_we                    (childBd_18_we),
    .boreChildrenBd_bore_3_rdata                 (childBd_18_rdata),
    .boreChildrenBd_bore_3_ack                   (childBd_18_ack),
    .boreChildrenBd_bore_3_selectedOH            (childBd_18_selectedOH),
    .boreChildrenBd_bore_3_array                 (childBd_18_array),
    .boreChildrenBd_bore_4_addr                  (childBd_19_addr),
    .boreChildrenBd_bore_4_addr_rd               (childBd_19_addr_rd),
    .boreChildrenBd_bore_4_wdata                 (childBd_19_wdata),
    .boreChildrenBd_bore_4_wmask                 (childBd_19_wmask),
    .boreChildrenBd_bore_4_re                    (childBd_19_re),
    .boreChildrenBd_bore_4_we                    (childBd_19_we),
    .boreChildrenBd_bore_4_rdata                 (childBd_19_rdata),
    .boreChildrenBd_bore_4_ack                   (childBd_19_ack),
    .boreChildrenBd_bore_4_selectedOH            (childBd_19_selectedOH),
    .boreChildrenBd_bore_4_array                 (childBd_19_array),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_15_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_15_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_15_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_15_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_15_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_15_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_15_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_16_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_16_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_16_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_16_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_16_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_16_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_16_cgen),
    .sigFromSrams_bore_2_ram_hold                (sigFromSrams_bore_17_ram_hold),
    .sigFromSrams_bore_2_ram_bypass              (sigFromSrams_bore_17_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken            (sigFromSrams_bore_17_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk             (sigFromSrams_bore_17_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp            (sigFromSrams_bore_17_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold            (sigFromSrams_bore_17_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen                    (sigFromSrams_bore_17_cgen),
    .sigFromSrams_bore_3_ram_hold                (sigFromSrams_bore_18_ram_hold),
    .sigFromSrams_bore_3_ram_bypass              (sigFromSrams_bore_18_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken            (sigFromSrams_bore_18_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk             (sigFromSrams_bore_18_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp            (sigFromSrams_bore_18_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold            (sigFromSrams_bore_18_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen                    (sigFromSrams_bore_18_cgen),
    .sigFromSrams_bore_4_ram_hold                (sigFromSrams_bore_19_ram_hold),
    .sigFromSrams_bore_4_ram_bypass              (sigFromSrams_bore_19_ram_bypass),
    .sigFromSrams_bore_4_ram_bp_clken            (sigFromSrams_bore_19_ram_bp_clken),
    .sigFromSrams_bore_4_ram_aux_clk             (sigFromSrams_bore_19_ram_aux_clk),
    .sigFromSrams_bore_4_ram_aux_ckbp            (sigFromSrams_bore_19_ram_aux_ckbp),
    .sigFromSrams_bore_4_ram_mcp_hold            (sigFromSrams_bore_19_ram_mcp_hold),
    .sigFromSrams_bore_4_cgen                    (sigFromSrams_bore_19_cgen)
  );
  wire [8:0]   childBd_20_addr;
  wire [8:0]   childBd_20_addr_rd;
  wire [7:0]   childBd_20_wdata;
  wire [3:0]   childBd_20_wmask;
  wire         childBd_20_re;
  wire         childBd_20_we;
  wire         childBd_20_ack;
  wire         childBd_20_selectedOH;
  wire [6:0]   childBd_20_array;
  wire [8:0]   childBd_21_addr;
  wire [8:0]   childBd_21_addr_rd;
  wire [7:0]   childBd_21_wdata;
  wire [3:0]   childBd_21_wmask;
  wire         childBd_21_re;
  wire         childBd_21_we;
  wire         childBd_21_ack;
  wire         childBd_21_selectedOH;
  wire [6:0]   childBd_21_array;
  wire [8:0]   childBd_22_addr;
  wire [8:0]   childBd_22_addr_rd;
  wire [7:0]   childBd_22_wdata;
  wire [3:0]   childBd_22_wmask;
  wire         childBd_22_re;
  wire         childBd_22_we;
  wire         childBd_22_ack;
  wire         childBd_22_selectedOH;
  wire [6:0]   childBd_22_array;
  wire [8:0]   childBd_23_addr;
  wire [8:0]   childBd_23_addr_rd;
  wire [7:0]   childBd_23_wdata;
  wire [3:0]   childBd_23_wmask;
  wire         childBd_23_re;
  wire         childBd_23_we;
  wire         childBd_23_ack;
  wire         childBd_23_selectedOH;
  wire [6:0]   childBd_23_array;
  TageBTable bt (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_ready                     (_bt_io_req_ready),
    .io_req_valid                     (io_s0_fire_1),
    .io_req_bits                      (io_in_bits_s0_pc_1),
    .io_s1_cnt_0                      (_bt_io_s1_cnt_0),
    .io_s1_cnt_1                      (_bt_io_s1_cnt_1),
    .io_s1_resp_valid                 (_bt_io_s1_resp_valid),
    .io_update_mask_0                 (REG_0),
    .io_update_mask_1                 (REG_1),
    .io_update_pc                     (bt_io_update_pc_r),
    .io_update_cnt_0                  (r_2_0),
    .io_update_cnt_1                  (r_2_1),
    .io_update_takens_0               (r_3_0),
    .io_update_takens_1               (r_3_1),
    .boreChildrenBd_bore_addr         (childBd_20_addr),
    .boreChildrenBd_bore_addr_rd      (childBd_20_addr_rd),
    .boreChildrenBd_bore_wdata        (childBd_20_wdata),
    .boreChildrenBd_bore_wmask        (childBd_20_wmask),
    .boreChildrenBd_bore_re           (childBd_20_re),
    .boreChildrenBd_bore_we           (childBd_20_we),
    .boreChildrenBd_bore_rdata        (childBd_20_rdata),
    .boreChildrenBd_bore_ack          (childBd_20_ack),
    .boreChildrenBd_bore_selectedOH   (childBd_20_selectedOH),
    .boreChildrenBd_bore_array        (childBd_20_array),
    .boreChildrenBd_bore_1_addr       (childBd_21_addr),
    .boreChildrenBd_bore_1_addr_rd    (childBd_21_addr_rd),
    .boreChildrenBd_bore_1_wdata      (childBd_21_wdata),
    .boreChildrenBd_bore_1_wmask      (childBd_21_wmask),
    .boreChildrenBd_bore_1_re         (childBd_21_re),
    .boreChildrenBd_bore_1_we         (childBd_21_we),
    .boreChildrenBd_bore_1_rdata      (childBd_21_rdata),
    .boreChildrenBd_bore_1_ack        (childBd_21_ack),
    .boreChildrenBd_bore_1_selectedOH (childBd_21_selectedOH),
    .boreChildrenBd_bore_1_array      (childBd_21_array),
    .boreChildrenBd_bore_2_addr       (childBd_22_addr),
    .boreChildrenBd_bore_2_addr_rd    (childBd_22_addr_rd),
    .boreChildrenBd_bore_2_wdata      (childBd_22_wdata),
    .boreChildrenBd_bore_2_wmask      (childBd_22_wmask),
    .boreChildrenBd_bore_2_re         (childBd_22_re),
    .boreChildrenBd_bore_2_we         (childBd_22_we),
    .boreChildrenBd_bore_2_rdata      (childBd_22_rdata),
    .boreChildrenBd_bore_2_ack        (childBd_22_ack),
    .boreChildrenBd_bore_2_selectedOH (childBd_22_selectedOH),
    .boreChildrenBd_bore_2_array      (childBd_22_array),
    .boreChildrenBd_bore_3_addr       (childBd_23_addr),
    .boreChildrenBd_bore_3_addr_rd    (childBd_23_addr_rd),
    .boreChildrenBd_bore_3_wdata      (childBd_23_wdata),
    .boreChildrenBd_bore_3_wmask      (childBd_23_wmask),
    .boreChildrenBd_bore_3_re         (childBd_23_re),
    .boreChildrenBd_bore_3_we         (childBd_23_we),
    .boreChildrenBd_bore_3_rdata      (childBd_23_rdata),
    .boreChildrenBd_bore_3_ack        (childBd_23_ack),
    .boreChildrenBd_bore_3_selectedOH (childBd_23_selectedOH),
    .boreChildrenBd_bore_3_array      (childBd_23_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_20_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_20_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_20_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_20_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_20_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_20_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_20_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_21_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_21_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_21_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_21_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_21_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_21_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_21_cgen),
    .sigFromSrams_bore_2_ram_hold     (sigFromSrams_bore_22_ram_hold),
    .sigFromSrams_bore_2_ram_bypass   (sigFromSrams_bore_22_ram_bypass),
    .sigFromSrams_bore_2_ram_bp_clken (sigFromSrams_bore_22_ram_bp_clken),
    .sigFromSrams_bore_2_ram_aux_clk  (sigFromSrams_bore_22_ram_aux_clk),
    .sigFromSrams_bore_2_ram_aux_ckbp (sigFromSrams_bore_22_ram_aux_ckbp),
    .sigFromSrams_bore_2_ram_mcp_hold (sigFromSrams_bore_22_ram_mcp_hold),
    .sigFromSrams_bore_2_cgen         (sigFromSrams_bore_22_cgen),
    .sigFromSrams_bore_3_ram_hold     (sigFromSrams_bore_23_ram_hold),
    .sigFromSrams_bore_3_ram_bypass   (sigFromSrams_bore_23_ram_bypass),
    .sigFromSrams_bore_3_ram_bp_clken (sigFromSrams_bore_23_ram_bp_clken),
    .sigFromSrams_bore_3_ram_aux_clk  (sigFromSrams_bore_23_ram_aux_clk),
    .sigFromSrams_bore_3_ram_aux_ckbp (sigFromSrams_bore_23_ram_aux_ckbp),
    .sigFromSrams_bore_3_ram_mcp_hold (sigFromSrams_bore_23_ram_mcp_hold),
    .sigFromSrams_bore_3_cgen         (sigFromSrams_bore_23_cgen)
  );
  MbistPipeTage mbistPl (
    .clock                (clock),
    .reset                (reset),
    .mbist_array          (bd_array),
    .mbist_all            (bd_all),
    .mbist_req            (bd_req),
    .mbist_ack            (bd_ack),
    .mbist_writeen        (bd_writeen),
    .mbist_be             (bd_be),
    .mbist_addr           (bd_addr),
    .mbist_indata         (bd_indata),
    .mbist_readen         (bd_readen),
    .mbist_addr_rd        (bd_addr_rd),
    .mbist_outdata        (bd_outdata),
    .toSRAM_0_addr        (childBd_addr),
    .toSRAM_0_addr_rd     (childBd_addr_rd),
    .toSRAM_0_wdata       (childBd_wdata),
    .toSRAM_0_wmask       (childBd_wmask),
    .toSRAM_0_re          (childBd_re),
    .toSRAM_0_we          (childBd_we),
    .toSRAM_0_rdata       (childBd_rdata),
    .toSRAM_0_ack         (childBd_ack),
    .toSRAM_0_selectedOH  (childBd_selectedOH),
    .toSRAM_0_array       (childBd_array),
    .toSRAM_1_addr        (childBd_1_addr),
    .toSRAM_1_addr_rd     (childBd_1_addr_rd),
    .toSRAM_1_wdata       (childBd_1_wdata),
    .toSRAM_1_wmask       (childBd_1_wmask),
    .toSRAM_1_re          (childBd_1_re),
    .toSRAM_1_we          (childBd_1_we),
    .toSRAM_1_rdata       (childBd_1_rdata),
    .toSRAM_1_ack         (childBd_1_ack),
    .toSRAM_1_selectedOH  (childBd_1_selectedOH),
    .toSRAM_1_array       (childBd_1_array),
    .toSRAM_2_addr        (childBd_2_addr),
    .toSRAM_2_addr_rd     (childBd_2_addr_rd),
    .toSRAM_2_wdata       (childBd_2_wdata),
    .toSRAM_2_wmask       (childBd_2_wmask),
    .toSRAM_2_re          (childBd_2_re),
    .toSRAM_2_we          (childBd_2_we),
    .toSRAM_2_rdata       (childBd_2_rdata),
    .toSRAM_2_ack         (childBd_2_ack),
    .toSRAM_2_selectedOH  (childBd_2_selectedOH),
    .toSRAM_2_array       (childBd_2_array),
    .toSRAM_3_addr        (childBd_3_addr),
    .toSRAM_3_addr_rd     (childBd_3_addr_rd),
    .toSRAM_3_wdata       (childBd_3_wdata),
    .toSRAM_3_wmask       (childBd_3_wmask),
    .toSRAM_3_re          (childBd_3_re),
    .toSRAM_3_we          (childBd_3_we),
    .toSRAM_3_rdata       (childBd_3_rdata),
    .toSRAM_3_ack         (childBd_3_ack),
    .toSRAM_3_selectedOH  (childBd_3_selectedOH),
    .toSRAM_3_array       (childBd_3_array),
    .toSRAM_4_addr        (childBd_4_addr),
    .toSRAM_4_addr_rd     (childBd_4_addr_rd),
    .toSRAM_4_wdata       (childBd_4_wdata),
    .toSRAM_4_wmask       (childBd_4_wmask),
    .toSRAM_4_re          (childBd_4_re),
    .toSRAM_4_we          (childBd_4_we),
    .toSRAM_4_rdata       (childBd_4_rdata),
    .toSRAM_4_ack         (childBd_4_ack),
    .toSRAM_4_selectedOH  (childBd_4_selectedOH),
    .toSRAM_4_array       (childBd_4_array),
    .toSRAM_5_addr        (childBd_5_addr),
    .toSRAM_5_addr_rd     (childBd_5_addr_rd),
    .toSRAM_5_wdata       (childBd_5_wdata),
    .toSRAM_5_wmask       (childBd_5_wmask),
    .toSRAM_5_re          (childBd_5_re),
    .toSRAM_5_we          (childBd_5_we),
    .toSRAM_5_rdata       (childBd_5_rdata),
    .toSRAM_5_ack         (childBd_5_ack),
    .toSRAM_5_selectedOH  (childBd_5_selectedOH),
    .toSRAM_5_array       (childBd_5_array),
    .toSRAM_6_addr        (childBd_6_addr),
    .toSRAM_6_addr_rd     (childBd_6_addr_rd),
    .toSRAM_6_wdata       (childBd_6_wdata),
    .toSRAM_6_wmask       (childBd_6_wmask),
    .toSRAM_6_re          (childBd_6_re),
    .toSRAM_6_we          (childBd_6_we),
    .toSRAM_6_rdata       (childBd_6_rdata),
    .toSRAM_6_ack         (childBd_6_ack),
    .toSRAM_6_selectedOH  (childBd_6_selectedOH),
    .toSRAM_6_array       (childBd_6_array),
    .toSRAM_7_addr        (childBd_7_addr),
    .toSRAM_7_addr_rd     (childBd_7_addr_rd),
    .toSRAM_7_wdata       (childBd_7_wdata),
    .toSRAM_7_wmask       (childBd_7_wmask),
    .toSRAM_7_re          (childBd_7_re),
    .toSRAM_7_we          (childBd_7_we),
    .toSRAM_7_rdata       (childBd_7_rdata),
    .toSRAM_7_ack         (childBd_7_ack),
    .toSRAM_7_selectedOH  (childBd_7_selectedOH),
    .toSRAM_7_array       (childBd_7_array),
    .toSRAM_8_addr        (childBd_8_addr),
    .toSRAM_8_addr_rd     (childBd_8_addr_rd),
    .toSRAM_8_wdata       (childBd_8_wdata),
    .toSRAM_8_wmask       (childBd_8_wmask),
    .toSRAM_8_re          (childBd_8_re),
    .toSRAM_8_we          (childBd_8_we),
    .toSRAM_8_rdata       (childBd_8_rdata),
    .toSRAM_8_ack         (childBd_8_ack),
    .toSRAM_8_selectedOH  (childBd_8_selectedOH),
    .toSRAM_8_array       (childBd_8_array),
    .toSRAM_9_addr        (childBd_9_addr),
    .toSRAM_9_addr_rd     (childBd_9_addr_rd),
    .toSRAM_9_wdata       (childBd_9_wdata),
    .toSRAM_9_wmask       (childBd_9_wmask),
    .toSRAM_9_re          (childBd_9_re),
    .toSRAM_9_we          (childBd_9_we),
    .toSRAM_9_rdata       (childBd_9_rdata),
    .toSRAM_9_ack         (childBd_9_ack),
    .toSRAM_9_selectedOH  (childBd_9_selectedOH),
    .toSRAM_9_array       (childBd_9_array),
    .toSRAM_10_addr       (childBd_10_addr),
    .toSRAM_10_addr_rd    (childBd_10_addr_rd),
    .toSRAM_10_wdata      (childBd_10_wdata),
    .toSRAM_10_wmask      (childBd_10_wmask),
    .toSRAM_10_re         (childBd_10_re),
    .toSRAM_10_we         (childBd_10_we),
    .toSRAM_10_rdata      (childBd_10_rdata),
    .toSRAM_10_ack        (childBd_10_ack),
    .toSRAM_10_selectedOH (childBd_10_selectedOH),
    .toSRAM_10_array      (childBd_10_array),
    .toSRAM_11_addr       (childBd_11_addr),
    .toSRAM_11_addr_rd    (childBd_11_addr_rd),
    .toSRAM_11_wdata      (childBd_11_wdata),
    .toSRAM_11_wmask      (childBd_11_wmask),
    .toSRAM_11_re         (childBd_11_re),
    .toSRAM_11_we         (childBd_11_we),
    .toSRAM_11_rdata      (childBd_11_rdata),
    .toSRAM_11_ack        (childBd_11_ack),
    .toSRAM_11_selectedOH (childBd_11_selectedOH),
    .toSRAM_11_array      (childBd_11_array),
    .toSRAM_12_addr       (childBd_12_addr),
    .toSRAM_12_addr_rd    (childBd_12_addr_rd),
    .toSRAM_12_wdata      (childBd_12_wdata),
    .toSRAM_12_wmask      (childBd_12_wmask),
    .toSRAM_12_re         (childBd_12_re),
    .toSRAM_12_we         (childBd_12_we),
    .toSRAM_12_rdata      (childBd_12_rdata),
    .toSRAM_12_ack        (childBd_12_ack),
    .toSRAM_12_selectedOH (childBd_12_selectedOH),
    .toSRAM_12_array      (childBd_12_array),
    .toSRAM_13_addr       (childBd_13_addr),
    .toSRAM_13_addr_rd    (childBd_13_addr_rd),
    .toSRAM_13_wdata      (childBd_13_wdata),
    .toSRAM_13_wmask      (childBd_13_wmask),
    .toSRAM_13_re         (childBd_13_re),
    .toSRAM_13_we         (childBd_13_we),
    .toSRAM_13_rdata      (childBd_13_rdata),
    .toSRAM_13_ack        (childBd_13_ack),
    .toSRAM_13_selectedOH (childBd_13_selectedOH),
    .toSRAM_13_array      (childBd_13_array),
    .toSRAM_14_addr       (childBd_14_addr),
    .toSRAM_14_addr_rd    (childBd_14_addr_rd),
    .toSRAM_14_wdata      (childBd_14_wdata),
    .toSRAM_14_wmask      (childBd_14_wmask),
    .toSRAM_14_re         (childBd_14_re),
    .toSRAM_14_we         (childBd_14_we),
    .toSRAM_14_rdata      (childBd_14_rdata),
    .toSRAM_14_ack        (childBd_14_ack),
    .toSRAM_14_selectedOH (childBd_14_selectedOH),
    .toSRAM_14_array      (childBd_14_array),
    .toSRAM_15_addr       (childBd_15_addr),
    .toSRAM_15_addr_rd    (childBd_15_addr_rd),
    .toSRAM_15_wdata      (childBd_15_wdata),
    .toSRAM_15_wmask      (childBd_15_wmask),
    .toSRAM_15_re         (childBd_15_re),
    .toSRAM_15_we         (childBd_15_we),
    .toSRAM_15_rdata      (childBd_15_rdata),
    .toSRAM_15_ack        (childBd_15_ack),
    .toSRAM_15_selectedOH (childBd_15_selectedOH),
    .toSRAM_15_array      (childBd_15_array),
    .toSRAM_16_addr       (childBd_16_addr),
    .toSRAM_16_addr_rd    (childBd_16_addr_rd),
    .toSRAM_16_wdata      (childBd_16_wdata),
    .toSRAM_16_wmask      (childBd_16_wmask),
    .toSRAM_16_re         (childBd_16_re),
    .toSRAM_16_we         (childBd_16_we),
    .toSRAM_16_rdata      (childBd_16_rdata),
    .toSRAM_16_ack        (childBd_16_ack),
    .toSRAM_16_selectedOH (childBd_16_selectedOH),
    .toSRAM_16_array      (childBd_16_array),
    .toSRAM_17_addr       (childBd_17_addr),
    .toSRAM_17_addr_rd    (childBd_17_addr_rd),
    .toSRAM_17_wdata      (childBd_17_wdata),
    .toSRAM_17_wmask      (childBd_17_wmask),
    .toSRAM_17_re         (childBd_17_re),
    .toSRAM_17_we         (childBd_17_we),
    .toSRAM_17_rdata      (childBd_17_rdata),
    .toSRAM_17_ack        (childBd_17_ack),
    .toSRAM_17_selectedOH (childBd_17_selectedOH),
    .toSRAM_17_array      (childBd_17_array),
    .toSRAM_18_addr       (childBd_18_addr),
    .toSRAM_18_addr_rd    (childBd_18_addr_rd),
    .toSRAM_18_wdata      (childBd_18_wdata),
    .toSRAM_18_wmask      (childBd_18_wmask),
    .toSRAM_18_re         (childBd_18_re),
    .toSRAM_18_we         (childBd_18_we),
    .toSRAM_18_rdata      (childBd_18_rdata),
    .toSRAM_18_ack        (childBd_18_ack),
    .toSRAM_18_selectedOH (childBd_18_selectedOH),
    .toSRAM_18_array      (childBd_18_array),
    .toSRAM_19_addr       (childBd_19_addr),
    .toSRAM_19_addr_rd    (childBd_19_addr_rd),
    .toSRAM_19_wdata      (childBd_19_wdata),
    .toSRAM_19_wmask      (childBd_19_wmask),
    .toSRAM_19_re         (childBd_19_re),
    .toSRAM_19_we         (childBd_19_we),
    .toSRAM_19_rdata      (childBd_19_rdata),
    .toSRAM_19_ack        (childBd_19_ack),
    .toSRAM_19_selectedOH (childBd_19_selectedOH),
    .toSRAM_19_array      (childBd_19_array),
    .toSRAM_20_addr       (childBd_20_addr),
    .toSRAM_20_addr_rd    (childBd_20_addr_rd),
    .toSRAM_20_wdata      (childBd_20_wdata),
    .toSRAM_20_wmask      (childBd_20_wmask),
    .toSRAM_20_re         (childBd_20_re),
    .toSRAM_20_we         (childBd_20_we),
    .toSRAM_20_rdata      (childBd_20_rdata),
    .toSRAM_20_ack        (childBd_20_ack),
    .toSRAM_20_selectedOH (childBd_20_selectedOH),
    .toSRAM_20_array      (childBd_20_array),
    .toSRAM_21_addr       (childBd_21_addr),
    .toSRAM_21_addr_rd    (childBd_21_addr_rd),
    .toSRAM_21_wdata      (childBd_21_wdata),
    .toSRAM_21_wmask      (childBd_21_wmask),
    .toSRAM_21_re         (childBd_21_re),
    .toSRAM_21_we         (childBd_21_we),
    .toSRAM_21_rdata      (childBd_21_rdata),
    .toSRAM_21_ack        (childBd_21_ack),
    .toSRAM_21_selectedOH (childBd_21_selectedOH),
    .toSRAM_21_array      (childBd_21_array),
    .toSRAM_22_addr       (childBd_22_addr),
    .toSRAM_22_addr_rd    (childBd_22_addr_rd),
    .toSRAM_22_wdata      (childBd_22_wdata),
    .toSRAM_22_wmask      (childBd_22_wmask),
    .toSRAM_22_re         (childBd_22_re),
    .toSRAM_22_we         (childBd_22_we),
    .toSRAM_22_rdata      (childBd_22_rdata),
    .toSRAM_22_ack        (childBd_22_ack),
    .toSRAM_22_selectedOH (childBd_22_selectedOH),
    .toSRAM_22_array      (childBd_22_array),
    .toSRAM_23_addr       (childBd_23_addr),
    .toSRAM_23_addr_rd    (childBd_23_addr_rd),
    .toSRAM_23_wdata      (childBd_23_wdata),
    .toSRAM_23_wmask      (childBd_23_wmask),
    .toSRAM_23_re         (childBd_23_re),
    .toSRAM_23_we         (childBd_23_we),
    .toSRAM_23_rdata      (childBd_23_rdata),
    .toSRAM_23_ack        (childBd_23_ack),
    .toSRAM_23_selectedOH (childBd_23_selectedOH),
    .toSRAM_23_array      (childBd_23_array)
  );
  MaxPeriodFibonacciLFSR allocLFSR_prng (
    .clock     (clock),
    .reset     (reset),
    .io_out_0  (_allocLFSR_prng_io_out_0),
    .io_out_1  (_allocLFSR_prng_io_out_1),
    .io_out_2  (_allocLFSR_prng_io_out_2),
    .io_out_3  (/* unused */),
    .io_out_4  (/* unused */),
    .io_out_5  (/* unused */),
    .io_out_6  (/* unused */),
    .io_out_7  (/* unused */),
    .io_out_8  (/* unused */),
    .io_out_9  (/* unused */),
    .io_out_10 (/* unused */),
    .io_out_11 (/* unused */),
    .io_out_12 (/* unused */),
    .io_out_13 (/* unused */),
    .io_out_14 (/* unused */)
  );
  MaxPeriodFibonacciLFSR allocLFSR_prng_1 (
    .clock     (clock),
    .reset     (reset),
    .io_out_0  (_allocLFSR_prng_1_io_out_0),
    .io_out_1  (_allocLFSR_prng_1_io_out_1),
    .io_out_2  (_allocLFSR_prng_1_io_out_2),
    .io_out_3  (/* unused */),
    .io_out_4  (/* unused */),
    .io_out_5  (/* unused */),
    .io_out_6  (/* unused */),
    .io_out_7  (/* unused */),
    .io_out_8  (/* unused */),
    .io_out_9  (/* unused */),
    .io_out_10 (/* unused */),
    .io_out_11 (/* unused */),
    .io_out_12 (/* unused */),
    .io_out_13 (/* unused */),
    .io_out_14 (/* unused */)
  );
  SCTable scTables_0 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_valid                     (io_s0_fire_3),
    .io_req_bits_pc                   (io_in_bits_s0_pc_3),
    .io_resp_ctrs_0_0                 (_scTables_0_io_resp_ctrs_0_0),
    .io_resp_ctrs_0_1                 (_scTables_0_io_resp_ctrs_0_1),
    .io_resp_ctrs_1_0                 (_scTables_0_io_resp_ctrs_1_0),
    .io_resp_ctrs_1_1                 (_scTables_0_io_resp_ctrs_1_1),
    .io_update_pc                     (scTables_0_io_update_pc_r_1),
    .io_update_mask_0                 (scTables_0_io_update_mask_0_REG),
    .io_update_mask_1                 (scTables_0_io_update_mask_1_REG),
    .io_update_oldCtrs_0              (scTables_0_io_update_oldCtrs_0_r),
    .io_update_oldCtrs_1              (scTables_0_io_update_oldCtrs_1_r),
    .io_update_tagePreds_0            (scTables_0_io_update_tagePreds_0_r),
    .io_update_tagePreds_1            (scTables_0_io_update_tagePreds_1_r),
    .io_update_takens_0               (scTables_0_io_update_takens_0_r),
    .io_update_takens_1               (scTables_0_io_update_takens_1_r),
    .boreChildrenBd_bore_array        (boreChildrenBd_bore_1_array),
    .boreChildrenBd_bore_all          (boreChildrenBd_bore_1_all),
    .boreChildrenBd_bore_req          (boreChildrenBd_bore_1_req),
    .boreChildrenBd_bore_ack          (boreChildrenBd_bore_1_ack),
    .boreChildrenBd_bore_writeen      (boreChildrenBd_bore_1_writeen),
    .boreChildrenBd_bore_be           (boreChildrenBd_bore_1_be),
    .boreChildrenBd_bore_addr         (boreChildrenBd_bore_1_addr),
    .boreChildrenBd_bore_indata       (boreChildrenBd_bore_1_indata),
    .boreChildrenBd_bore_readen       (boreChildrenBd_bore_1_readen),
    .boreChildrenBd_bore_addr_rd      (boreChildrenBd_bore_1_addr_rd),
    .boreChildrenBd_bore_outdata      (boreChildrenBd_bore_1_outdata),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_24_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_24_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_24_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_24_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_24_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_24_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_24_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_25_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_25_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_25_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_25_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_25_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_25_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_25_cgen)
  );
  SCTable_1 scTables_1 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_valid                                (io_s0_fire_3),
    .io_req_bits_pc                              (io_in_bits_s0_pc_3),
    .io_req_bits_folded_hist_hist_12_folded_hist
      (io_in_bits_folded_hist_3_hist_12_folded_hist),
    .io_resp_ctrs_0_0                            (_scTables_1_io_resp_ctrs_0_0),
    .io_resp_ctrs_0_1                            (_scTables_1_io_resp_ctrs_0_1),
    .io_resp_ctrs_1_0                            (_scTables_1_io_resp_ctrs_1_0),
    .io_resp_ctrs_1_1                            (_scTables_1_io_resp_ctrs_1_1),
    .io_update_pc                                (scTables_1_io_update_pc_r_1),
    .io_update_ghist                             (scTables_1_io_update_ghist_r_1),
    .io_update_mask_0                            (scTables_1_io_update_mask_0_REG),
    .io_update_mask_1                            (scTables_1_io_update_mask_1_REG),
    .io_update_oldCtrs_0                         (scTables_1_io_update_oldCtrs_0_r),
    .io_update_oldCtrs_1                         (scTables_1_io_update_oldCtrs_1_r),
    .io_update_tagePreds_0                       (scTables_1_io_update_tagePreds_0_r),
    .io_update_tagePreds_1                       (scTables_1_io_update_tagePreds_1_r),
    .io_update_takens_0                          (scTables_1_io_update_takens_0_r),
    .io_update_takens_1                          (scTables_1_io_update_takens_1_r),
    .boreChildrenBd_bore_array                   (boreChildrenBd_bore_2_array),
    .boreChildrenBd_bore_all                     (boreChildrenBd_bore_2_all),
    .boreChildrenBd_bore_req                     (boreChildrenBd_bore_2_req),
    .boreChildrenBd_bore_ack                     (boreChildrenBd_bore_2_ack),
    .boreChildrenBd_bore_writeen                 (boreChildrenBd_bore_2_writeen),
    .boreChildrenBd_bore_be                      (boreChildrenBd_bore_2_be),
    .boreChildrenBd_bore_addr                    (boreChildrenBd_bore_2_addr),
    .boreChildrenBd_bore_indata                  (boreChildrenBd_bore_2_indata),
    .boreChildrenBd_bore_readen                  (boreChildrenBd_bore_2_readen),
    .boreChildrenBd_bore_addr_rd                 (boreChildrenBd_bore_2_addr_rd),
    .boreChildrenBd_bore_outdata                 (boreChildrenBd_bore_2_outdata),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_26_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_26_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_26_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_26_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_26_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_26_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_26_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_27_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_27_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_27_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_27_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_27_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_27_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_27_cgen)
  );
  SCTable_2 scTables_2 (
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_valid                                (io_s0_fire_3),
    .io_req_bits_pc                              (io_in_bits_s0_pc_3),
    .io_req_bits_folded_hist_hist_11_folded_hist
      (io_in_bits_folded_hist_3_hist_11_folded_hist),
    .io_resp_ctrs_0_0                            (_scTables_2_io_resp_ctrs_0_0),
    .io_resp_ctrs_0_1                            (_scTables_2_io_resp_ctrs_0_1),
    .io_resp_ctrs_1_0                            (_scTables_2_io_resp_ctrs_1_0),
    .io_resp_ctrs_1_1                            (_scTables_2_io_resp_ctrs_1_1),
    .io_update_pc                                (scTables_2_io_update_pc_r_1),
    .io_update_ghist                             (scTables_2_io_update_ghist_r_1),
    .io_update_mask_0                            (scTables_2_io_update_mask_0_REG),
    .io_update_mask_1                            (scTables_2_io_update_mask_1_REG),
    .io_update_oldCtrs_0                         (scTables_2_io_update_oldCtrs_0_r),
    .io_update_oldCtrs_1                         (scTables_2_io_update_oldCtrs_1_r),
    .io_update_tagePreds_0                       (scTables_2_io_update_tagePreds_0_r),
    .io_update_tagePreds_1                       (scTables_2_io_update_tagePreds_1_r),
    .io_update_takens_0                          (scTables_2_io_update_takens_0_r),
    .io_update_takens_1                          (scTables_2_io_update_takens_1_r),
    .boreChildrenBd_bore_array                   (boreChildrenBd_bore_3_array),
    .boreChildrenBd_bore_all                     (boreChildrenBd_bore_3_all),
    .boreChildrenBd_bore_req                     (boreChildrenBd_bore_3_req),
    .boreChildrenBd_bore_ack                     (boreChildrenBd_bore_3_ack),
    .boreChildrenBd_bore_writeen                 (boreChildrenBd_bore_3_writeen),
    .boreChildrenBd_bore_be                      (boreChildrenBd_bore_3_be),
    .boreChildrenBd_bore_addr                    (boreChildrenBd_bore_3_addr),
    .boreChildrenBd_bore_indata                  (boreChildrenBd_bore_3_indata),
    .boreChildrenBd_bore_readen                  (boreChildrenBd_bore_3_readen),
    .boreChildrenBd_bore_addr_rd                 (boreChildrenBd_bore_3_addr_rd),
    .boreChildrenBd_bore_outdata                 (boreChildrenBd_bore_3_outdata),
    .sigFromSrams_bore_ram_hold                  (sigFromSrams_bore_28_ram_hold),
    .sigFromSrams_bore_ram_bypass                (sigFromSrams_bore_28_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken              (sigFromSrams_bore_28_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk               (sigFromSrams_bore_28_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp              (sigFromSrams_bore_28_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold              (sigFromSrams_bore_28_ram_mcp_hold),
    .sigFromSrams_bore_cgen                      (sigFromSrams_bore_28_cgen),
    .sigFromSrams_bore_1_ram_hold                (sigFromSrams_bore_29_ram_hold),
    .sigFromSrams_bore_1_ram_bypass              (sigFromSrams_bore_29_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken            (sigFromSrams_bore_29_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk             (sigFromSrams_bore_29_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp            (sigFromSrams_bore_29_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold            (sigFromSrams_bore_29_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                    (sigFromSrams_bore_29_cgen)
  );
  SCTable_3 scTables_3 (
    .clock                                      (clock),
    .reset                                      (reset),
    .io_req_valid                               (io_s0_fire_3),
    .io_req_bits_pc                             (io_in_bits_s0_pc_3),
    .io_req_bits_folded_hist_hist_2_folded_hist
      (io_in_bits_folded_hist_3_hist_2_folded_hist),
    .io_resp_ctrs_0_0                           (_scTables_3_io_resp_ctrs_0_0),
    .io_resp_ctrs_0_1                           (_scTables_3_io_resp_ctrs_0_1),
    .io_resp_ctrs_1_0                           (_scTables_3_io_resp_ctrs_1_0),
    .io_resp_ctrs_1_1                           (_scTables_3_io_resp_ctrs_1_1),
    .io_update_pc                               (scTables_3_io_update_pc_r_1),
    .io_update_ghist                            (scTables_3_io_update_ghist_r_1),
    .io_update_mask_0                           (scTables_3_io_update_mask_0_REG),
    .io_update_mask_1                           (scTables_3_io_update_mask_1_REG),
    .io_update_oldCtrs_0                        (scTables_3_io_update_oldCtrs_0_r),
    .io_update_oldCtrs_1                        (scTables_3_io_update_oldCtrs_1_r),
    .io_update_tagePreds_0                      (scTables_3_io_update_tagePreds_0_r),
    .io_update_tagePreds_1                      (scTables_3_io_update_tagePreds_1_r),
    .io_update_takens_0                         (scTables_3_io_update_takens_0_r),
    .io_update_takens_1                         (scTables_3_io_update_takens_1_r),
    .boreChildrenBd_bore_array                  (boreChildrenBd_bore_4_array),
    .boreChildrenBd_bore_all                    (boreChildrenBd_bore_4_all),
    .boreChildrenBd_bore_req                    (boreChildrenBd_bore_4_req),
    .boreChildrenBd_bore_ack                    (boreChildrenBd_bore_4_ack),
    .boreChildrenBd_bore_writeen                (boreChildrenBd_bore_4_writeen),
    .boreChildrenBd_bore_be                     (boreChildrenBd_bore_4_be),
    .boreChildrenBd_bore_addr                   (boreChildrenBd_bore_4_addr),
    .boreChildrenBd_bore_indata                 (boreChildrenBd_bore_4_indata),
    .boreChildrenBd_bore_readen                 (boreChildrenBd_bore_4_readen),
    .boreChildrenBd_bore_addr_rd                (boreChildrenBd_bore_4_addr_rd),
    .boreChildrenBd_bore_outdata                (boreChildrenBd_bore_4_outdata),
    .sigFromSrams_bore_ram_hold                 (sigFromSrams_bore_30_ram_hold),
    .sigFromSrams_bore_ram_bypass               (sigFromSrams_bore_30_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken             (sigFromSrams_bore_30_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk              (sigFromSrams_bore_30_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp             (sigFromSrams_bore_30_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold             (sigFromSrams_bore_30_ram_mcp_hold),
    .sigFromSrams_bore_cgen                     (sigFromSrams_bore_30_cgen),
    .sigFromSrams_bore_1_ram_hold               (sigFromSrams_bore_31_ram_hold),
    .sigFromSrams_bore_1_ram_bypass             (sigFromSrams_bore_31_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken           (sigFromSrams_bore_31_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk            (sigFromSrams_bore_31_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp           (sigFromSrams_bore_31_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold           (sigFromSrams_bore_31_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen                   (sigFromSrams_bore_31_cgen)
  );
  assign io_out_s2_full_pred_0_br_taken_mask_0 =
    tage_enable_dup_REG & s2_tageTakens_dup_0_0;
  assign io_out_s2_full_pred_0_br_taken_mask_1 =
    tage_enable_dup_REG_1 & s2_tageTakens_dup_0_1;
  assign io_out_s2_full_pred_1_br_taken_mask_0 =
    tage_enable_dup_REG & s2_tageTakens_dup_1_0;
  assign io_out_s2_full_pred_1_br_taken_mask_1 =
    tage_enable_dup_REG_1 & s2_tageTakens_dup_1_1;
  assign io_out_s2_full_pred_2_br_taken_mask_0 =
    tage_enable_dup_REG & s2_tageTakens_dup_2_0;
  assign io_out_s2_full_pred_2_br_taken_mask_1 =
    tage_enable_dup_REG_1 & s2_tageTakens_dup_2_1;
  assign io_out_s2_full_pred_3_br_taken_mask_0 =
    tage_enable_dup_REG & s2_tageTakens_dup_3_0;
  assign io_out_s2_full_pred_3_br_taken_mask_1 =
    tage_enable_dup_REG_1 & s2_tageTakens_dup_3_1;
  assign io_out_s3_full_pred_0_br_taken_mask_0 = sc_enable_dup_REG & s3_pred_dup_0;
  assign io_out_s3_full_pred_0_br_taken_mask_1 = sc_enable_dup_REG_1 & s3_pred_dup_0_1;
  assign io_out_s3_full_pred_1_br_taken_mask_0 = sc_enable_dup_REG & s3_pred_dup_1;
  assign io_out_s3_full_pred_1_br_taken_mask_1 = sc_enable_dup_REG_1 & s3_pred_dup_1_1;
  assign io_out_s3_full_pred_2_br_taken_mask_0 = sc_enable_dup_REG & s3_pred_dup_2;
  assign io_out_s3_full_pred_2_br_taken_mask_1 = sc_enable_dup_REG_1 & s3_pred_dup_2_1;
  assign io_out_s3_full_pred_3_br_taken_mask_0 = sc_enable_dup_REG & s3_pred_dup_3;
  assign io_out_s3_full_pred_3_br_taken_mask_1 = sc_enable_dup_REG_1 & s3_pred_dup_3_1;
  assign io_out_last_stage_meta =
    {182'h0,
     resp_meta_providers_1_valid_r,
     resp_meta_providers_1_bits_r,
     resp_meta_providers_0_valid_r,
     resp_meta_providers_0_bits_r,
     resp_meta_providerResps_1_r_ctr,
     resp_meta_providerResps_1_r_u,
     resp_meta_providerResps_0_r_ctr,
     resp_meta_providerResps_0_r_u,
     resp_meta_altUsed_1_r,
     resp_meta_altUsed_0_r,
     resp_meta_basecnts_1_r,
     resp_meta_basecnts_0_r,
     resp_meta_allocates_1_r,
     resp_meta_allocates_0_r,
     resp_meta_scMeta_scPreds_1_r,
     resp_meta_scMeta_scPreds_0_r,
     r_5_3,
     r_5_2,
     r_5_1,
     r_5_0,
     r_4_3,
     r_4_2,
     r_4_1,
     r_4_0};
  assign io_s1_ready =
    _tables_0_io_req_ready & _tables_1_io_req_ready & _tables_2_io_req_ready
    & _tables_3_io_req_ready & _bt_io_req_ready;
  assign io_perf_0_value = {4'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {4'h0, io_perf_1_value_REG_1};
  assign io_perf_2_value = {4'h0, io_perf_2_value_REG_1};
  assign boreChildrenBd_bore_ack = bd_ack;
  assign boreChildrenBd_bore_outdata = bd_outdata;
endmodule

