<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\SDRAM_controller_top_SIP\SDRAM_controller_top_SIP.v<br>
D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\debugger\ip_debugger.v<br>
D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\gowin_pll\gowin_pll.v<br>
D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\gpio\ip_gpio.v<br>
D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\msxbus\ip_msxbus.v<br>
D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\pwm\ip_pwm.v<br>
D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\sdram\ip_sdram.v<br>
D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20\tang20.v<br>
D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\tang20cart_msx.v<br>
D:\github\HRA_product\TangCartMSX\RTL\Tang20kcartMSX\src\uart\ip_uart.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Aug 30 06:41:45 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>tang20cart_msx</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.39s, Peak memory usage = 277.504MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.051s, Peak memory usage = 279.996MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 280.082MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 280.145MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 280.324MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 280.453MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 280.516MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 280.594MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.048s, Peak memory usage = 280.609MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 280.613MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 280.613MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.875s, Elapsed time = 0h 0m 1s, Peak memory usage = 310.594MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.059s, Peak memory usage = 310.594MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.102s, Peak memory usage = 310.594MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 310.594MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>42</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>93</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>34</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>396</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>49</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>136</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>37</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>501</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>86</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>132</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>283</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>50</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>625(521 LUT, 50 ALU, 9 RAM16) / 20736</td>
<td>4%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>396 / 15915</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>396 / 15915</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 46</td>
<td>3%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.0</td>
<td>0.000</td>
<td>9.259</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.0</td>
<td>0.000</td>
<td>9.259</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>55.556</td>
<td>18.0</td>
<td>0.000</td>
<td>27.778</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>54.0(MHz)</td>
<td>190.8(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s16/I1</td>
</tr>
<tr>
<td>2.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s16/COUT</td>
</tr>
<tr>
<td>2.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s17/CIN</td>
</tr>
<tr>
<td>2.283</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s17/COUT</td>
</tr>
<tr>
<td>2.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s18/CIN</td>
</tr>
<tr>
<td>2.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s18/COUT</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s19/CIN</td>
</tr>
<tr>
<td>2.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s19/COUT</td>
</tr>
<tr>
<td>2.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s20/CIN</td>
</tr>
<tr>
<td>2.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s20/COUT</td>
</tr>
<tr>
<td>2.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s21/CIN</td>
</tr>
<tr>
<td>2.424</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s21/COUT</td>
</tr>
<tr>
<td>2.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s22/CIN</td>
</tr>
<tr>
<td>2.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s22/COUT</td>
</tr>
<tr>
<td>2.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s7/I2</td>
</tr>
<tr>
<td>3.149</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s7/F</td>
</tr>
<tr>
<td>3.386</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s6/I1</td>
</tr>
<tr>
<td>3.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s6/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n654_s12/I0</td>
</tr>
<tr>
<td>4.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n654_s12/F</td>
</tr>
<tr>
<td>4.932</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n648_s14/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n648_s14/F</td>
</tr>
<tr>
<td>5.724</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n648_s11/I2</td>
</tr>
<tr>
<td>6.177</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n648_s11/F</td>
</tr>
<tr>
<td>6.414</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.548</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.728</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4/CLK</td>
</tr>
<tr>
<td>19.693</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.314, 63.671%; route: 1.659, 31.872%; tC2Q: 0.232, 4.457%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s16/I1</td>
</tr>
<tr>
<td>2.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s16/COUT</td>
</tr>
<tr>
<td>2.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s17/CIN</td>
</tr>
<tr>
<td>2.283</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s17/COUT</td>
</tr>
<tr>
<td>2.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s18/CIN</td>
</tr>
<tr>
<td>2.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s18/COUT</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s19/CIN</td>
</tr>
<tr>
<td>2.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s19/COUT</td>
</tr>
<tr>
<td>2.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s20/CIN</td>
</tr>
<tr>
<td>2.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s20/COUT</td>
</tr>
<tr>
<td>2.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s21/CIN</td>
</tr>
<tr>
<td>2.424</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s21/COUT</td>
</tr>
<tr>
<td>2.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s22/CIN</td>
</tr>
<tr>
<td>2.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s22/COUT</td>
</tr>
<tr>
<td>2.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s7/I2</td>
</tr>
<tr>
<td>3.149</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s7/F</td>
</tr>
<tr>
<td>3.386</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s6/I1</td>
</tr>
<tr>
<td>3.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s6/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n654_s12/I0</td>
</tr>
<tr>
<td>4.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n654_s12/F</td>
</tr>
<tr>
<td>4.932</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n651_s11/I1</td>
</tr>
<tr>
<td>5.487</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n651_s11/F</td>
</tr>
<tr>
<td>5.724</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_6_s4/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.548</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.728</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_6_s4/CLK</td>
</tr>
<tr>
<td>19.693</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_6_s4</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.861, 63.368%; route: 1.422, 31.494%; tC2Q: 0.232, 5.138%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s16/I1</td>
</tr>
<tr>
<td>2.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s16/COUT</td>
</tr>
<tr>
<td>2.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s17/CIN</td>
</tr>
<tr>
<td>2.283</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s17/COUT</td>
</tr>
<tr>
<td>2.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s18/CIN</td>
</tr>
<tr>
<td>2.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s18/COUT</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s19/CIN</td>
</tr>
<tr>
<td>2.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s19/COUT</td>
</tr>
<tr>
<td>2.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s20/CIN</td>
</tr>
<tr>
<td>2.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s20/COUT</td>
</tr>
<tr>
<td>2.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s21/CIN</td>
</tr>
<tr>
<td>2.424</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s21/COUT</td>
</tr>
<tr>
<td>2.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s22/CIN</td>
</tr>
<tr>
<td>2.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n435_s22/COUT</td>
</tr>
<tr>
<td>2.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s7/I2</td>
</tr>
<tr>
<td>3.149</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s7/F</td>
</tr>
<tr>
<td>3.386</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s6/I1</td>
</tr>
<tr>
<td>3.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/O_ctrl_fsm_data_31_s6/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n654_s12/I0</td>
</tr>
<tr>
<td>4.695</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n654_s12/F</td>
</tr>
<tr>
<td>4.932</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n654_s10/I0</td>
</tr>
<tr>
<td>5.449</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n654_s10/F</td>
</tr>
<tr>
<td>5.686</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.548</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.728</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4/CLK</td>
</tr>
<tr>
<td>19.693</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.823, 63.057%; route: 1.422, 31.761%; tC2Q: 0.232, 5.182%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16/I1</td>
</tr>
<tr>
<td>2.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16/COUT</td>
</tr>
<tr>
<td>2.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17/CIN</td>
</tr>
<tr>
<td>2.283</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17/COUT</td>
</tr>
<tr>
<td>2.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18/CIN</td>
</tr>
<tr>
<td>2.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18/COUT</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19/CIN</td>
</tr>
<tr>
<td>2.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19/COUT</td>
</tr>
<tr>
<td>2.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20/CIN</td>
</tr>
<tr>
<td>2.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20/COUT</td>
</tr>
<tr>
<td>2.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21/CIN</td>
</tr>
<tr>
<td>2.424</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21/COUT</td>
</tr>
<tr>
<td>2.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22/CIN</td>
</tr>
<tr>
<td>2.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22/COUT</td>
</tr>
<tr>
<td>2.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n98_s12/I2</td>
</tr>
<tr>
<td>3.149</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n98_s12/F</td>
</tr>
<tr>
<td>3.386</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s16/I0</td>
</tr>
<tr>
<td>3.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s16/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s11/I2</td>
</tr>
<tr>
<td>4.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s11/F</td>
</tr>
<tr>
<td>4.830</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n660_s10/I1</td>
</tr>
<tr>
<td>5.385</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n660_s10/F</td>
</tr>
<tr>
<td>5.622</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_3_s4/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.548</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.728</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_3_s4/CLK</td>
</tr>
<tr>
<td>19.693</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_3_s4</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.759, 62.521%; route: 1.422, 32.222%; tC2Q: 0.232, 5.257%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_0_s4/Q</td>
</tr>
<tr>
<td>1.678</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16/I1</td>
</tr>
<tr>
<td>2.248</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s16/COUT</td>
</tr>
<tr>
<td>2.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17/CIN</td>
</tr>
<tr>
<td>2.283</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s17/COUT</td>
</tr>
<tr>
<td>2.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18/CIN</td>
</tr>
<tr>
<td>2.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s18/COUT</td>
</tr>
<tr>
<td>2.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19/CIN</td>
</tr>
<tr>
<td>2.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s19/COUT</td>
</tr>
<tr>
<td>2.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20/CIN</td>
</tr>
<tr>
<td>2.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s20/COUT</td>
</tr>
<tr>
<td>2.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21/CIN</td>
</tr>
<tr>
<td>2.424</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s21/COUT</td>
</tr>
<tr>
<td>2.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22/CIN</td>
</tr>
<tr>
<td>2.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n245_s22/COUT</td>
</tr>
<tr>
<td>2.696</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n98_s12/I2</td>
</tr>
<tr>
<td>3.149</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n98_s12/F</td>
</tr>
<tr>
<td>3.386</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s16/I0</td>
</tr>
<tr>
<td>3.903</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s16/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s11/I2</td>
</tr>
<tr>
<td>4.593</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s11/F</td>
</tr>
<tr>
<td>4.830</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s10/I0</td>
</tr>
<tr>
<td>5.347</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/n657_s10/F</td>
</tr>
<tr>
<td>5.584</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_4_s4/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.548</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>19.728</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_4_s4/CLK</td>
</tr>
<tr>
<td>19.693</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/u_sdram_controller/sdrc_top_inst/U1/Count_data_len_0_wr_4_s4</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.721, 62.196%; route: 1.422, 32.501%; tC2Q: 0.232, 5.303%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
