Classic Timing Analyzer report for REG16A_V
Fri Apr 08 12:56:19 2022
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                    ;
+------------------------------+-------+---------------+-------------+---------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From          ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.099 ns    ; a[12]         ; c_out[12]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.809 ns    ; c_out[1]~reg0 ; c_out[1]       ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.352 ns    ; a[1]          ; c_out[1]~reg0  ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;               ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+-------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To             ; To Clock ;
+-------+--------------+------------+-------+----------------+----------+
; N/A   ; None         ; 3.099 ns   ; a[12] ; c_out[12]~reg0 ; clk      ;
; N/A   ; None         ; 2.989 ns   ; a[9]  ; c_out[9]~reg0  ; clk      ;
; N/A   ; None         ; 2.961 ns   ; a[15] ; c_out[15]~reg0 ; clk      ;
; N/A   ; None         ; 2.941 ns   ; a[6]  ; c_out[6]~reg0  ; clk      ;
; N/A   ; None         ; 2.936 ns   ; a[4]  ; c_out[4]~reg0  ; clk      ;
; N/A   ; None         ; 2.935 ns   ; a[11] ; c_out[11]~reg0 ; clk      ;
; N/A   ; None         ; 2.934 ns   ; a[3]  ; c_out[3]~reg0  ; clk      ;
; N/A   ; None         ; 2.921 ns   ; a[13] ; c_out[13]~reg0 ; clk      ;
; N/A   ; None         ; 2.914 ns   ; a[8]  ; c_out[8]~reg0  ; clk      ;
; N/A   ; None         ; 2.899 ns   ; a[5]  ; c_out[5]~reg0  ; clk      ;
; N/A   ; None         ; 2.619 ns   ; a[2]  ; c_out[2]~reg0  ; clk      ;
; N/A   ; None         ; 2.611 ns   ; a[14] ; c_out[14]~reg0 ; clk      ;
; N/A   ; None         ; 2.581 ns   ; a[7]  ; c_out[7]~reg0  ; clk      ;
; N/A   ; None         ; 2.572 ns   ; a[10] ; c_out[10]~reg0 ; clk      ;
; N/A   ; None         ; -0.753 ns  ; a[0]  ; c_out[0]~reg0  ; clk      ;
; N/A   ; None         ; -1.122 ns  ; a[1]  ; c_out[1]~reg0  ; clk      ;
+-------+--------------+------------+-------+----------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+----------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To        ; From Clock ;
+-------+--------------+------------+----------------+-----------+------------+
; N/A   ; None         ; 6.809 ns   ; c_out[1]~reg0  ; c_out[1]  ; clk        ;
; N/A   ; None         ; 6.615 ns   ; c_out[4]~reg0  ; c_out[4]  ; clk        ;
; N/A   ; None         ; 6.596 ns   ; c_out[6]~reg0  ; c_out[6]  ; clk        ;
; N/A   ; None         ; 6.595 ns   ; c_out[11]~reg0 ; c_out[11] ; clk        ;
; N/A   ; None         ; 6.593 ns   ; c_out[8]~reg0  ; c_out[8]  ; clk        ;
; N/A   ; None         ; 6.575 ns   ; c_out[3]~reg0  ; c_out[3]  ; clk        ;
; N/A   ; None         ; 6.567 ns   ; c_out[0]~reg0  ; c_out[0]  ; clk        ;
; N/A   ; None         ; 6.564 ns   ; c_out[12]~reg0 ; c_out[12] ; clk        ;
; N/A   ; None         ; 6.559 ns   ; c_out[9]~reg0  ; c_out[9]  ; clk        ;
; N/A   ; None         ; 6.544 ns   ; c_out[13]~reg0 ; c_out[13] ; clk        ;
; N/A   ; None         ; 6.531 ns   ; c_out[15]~reg0 ; c_out[15] ; clk        ;
; N/A   ; None         ; 6.466 ns   ; c_out[5]~reg0  ; c_out[5]  ; clk        ;
; N/A   ; None         ; 6.290 ns   ; c_out[7]~reg0  ; c_out[7]  ; clk        ;
; N/A   ; None         ; 6.288 ns   ; c_out[10]~reg0 ; c_out[10] ; clk        ;
; N/A   ; None         ; 6.282 ns   ; c_out[2]~reg0  ; c_out[2]  ; clk        ;
; N/A   ; None         ; 6.254 ns   ; c_out[14]~reg0 ; c_out[14] ; clk        ;
+-------+--------------+------------+----------------+-----------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+-------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To             ; To Clock ;
+---------------+-------------+-----------+-------+----------------+----------+
; N/A           ; None        ; 1.352 ns  ; a[1]  ; c_out[1]~reg0  ; clk      ;
; N/A           ; None        ; 0.983 ns  ; a[0]  ; c_out[0]~reg0  ; clk      ;
; N/A           ; None        ; -2.342 ns ; a[10] ; c_out[10]~reg0 ; clk      ;
; N/A           ; None        ; -2.351 ns ; a[7]  ; c_out[7]~reg0  ; clk      ;
; N/A           ; None        ; -2.381 ns ; a[14] ; c_out[14]~reg0 ; clk      ;
; N/A           ; None        ; -2.389 ns ; a[2]  ; c_out[2]~reg0  ; clk      ;
; N/A           ; None        ; -2.669 ns ; a[5]  ; c_out[5]~reg0  ; clk      ;
; N/A           ; None        ; -2.684 ns ; a[8]  ; c_out[8]~reg0  ; clk      ;
; N/A           ; None        ; -2.691 ns ; a[13] ; c_out[13]~reg0 ; clk      ;
; N/A           ; None        ; -2.704 ns ; a[3]  ; c_out[3]~reg0  ; clk      ;
; N/A           ; None        ; -2.705 ns ; a[11] ; c_out[11]~reg0 ; clk      ;
; N/A           ; None        ; -2.706 ns ; a[4]  ; c_out[4]~reg0  ; clk      ;
; N/A           ; None        ; -2.711 ns ; a[6]  ; c_out[6]~reg0  ; clk      ;
; N/A           ; None        ; -2.731 ns ; a[15] ; c_out[15]~reg0 ; clk      ;
; N/A           ; None        ; -2.759 ns ; a[9]  ; c_out[9]~reg0  ; clk      ;
; N/A           ; None        ; -2.869 ns ; a[12] ; c_out[12]~reg0 ; clk      ;
+---------------+-------------+-----------+-------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Apr 08 12:56:19 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off REG16A_V -c REG16A_V --timing_analysis_only
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "c_out[12]~reg0" (data pin = "a[12]", clock pin = "clk") is 3.099 ns
    Info: + Longest pin to register delay is 6.017 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AJ10; Fanout = 1; PIN Node = 'a[12]'
        Info: 2: + IC(4.801 ns) + CELL(0.366 ns) = 6.017 ns; Loc. = LCFF_X29_Y1_N1; Fanout = 1; REG Node = 'c_out[12]~reg0'
        Info: Total cell delay = 1.216 ns ( 20.21 % )
        Info: Total interconnect delay = 4.801 ns ( 79.79 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.882 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.242 ns) + CELL(0.537 ns) = 2.882 ns; Loc. = LCFF_X29_Y1_N1; Fanout = 1; REG Node = 'c_out[12]~reg0'
        Info: Total cell delay = 1.526 ns ( 52.95 % )
        Info: Total interconnect delay = 1.356 ns ( 47.05 % )
Info: tco from clock "clk" to destination pin "c_out[1]" through register "c_out[1]~reg0" is 6.809 ns
    Info: + Longest clock path from clock "clk" to source register is 2.908 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.268 ns) + CELL(0.537 ns) = 2.908 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'c_out[1]~reg0'
        Info: Total cell delay = 1.526 ns ( 52.48 % )
        Info: Total interconnect delay = 1.382 ns ( 47.52 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'c_out[1]~reg0'
        Info: 2: + IC(0.853 ns) + CELL(2.798 ns) = 3.651 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'c_out[1]'
        Info: Total cell delay = 2.798 ns ( 76.64 % )
        Info: Total interconnect delay = 0.853 ns ( 23.36 % )
Info: th for register "c_out[1]~reg0" (data pin = "a[1]", clock pin = "clk") is 1.352 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.908 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.268 ns) + CELL(0.537 ns) = 2.908 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'c_out[1]~reg0'
        Info: Total cell delay = 1.526 ns ( 52.48 % )
        Info: Total interconnect delay = 1.382 ns ( 47.52 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 1.822 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'a[1]'
        Info: 2: + IC(0.630 ns) + CELL(0.149 ns) = 1.738 ns; Loc. = LCCOMB_X47_Y50_N0; Fanout = 1; COMB Node = 'c_out[1]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.822 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'c_out[1]~reg0'
        Info: Total cell delay = 1.192 ns ( 65.42 % )
        Info: Total interconnect delay = 0.630 ns ( 34.58 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4370 megabytes
    Info: Processing ended: Fri Apr 08 12:56:19 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


