{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567486109435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567486109435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 12:48:29 2019 " "Processing started: Tue Sep 03 12:48:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567486109435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567486109435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off and_gate -c and_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567486109435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1567486109862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/and_gate/src/and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/and_gate/src/and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "../src/and_gate.v" "" { Text "D:/FPGA/and_gate/src/and_gate.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567486109968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567486109968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/and_gate/sim/and_gate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/and_gate/sim/and_gate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_tb " "Found entity 1: and_gate_tb" {  } { { "../sim/and_gate_tb.v" "" { Text "D:/FPGA/and_gate/sim/and_gate_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567486109974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567486109974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/and_gate/src/and_gate_behaviour_com.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/and_gate/src/and_gate_behaviour_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_behaviour_com " "Found entity 1: and_gate_behaviour_com" {  } { { "../src/and_gate_behaviour_com.v" "" { Text "D:/FPGA/and_gate/src/and_gate_behaviour_com.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567486109984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567486109984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/and_gate/src/and_gate_behaviour_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/and_gate/src/and_gate_behaviour_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_behaviour_timing " "Found entity 1: and_gate_behaviour_timing" {  } { { "../src/and_gate_behaviour_timing.v" "" { Text "D:/FPGA/and_gate/src/and_gate_behaviour_timing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567486109991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567486109991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/and_gate/sim/and_gate_behaviour_timing_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/and_gate/sim/and_gate_behaviour_timing_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_behaviour_timing_tb " "Found entity 1: and_gate_behaviour_timing_tb" {  } { { "../sim/and_gate_behaviour_timing_tb.v" "" { Text "D:/FPGA/and_gate/sim/and_gate_behaviour_timing_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567486109996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567486109996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/and_gate/src/top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/and_gate/src/top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.bdf" "" { Schematic "D:/FPGA/and_gate/src/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567486110000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567486110000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/and_gate/src/top1.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/and_gate/src/top1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top1 " "Found entity 1: top1" {  } { { "../src/top1.v" "" { Text "D:/FPGA/and_gate/src/top1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567486110006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567486110006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/and_gate/sim/top1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/and_gate/sim/top1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top1_tb " "Found entity 1: top1_tb" {  } { { "../sim/top1_tb.v" "" { Text "D:/FPGA/and_gate/sim/top1_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567486110011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567486110011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top1 " "Elaborating entity \"top1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567486110071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:and_gate_dut1 " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:and_gate_dut1\"" {  } { { "../src/top1.v" "and_gate_dut1" { Text "D:/FPGA/and_gate/src/top1.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567486110076 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1567486111031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1567486111512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567486111512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567486111672 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567486111672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567486111672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567486111672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567486111759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 12:48:31 2019 " "Processing ended: Tue Sep 03 12:48:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567486111759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567486111759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567486111759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567486111759 ""}
