(PCB UserPortTo24BitAddress
 (parser
  (host_cad ARES)
  (host_version 8.10 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -35.73660 -27.62700 52.02500 62.62700))
  (boundary (path signal 0.20320 -35.60960 -27.50000 50.60960 -27.50000 50.60960 62.50000
   -35.60960 62.50000 -35.60960 -27.50000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction horizontal))
  (layer I2 (type signal) (direction vertical))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "CONN-DIL34_EXPANSIONBUS" (place EXPANSIONBUS 42.50000 50.20000 front -90
  ))
  (component "CONN-SIL2_EXPANSIONBUS2" (place EXPANSIONBUS2 42.50000 2.42000 front 0
  ))
  (component "CONN-DIL14_USERPORT" (place USERPORT -32.50000 26.41000 front -90))
  (component "CONN-DIL8_EXPANSIONBUS3" (place EXPANSIONBUS3 42.50000 -5.12000 front -90
  ))
  (component DIL20_U3 (place U3 5.08000 40.64000 front 270))
  (component DIL20_U10 (place U10 1.27000 45.72000 front 180))
  (component DIL20_U15 (place U15 15.24000 40.64000 front 270))
  (component DIL20_U18 (place U18 25.40000 40.64000 front 270))
  (component DIL20_U16 (place U16 15.24000 12.70000 front 270))
  (component DIL20_U19 (place U19 5.08000 12.70000 front 270))
  (component DIL16_U1 (place U1 -6.35000 34.29000 front 270))
  (component DIL16_U6 (place U6 -16.51000 34.29000 front 270))
  (component DIL16_U7 (place U7 -17.78000 48.26000 front 0))
  (component DIL16_U8 (place U8 1.27000 13.97000 front 180))
  (component DIL16_U9 (place U9 -6.35000 2.54000 front 270))
  (component DIL14_U17 (place U17 -16.51000 2.54000 front 270))
  (component DIL16_U22 (place U22 1.27000 -17.78000 front 180))
  (component DIL14_U5 (place U5 25.40000 12.70000 front 270))
  (component DIL14_U4 (place U4 21.59000 -12.70000 front 180))
  (component DIL14_U12 (place U12 11.43000 44.45000 front 0))
  (component DIL14_U14 (place U14 -26.67000 2.54000 front 270))
  (component DIL14_U11 (place U11 25.40000 -8.89000 front 270))
  (component DIL14_U13 (place U13 -24.13000 31.75000 front 90))
  (component DIL08_OSCCLK (place OSCCLK 29.21000 53.34000 front 270))
 )
 (library
  (image "CONN-DIL34_EXPANSIONBUS" (side front)
   (outline (rect TOP -1.37160 -1.37160 42.01160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
   (pin PS0 (rotate 0) 8 20.32000 0.00000)
   (pin PS0 (rotate 0) 9 22.86000 0.00000)
   (pin PS0 (rotate 0) 10 25.40000 0.00000)
   (pin PS0 (rotate 0) 11 27.94000 0.00000)
   (pin PS0 (rotate 0) 12 30.48000 0.00000)
   (pin PS0 (rotate 0) 13 33.02000 0.00000)
   (pin PS0 (rotate 0) 14 35.56000 0.00000)
   (pin PS0 (rotate 0) 15 38.10000 0.00000)
   (pin PS0 (rotate 0) 16 40.64000 0.00000)
   (pin PS0 (rotate 0) 17 40.64000 2.54000)
   (pin PS0 (rotate 0) 18 38.10000 2.54000)
   (pin PS0 (rotate 0) 19 35.56000 2.54000)
   (pin PS0 (rotate 0) 20 33.02000 2.54000)
   (pin PS0 (rotate 0) 21 30.48000 2.54000)
   (pin PS0 (rotate 0) 22 27.94000 2.54000)
   (pin PS0 (rotate 0) 23 25.40000 2.54000)
   (pin PS0 (rotate 0) 24 22.86000 2.54000)
   (pin PS0 (rotate 0) 25 20.32000 2.54000)
   (pin PS0 (rotate 0) 26 17.78000 2.54000)
   (pin PS0 (rotate 0) 27 15.24000 2.54000)
   (pin PS0 (rotate 0) 28 12.70000 2.54000)
   (pin PS0 (rotate 0) 29 10.16000 2.54000)
   (pin PS0 (rotate 0) 30 7.62000 2.54000)
   (pin PS0 (rotate 0) 31 5.08000 2.54000)
   (pin PS0 (rotate 0) 32 2.54000 2.54000)
   (pin PS0 (rotate 0) 33 0.00000 2.54000)
  )
  (image "CONN-SIL2_EXPANSIONBUS2" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-DIL14_USERPORT" (side front)
   (outline (rect TOP -1.37160 -1.37160 16.61160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 15.24000 2.54000)
   (pin PS0 (rotate 0) 8 12.70000 2.54000)
   (pin PS0 (rotate 0) 9 10.16000 2.54000)
   (pin PS0 (rotate 0) 10 7.62000 2.54000)
   (pin PS0 (rotate 0) 11 5.08000 2.54000)
   (pin PS0 (rotate 0) 12 2.54000 2.54000)
   (pin PS0 (rotate 0) 13 0.00000 2.54000)
  )
  (image "CONN-DIL8_EXPANSIONBUS3" (side front)
   (outline (rect TOP -1.37160 -1.37160 8.99160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 7.62000 2.54000)
   (pin PS0 (rotate 0) 5 5.08000 2.54000)
   (pin PS0 (rotate 0) 6 2.54000 2.54000)
   (pin PS0 (rotate 0) 7 0.00000 2.54000)
  )
  (image DIL20_U3 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U10 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U15 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U18 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U16 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U19 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U6 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U7 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U8 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U9 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U17 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL16_U22 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U5 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U4 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U12 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U14 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U11 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U13 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL08_OSCCLK (side front)
   (outline (rect TOP -1.37160 -0.63500 8.99160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 7.62000 7.62000)
   (pin PS2 (rotate 0) 5 5.08000 7.62000)
   (pin PS2 (rotate 0) 6 2.54000 7.62000)
   (pin PS2 (rotate 0) 7 0.00000 7.62000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00014"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-13 U22-1)
  )
  (net "#00016"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-12 U22-2)
  )
  (net "#00023"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1 U5-2)
  )
  (net "#00048"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-10 U4-0)
  )
  (net "#00089"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-2 U6-13)
  )
  (net "#00090"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-3 U6-12)
  )
  (net "#00091"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-6 U6-11)
  )
  (net "#00092"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-7 U6-10)
  )
  (net "#00093"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U6-14 U7-6 U7-9)
  )
  (net "#00095"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U6-1 U7-1 U12-2 U13-2)
  )
  (net "#00099"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-12 U7-13)
  )
  (net "#00100"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-13 U7-12)
  )
  (net "#00101"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-16 U7-11)
  )
  (net "#00102"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-17 U7-10)
  )
  (net "#00103"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U7-14 U8-6 U8-9)
  )
  (net "#00107"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-2 U8-13)
  )
  (net "#00108"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-3 U8-12)
  )
  (net "#00109"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-6 U8-11)
  )
  (net "#00110"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-7 U8-10)
  )
  (net "#00111"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-14 U9-6 U9-9)
  )
  (net "#00112"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-1 U9-1 U17-0 U14-2)
  )
  (net "#00116"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-12 U9-13)
  )
  (net "#00117"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-13 U9-12)
  )
  (net "#00118"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-16 U9-11)
  )
  (net "#00119"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-17 U9-10)
  )
  (net "#00125"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U11-3 U13-0)
  )
  (net "#00130"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U11-9 U13-1)
  )
  (net "#00140"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-9 U14-0)
  )
  (net "#00145"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-12 U14-1)
  )
  (net "#00151"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-10 U12-3)
  )
  (net "#00155"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-10 U17-1)
  )
  (net "#00158"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-1 U18-2)
  )
  (net "#00159"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-4 U18-3)
  )
  (net "#00160"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-5 U18-6)
  )
  (net "#00161"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-8 U18-7)
  )
  (net "#00162"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-11 U18-12)
  )
  (net "#00163"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-14 U18-13)
  )
  (net "#00164"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-15 U18-16)
  )
  (net "#00165"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-18 U18-17)
  )
  (net "#00168"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-1 U19-2)
  )
  (net "#00169"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-4 U19-3)
  )
  (net "#00170"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-5 U19-6)
  )
  (net "#00171"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-8 U19-7)
  )
  (net "#00172"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-11 U19-12)
  )
  (net "#00173"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-14 U19-13)
  )
  (net "#00174"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-15 U19-16)
  )
  (net "#00175"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-18 U19-17)
  )
  (net "#00231"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00368"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00370"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00372"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U13-4)
  )
  (net "#00377"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U13-5)
  )
  (net "#00387"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U13-3 OSCCLK-4)
  )
  (net "ADDROUTLOAD"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U10-10 U18-10 U19-10 U4-3 U12-0)
  )
  (net "AFTERBYTE"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-11 U12-1 U11-8)
  )
  (net "BUSDDR"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-25)
  )
  (net "CLK"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-18)
  )
  (net "CPUWANTBUS"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-23)
  )
  (net "CS0"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U22-3 U4-1)
  )
  (net "CS1"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U6-8 U7-8 U22-4 U11-4)
  )
  (net "CS2"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-8 U9-8 U22-5 U4-7)
  )
  (net "CS3"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U22-6 U5-1 U4-4 U4-10 U11-7 U13-8)
  )
  (net "DBUNLATCH"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U13-7)
  )
  (net "EA0"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-0 U18-1)
  )
  (net "EA1"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-1 U18-4)
  )
  (net "EA10"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-10 U19-5)
  )
  (net "EA11"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-11 U19-8)
  )
  (net "EA12"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-12 U19-11)
  )
  (net "EA13"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-13 U19-14)
  )
  (net "EA14"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-14 U19-15)
  )
  (net "EA15"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-15 U19-18)
  )
  (net "EA2"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-2 U18-5)
  )
  (net "EA3"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-3 U18-8)
  )
  (net "EA4"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-4 U18-11)
  )
  (net "EA5"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-5 U18-14)
  )
  (net "EA6"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-6 U18-15)
  )
  (net "EA7"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-7 U18-18)
  )
  (net "EA8"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-8 U19-1)
  )
  (net "EA9"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-9 U19-4)
  )
  (net "EBS0"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS3-0 U3-1)
  )
  (net "EBS1"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS3-1 U3-4)
  )
  (net "EBS2"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS3-2 U3-5)
  )
  (net "EBS3"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS3-3 U3-8)
  )
  (net "EBS4"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS3-4 U3-11)
  )
  (net "EBS5"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS3-5 U3-14)
  )
  (net "EBS6"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS3-6 U3-15)
  )
  (net "EBS7"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS3-7 U3-18)
  )
  (net "ECPUHASBUS"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-24)
  )
  (net "ED0"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-33 U10-1)
  )
  (net "ED1"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-32 U10-4)
  )
  (net "ED2"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-31 U10-5)
  )
  (net "ED3"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-30 U10-8)
  )
  (net "ED4"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-29 U10-11)
  )
  (net "ED5"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-28 U10-14)
  )
  (net "ED6"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-27 U10-15)
  )
  (net "ED7"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-26 U10-18)
  )
  (net "EMEMREAD"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-20)
  )
  (net "EXTWANTBUS"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-22)
  )
  (net "GND"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins EXPANSIONBUS-17 USERPORT-7 U3-0 U3-9 U10-0 U10-9 U15-0 U15-9 U18-0 U18-9 U16-0
     U16-9 U19-0 U19-9 U1-7 U6-7 U7-7 U8-7 U9-7 U17-6 U22-0 U22-7 U5-6 U4-6 U12-6 U14-6
    U11-6 U13-6 OSCCLK-3)
  )
  (net "PA2"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins USERPORT-1 U1-0)
  )
  (net "RST"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-21)
  )
  (net "UD0"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins USERPORT-3 U3-2 U10-2 U6-2 U8-2)
  )
  (net "UD1"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins USERPORT-4 U3-3 U10-3 U6-3 U8-3)
  )
  (net "UD2"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins USERPORT-5 U3-6 U10-6 U6-4 U8-4)
  )
  (net "UD3"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins USERPORT-6 U3-7 U10-7 U6-5 U8-5)
  )
  (net "UD4"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins USERPORT-13 U3-12 U10-12 U7-2 U9-2)
  )
  (net "UD5"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins USERPORT-12 U3-13 U10-13 U7-3 U9-3)
  )
  (net "UD6"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins USERPORT-11 U3-16 U10-16 U7-4 U9-4)
  )
  (net "UD7"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins USERPORT-10 U3-17 U10-17 U7-5 U9-5)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins EXPANSIONBUS-16 USERPORT-8 U3-19 U10-19 U15-19 U18-19 U16-19 U19-19 U1-6 U1-9
     U1-15 U6-0 U6-6 U6-9 U6-15 U7-0 U7-15 U8-0 U8-15 U9-0 U9-15 U17-13 U22-15 U5-13 U4-13
    U12-13 U14-13 U11-13 U13-13 OSCCLK-7)
  )
  (net "_FLAG2"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS2-0 USERPORT-0)
  )
  (net "_MEWR"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUS-19)
  )
  (net "_PC"
   (circuit
    (use_layer TOP I1 I2 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins USERPORT-2 U5-0 U4-2 U4-5 U4-8 U11-5 U13-9)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00014"
   "#00016"
   "#00023"
   "#00048"
   "#00089"
   "#00090"
   "#00091"
   "#00092"
   "#00093"
   "#00095"
   "#00099"
   "#00100"
   "#00101"
   "#00102"
   "#00103"
   "#00107"
   "#00108"
   "#00109"
   "#00110"
   "#00111"
   "#00112"
   "#00116"
   "#00117"
   "#00118"
   "#00119"
   "#00125"
   "#00130"
   "#00140"
   "#00145"
   "#00151"
   "#00155"
   "#00158"
   "#00159"
   "#00160"
   "#00161"
   "#00162"
   "#00163"
   "#00164"
   "#00165"
   "#00168"
   "#00169"
   "#00170"
   "#00171"
   "#00172"
   "#00173"
   "#00174"
   "#00175"
   "#00231"
   "#00368"
   "#00370"
   "#00372"
   "#00377"
   "#00387"
   "ADDROUTLOAD"
   "AFTERBYTE"
   "BUSDDR"
   "CLK"
   "CPUWANTBUS"
   "CS0"
   "CS1"
   "CS2"
   "CS3"
   "DBUNLATCH"
   "EA0"
   "EA1"
   "EA10"
   "EA11"
   "EA12"
   "EA13"
   "EA14"
   "EA15"
   "EA2"
   "EA3"
   "EA4"
   "EA5"
   "EA6"
   "EA7"
   "EA8"
   "EA9"
   "EBS0"
   "EBS1"
   "EBS2"
   "EBS3"
   "EBS4"
   "EBS5"
   "EBS6"
   "EBS7"
   "ECPUHASBUS"
   "ED0"
   "ED1"
   "ED2"
   "ED3"
   "ED4"
   "ED5"
   "ED6"
   "ED7"
   "EMEMREAD"
   "EXTWANTBUS"
   "PA2"
   "RST"
   "UD0"
   "UD1"
   "UD2"
   "UD3"
   "UD4"
   "UD5"
   "UD6"
   "UD7"
   "_FLAG2"
   "_MEWR"
   "_PC"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
