<!DOCTYPE HTML>
<html lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <!-- Hi, Monil Here. Please DELETE the two <script> tags below if you use this HTML, otherwise my analytics will track your page -->
    
    <!-- Global site tag (gtag.js) - Google Analytics -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=G-K407EZKLSY"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());

      gtag('config', 'G-K407EZKLSY');
    </script>


    <title>Monil Shah</title>
    
    <link rel="stylesheet" type="text/css" href="stylesheet.css">
    <link href="css/bootstrap.min.css" rel="stylesheet" media="screen">
    <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.4.1/css/bootstrap.min.css">
    <script src="https://ajax.googleapis.com/ajax/libs/jquery/3.5.1/jquery.min.js"></script>
    <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.4.1/js/bootstrap.min.js"></script>

    <meta name="author" content="Monil Shah">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="Description" content="Monil Shah | Computer Engineering Grad@UCSD | ASIC Engineer@NVIDIA | BITS (Pilani) Hyderabad Campus | Computer Architecture | Network-on-Chips">
    <meta name="keywords" content="Monil Shah, Computer Engineering Grad, UCSD , ASIC Engineer, NVIDIA , BITS (Pilani) Hyderabad Campus , Computer Architecture , Network-on-Chips">

    <!-- <link rel="stylesheet" type="text/css" href="stylesheet.css"> -->
    <link rel="icon" type="image/png" href="images/ucsd-logo.jpg">    
</head>
<body class="bg_colour">
    <table border=0 class="bg_colour" style="width:100%;max-width:800px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
        <tr style="padding:0px">
            <td style="padding:0px">
                
                <!-- Name tab -->
                <table border=0 class="bg_colour" style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
                    
                    
                    <tr style="padding:0px">
                        <td style="padding:2.5%;width:20%;max-width:20%">
                            <a href="images/profilepic.jpg"><img style="width:100%;max-width:100%" alt="profile photo" src="images/profilepic.jpg" class="img-circle"></a>
                        </td>
                        <td style="padding:2.5%;width:60%;vertical-align:middle">
                            <p style="text-align:center">
                                <h1  style="text-align:center"><name>Monil Shah</name></h1>
                            </p>
                            <p style="text-align:center">
                            &nbsp|&nbsp
                            <a href="#news" onclick=Expand("news")>News</a>
                            &nbsp|&nbsp
                            <a href="#experience" onclick=Expand("experience")>Experience</a>
                            <!-- &nbsp|&nbsp
                            <a href="#publications" onclick=Expand("publications")>Publications</a> -->
                            &nbsp|&nbsp
                            <a href="#projects" onclick=Expand("projects")>Projects</a>
                            &nbsp|&nbsp
                            <a href="mailto:m3shah@ucsd.edu">Contact</a>
                            &nbsp|&nbsp
                            </p>
                        </td>
                        <td style="padding:2.5%;width:10%;max-width:10%">
                            
                        </td>
                    </tr>
                    <!-- <tr>
                    <td colspan="2">
                        <p style="text-align:center">
                            &nbsp|&nbsp
                            <a href="#news" onclick=Expand("news")>News</a>
                            &nbsp|&nbsp
                            <a href="#experience" onclick=Expand("experience")>Experience</a>
                            &nbsp|&nbsp
                            <a href="#publications" onclick=Expand("publications")>Publications</a>
                            &nbsp|&nbsp
                            <a href="#projects" onclick=Expand("projects")>Projects</a>
                            &nbsp|&nbsp
                            <a href="#contact" onclick=Expand("contact")>Contact</a>
                            &nbsp|&nbsp
                        </p>
                    </td>
                    </tr> -->
                </tbody></table>


                <!-- About section, quick links -->

                <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
                    <tr style="padding:0px">
                        <td style="padding:2.5%;width:63%;vertical-align:middle">
                            <p>I am a graduate student at 
                                <a href="https://www.ucsd.edu/" target="_blank">The University of California - San Diego
                                </a> where I'm pursuing my master's in Computer Engineering. 
                                
                                I am mainly interested in Computer Architecture involving CPU/GPU architectures, Network-On-Chips, Processor Design. Prior to joining graduate school, I have worked in industry for 3+ years at <a href="https://www.nvidia.com/en-us/" target="_blank">NVIDIA</a> within their PCIe hardware team. I delved in designing and verifying PCIe transaction layer features for multiple generations of protocol.</p>
                            <p>
                                Before working full-time I was pursing my Bachelors at <a href="https://www.bits-pilani.ac.in/hyderabad/" target="_blank">BITS (Pilani), Hyderabad</a>. During my pre-final year of undergaduate studies, I interned in the PCIe team at <a href="https://www.nvidia.com/en-us/" target="_blank">NVIDIA </a> working on workflow automation, coverage closure and regression debugging and testbench fixes. In my sophomore year, I worked as a researcher under <a href="https://universe.bits-pilani.ac.in/Hyderabad/soumyaj/Profile" target="_blank">Professor Soumya J </a> at BITS (Pilani), Hyderabad on Fault toleant routing for Network-On-Chips. 
                            </p>
                            <p>
                                In my junior years I worked as a Web developer freelancer and contributed to lot of projects (College fest management system, College fest websites, Startup websites, Personal projects on expense tracker, College Android application backend handling) . I also Interned at Ethnus Consultancy in the backend team on Redis and PHP
                            </p>
                            <p>
                                Feel free to check out my 
                                <a href="data/CV_Latest_Monil.pdf" target="_blank" >CV</a>
                                 and drop me an 
                                 <a href="mailto:m3shah@ucsd.edu" target="_blank">e-mail</a>
                                  if you want to chat with me! 
                            </p>
                            <br>
                            <p style="text-align:center">
                                &nbsp~&nbsp
                                <a href="mailto:m3shah@ucsd.edu" target="_blank">Email</a> &nbsp|&nbsp
                                <a href="data/CV_Latest_Monil.pdf" target="_blank" >CV</a> &nbsp|&nbsp
                                <a href="https://scholar.google.com/citations?user=qqrZbfUAAAAJ&hl=en" target="_blank" >Google Scholar</a> &nbsp|&nbsp
                                <a href="https://github.com/Shahmonil1996/" target="_blank" >Github</a> &nbsp|&nbsp
                                <a href="https://www.linkedin.com/in/mnlshah" target="_blank">LinkedIn</a> &nbsp|&nbsp
                                <a href="https://www.facebook.com/monil.shah.9/" target="_blank">Facebook</a>
                                &nbsp~&nbsp
                            </p>
                        </td>
                        <!-- <td style="padding:2.5%;width:30%;max-width:30%">
                            <a href="images/RishabKhinchaProfilePic.png"><img style="width:100%;max-width:100%" alt="profile photo" src="images/RishabKhinchaProfilePic_round.png" class="hoverZoomLink"></a>
                        </td> -->
                    </tr>
                </tbody></table>
                <hr class="soft">
<!-- News -->

                <!-- <br> -->
                <button style="border:0px transparent; background-color: transparent;outline:none;"type="button" class="collapsible" data-toggle="collapse" data-target="#content-news" id="news"><heading>News</heading></button>
                <!-- <div class="container"> -->
                <div id="content-news" class="collapse in">
                <!-- <div class="scroll">  -->

                <table border=0 class="bg_colour" style="padding:10px;width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody> 

                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">Apr '22 &nbsp</p>
                        </td>
                        <td>
                            Teaching Assistant for CSE140L: Digital Systems Laboratory under Prof Bryan Chin. (Until Jun '22)
                        </td>
                    </tr>

                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">Jan '22 &nbsp</p>
                        </td>
                        <td>
                            Teaching Assistant for CSE 140: Digital Systems under Prof Tajana Simunic Rosing. (Until Mar '22)
                        </td>
                    </tr>

                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">Sep '21 &nbsp</p>
                        </td>
                        <td>
                            Started Fall 2021 Quarter - U.C. San Diego! 
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">Aug '21 &nbsp</p>
                        </td>
                        <td>
                            Last day of working (6 Aug) at NVIDIA before I leave for Masters.
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">July '21 &nbsp</p>
                        </td>
                        <td>
                            Completed my 3 years working as a full-time Engineer at NVIDIA.
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">Jun '21 &nbsp</p>
                        </td>
                        <td>
                            Promoted to Senior ASIC Engineer at NVIDIA.
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">Apr '20 &nbsp</p>
                        </td>
                        <td>
                            Joined PCIe Design Team for a year.
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">Sep '19 &nbsp</p>
                        </td>
                        <td>
                            Promoted to ASIC Engineer II at NVIDIA.
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">Jul '18 &nbsp</p>
                        </td>
                        <td>
                            Joined NVIDIA as full time Engineer in the PCIe Verification Team.
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">Jun '18 &nbsp</p>
                        </td>
                        <td>
                            Graduated from BITS(Pilani) Hyderabad.
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">May '18 &nbsp</p>
                        </td>
                        <td>
                            Published paper on Fault Tolerant Routing for Network-on-Chips.
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">Dec '17 &nbsp</p>
                        </td>
                        <td>
                            Left NVIDIA as PCIe Verification Team Intern to finish graduation.
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">Aug '16 &nbsp</p>
                        </td>
                        <td>
                            Appointed Head of Department of Technical Arts for ATMOS Technical Fest
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">May '16 &nbsp</p>
                        </td>
                        <td>
                            Joined as Intern in Backend team at Ethnus Consultancy Pvt Ltd. (2.5 months Summer Intern)
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">May '18 &nbsp</p>
                        </td>
                        <td>
                            Joined as Intern in PCIe Verification Team (PS II program at BITS).
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p style="color:darkblue; display:inline">Aug '14 &nbsp</p>
                        </td>
                        <td>
                            Joined BITS (Pilani) Hyderabad for Bachelors in Electrical and Electronics Engineering.
                        </td>
                    </tr>
                </tbody></table>
                <!-- </div> -->
                <!-- </div> -->
                </div>
                <hr class="soft">
                
<!-- Education -->

<button style="border:0px transparent; background-color: transparent;outline:none;"type="button" class="collapsible" data-toggle="collapse" data-target="#content-education" id="education"><heading>Education</heading></button>
<div id="content-education" class="collapse in">

<table border=0 class="bg_colour" style="padding:20px;width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>

    <tr>
        <td style="padding:10px;width:25%;vertical-align:middle">
            <div class="one">
                <img src='images/UCSDlogo.png' width="120">
            </div>
        </td>
        <td style="padding:10px;width:75%;vertical-align:top">
            <big><h4>University of California - San Diego</h4></big> 
            <papertitle><big>Master of Science</big> </papertitle> <papertitle ><big>  |  Electrical & Computer Engineering</big></papertitle>
            <br>
            <big><strong "font-weight:bold"> Major: Computer Engineering </strong></big>            
            <br>
            
            Sep '21 - Present
            <br>
            <br>
            Relevant Coursework: <br>
            CSE-260: Parallel Computing <br>
            CSE-240B: Parallel Computer Architecture <br> 
            CSE-240C: Advanced Microarchitecture <br> 
            ECE-277: CUDA Programming <br> 
            CSE-120: Operating Systems <br>
            ECE-284: VLSI Implementation of Machine Learning Algorithms <br>
            ECE-260A: VLSI System Design <br>
            <br>
        </td>
    </tr>

    <tr>
        <td style="padding:10px;width:25%;vertical-align:middle">
            <div class="one">
                <img src='images/BITSlogo.png' width="120">
            </div>
        </td>
        <td style="padding:10px;width:75%;vertical-align:top">
            <big><h4>Birla Institute of Technology and Science (Pilani), Hyderabad</h4></big> 
            <papertitle><big>Bachelor of Engineering (Hons)</big> </papertitle> <papertitle ><big> | Electrical and Electronics Engineering</big></papertitle>
            <br>
            
            Aug '14 - May '18
            <br>
            Relevant Coursework: <br>
            Embedded System Design <br>
            Microprocessor and Interfacing <br> 
            FPGA Programming <br> 
            Principles of Computer Architecture <br> 
            <br>
            
        </td>
    </tr>

    
</tbody></table>
</div>
<hr class="soft">


<!-- Experience -->

                <button style="border:0px transparent; background-color: transparent;outline:none;"type="button" class="collapsible" data-toggle="collapse" data-target="#content-experience" id="experience"><heading>Experience</heading></button>
                <div id="content-experience" class="collapse in">

                <table border=0 class="bg_colour" style="padding:20px;width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/UCSDlogo.png' width="130">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle><big>Graduate Teaching Assistant (UCSD)</big> </papertitle> <papertitle ><big> | CSE 140L and 140</big></papertitle>
                            <br>
                            Jan '22 - Present
                            <br>
                            <br>
                            <p>Working under the supervision of <a href="https://cse.ucsd.edu/people/faculty-profiles/bryan-chin" target="_blank">Prof. Bryan Chin</a> and <a href="https://cseweb.ucsd.edu/~trosing/" target="_blank">Prof. Tajana Simunic Rosing</a> UC San Diego</a>. 140L covers verilog based programming assignments and 140 covers basic concepts related to digital designs (Boolean, combinational, sequential , HLSM)</p>

                        </td>
                    </tr>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/UCSDlogo.png' width="130">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle><big>Graduate Research Assistant (UCSD) </big> </papertitle> <papertitle ><big> | Prof. Tajana Simunic Rosing</big></papertitle>
                            <br>
                            Jan '21 - Present
                            <br>
                            <br>
                            <p>Working under the supervision of <a href="https://cseweb.ucsd.edu/~trosing/" target="_blank">Prof. Tajana Simunic Rosing</a>.
                              <li>Responsible for Design, Verification and Synthesis of CNN hardware Accelerator (PatterNet) for Tapeout</li>
                              <li>Working on modifying GEM5 to collect configuration statistics for prediction</li>
                            </p>
                        </td>
                    </tr>
                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/nvidialogo.png' width="130">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle><big>ASIC Design and Verification Engineer</big> </papertitle> <papertitle ><big> | NVIDIA Bangalore</big></papertitle>
                            <br>
                            Jan '21 - Present
                            <br>
                            <br>
                            <p><b>RTL Design</b></a>.
                              <li>Designed PCIe protocol defined features like error reporting and port containment for root port IP</li>
                              <li>Responsible for Timing, Clock Gating, Code Coverage analysis, Flow Automation, Full chip connection, Cluster debug</li>
                            </p>
                            <p><b>RTL Verification</b></a>.
                              <li>Worked on various aspects of verification methodology like Test-planning, microarchitecture discussions, infrastructure setup,
functional coverage closure, regression debug</li>
                              <li>Extended UVM based testbench in system verilog for verifying PCIe Transaction Layer features like Transaction Blocker, Register
Access Security, Error Injection</li>
                            </p>
                            <br>
                        </td>
                    </tr>
                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/BITSlogo.png' width="130">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle><big>Teaching Assistant (BITS)</big> </papertitle> <papertitle ><big> | Microprocessors and Interfacing</big></papertitle>
                            <br>
                            Jan '18 - May '18
                            <br>
                            <br>
                              <li>One of the Teaching Assistant for Course on Microprocessors with a strength of around 400 Students under <a href="https://universe.bits-pilani.ac.in/Hyderabad/soumyaj/Profile" target="_blank">Professor Soumya J </a> . Responsible for Labwork supervision and mentoring and assisted in End-Semester Grading</li>
                              <br>
                        </td>
                    </tr>
                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/BITSlogo.png' width="130">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle><big>Head of Department of Technical Arts (BITS)</big> </papertitle> <papertitle ><big> | ATMOS '16</big></papertitle>
                            <br>
                            Aug '16 - May '17
                            <br>
                            <br>
                              <li>Managed department of over 60 students with focus on design Creatives, Website development and Application development for College Fest. We helped achieve a footfall over 10,000 and Social Outreach of 100,000</li>
                              <br>
                        </td>
                    </tr>

                    
                    

                    
                </tbody></table>
                </div>
                <hr class="soft">


<!-- Publications -->

                <button style="border:0px transparent; background-color: transparent;outline:none;"type="button" class="collapsible" data-toggle="collapse" data-target="#content-publications" id="publications"><heading>Publications</heading></button>
                <div id="content-publications" class="collapse in">

                <table border=0 class="bg_colour" style="padding:20px;width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>                    
                    <tr>
                      <li>B. Khaleghi, U. Mallappa, D. Yaldiz, H. Yang, <b>M. Shah</b>, J. Kang, T. Rosing "PatterNet: Explore and Exploit Filter Patterns for Efficient Deep Neural Networks", DAC, 2022.</li><br>
                      <li>Multi-application Based Network-on-Chip Design for Mesh-of-Tree Topology Using Global Mapping and Reconfigurable Architecture, Mohit Upadhyay, <b>Monil Shah</b>, P Veda Bhanu, J Soumya,
Linga Reddy Cenkeramaddi, 32nd International Conference on VLSI Design, VLSID 2019</li><br>
                      <li>A Novel Fault-Tolerant Routing Technique for Mesh-of-Tree based Network-on-Chip Design, Mohit Upadhyay, <b>Monil Shah</b>, P Veda Bhanu, J Soumya, Linga Reddy Cenkeramaddi, Henning Idsøe, IEEE TENCON 2018</li><br>
                      <li>Fault Tolerant Routing Methodology for Mesh-of-Tree based Network-on-Chips using Local Reconfiguration, Mohit Upadhyay, <b>Monil Shah</b>, P Veda Bhanu, J Soumya, Linga Reddy  Cenkeramaddi, International Conference on High Performance Computing and Simulation, HPCS 2018</li><br>
                      <li>A Novel Fault-Tolerant Routing Algorithm for Mesh-of-Tree Based Network-on-Chips, <b>Monil Shah</b>, Mohit Upadhyay, P Veda Bhanu, J Soumya, Linga Reddy Cenkeramaddi, 22nd International Symposium on VLSI Design and Test, VDAT 2018</li>
                    </tr>    


                </tbody></table>
                </div>
                <hr class="soft">



<!-- Projects -->

                <button style="border:0px transparent; background-color: transparent;outline:none;"type="button" class="collapsible" data-toggle="collapse" data-target="#content-projects" id="projects"><heading>Projects</heading></button>
                <div id="content-projects" class="collapse in">

                <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>

                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/UCSDlogo.png' width="130">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle><big>Advanced microarchitecture</papertitle></big>
                            <br>
                            <p><em>Prefetchers, Branch Predictors, Cache Replacement, TLBs, Spectre, Meltdown, ChampSim | Jan. 2022 - Mar. 2022  <a href="#" target="_blank">[report]</a></em></p>
                            <li>Performed workload analysis and design space exploration for prefetcher and cache replacement on champsim simulator</li>
                            <li>Explored microarchitectural optimizations to create gadgets similar to spectre and meltdown for security attacks</li>
                        </td>
                    </tr>        
                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/UCSDlogo.png' width="130">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle><big>CUDA Programming</papertitle></big>
                            <br>
                            <p><em>CUDA, Multithreaded programming, Heterogenous Programming | Jan. 2022 - Mar. 2022  <a href="#" target="_blank">[report]</a></em></p>
                            <li>Used reinforcement learning to implement mine-sweeper game using multithreaded programming model</li>
                            <li>Implemented seed table construction on GPU for finding arbitrary length kmer in a string of DNA sequence</li>
                        </td>
                    </tr>    
                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/UCSDlogo.png' width="130">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle><big>Modelling Branch predictor and L1 cache</papertitle></big>
                            <br>
                            <p><em>C , Docker | Sep. 2021 - Dec. 2021  <a href="#" target="_blank">[report]</a></em></p>
                            <li>Modelled branch predictors like Gshare, Tournament, Perceptron, TAGE</li>
                            <li>Modelled L1 Cache structure with FiFo Replacement policy</li>
                        </td>
                    </tr>   
                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/UCSDlogo.png' width="130">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle><big>Hardware Implementation of Machine Learning</papertitle></big>
                            <br>
                            <p><em>Pytorch , Verilog | Sep. 2021 - Dec. 2021  <a href="#" target="_blank">[report]</a></em></p>
                            <li>Mapped layers of VGGnet by tiling on a 8*8 2D systolic array designed in Verilog. Performed optimizations like Quantization and
Pruning to implement clock gating and reduce dynamic power</li>
                        </td>
                    </tr>  
                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/BITSlogo.png' width="130">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle><big>Fault Tolerant Routing for Network-on-Chips</papertitle></big>
                            <br>
                            <p><em>C | Jan. 2018 - May. 2018  <a href="#" target="_blank">[report]</a></em></p>
                            <li>Devised and modelled static scheduling algorithm to support packet routing on a Mesh-of-Tree Topology based NoC under router
faults ensuring scalability in topology size.</li>
                        </td>
                    </tr> 
                    <tr>
                        <td style="padding:10px;width:25%;vertical-align:middle">
                            <div class="one">
                                <img src='images/BITSlogo.png' width="130">
                            </div>
                        </td>
                        <td style="padding:10px;width:75%;vertical-align:top">
                            <papertitle><big>5 Stage pipelined processor</papertitle></big>
                            <br>
                            <p><em>Verilog, Vivado | Jan. 2017 - May. 2017  <a href="#" target="_blank">[report]</a></em></p>
                            <li>Designed a 5 stage pipelined processor in verilog based on limited MIPS ISA that handles Forwarding and Stalling for Control and Data Hazards.</li>
                        </td>
                    </tr>        
                </tbody></table>
                </div>
                <hr class="soft">

            </td>
        </tr>

        <tr>
            <td>
                <p>This template is a modification to Jon Barron's <a href="https://jonbarron.info/" target="_blank">website</a>. Find the source code to my website <a href="https://github.com/rajasvi/rajasvi.github.io" target="_blank">here</a>.</p>
            </td>
        </tr>
        <tr>
            <td>
                <p></p>
            </td>
        </tr>
    </table>

</body>

</html>
