
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//networkctl_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004038b8 <.init>:
  4038b8:	stp	x29, x30, [sp, #-16]!
  4038bc:	mov	x29, sp
  4038c0:	bl	4043a0 <clock_supported@plt+0x60>
  4038c4:	ldp	x29, x30, [sp], #16
  4038c8:	ret

Disassembly of section .plt:

00000000004038d0 <__libc_start_main@plt-0x20>:
  4038d0:	stp	x16, x30, [sp, #-16]!
  4038d4:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4038d8:	ldr	x17, [x16, #2760]
  4038dc:	add	x16, x16, #0xac8
  4038e0:	br	x17
  4038e4:	nop
  4038e8:	nop
  4038ec:	nop

00000000004038f0 <__libc_start_main@plt>:
  4038f0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4038f4:	ldr	x17, [x16, #2768]
  4038f8:	add	x16, x16, #0xad0
  4038fc:	br	x17

0000000000403900 <abort@plt>:
  403900:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403904:	ldr	x17, [x16, #2776]
  403908:	add	x16, x16, #0xad8
  40390c:	br	x17

0000000000403910 <__gmon_start__@plt>:
  403910:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403914:	ldr	x17, [x16, #2784]
  403918:	add	x16, x16, #0xae0
  40391c:	br	x17

0000000000403920 <log_show_color@plt>:
  403920:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403924:	ldr	x17, [x16, #2792]
  403928:	add	x16, x16, #0xae8
  40392c:	br	x17

0000000000403930 <log_parse_environment_realm@plt>:
  403930:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403934:	ldr	x17, [x16, #2800]
  403938:	add	x16, x16, #0xaf0
  40393c:	br	x17

0000000000403940 <log_open@plt>:
  403940:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403944:	ldr	x17, [x16, #2808]
  403948:	add	x16, x16, #0xaf8
  40394c:	br	x17

0000000000403950 <getopt_long@plt>:
  403950:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403954:	ldr	x17, [x16, #2816]
  403958:	add	x16, x16, #0xb00
  40395c:	br	x17

0000000000403960 <version@plt>:
  403960:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403964:	ldr	x17, [x16, #2824]
  403968:	add	x16, x16, #0xb08
  40396c:	br	x17

0000000000403970 <terminal_urlify_man@plt>:
  403970:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403974:	ldr	x17, [x16, #2832]
  403978:	add	x16, x16, #0xb10
  40397c:	br	x17

0000000000403980 <colors_enabled@plt>:
  403980:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403984:	ldr	x17, [x16, #2840]
  403988:	add	x16, x16, #0xb18
  40398c:	br	x17

0000000000403990 <printf@plt>:
  403990:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403994:	ldr	x17, [x16, #2848]
  403998:	add	x16, x16, #0xb20
  40399c:	br	x17

00000000004039a0 <log_oom_internal@plt>:
  4039a0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4039a4:	ldr	x17, [x16, #2856]
  4039a8:	add	x16, x16, #0xb28
  4039ac:	br	x17

00000000004039b0 <free@plt>:
  4039b0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4039b4:	ldr	x17, [x16, #2864]
  4039b8:	add	x16, x16, #0xb30
  4039bc:	br	x17

00000000004039c0 <access@plt>:
  4039c0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4039c4:	ldr	x17, [x16, #2872]
  4039c8:	add	x16, x16, #0xb38
  4039cc:	br	x17

00000000004039d0 <dispatch_verb@plt>:
  4039d0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4039d4:	ldr	x17, [x16, #2880]
  4039d8:	add	x16, x16, #0xb40
  4039dc:	br	x17

00000000004039e0 <ask_password_agent_close@plt>:
  4039e0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4039e4:	ldr	x17, [x16, #2888]
  4039e8:	add	x16, x16, #0xb48
  4039ec:	br	x17

00000000004039f0 <polkit_agent_close@plt>:
  4039f0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4039f4:	ldr	x17, [x16, #2896]
  4039f8:	add	x16, x16, #0xb50
  4039fc:	br	x17

0000000000403a00 <pager_close@plt>:
  403a00:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403a04:	ldr	x17, [x16, #2904]
  403a08:	add	x16, x16, #0xb58
  403a0c:	br	x17

0000000000403a10 <mac_selinux_finish@plt>:
  403a10:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403a14:	ldr	x17, [x16, #2912]
  403a18:	add	x16, x16, #0xb60
  403a1c:	br	x17

0000000000403a20 <fwrite@plt>:
  403a20:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403a24:	ldr	x17, [x16, #2920]
  403a28:	add	x16, x16, #0xb68
  403a2c:	br	x17

0000000000403a30 <log_assert_failed_realm@plt>:
  403a30:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403a34:	ldr	x17, [x16, #2928]
  403a38:	add	x16, x16, #0xb70
  403a3c:	br	x17

0000000000403a40 <log_assert_failed_unreachable_realm@plt>:
  403a40:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403a44:	ldr	x17, [x16, #2936]
  403a48:	add	x16, x16, #0xb78
  403a4c:	br	x17

0000000000403a50 <sd_netlink_open@plt>:
  403a50:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403a54:	ldr	x17, [x16, #2944]
  403a58:	add	x16, x16, #0xb80
  403a5c:	br	x17

0000000000403a60 <pager_open@plt>:
  403a60:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403a64:	ldr	x17, [x16, #2952]
  403a68:	add	x16, x16, #0xb88
  403a6c:	br	x17

0000000000403a70 <table_new_internal@plt>:
  403a70:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403a74:	ldr	x17, [x16, #2960]
  403a78:	add	x16, x16, #0xb90
  403a7c:	br	x17

0000000000403a80 <table_set_header@plt>:
  403a80:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403a84:	ldr	x17, [x16, #2968]
  403a88:	add	x16, x16, #0xb98
  403a8c:	br	x17

0000000000403a90 <table_get_cell@plt>:
  403a90:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403a94:	ldr	x17, [x16, #2976]
  403a98:	add	x16, x16, #0xba0
  403a9c:	br	x17

0000000000403aa0 <table_set_minimum_width@plt>:
  403aa0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403aa4:	ldr	x17, [x16, #2984]
  403aa8:	add	x16, x16, #0xba8
  403aac:	br	x17

0000000000403ab0 <table_set_weight@plt>:
  403ab0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ab4:	ldr	x17, [x16, #2992]
  403ab8:	add	x16, x16, #0xbb0
  403abc:	br	x17

0000000000403ac0 <table_set_ellipsize_percent@plt>:
  403ac0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ac4:	ldr	x17, [x16, #3000]
  403ac8:	add	x16, x16, #0xbb8
  403acc:	br	x17

0000000000403ad0 <table_set_align_percent@plt>:
  403ad0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ad4:	ldr	x17, [x16, #3008]
  403ad8:	add	x16, x16, #0xbc0
  403adc:	br	x17

0000000000403ae0 <sd_network_link_get_operational_state@plt>:
  403ae0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ae4:	ldr	x17, [x16, #3016]
  403ae8:	add	x16, x16, #0xbc8
  403aec:	br	x17

0000000000403af0 <sd_network_link_get_setup_state@plt>:
  403af0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403af4:	ldr	x17, [x16, #3024]
  403af8:	add	x16, x16, #0xbd0
  403afc:	br	x17

0000000000403b00 <strdup@plt>:
  403b00:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403b04:	ldr	x17, [x16, #3032]
  403b08:	add	x16, x16, #0xbd8
  403b0c:	br	x17

0000000000403b10 <sd_device_get_devtype@plt>:
  403b10:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403b14:	ldr	x17, [x16, #3040]
  403b18:	add	x16, x16, #0xbe0
  403b1c:	br	x17

0000000000403b20 <arphrd_to_name@plt>:
  403b20:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403b24:	ldr	x17, [x16, #3048]
  403b28:	add	x16, x16, #0xbe8
  403b2c:	br	x17

0000000000403b30 <ascii_strlower@plt>:
  403b30:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403b34:	ldr	x17, [x16, #3056]
  403b38:	add	x16, x16, #0xbf0
  403b3c:	br	x17

0000000000403b40 <table_add_many_internal@plt>:
  403b40:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403b44:	ldr	x17, [x16, #3064]
  403b48:	add	x16, x16, #0xbf8
  403b4c:	br	x17

0000000000403b50 <table_print@plt>:
  403b50:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403b54:	ldr	x17, [x16, #3072]
  403b58:	add	x16, x16, #0xc00
  403b5c:	br	x17

0000000000403b60 <log_get_max_level_realm@plt>:
  403b60:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403b64:	ldr	x17, [x16, #3080]
  403b68:	add	x16, x16, #0xc08
  403b6c:	br	x17

0000000000403b70 <log_internal_realm@plt>:
  403b70:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403b74:	ldr	x17, [x16, #3088]
  403b78:	add	x16, x16, #0xc10
  403b7c:	br	x17

0000000000403b80 <table_unref@plt>:
  403b80:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403b84:	ldr	x17, [x16, #3096]
  403b88:	add	x16, x16, #0xc18
  403b8c:	br	x17

0000000000403b90 <sd_device_unref@plt>:
  403b90:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403b94:	ldr	x17, [x16, #3104]
  403b98:	add	x16, x16, #0xc20
  403b9c:	br	x17

0000000000403ba0 <sd_netlink_unref@plt>:
  403ba0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ba4:	ldr	x17, [x16, #3112]
  403ba8:	add	x16, x16, #0xc28
  403bac:	br	x17

0000000000403bb0 <sd_bus_open_system@plt>:
  403bb0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403bb4:	ldr	x17, [x16, #3120]
  403bb8:	add	x16, x16, #0xc30
  403bbc:	br	x17

0000000000403bc0 <sd_hwdb_new@plt>:
  403bc0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403bc4:	ldr	x17, [x16, #3128]
  403bc8:	add	x16, x16, #0xc38
  403bcc:	br	x17

0000000000403bd0 <sd_network_get_operational_state@plt>:
  403bd0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403bd4:	ldr	x17, [x16, #3136]
  403bd8:	add	x16, x16, #0xc40
  403bdc:	br	x17

0000000000403be0 <special_glyph@plt>:
  403be0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403be4:	ldr	x17, [x16, #3144]
  403be8:	add	x16, x16, #0xc48
  403bec:	br	x17

0000000000403bf0 <sd_network_get_dns@plt>:
  403bf0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403bf4:	ldr	x17, [x16, #3152]
  403bf8:	add	x16, x16, #0xc50
  403bfc:	br	x17

0000000000403c00 <sd_network_get_search_domains@plt>:
  403c00:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403c04:	ldr	x17, [x16, #3160]
  403c08:	add	x16, x16, #0xc58
  403c0c:	br	x17

0000000000403c10 <sd_network_get_route_domains@plt>:
  403c10:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403c14:	ldr	x17, [x16, #3168]
  403c18:	add	x16, x16, #0xc60
  403c1c:	br	x17

0000000000403c20 <sd_network_get_ntp@plt>:
  403c20:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403c24:	ldr	x17, [x16, #3176]
  403c28:	add	x16, x16, #0xc68
  403c2c:	br	x17

0000000000403c30 <strv_free@plt>:
  403c30:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403c34:	ldr	x17, [x16, #3184]
  403c38:	add	x16, x16, #0xc70
  403c3c:	br	x17

0000000000403c40 <fputc@plt>:
  403c40:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403c44:	ldr	x17, [x16, #3192]
  403c48:	add	x16, x16, #0xc78
  403c4c:	br	x17

0000000000403c50 <sd_network_link_get_dns@plt>:
  403c50:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403c54:	ldr	x17, [x16, #3200]
  403c58:	add	x16, x16, #0xc80
  403c5c:	br	x17

0000000000403c60 <sd_network_link_get_search_domains@plt>:
  403c60:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403c64:	ldr	x17, [x16, #3208]
  403c68:	add	x16, x16, #0xc88
  403c6c:	br	x17

0000000000403c70 <sd_network_link_get_route_domains@plt>:
  403c70:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403c74:	ldr	x17, [x16, #3216]
  403c78:	add	x16, x16, #0xc90
  403c7c:	br	x17

0000000000403c80 <sd_network_link_get_ntp@plt>:
  403c80:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403c84:	ldr	x17, [x16, #3224]
  403c88:	add	x16, x16, #0xc98
  403c8c:	br	x17

0000000000403c90 <sd_device_get_property_value@plt>:
  403c90:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403c94:	ldr	x17, [x16, #3232]
  403c98:	add	x16, x16, #0xca0
  403c9c:	br	x17

0000000000403ca0 <sd_network_link_get_network_file@plt>:
  403ca0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ca4:	ldr	x17, [x16, #3240]
  403ca8:	add	x16, x16, #0xca8
  403cac:	br	x17

0000000000403cb0 <sd_network_link_get_carrier_bound_to@plt>:
  403cb0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403cb4:	ldr	x17, [x16, #3248]
  403cb8:	add	x16, x16, #0xcb0
  403cbc:	br	x17

0000000000403cc0 <sd_network_link_get_carrier_bound_by@plt>:
  403cc0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403cc4:	ldr	x17, [x16, #3256]
  403cc8:	add	x16, x16, #0xcb8
  403ccc:	br	x17

0000000000403cd0 <table_add_cell_stringf@plt>:
  403cd0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403cd4:	ldr	x17, [x16, #3264]
  403cd8:	add	x16, x16, #0xcc0
  403cdc:	br	x17

0000000000403ce0 <ether_addr_to_string@plt>:
  403ce0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ce4:	ldr	x17, [x16, #3272]
  403ce8:	add	x16, x16, #0xcc8
  403cec:	br	x17

0000000000403cf0 <snprintf@plt>:
  403cf0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403cf4:	ldr	x17, [x16, #3280]
  403cf8:	add	x16, x16, #0xcd0
  403cfc:	br	x17

0000000000403d00 <strcmp_ptr@plt>:
  403d00:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403d04:	ldr	x17, [x16, #3288]
  403d08:	add	x16, x16, #0xcd8
  403d0c:	br	x17

0000000000403d10 <jiffies_to_usec@plt>:
  403d10:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403d14:	ldr	x17, [x16, #3296]
  403d18:	add	x16, x16, #0xce0
  403d1c:	br	x17

0000000000403d20 <cescape@plt>:
  403d20:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403d24:	ldr	x17, [x16, #3304]
  403d28:	add	x16, x16, #0xce8
  403d2c:	br	x17

0000000000403d30 <format_bytes_full@plt>:
  403d30:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403d34:	ldr	x17, [x16, #3312]
  403d38:	add	x16, x16, #0xcf0
  403d3c:	br	x17

0000000000403d40 <sd_network_link_get_timezone@plt>:
  403d40:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403d44:	ldr	x17, [x16, #3320]
  403d48:	add	x16, x16, #0xcf8
  403d4c:	br	x17

0000000000403d50 <asprintf@plt>:
  403d50:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403d54:	ldr	x17, [x16, #3328]
  403d58:	add	x16, x16, #0xd00
  403d5c:	br	x17

0000000000403d60 <fopen64@plt>:
  403d60:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403d64:	ldr	x17, [x16, #3336]
  403d68:	add	x16, x16, #0xd08
  403d6c:	br	x17

0000000000403d70 <duplex_to_string@plt>:
  403d70:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403d74:	ldr	x17, [x16, #3344]
  403d78:	add	x16, x16, #0xd10
  403d7c:	br	x17

0000000000403d80 <port_to_string@plt>:
  403d80:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403d84:	ldr	x17, [x16, #3352]
  403d88:	add	x16, x16, #0xd18
  403d8c:	br	x17

0000000000403d90 <__errno_location@plt>:
  403d90:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403d94:	ldr	x17, [x16, #3360]
  403d98:	add	x16, x16, #0xd20
  403d9c:	br	x17

0000000000403da0 <safe_fclose@plt>:
  403da0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403da4:	ldr	x17, [x16, #3368]
  403da8:	add	x16, x16, #0xd28
  403dac:	br	x17

0000000000403db0 <table_add_cell_full@plt>:
  403db0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403db4:	ldr	x17, [x16, #3376]
  403db8:	add	x16, x16, #0xd30
  403dbc:	br	x17

0000000000403dc0 <sd_hwdb_unref@plt>:
  403dc0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403dc4:	ldr	x17, [x16, #3384]
  403dc8:	add	x16, x16, #0xd38
  403dcc:	br	x17

0000000000403dd0 <sd_bus_flush_close_unref@plt>:
  403dd0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403dd4:	ldr	x17, [x16, #3392]
  403dd8:	add	x16, x16, #0xd40
  403ddc:	br	x17

0000000000403de0 <strlen@plt>:
  403de0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403de4:	ldr	x17, [x16, #3400]
  403de8:	add	x16, x16, #0xd48
  403dec:	br	x17

0000000000403df0 <ellipsize_mem@plt>:
  403df0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403df4:	ldr	x17, [x16, #3408]
  403df8:	add	x16, x16, #0xd50
  403dfc:	br	x17

0000000000403e00 <malloc@plt>:
  403e00:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403e04:	ldr	x17, [x16, #3416]
  403e08:	add	x16, x16, #0xd58
  403e0c:	br	x17

0000000000403e10 <columns@plt>:
  403e10:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403e14:	ldr	x17, [x16, #3424]
  403e18:	add	x16, x16, #0xd60
  403e1c:	br	x17

0000000000403e20 <puts@plt>:
  403e20:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403e24:	ldr	x17, [x16, #3432]
  403e28:	add	x16, x16, #0xd68
  403e2c:	br	x17

0000000000403e30 <putchar@plt>:
  403e30:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403e34:	ldr	x17, [x16, #3440]
  403e38:	add	x16, x16, #0xd70
  403e3c:	br	x17

0000000000403e40 <sd_rtnl_message_new_addrlabel@plt>:
  403e40:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403e44:	ldr	x17, [x16, #3448]
  403e48:	add	x16, x16, #0xd78
  403e4c:	br	x17

0000000000403e50 <sd_netlink_message_request_dump@plt>:
  403e50:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403e54:	ldr	x17, [x16, #3456]
  403e58:	add	x16, x16, #0xd80
  403e5c:	br	x17

0000000000403e60 <sd_netlink_call@plt>:
  403e60:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403e64:	ldr	x17, [x16, #3464]
  403e68:	add	x16, x16, #0xd88
  403e6c:	br	x17

0000000000403e70 <table_set_sort@plt>:
  403e70:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403e74:	ldr	x17, [x16, #3472]
  403e78:	add	x16, x16, #0xd90
  403e7c:	br	x17

0000000000403e80 <sd_netlink_message_next@plt>:
  403e80:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403e84:	ldr	x17, [x16, #3480]
  403e88:	add	x16, x16, #0xd98
  403e8c:	br	x17

0000000000403e90 <sd_netlink_message_get_errno@plt>:
  403e90:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403e94:	ldr	x17, [x16, #3488]
  403e98:	add	x16, x16, #0xda0
  403e9c:	br	x17

0000000000403ea0 <sd_netlink_message_read_u32@plt>:
  403ea0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ea4:	ldr	x17, [x16, #3496]
  403ea8:	add	x16, x16, #0xda8
  403eac:	br	x17

0000000000403eb0 <sd_netlink_message_read_in6_addr@plt>:
  403eb0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403eb4:	ldr	x17, [x16, #3504]
  403eb8:	add	x16, x16, #0xdb0
  403ebc:	br	x17

0000000000403ec0 <in_addr_to_string@plt>:
  403ec0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ec4:	ldr	x17, [x16, #3512]
  403ec8:	add	x16, x16, #0xdb8
  403ecc:	br	x17

0000000000403ed0 <sd_rtnl_message_addrlabel_get_prefixlen@plt>:
  403ed0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ed4:	ldr	x17, [x16, #3520]
  403ed8:	add	x16, x16, #0xdc0
  403edc:	br	x17

0000000000403ee0 <sd_netlink_message_unref@plt>:
  403ee0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ee4:	ldr	x17, [x16, #3528]
  403ee8:	add	x16, x16, #0xdc8
  403eec:	br	x17

0000000000403ef0 <internal_set_new@plt>:
  403ef0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ef4:	ldr	x17, [x16, #3536]
  403ef8:	add	x16, x16, #0xdd0
  403efc:	br	x17

0000000000403f00 <parse_ifindex_or_ifname@plt>:
  403f00:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403f04:	ldr	x17, [x16, #3544]
  403f08:	add	x16, x16, #0xdd8
  403f0c:	br	x17

0000000000403f10 <set_put@plt>:
  403f10:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403f14:	ldr	x17, [x16, #3552]
  403f18:	add	x16, x16, #0xde0
  403f1c:	br	x17

0000000000403f20 <set_iterate@plt>:
  403f20:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403f24:	ldr	x17, [x16, #3560]
  403f28:	add	x16, x16, #0xde8
  403f2c:	br	x17

0000000000403f30 <sd_rtnl_message_new_link@plt>:
  403f30:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403f34:	ldr	x17, [x16, #3568]
  403f38:	add	x16, x16, #0xdf0
  403f3c:	br	x17

0000000000403f40 <rtnl_log_create_error@plt>:
  403f40:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403f44:	ldr	x17, [x16, #3576]
  403f48:	add	x16, x16, #0xdf8
  403f4c:	br	x17

0000000000403f50 <format_ifname_full@plt>:
  403f50:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403f54:	ldr	x17, [x16, #3584]
  403f58:	add	x16, x16, #0xe00
  403f5c:	br	x17

0000000000403f60 <internal_hashmap_free@plt>:
  403f60:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403f64:	ldr	x17, [x16, #3592]
  403f68:	add	x16, x16, #0xe08
  403f6c:	br	x17

0000000000403f70 <sd_bus_error_free@plt>:
  403f70:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403f74:	ldr	x17, [x16, #3600]
  403f78:	add	x16, x16, #0xe10
  403f7c:	br	x17

0000000000403f80 <sd_bus_call_method@plt>:
  403f80:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403f84:	ldr	x17, [x16, #3608]
  403f88:	add	x16, x16, #0xe18
  403f8c:	br	x17

0000000000403f90 <bus_error_message@plt>:
  403f90:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403f94:	ldr	x17, [x16, #3616]
  403f98:	add	x16, x16, #0xe20
  403f9c:	br	x17

0000000000403fa0 <greedy_realloc0@plt>:
  403fa0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403fa4:	ldr	x17, [x16, #3624]
  403fa8:	add	x16, x16, #0xe28
  403fac:	br	x17

0000000000403fb0 <sd_netlink_message_get_type@plt>:
  403fb0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403fb4:	ldr	x17, [x16, #3632]
  403fb8:	add	x16, x16, #0xe30
  403fbc:	br	x17

0000000000403fc0 <sd_rtnl_message_link_get_ifindex@plt>:
  403fc0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403fc4:	ldr	x17, [x16, #3640]
  403fc8:	add	x16, x16, #0xe38
  403fcc:	br	x17

0000000000403fd0 <sd_netlink_message_read_string@plt>:
  403fd0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403fd4:	ldr	x17, [x16, #3648]
  403fd8:	add	x16, x16, #0xe40
  403fdc:	br	x17

0000000000403fe0 <strv_fnmatch@plt>:
  403fe0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403fe4:	ldr	x17, [x16, #3656]
  403fe8:	add	x16, x16, #0xe48
  403fec:	br	x17

0000000000403ff0 <sd_rtnl_message_link_get_type@plt>:
  403ff0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  403ff4:	ldr	x17, [x16, #3664]
  403ff8:	add	x16, x16, #0xe50
  403ffc:	br	x17

0000000000404000 <strscpy@plt>:
  404000:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404004:	ldr	x17, [x16, #3672]
  404008:	add	x16, x16, #0xe58
  40400c:	br	x17

0000000000404010 <sd_netlink_message_read_ether_addr@plt>:
  404010:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404014:	ldr	x17, [x16, #3680]
  404018:	add	x16, x16, #0xe60
  40401c:	br	x17

0000000000404020 <sd_device_new_from_device_id@plt>:
  404020:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404024:	ldr	x17, [x16, #3688]
  404028:	add	x16, x16, #0xe68
  40402c:	br	x17

0000000000404030 <ethtool_get_link_info@plt>:
  404030:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404034:	ldr	x17, [x16, #3696]
  404038:	add	x16, x16, #0xe70
  40403c:	br	x17

0000000000404040 <sd_genl_socket_open@plt>:
  404040:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404044:	ldr	x17, [x16, #3704]
  404048:	add	x16, x16, #0xe78
  40404c:	br	x17

0000000000404050 <sd_netlink_inc_rcvbuf@plt>:
  404050:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404054:	ldr	x17, [x16, #3712]
  404058:	add	x16, x16, #0xe80
  40405c:	br	x17

0000000000404060 <wifi_get_interface@plt>:
  404060:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404064:	ldr	x17, [x16, #3720]
  404068:	add	x16, x16, #0xe88
  40406c:	br	x17

0000000000404070 <wifi_get_station@plt>:
  404070:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404074:	ldr	x17, [x16, #3728]
  404078:	add	x16, x16, #0xe90
  40407c:	br	x17

0000000000404080 <sd_netlink_message_read@plt>:
  404080:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404084:	ldr	x17, [x16, #3736]
  404088:	add	x16, x16, #0xe98
  40408c:	br	x17

0000000000404090 <sd_netlink_message_enter_container@plt>:
  404090:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404094:	ldr	x17, [x16, #3744]
  404098:	add	x16, x16, #0xea0
  40409c:	br	x17

00000000004040a0 <strcmp@plt>:
  4040a0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4040a4:	ldr	x17, [x16, #3752]
  4040a8:	add	x16, x16, #0xea8
  4040ac:	br	x17

00000000004040b0 <sd_netlink_message_read_in_addr@plt>:
  4040b0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4040b4:	ldr	x17, [x16, #3760]
  4040b8:	add	x16, x16, #0xeb0
  4040bc:	br	x17

00000000004040c0 <sd_netlink_message_read_u16@plt>:
  4040c0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4040c4:	ldr	x17, [x16, #3768]
  4040c8:	add	x16, x16, #0xeb8
  4040cc:	br	x17

00000000004040d0 <sd_netlink_message_read_u8@plt>:
  4040d0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4040d4:	ldr	x17, [x16, #3776]
  4040d8:	add	x16, x16, #0xec0
  4040dc:	br	x17

00000000004040e0 <strncpy@plt>:
  4040e0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4040e4:	ldr	x17, [x16, #3784]
  4040e8:	add	x16, x16, #0xec8
  4040ec:	br	x17

00000000004040f0 <sd_netlink_message_exit_container@plt>:
  4040f0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4040f4:	ldr	x17, [x16, #3792]
  4040f8:	add	x16, x16, #0xed0
  4040fc:	br	x17

0000000000404100 <safe_close@plt>:
  404100:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404104:	ldr	x17, [x16, #3800]
  404108:	add	x16, x16, #0xed8
  40410c:	br	x17

0000000000404110 <qsort@plt>:
  404110:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404114:	ldr	x17, [x16, #3808]
  404118:	add	x16, x16, #0xee0
  40411c:	br	x17

0000000000404120 <sd_bus_path_encode@plt>:
  404120:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404124:	ldr	x17, [x16, #3816]
  404128:	add	x16, x16, #0xee8
  40412c:	br	x17

0000000000404130 <sd_bus_message_enter_container@plt>:
  404130:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404134:	ldr	x17, [x16, #3824]
  404138:	add	x16, x16, #0xef0
  40413c:	br	x17

0000000000404140 <sd_bus_message_read@plt>:
  404140:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404144:	ldr	x17, [x16, #3832]
  404148:	add	x16, x16, #0xef8
  40414c:	br	x17

0000000000404150 <sd_bus_message_exit_container@plt>:
  404150:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404154:	ldr	x17, [x16, #3840]
  404158:	add	x16, x16, #0xf00
  40415c:	br	x17

0000000000404160 <sd_bus_error_has_name@plt>:
  404160:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404164:	ldr	x17, [x16, #3848]
  404168:	add	x16, x16, #0xf08
  40416c:	br	x17

0000000000404170 <sd_bus_message_unref@plt>:
  404170:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404174:	ldr	x17, [x16, #3856]
  404178:	add	x16, x16, #0xf10
  40417c:	br	x17

0000000000404180 <strv_find@plt>:
  404180:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404184:	ldr	x17, [x16, #3864]
  404188:	add	x16, x16, #0xf18
  40418c:	br	x17

0000000000404190 <local_addresses@plt>:
  404190:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404194:	ldr	x17, [x16, #3872]
  404198:	add	x16, x16, #0xf20
  40419c:	br	x17

00000000004041a0 <sd_network_link_get_dhcp4_address@plt>:
  4041a0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4041a4:	ldr	x17, [x16, #3880]
  4041a8:	add	x16, x16, #0xf28
  4041ac:	br	x17

00000000004041b0 <strjoin_real@plt>:
  4041b0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4041b4:	ldr	x17, [x16, #3888]
  4041b8:	add	x16, x16, #0xf30
  4041bc:	br	x17

00000000004041c0 <local_gateways@plt>:
  4041c0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4041c4:	ldr	x17, [x16, #3896]
  4041c8:	add	x16, x16, #0xf38
  4041cc:	br	x17

00000000004041d0 <sd_rtnl_message_new_neigh@plt>:
  4041d0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4041d4:	ldr	x17, [x16, #3904]
  4041d8:	add	x16, x16, #0xf40
  4041dc:	br	x17

00000000004041e0 <sd_rtnl_message_neigh_get_family@plt>:
  4041e0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4041e4:	ldr	x17, [x16, #3912]
  4041e8:	add	x16, x16, #0xf48
  4041ec:	br	x17

00000000004041f0 <sd_rtnl_message_neigh_get_ifindex@plt>:
  4041f0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4041f4:	ldr	x17, [x16, #3920]
  4041f8:	add	x16, x16, #0xf50
  4041fc:	br	x17

0000000000404200 <in_addr_equal@plt>:
  404200:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404204:	ldr	x17, [x16, #3928]
  404208:	add	x16, x16, #0xf58
  40420c:	br	x17

0000000000404210 <sd_hwdb_get@plt>:
  404210:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404214:	ldr	x17, [x16, #3936]
  404218:	add	x16, x16, #0xf60
  40421c:	br	x17

0000000000404220 <fread@plt>:
  404220:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404224:	ldr	x17, [x16, #3944]
  404228:	add	x16, x16, #0xf68
  40422c:	br	x17

0000000000404230 <feof@plt>:
  404230:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404234:	ldr	x17, [x16, #3952]
  404238:	add	x16, x16, #0xf70
  40423c:	br	x17

0000000000404240 <memcmp@plt>:
  404240:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404244:	ldr	x17, [x16, #3960]
  404248:	add	x16, x16, #0xf78
  40424c:	br	x17

0000000000404250 <siphash24_compress@plt>:
  404250:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404254:	ldr	x17, [x16, #3968]
  404258:	add	x16, x16, #0xf80
  40425c:	br	x17

0000000000404260 <internal_hashmap_remove_value@plt>:
  404260:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404264:	ldr	x17, [x16, #3976]
  404268:	add	x16, x16, #0xf88
  40426c:	br	x17

0000000000404270 <prioq_remove@plt>:
  404270:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404274:	ldr	x17, [x16, #3984]
  404278:	add	x16, x16, #0xf90
  40427c:	br	x17

0000000000404280 <calloc@plt>:
  404280:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404284:	ldr	x17, [x16, #3992]
  404288:	add	x16, x16, #0xf98
  40428c:	br	x17

0000000000404290 <memdup@plt>:
  404290:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404294:	ldr	x17, [x16, #4000]
  404298:	add	x16, x16, #0xfa0
  40429c:	br	x17

00000000004042a0 <memchr@plt>:
  4042a0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4042a4:	ldr	x17, [x16, #4008]
  4042a8:	add	x16, x16, #0xfa8
  4042ac:	br	x17

00000000004042b0 <cescape_length@plt>:
  4042b0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4042b4:	ldr	x17, [x16, #4016]
  4042b8:	add	x16, x16, #0xfb0
  4042bc:	br	x17

00000000004042c0 <clock_boottime_or_monotonic@plt>:
  4042c0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4042c4:	ldr	x17, [x16, #4024]
  4042c8:	add	x16, x16, #0xfb8
  4042cc:	br	x17

00000000004042d0 <triple_timestamp_by_clock@plt>:
  4042d0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4042d4:	ldr	x17, [x16, #4032]
  4042d8:	add	x16, x16, #0xfc0
  4042dc:	br	x17

00000000004042e0 <now@plt>:
  4042e0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4042e4:	ldr	x17, [x16, #4040]
  4042e8:	add	x16, x16, #0xfc8
  4042ec:	br	x17

00000000004042f0 <prioq_reshuffle@plt>:
  4042f0:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  4042f4:	ldr	x17, [x16, #4048]
  4042f8:	add	x16, x16, #0xfd0
  4042fc:	br	x17

0000000000404300 <bcmp@plt>:
  404300:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404304:	ldr	x17, [x16, #4056]
  404308:	add	x16, x16, #0xfd8
  40430c:	br	x17

0000000000404310 <log_assert_failed_return_realm@plt>:
  404310:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404314:	ldr	x17, [x16, #4064]
  404318:	add	x16, x16, #0xfe0
  40431c:	br	x17

0000000000404320 <hexmem@plt>:
  404320:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404324:	ldr	x17, [x16, #4072]
  404328:	add	x16, x16, #0xfe8
  40432c:	br	x17

0000000000404330 <memcpy@plt>:
  404330:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404334:	ldr	x17, [x16, #4080]
  404338:	add	x16, x16, #0xff0
  40433c:	br	x17

0000000000404340 <clock_supported@plt>:
  404340:	adrp	x16, 41f000 <clock_supported@plt+0x1acc0>
  404344:	ldr	x17, [x16, #4088]
  404348:	add	x16, x16, #0xff8
  40434c:	br	x17

Disassembly of section .text:

0000000000404350 <.text>:
  404350:	mov	x29, #0x0                   	// #0
  404354:	mov	x30, #0x0                   	// #0
  404358:	mov	x5, x0
  40435c:	ldr	x1, [sp]
  404360:	add	x2, sp, #0x8
  404364:	mov	x6, sp
  404368:	movz	x0, #0x0, lsl #48
  40436c:	movk	x0, #0x0, lsl #32
  404370:	movk	x0, #0x40, lsl #16
  404374:	movk	x0, #0x445c
  404378:	movz	x3, #0x0, lsl #48
  40437c:	movk	x3, #0x0, lsl #32
  404380:	movk	x3, #0x40, lsl #16
  404384:	movk	x3, #0xb798
  404388:	movz	x4, #0x0, lsl #48
  40438c:	movk	x4, #0x0, lsl #32
  404390:	movk	x4, #0x40, lsl #16
  404394:	movk	x4, #0xb818
  404398:	bl	4038f0 <__libc_start_main@plt>
  40439c:	bl	403900 <abort@plt>
  4043a0:	adrp	x0, 41f000 <clock_supported@plt+0x1acc0>
  4043a4:	ldr	x0, [x0, #2720]
  4043a8:	cbz	x0, 4043b0 <clock_supported@plt+0x70>
  4043ac:	b	403910 <__gmon_start__@plt>
  4043b0:	ret
  4043b4:	udf	#0
  4043b8:	adrp	x0, 420000 <__bss_start@@Base>
  4043bc:	add	x0, x0, #0x0
  4043c0:	adrp	x1, 420000 <__bss_start@@Base>
  4043c4:	add	x1, x1, #0x0
  4043c8:	cmp	x1, x0
  4043cc:	b.eq	4043e4 <clock_supported@plt+0xa4>  // b.none
  4043d0:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  4043d4:	ldr	x1, [x1, #2096]
  4043d8:	cbz	x1, 4043e4 <clock_supported@plt+0xa4>
  4043dc:	mov	x16, x1
  4043e0:	br	x16
  4043e4:	ret
  4043e8:	adrp	x0, 420000 <__bss_start@@Base>
  4043ec:	add	x0, x0, #0x0
  4043f0:	adrp	x1, 420000 <__bss_start@@Base>
  4043f4:	add	x1, x1, #0x0
  4043f8:	sub	x1, x1, x0
  4043fc:	lsr	x2, x1, #63
  404400:	add	x1, x2, x1, asr #3
  404404:	cmp	xzr, x1, asr #1
  404408:	asr	x1, x1, #1
  40440c:	b.eq	404424 <clock_supported@plt+0xe4>  // b.none
  404410:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  404414:	ldr	x2, [x2, #2104]
  404418:	cbz	x2, 404424 <clock_supported@plt+0xe4>
  40441c:	mov	x16, x2
  404420:	br	x16
  404424:	ret
  404428:	stp	x29, x30, [sp, #-32]!
  40442c:	mov	x29, sp
  404430:	str	x19, [sp, #16]
  404434:	adrp	x19, 420000 <__bss_start@@Base>
  404438:	ldrb	w0, [x19]
  40443c:	cbnz	w0, 40444c <clock_supported@plt+0x10c>
  404440:	bl	4043b8 <clock_supported@plt+0x78>
  404444:	mov	w0, #0x1                   	// #1
  404448:	strb	w0, [x19]
  40444c:	ldr	x19, [sp, #16]
  404450:	ldp	x29, x30, [sp], #32
  404454:	ret
  404458:	b	4043e8 <clock_supported@plt+0xa8>
  40445c:	stp	x29, x30, [sp, #-96]!
  404460:	adrp	x8, 420000 <__bss_start@@Base>
  404464:	stp	x20, x19, [sp, #80]
  404468:	mov	w20, w0
  40446c:	adrp	x9, 420000 <__bss_start@@Base>
  404470:	str	w0, [x8, #16]
  404474:	mov	w0, #0x1                   	// #1
  404478:	str	x27, [sp, #16]
  40447c:	stp	x26, x25, [sp, #32]
  404480:	stp	x24, x23, [sp, #48]
  404484:	stp	x22, x21, [sp, #64]
  404488:	mov	x29, sp
  40448c:	mov	x19, x1
  404490:	str	x1, [x9, #24]
  404494:	bl	403920 <log_show_color@plt>
  404498:	mov	w0, wzr
  40449c:	bl	403930 <log_parse_environment_realm@plt>
  4044a0:	bl	403940 <log_open@plt>
  4044a4:	tbnz	w20, #31, 404704 <clock_supported@plt+0x3c4>
  4044a8:	cbz	x19, 404728 <clock_supported@plt+0x3e8>
  4044ac:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4044b0:	adrp	x3, 40b000 <clock_supported@plt+0x6cc0>
  4044b4:	add	x2, x2, #0xaf2
  4044b8:	add	x3, x3, #0x850
  4044bc:	mov	w0, w20
  4044c0:	mov	x1, x19
  4044c4:	mov	x4, xzr
  4044c8:	bl	403950 <getopt_long@plt>
  4044cc:	tbnz	w0, #31, 404644 <clock_supported@plt+0x304>
  4044d0:	adrp	x21, 40b000 <clock_supported@plt+0x6cc0>
  4044d4:	adrp	x22, 40b000 <clock_supported@plt+0x6cc0>
  4044d8:	adrp	x23, 420000 <__bss_start@@Base>
  4044dc:	mov	w24, #0x1                   	// #1
  4044e0:	add	x21, x21, #0xaf2
  4044e4:	add	x22, x22, #0x850
  4044e8:	adrp	x25, 420000 <__bss_start@@Base>
  4044ec:	adrp	x26, 420000 <__bss_start@@Base>
  4044f0:	adrp	x27, 420000 <__bss_start@@Base>
  4044f4:	cmp	w0, #0x72
  4044f8:	b.le	404514 <clock_supported@plt+0x1d4>
  4044fc:	cmp	w0, #0x100
  404500:	b.gt	40452c <clock_supported@plt+0x1ec>
  404504:	cmp	w0, #0x73
  404508:	b.ne	404570 <clock_supported@plt+0x230>  // b.any
  40450c:	strb	w24, [x25, #6]
  404510:	b	404550 <clock_supported@plt+0x210>
  404514:	cmp	w0, #0x3f
  404518:	b.eq	40458c <clock_supported@plt+0x24c>  // b.none
  40451c:	cmp	w0, #0x61
  404520:	b.ne	404594 <clock_supported@plt+0x254>  // b.any
  404524:	strb	w24, [x23, #5]
  404528:	b	404550 <clock_supported@plt+0x210>
  40452c:	cmp	w0, #0x101
  404530:	b.ne	404544 <clock_supported@plt+0x204>  // b.any
  404534:	ldr	w8, [x26, #8]
  404538:	orr	w8, w8, #0x1
  40453c:	str	w8, [x26, #8]
  404540:	b	404550 <clock_supported@plt+0x210>
  404544:	cmp	w0, #0x102
  404548:	b.ne	40474c <clock_supported@plt+0x40c>  // b.any
  40454c:	strb	w24, [x27, #4]
  404550:	mov	w0, w20
  404554:	mov	x1, x19
  404558:	mov	x2, x21
  40455c:	mov	x3, x22
  404560:	mov	x4, xzr
  404564:	bl	403950 <getopt_long@plt>
  404568:	tbz	w0, #31, 4044f4 <clock_supported@plt+0x1b4>
  40456c:	b	404644 <clock_supported@plt+0x304>
  404570:	cmp	w0, #0x100
  404574:	b.ne	40474c <clock_supported@plt+0x40c>  // b.any
  404578:	bl	403960 <version@plt>
  40457c:	mov	w21, w0
  404580:	cmp	w21, #0x1
  404584:	b.ge	404644 <clock_supported@plt+0x304>  // b.tcont
  404588:	b	404674 <clock_supported@plt+0x334>
  40458c:	mov	w21, #0xffffffea            	// #-22
  404590:	b	404674 <clock_supported@plt+0x334>
  404594:	cmp	w0, #0x68
  404598:	b.ne	40474c <clock_supported@plt+0x40c>  // b.any
  40459c:	adrp	x0, 40b000 <clock_supported@plt+0x6cc0>
  4045a0:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  4045a4:	add	x0, x0, #0xb07
  4045a8:	add	x1, x1, #0xb12
  4045ac:	add	x2, x29, #0x18
  4045b0:	str	xzr, [x29, #24]
  4045b4:	bl	403970 <terminal_urlify_man@plt>
  4045b8:	tbnz	w0, #31, 404614 <clock_supported@plt+0x2d4>
  4045bc:	adrp	x8, 420000 <__bss_start@@Base>
  4045c0:	ldr	x21, [x8, #32]
  4045c4:	bl	403980 <colors_enabled@plt>
  4045c8:	adrp	x23, 40b000 <clock_supported@plt+0x6cc0>
  4045cc:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  4045d0:	add	x23, x23, #0xe5f
  4045d4:	add	x8, x8, #0xe55
  4045d8:	tst	w0, #0x1
  4045dc:	csel	x22, x8, x23, ne  // ne = any
  4045e0:	bl	403980 <colors_enabled@plt>
  4045e4:	ldr	x4, [x29, #24]
  4045e8:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  4045ec:	add	x8, x8, #0xe60
  4045f0:	tst	w0, #0x1
  4045f4:	adrp	x0, 40b000 <clock_supported@plt+0x6cc0>
  4045f8:	csel	x3, x8, x23, ne  // ne = any
  4045fc:	add	x0, x0, #0xb14
  404600:	mov	x1, x21
  404604:	mov	x2, x22
  404608:	bl	403990 <printf@plt>
  40460c:	mov	w21, wzr
  404610:	b	404634 <clock_supported@plt+0x2f4>
  404614:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  404618:	adrp	x3, 40b000 <clock_supported@plt+0x6cc0>
  40461c:	add	x1, x1, #0xab7
  404620:	add	x3, x3, #0xa80
  404624:	mov	w2, #0x760                 	// #1888
  404628:	mov	w0, wzr
  40462c:	bl	4039a0 <log_oom_internal@plt>
  404630:	mov	w21, w0
  404634:	ldr	x0, [x29, #24]
  404638:	bl	4039b0 <free@plt>
  40463c:	cmp	w21, #0x1
  404640:	b.lt	404674 <clock_supported@plt+0x334>  // b.tstop
  404644:	adrp	x0, 40b000 <clock_supported@plt+0x6cc0>
  404648:	add	x0, x0, #0xe65
  40464c:	mov	w1, wzr
  404650:	bl	4039c0 <access@plt>
  404654:	tbnz	w0, #31, 4046e4 <clock_supported@plt+0x3a4>
  404658:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  40465c:	add	x2, x2, #0x930
  404660:	mov	w0, w20
  404664:	mov	x1, x19
  404668:	mov	x3, xzr
  40466c:	bl	4039d0 <dispatch_verb@plt>
  404670:	mov	w21, w0
  404674:	bl	4039e0 <ask_password_agent_close@plt>
  404678:	bl	4039f0 <polkit_agent_close@plt>
  40467c:	bl	403a00 <pager_close@plt>
  404680:	bl	403a10 <mac_selinux_finish@plt>
  404684:	adrp	x8, 41f000 <clock_supported@plt+0x1acc0>
  404688:	ldr	x8, [x8, #2728]
  40468c:	adrp	x19, 41f000 <clock_supported@plt+0x1acc0>
  404690:	ldr	x19, [x19, #2736]
  404694:	add	x9, x8, #0x7
  404698:	and	x20, x9, #0xfffffffffffffff8
  40469c:	cmp	x20, x19
  4046a0:	cset	w9, cs  // cs = hs, nlast
  4046a4:	cmp	x8, #0x0
  4046a8:	cset	w8, eq  // eq = none
  4046ac:	orr	w8, w8, w9
  4046b0:	tbnz	w8, #0, 4046c4 <clock_supported@plt+0x384>
  4046b4:	ldp	x0, x8, [x20], #16
  4046b8:	blr	x8
  4046bc:	cmp	x20, x19
  4046c0:	b.cc	4046b4 <clock_supported@plt+0x374>  // b.lo, b.ul, b.last
  4046c4:	lsr	w0, w21, #31
  4046c8:	ldp	x20, x19, [sp, #80]
  4046cc:	ldp	x22, x21, [sp, #64]
  4046d0:	ldp	x24, x23, [sp, #48]
  4046d4:	ldp	x26, x25, [sp, #32]
  4046d8:	ldr	x27, [sp, #16]
  4046dc:	ldp	x29, x30, [sp], #96
  4046e0:	ret
  4046e4:	adrp	x8, 420000 <__bss_start@@Base>
  4046e8:	ldr	x3, [x8, #40]
  4046ec:	adrp	x0, 40b000 <clock_supported@plt+0x6cc0>
  4046f0:	add	x0, x0, #0xe7e
  4046f4:	mov	w1, #0x46                  	// #70
  4046f8:	mov	w2, #0x1                   	// #1
  4046fc:	bl	403a20 <fwrite@plt>
  404700:	b	404658 <clock_supported@plt+0x318>
  404704:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  404708:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  40470c:	adrp	x4, 40b000 <clock_supported@plt+0x6cc0>
  404710:	add	x1, x1, #0xaaa
  404714:	add	x2, x2, #0xab7
  404718:	add	x4, x4, #0xad0
  40471c:	mov	w3, #0x792                 	// #1938
  404720:	mov	w0, wzr
  404724:	bl	403a30 <log_assert_failed_realm@plt>
  404728:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  40472c:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  404730:	adrp	x4, 40b000 <clock_supported@plt+0x6cc0>
  404734:	add	x1, x1, #0xaed
  404738:	add	x2, x2, #0xab7
  40473c:	add	x4, x4, #0xad0
  404740:	mov	w3, #0x793                 	// #1939
  404744:	mov	w0, wzr
  404748:	bl	403a30 <log_assert_failed_realm@plt>
  40474c:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  404750:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  404754:	adrp	x4, 40b000 <clock_supported@plt+0x6cc0>
  404758:	add	x1, x1, #0xaf6
  40475c:	add	x2, x2, #0xab7
  404760:	add	x4, x4, #0xad0
  404764:	mov	w3, #0x7b3                 	// #1971
  404768:	mov	w0, wzr
  40476c:	bl	403a40 <log_assert_failed_unreachable_realm@plt>
  404770:	sub	sp, sp, #0xf0
  404774:	stp	x29, x30, [sp, #144]
  404778:	add	x29, sp, #0x90
  40477c:	stp	x20, x19, [sp, #224]
  404780:	mov	w20, w0
  404784:	sub	x0, x29, #0x10
  404788:	stp	x28, x27, [sp, #160]
  40478c:	stp	x26, x25, [sp, #176]
  404790:	stp	x24, x23, [sp, #192]
  404794:	stp	x22, x21, [sp, #208]
  404798:	mov	x21, x1
  40479c:	stp	xzr, xzr, [x29, #-24]
  4047a0:	bl	403a50 <sd_netlink_open@plt>
  4047a4:	tbnz	w0, #31, 404a60 <clock_supported@plt+0x720>
  4047a8:	ldur	x1, [x29, #-16]
  4047ac:	add	x8, x21, #0x8
  4047b0:	cmp	w20, #0x1
  4047b4:	csel	x2, x8, xzr, gt
  4047b8:	sub	x3, x29, #0x18
  4047bc:	mov	x0, xzr
  4047c0:	bl	408044 <clock_supported@plt+0x3d04>
  4047c4:	mov	w19, w0
  4047c8:	tbnz	w0, #31, 404b34 <clock_supported@plt+0x7f4>
  4047cc:	adrp	x8, 420000 <__bss_start@@Base>
  4047d0:	ldr	w0, [x8, #8]
  4047d4:	bl	403a60 <pager_open@plt>
  4047d8:	adrp	x0, 40b000 <clock_supported@plt+0x6cc0>
  4047dc:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  4047e0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4047e4:	adrp	x3, 40b000 <clock_supported@plt+0x6cc0>
  4047e8:	adrp	x4, 40b000 <clock_supported@plt+0x6cc0>
  4047ec:	add	x0, x0, #0xf28
  4047f0:	add	x1, x1, #0xf2c
  4047f4:	add	x2, x2, #0xf31
  4047f8:	add	x3, x3, #0xf36
  4047fc:	add	x4, x4, #0xf42
  404800:	mov	x5, xzr
  404804:	bl	403a70 <table_new_internal@plt>
  404808:	cbz	x0, 404ab4 <clock_supported@plt+0x774>
  40480c:	adrp	x8, 420000 <__bss_start@@Base>
  404810:	ldrb	w8, [x8, #4]
  404814:	mov	x20, x0
  404818:	mvn	w8, w8
  40481c:	and	w1, w8, #0x1
  404820:	bl	403a80 <table_set_header@plt>
  404824:	mov	x0, x20
  404828:	mov	x1, xzr
  40482c:	mov	x2, xzr
  404830:	bl	403a90 <table_get_cell@plt>
  404834:	cbz	x0, 404bb0 <clock_supported@plt+0x870>
  404838:	mov	x21, x0
  40483c:	mov	w2, #0x3                   	// #3
  404840:	mov	x0, x20
  404844:	mov	x1, x21
  404848:	bl	403aa0 <table_set_minimum_width@plt>
  40484c:	mov	x0, x20
  404850:	mov	x1, x21
  404854:	mov	w2, wzr
  404858:	bl	403ab0 <table_set_weight@plt>
  40485c:	mov	w2, #0x64                  	// #100
  404860:	mov	x0, x20
  404864:	mov	x1, x21
  404868:	bl	403ac0 <table_set_ellipsize_percent@plt>
  40486c:	mov	w2, #0x64                  	// #100
  404870:	mov	x0, x20
  404874:	mov	x1, x21
  404878:	bl	403ad0 <table_set_align_percent@plt>
  40487c:	mov	w2, #0x1                   	// #1
  404880:	mov	x0, x20
  404884:	mov	x1, xzr
  404888:	bl	403a90 <table_get_cell@plt>
  40488c:	cbz	x0, 404bd0 <clock_supported@plt+0x890>
  404890:	mov	x1, x0
  404894:	mov	w2, #0x64                  	// #100
  404898:	mov	x0, x20
  40489c:	bl	403ac0 <table_set_ellipsize_percent@plt>
  4048a0:	cmp	w19, #0x1
  4048a4:	b.lt	404a2c <clock_supported@plt+0x6ec>  // b.tstop
  4048a8:	mov	w8, #0x1c8                 	// #456
  4048ac:	adrp	x26, 40c000 <clock_supported@plt+0x7cc0>
  4048b0:	mov	x25, xzr
  4048b4:	add	x26, x26, #0x42a
  4048b8:	mov	w27, #0x18                  	// #24
  4048bc:	mov	w28, #0x1e                  	// #30
  4048c0:	umull	x24, w19, w8
  4048c4:	mov	w21, #0x1                   	// #1
  4048c8:	ldur	x8, [x29, #-24]
  4048cc:	stp	xzr, xzr, [x29, #-40]
  4048d0:	sub	x1, x29, #0x28
  4048d4:	add	x8, x8, x25
  4048d8:	ldr	w0, [x8, #96]
  4048dc:	bl	403ae0 <sd_network_link_get_operational_state@plt>
  4048e0:	ldur	x8, [x29, #-24]
  4048e4:	ldur	x1, [x29, #-40]
  4048e8:	sub	x2, x29, #0x30
  4048ec:	sub	x3, x29, #0x38
  4048f0:	add	x0, x8, x25
  4048f4:	bl	408ba0 <clock_supported@plt+0x4860>
  4048f8:	ldur	x8, [x29, #-24]
  4048fc:	sub	x1, x29, #0x20
  404900:	add	x8, x8, x25
  404904:	ldr	w0, [x8, #96]
  404908:	bl	403af0 <sd_network_link_get_setup_state@plt>
  40490c:	cmn	w0, #0x3d
  404910:	b.ne	404928 <clock_supported@plt+0x5e8>  // b.any
  404914:	adrp	x0, 40b000 <clock_supported@plt+0x6cc0>
  404918:	add	x0, x0, #0xfb3
  40491c:	bl	403b00 <strdup@plt>
  404920:	stur	x0, [x29, #-32]
  404924:	b	40492c <clock_supported@plt+0x5ec>
  404928:	ldur	x0, [x29, #-32]
  40492c:	sub	x1, x29, #0x40
  404930:	add	x2, sp, #0x48
  404934:	bl	408cf4 <clock_supported@plt+0x49b4>
  404938:	ldur	x8, [x29, #-24]
  40493c:	add	x8, x8, x25
  404940:	ldr	x0, [x8, #88]
  404944:	ldrh	w22, [x8, #100]
  404948:	cbz	x0, 404974 <clock_supported@plt+0x634>
  40494c:	sub	x1, x29, #0x8
  404950:	bl	403b10 <sd_device_get_devtype@plt>
  404954:	tbnz	w0, #31, 404974 <clock_supported@plt+0x634>
  404958:	ldur	x0, [x29, #-8]
  40495c:	cbz	x0, 404974 <clock_supported@plt+0x634>
  404960:	ldrb	w8, [x0]
  404964:	cbz	w8, 404974 <clock_supported@plt+0x634>
  404968:	bl	403b00 <strdup@plt>
  40496c:	mov	x22, x0
  404970:	b	40499c <clock_supported@plt+0x65c>
  404974:	mov	w0, w22
  404978:	bl	403b20 <arphrd_to_name@plt>
  40497c:	cbz	x0, 404998 <clock_supported@plt+0x658>
  404980:	bl	403b00 <strdup@plt>
  404984:	mov	x22, x0
  404988:	cbz	x0, 40499c <clock_supported@plt+0x65c>
  40498c:	mov	x0, x22
  404990:	bl	403b30 <ascii_strlower@plt>
  404994:	b	40499c <clock_supported@plt+0x65c>
  404998:	mov	x22, xzr
  40499c:	ldp	x11, x8, [x29, #-32]
  4049a0:	ldp	x10, x9, [x29, #-48]
  4049a4:	cmp	x22, #0x0
  4049a8:	csel	x6, x26, x22, eq  // eq = none
  4049ac:	add	x4, x8, x25
  4049b0:	ldr	w2, [x4, #96]
  4049b4:	ldur	x8, [x29, #-64]
  4049b8:	cmp	x9, #0x0
  4049bc:	csel	x9, x26, x9, eq  // eq = none
  4049c0:	cmp	x11, #0x0
  4049c4:	csel	x11, x26, x11, eq  // eq = none
  4049c8:	mov	w1, #0xa                   	// #10
  4049cc:	mov	w3, #0x1                   	// #1
  4049d0:	mov	w5, #0x1                   	// #1
  4049d4:	mov	w7, #0x1                   	// #1
  4049d8:	mov	x0, x20
  4049dc:	str	w27, [sp, #56]
  4049e0:	str	x8, [sp, #48]
  4049e4:	str	w28, [sp, #40]
  4049e8:	str	x11, [sp, #32]
  4049ec:	str	w21, [sp, #24]
  4049f0:	str	x10, [sp, #16]
  4049f4:	str	w28, [sp, #8]
  4049f8:	str	x9, [sp]
  4049fc:	bl	403b40 <table_add_many_internal@plt>
  404a00:	mov	w23, w0
  404a04:	mov	x0, x22
  404a08:	bl	4039b0 <free@plt>
  404a0c:	ldur	x0, [x29, #-40]
  404a10:	bl	4039b0 <free@plt>
  404a14:	ldur	x0, [x29, #-32]
  404a18:	bl	4039b0 <free@plt>
  404a1c:	tbnz	w23, #31, 404ad4 <clock_supported@plt+0x794>
  404a20:	add	x25, x25, #0x1c8
  404a24:	cmp	x24, x25
  404a28:	b.ne	4048c8 <clock_supported@plt+0x588>  // b.any
  404a2c:	mov	x0, x20
  404a30:	mov	x1, xzr
  404a34:	bl	403b50 <table_print@plt>
  404a38:	tbnz	w0, #31, 404adc <clock_supported@plt+0x79c>
  404a3c:	adrp	x8, 420000 <__bss_start@@Base>
  404a40:	ldrb	w8, [x8, #4]
  404a44:	tbnz	w8, #0, 404a58 <clock_supported@plt+0x718>
  404a48:	adrp	x0, 40b000 <clock_supported@plt+0x6cc0>
  404a4c:	add	x0, x0, #0xfd7
  404a50:	mov	w1, w19
  404a54:	bl	403990 <printf@plt>
  404a58:	mov	w19, wzr
  404a5c:	b	404b2c <clock_supported@plt+0x7ec>
  404a60:	mov	w19, w0
  404a64:	mov	w0, wzr
  404a68:	bl	403b60 <log_get_max_level_realm@plt>
  404a6c:	cmp	w0, #0x3
  404a70:	b.lt	404aa4 <clock_supported@plt+0x764>  // b.tstop
  404a74:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  404a78:	adrp	x4, 40b000 <clock_supported@plt+0x6cc0>
  404a7c:	adrp	x5, 40b000 <clock_supported@plt+0x6cc0>
  404a80:	add	x2, x2, #0xab7
  404a84:	add	x4, x4, #0xefc
  404a88:	add	x5, x5, #0xf07
  404a8c:	mov	w0, #0x3                   	// #3
  404a90:	mov	w3, #0x1e1                 	// #481
  404a94:	mov	w1, w19
  404a98:	bl	403b70 <log_internal_realm@plt>
  404a9c:	mov	w19, w0
  404aa0:	b	404b34 <clock_supported@plt+0x7f4>
  404aa4:	mov	w8, wzr
  404aa8:	neg	w9, w19
  404aac:	sub	w19, w8, w9, uxtb
  404ab0:	b	404b34 <clock_supported@plt+0x7f4>
  404ab4:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  404ab8:	adrp	x3, 40b000 <clock_supported@plt+0x6cc0>
  404abc:	add	x1, x1, #0xab7
  404ac0:	add	x3, x3, #0xefc
  404ac4:	mov	w2, #0x1eb                 	// #491
  404ac8:	bl	4039a0 <log_oom_internal@plt>
  404acc:	mov	w19, w0
  404ad0:	b	404b34 <clock_supported@plt+0x7f4>
  404ad4:	mov	w19, w23
  404ad8:	b	404b2c <clock_supported@plt+0x7ec>
  404adc:	mov	w21, w0
  404ae0:	mov	w0, wzr
  404ae4:	bl	403b60 <log_get_max_level_realm@plt>
  404ae8:	cmp	w0, #0x3
  404aec:	b.lt	404b20 <clock_supported@plt+0x7e0>  // b.tstop
  404af0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  404af4:	adrp	x4, 40b000 <clock_supported@plt+0x6cc0>
  404af8:	adrp	x5, 40b000 <clock_supported@plt+0x6cc0>
  404afc:	add	x2, x2, #0xab7
  404b00:	add	x4, x4, #0xefc
  404b04:	add	x5, x5, #0xfbd
  404b08:	mov	w0, #0x3                   	// #3
  404b0c:	mov	w3, #0x216                 	// #534
  404b10:	mov	w1, w21
  404b14:	bl	403b70 <log_internal_realm@plt>
  404b18:	mov	w19, w0
  404b1c:	b	404b2c <clock_supported@plt+0x7ec>
  404b20:	mov	w8, wzr
  404b24:	neg	w9, w21
  404b28:	sub	w19, w8, w9, uxtb
  404b2c:	mov	x0, x20
  404b30:	bl	403b80 <table_unref@plt>
  404b34:	ldur	x20, [x29, #-24]
  404b38:	cbz	x20, 404b80 <clock_supported@plt+0x840>
  404b3c:	ldrb	w8, [x20, #455]
  404b40:	tbz	w8, #0, 404b78 <clock_supported@plt+0x838>
  404b44:	mov	x8, xzr
  404b48:	mov	w21, #0x1                   	// #1
  404b4c:	mov	w22, #0x1c8                 	// #456
  404b50:	madd	x23, x8, x22, x20
  404b54:	ldr	x0, [x23, #88]
  404b58:	bl	403b90 <sd_device_unref@plt>
  404b5c:	ldr	x0, [x23, #440]
  404b60:	bl	4039b0 <free@plt>
  404b64:	umaddl	x8, w21, w22, x20
  404b68:	ldrb	w9, [x8, #455]
  404b6c:	mov	w8, w21
  404b70:	add	w21, w21, #0x1
  404b74:	tbnz	w9, #0, 404b50 <clock_supported@plt+0x810>
  404b78:	mov	x0, x20
  404b7c:	bl	4039b0 <free@plt>
  404b80:	ldur	x0, [x29, #-16]
  404b84:	cbz	x0, 404b8c <clock_supported@plt+0x84c>
  404b88:	bl	403ba0 <sd_netlink_unref@plt>
  404b8c:	mov	w0, w19
  404b90:	ldp	x20, x19, [sp, #224]
  404b94:	ldp	x22, x21, [sp, #208]
  404b98:	ldp	x24, x23, [sp, #192]
  404b9c:	ldp	x26, x25, [sp, #176]
  404ba0:	ldp	x28, x27, [sp, #160]
  404ba4:	ldp	x29, x30, [sp, #144]
  404ba8:	add	sp, sp, #0xf0
  404bac:	ret
  404bb0:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  404bb4:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  404bb8:	adrp	x4, 40b000 <clock_supported@plt+0x6cc0>
  404bbc:	add	x1, x1, #0xf48
  404bc0:	add	x2, x2, #0xab7
  404bc4:	add	x4, x4, #0xf6b
  404bc8:	mov	w3, #0x1ef                 	// #495
  404bcc:	bl	403a30 <log_assert_failed_realm@plt>
  404bd0:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  404bd4:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  404bd8:	adrp	x4, 40b000 <clock_supported@plt+0x6cc0>
  404bdc:	add	x1, x1, #0xf90
  404be0:	add	x2, x2, #0xab7
  404be4:	add	x4, x4, #0xf6b
  404be8:	mov	w3, #0x1f5                 	// #501
  404bec:	bl	403a30 <log_assert_failed_realm@plt>
  404bf0:	stp	x29, x30, [sp, #-96]!
  404bf4:	stp	x28, x27, [sp, #16]
  404bf8:	stp	x26, x25, [sp, #32]
  404bfc:	stp	x24, x23, [sp, #48]
  404c00:	stp	x22, x21, [sp, #64]
  404c04:	stp	x20, x19, [sp, #80]
  404c08:	mov	x29, sp
  404c0c:	sub	sp, sp, #0x200
  404c10:	adrp	x8, 420000 <__bss_start@@Base>
  404c14:	mov	w20, w0
  404c18:	ldr	w0, [x8, #8]
  404c1c:	mov	x19, x1
  404c20:	stp	xzr, xzr, [x29, #-240]
  404c24:	stur	xzr, [x29, #-248]
  404c28:	str	xzr, [sp, #256]
  404c2c:	bl	403a60 <pager_open@plt>
  404c30:	sub	x0, x29, #0xe8
  404c34:	bl	403bb0 <sd_bus_open_system@plt>
  404c38:	tbnz	w0, #31, 404cbc <clock_supported@plt+0x97c>
  404c3c:	sub	x0, x29, #0xf0
  404c40:	bl	403a50 <sd_netlink_open@plt>
  404c44:	tbnz	w0, #31, 404cf4 <clock_supported@plt+0x9b4>
  404c48:	sub	x0, x29, #0xf8
  404c4c:	bl	403bc0 <sd_hwdb_new@plt>
  404c50:	tbz	w0, #31, 404c90 <clock_supported@plt+0x950>
  404c54:	mov	w21, w0
  404c58:	mov	w0, wzr
  404c5c:	bl	403b60 <log_get_max_level_realm@plt>
  404c60:	cmp	w0, #0x7
  404c64:	b.lt	404c90 <clock_supported@plt+0x950>  // b.tstop
  404c68:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  404c6c:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  404c70:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  404c74:	add	x2, x2, #0xab7
  404c78:	add	x4, x4, #0x42e
  404c7c:	add	x5, x5, #0x45b
  404c80:	mov	w0, #0x7                   	// #7
  404c84:	mov	w3, #0x5eb                 	// #1515
  404c88:	mov	w1, w21
  404c8c:	bl	403b70 <log_internal_realm@plt>
  404c90:	adrp	x8, 420000 <__bss_start@@Base>
  404c94:	ldrb	w8, [x8, #5]
  404c98:	cmp	w8, #0x1
  404c9c:	b.ne	404d48 <clock_supported@plt+0xa08>  // b.any
  404ca0:	ldp	x1, x0, [x29, #-240]
  404ca4:	add	x3, sp, #0x100
  404ca8:	mov	x2, xzr
  404cac:	bl	408044 <clock_supported@plt+0x3d04>
  404cb0:	mov	w20, w0
  404cb4:	tbz	w0, #31, 405084 <clock_supported@plt+0xd44>
  404cb8:	b	40655c <clock_supported@plt+0x221c>
  404cbc:	mov	w21, w0
  404cc0:	mov	w0, wzr
  404cc4:	bl	403b60 <log_get_max_level_realm@plt>
  404cc8:	cmp	w0, #0x3
  404ccc:	b.lt	404d38 <clock_supported@plt+0x9f8>  // b.tstop
  404cd0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  404cd4:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  404cd8:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  404cdc:	add	x2, x2, #0xab7
  404ce0:	add	x4, x4, #0x42e
  404ce4:	add	x5, x5, #0x43a
  404ce8:	mov	w0, #0x3                   	// #3
  404cec:	mov	w3, #0x5e3                 	// #1507
  404cf0:	b	404d28 <clock_supported@plt+0x9e8>
  404cf4:	mov	w21, w0
  404cf8:	mov	w0, wzr
  404cfc:	bl	403b60 <log_get_max_level_realm@plt>
  404d00:	cmp	w0, #0x3
  404d04:	b.lt	404d38 <clock_supported@plt+0x9f8>  // b.tstop
  404d08:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  404d0c:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  404d10:	adrp	x5, 40b000 <clock_supported@plt+0x6cc0>
  404d14:	add	x2, x2, #0xab7
  404d18:	add	x4, x4, #0x42e
  404d1c:	add	x5, x5, #0xf07
  404d20:	mov	w0, #0x3                   	// #3
  404d24:	mov	w3, #0x5e7                 	// #1511
  404d28:	mov	w1, w21
  404d2c:	bl	403b70 <log_internal_realm@plt>
  404d30:	mov	w20, w0
  404d34:	b	40655c <clock_supported@plt+0x221c>
  404d38:	mov	w8, wzr
  404d3c:	neg	w9, w21
  404d40:	sub	w20, w8, w9, uxtb
  404d44:	b	40655c <clock_supported@plt+0x221c>
  404d48:	cmp	w20, #0x1
  404d4c:	b.gt	40506c <clock_supported@plt+0xd2c>
  404d50:	ldp	x22, x21, [x29, #-248]
  404d54:	stur	xzr, [x29, #-208]
  404d58:	stur	xzr, [x29, #-224]
  404d5c:	stp	xzr, xzr, [x29, #-24]
  404d60:	stur	xzr, [x29, #-32]
  404d64:	cbz	x21, 4066f4 <clock_supported@plt+0x23b4>
  404d68:	sub	x0, x29, #0xd0
  404d6c:	bl	403bd0 <sd_network_get_operational_state@plt>
  404d70:	ldur	x1, [x29, #-208]
  404d74:	sub	x2, x29, #0x28
  404d78:	sub	x3, x29, #0x30
  404d7c:	mov	x0, xzr
  404d80:	bl	408ba0 <clock_supported@plt+0x4860>
  404d84:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  404d88:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  404d8c:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  404d90:	add	x0, x0, #0x4ab
  404d94:	add	x1, x1, #0x4af
  404d98:	add	x2, x2, #0x4b3
  404d9c:	mov	x3, xzr
  404da0:	bl	403a70 <table_new_internal@plt>
  404da4:	cbz	x0, 4065f0 <clock_supported@plt+0x22b0>
  404da8:	mov	x1, xzr
  404dac:	mov	x2, xzr
  404db0:	mov	x19, x0
  404db4:	bl	403a90 <table_get_cell@plt>
  404db8:	cbz	x0, 406718 <clock_supported@plt+0x23d8>
  404dbc:	mov	x1, x0
  404dc0:	mov	w2, #0x64                  	// #100
  404dc4:	mov	x0, x19
  404dc8:	bl	403ac0 <table_set_ellipsize_percent@plt>
  404dcc:	mov	w2, #0x1                   	// #1
  404dd0:	mov	x0, x19
  404dd4:	mov	x1, xzr
  404dd8:	bl	403a90 <table_get_cell@plt>
  404ddc:	cbz	x0, 406738 <clock_supported@plt+0x23f8>
  404de0:	mov	x20, x0
  404de4:	mov	w2, #0x64                  	// #100
  404de8:	mov	x0, x19
  404dec:	mov	x1, x20
  404df0:	bl	403ad0 <table_set_align_percent@plt>
  404df4:	mov	w2, #0x64                  	// #100
  404df8:	mov	x0, x19
  404dfc:	mov	x1, x20
  404e00:	bl	403ac0 <table_set_ellipsize_percent@plt>
  404e04:	mov	x0, x19
  404e08:	mov	w1, wzr
  404e0c:	bl	403a80 <table_set_header@plt>
  404e10:	mov	w0, #0x5                   	// #5
  404e14:	bl	403be0 <special_glyph@plt>
  404e18:	ldur	x8, [x29, #-208]
  404e1c:	ldur	x4, [x29, #-40]
  404e20:	adrp	x9, 40c000 <clock_supported@plt+0x7cc0>
  404e24:	add	x9, x9, #0x42a
  404e28:	cmp	x8, #0x0
  404e2c:	adrp	x6, 40c000 <clock_supported@plt+0x7cc0>
  404e30:	mov	x2, x0
  404e34:	csel	x8, x9, x8, eq  // eq = none
  404e38:	mov	w9, #0x18                  	// #24
  404e3c:	mov	w10, #0x1e                  	// #30
  404e40:	add	x6, x6, #0x4b9
  404e44:	mov	w1, #0x1                   	// #1
  404e48:	mov	w3, #0x1e                  	// #30
  404e4c:	mov	w5, #0x1                   	// #1
  404e50:	mov	w7, #0x1                   	// #1
  404e54:	mov	x0, x19
  404e58:	str	x4, [sp, #16]
  404e5c:	str	w9, [sp, #24]
  404e60:	str	w10, [sp, #8]
  404e64:	str	x8, [sp]
  404e68:	bl	403b40 <table_add_many_internal@plt>
  404e6c:	mov	x0, x21
  404e70:	mov	x1, x19
  404e74:	mov	w2, wzr
  404e78:	bl	408e5c <clock_supported@plt+0x4b1c>
  404e7c:	tbnz	w0, #31, 405024 <clock_supported@plt+0xce4>
  404e80:	mov	x0, x21
  404e84:	mov	x1, x22
  404e88:	mov	x2, x19
  404e8c:	mov	w3, wzr
  404e90:	bl	4091f8 <clock_supported@plt+0x4eb8>
  404e94:	tbnz	w0, #31, 405024 <clock_supported@plt+0xce4>
  404e98:	sub	x0, x29, #0xe0
  404e9c:	bl	403bf0 <sd_network_get_dns@plt>
  404ea0:	ldur	x8, [x29, #-224]
  404ea4:	cbz	x8, 404ef8 <clock_supported@plt+0xbb8>
  404ea8:	ldr	x5, [x8]
  404eac:	cbz	x5, 404ef8 <clock_supported@plt+0xbb8>
  404eb0:	adrp	x23, 40b000 <clock_supported@plt+0x6cc0>
  404eb4:	adrp	x24, 40c000 <clock_supported@plt+0x7cc0>
  404eb8:	mov	x21, xzr
  404ebc:	add	x22, x8, #0x8
  404ec0:	add	x23, x23, #0xe5f
  404ec4:	add	x24, x24, #0x4c0
  404ec8:	cmp	x21, #0x0
  404ecc:	csel	x3, x24, x23, eq  // eq = none
  404ed0:	mov	w2, #0x1                   	// #1
  404ed4:	mov	w4, #0x1                   	// #1
  404ed8:	mov	w6, #0x18                  	// #24
  404edc:	mov	x0, x19
  404ee0:	mov	w1, wzr
  404ee4:	bl	403b40 <table_add_many_internal@plt>
  404ee8:	tbnz	w0, #31, 405024 <clock_supported@plt+0xce4>
  404eec:	ldr	x5, [x22, x21]
  404ef0:	add	x21, x21, #0x8
  404ef4:	cbnz	x5, 404ec8 <clock_supported@plt+0xb88>
  404ef8:	sub	x0, x29, #0x18
  404efc:	bl	403c00 <sd_network_get_search_domains@plt>
  404f00:	ldur	x8, [x29, #-24]
  404f04:	cbz	x8, 404f58 <clock_supported@plt+0xc18>
  404f08:	ldr	x5, [x8]
  404f0c:	cbz	x5, 404f58 <clock_supported@plt+0xc18>
  404f10:	adrp	x23, 40b000 <clock_supported@plt+0x6cc0>
  404f14:	adrp	x24, 40c000 <clock_supported@plt+0x7cc0>
  404f18:	mov	x21, xzr
  404f1c:	add	x22, x8, #0x8
  404f20:	add	x23, x23, #0xe5f
  404f24:	add	x24, x24, #0x4c5
  404f28:	cmp	x21, #0x0
  404f2c:	csel	x3, x24, x23, eq  // eq = none
  404f30:	mov	w2, #0x1                   	// #1
  404f34:	mov	w4, #0x1                   	// #1
  404f38:	mov	w6, #0x18                  	// #24
  404f3c:	mov	x0, x19
  404f40:	mov	w1, wzr
  404f44:	bl	403b40 <table_add_many_internal@plt>
  404f48:	tbnz	w0, #31, 405024 <clock_supported@plt+0xce4>
  404f4c:	ldr	x5, [x22, x21]
  404f50:	add	x21, x21, #0x8
  404f54:	cbnz	x5, 404f28 <clock_supported@plt+0xbe8>
  404f58:	sub	x0, x29, #0x20
  404f5c:	bl	403c10 <sd_network_get_route_domains@plt>
  404f60:	ldur	x8, [x29, #-32]
  404f64:	cbz	x8, 404fb8 <clock_supported@plt+0xc78>
  404f68:	ldr	x5, [x8]
  404f6c:	cbz	x5, 404fb8 <clock_supported@plt+0xc78>
  404f70:	adrp	x23, 40b000 <clock_supported@plt+0x6cc0>
  404f74:	adrp	x24, 40c000 <clock_supported@plt+0x7cc0>
  404f78:	mov	x21, xzr
  404f7c:	add	x22, x8, #0x8
  404f80:	add	x23, x23, #0xe5f
  404f84:	add	x24, x24, #0x4d5
  404f88:	cmp	x21, #0x0
  404f8c:	csel	x3, x24, x23, eq  // eq = none
  404f90:	mov	w2, #0x1                   	// #1
  404f94:	mov	w4, #0x1                   	// #1
  404f98:	mov	w6, #0x18                  	// #24
  404f9c:	mov	x0, x19
  404fa0:	mov	w1, wzr
  404fa4:	bl	403b40 <table_add_many_internal@plt>
  404fa8:	tbnz	w0, #31, 405024 <clock_supported@plt+0xce4>
  404fac:	ldr	x5, [x22, x21]
  404fb0:	add	x21, x21, #0x8
  404fb4:	cbnz	x5, 404f88 <clock_supported@plt+0xc48>
  404fb8:	sub	x0, x29, #0x10
  404fbc:	bl	403c20 <sd_network_get_ntp@plt>
  404fc0:	ldur	x8, [x29, #-16]
  404fc4:	cbz	x8, 405018 <clock_supported@plt+0xcd8>
  404fc8:	ldr	x5, [x8]
  404fcc:	cbz	x5, 405018 <clock_supported@plt+0xcd8>
  404fd0:	adrp	x23, 40b000 <clock_supported@plt+0x6cc0>
  404fd4:	adrp	x24, 40c000 <clock_supported@plt+0x7cc0>
  404fd8:	mov	x21, xzr
  404fdc:	add	x22, x8, #0x8
  404fe0:	add	x23, x23, #0xe5f
  404fe4:	add	x24, x24, #0x4e4
  404fe8:	cmp	x21, #0x0
  404fec:	csel	x3, x24, x23, eq  // eq = none
  404ff0:	mov	w2, #0x1                   	// #1
  404ff4:	mov	w4, #0x1                   	// #1
  404ff8:	mov	w6, #0x18                  	// #24
  404ffc:	mov	x0, x19
  405000:	mov	w1, wzr
  405004:	bl	403b40 <table_add_many_internal@plt>
  405008:	tbnz	w0, #31, 405024 <clock_supported@plt+0xce4>
  40500c:	ldr	x5, [x22, x21]
  405010:	add	x21, x21, #0x8
  405014:	cbnz	x5, 404fe8 <clock_supported@plt+0xca8>
  405018:	mov	x0, x19
  40501c:	mov	x1, xzr
  405020:	bl	403b50 <table_print@plt>
  405024:	mov	w20, w0
  405028:	mov	x0, x19
  40502c:	bl	403b80 <table_unref@plt>
  405030:	ldur	x0, [x29, #-32]
  405034:	cbz	x0, 40503c <clock_supported@plt+0xcfc>
  405038:	bl	403c30 <strv_free@plt>
  40503c:	ldur	x0, [x29, #-24]
  405040:	cbz	x0, 405048 <clock_supported@plt+0xd08>
  405044:	bl	403c30 <strv_free@plt>
  405048:	ldur	x0, [x29, #-16]
  40504c:	cbz	x0, 405054 <clock_supported@plt+0xd14>
  405050:	bl	403c30 <strv_free@plt>
  405054:	ldur	x0, [x29, #-224]
  405058:	cbz	x0, 405060 <clock_supported@plt+0xd20>
  40505c:	bl	403c30 <strv_free@plt>
  405060:	ldur	x0, [x29, #-208]
  405064:	bl	4039b0 <free@plt>
  405068:	b	40655c <clock_supported@plt+0x221c>
  40506c:	ldp	x1, x0, [x29, #-240]
  405070:	add	x2, x19, #0x8
  405074:	add	x3, sp, #0x100
  405078:	bl	408044 <clock_supported@plt+0x3d04>
  40507c:	mov	w20, w0
  405080:	tbnz	w0, #31, 40655c <clock_supported@plt+0x221c>
  405084:	cbz	w20, 40655c <clock_supported@plt+0x221c>
  405088:	mov	x24, xzr
  40508c:	mov	w25, w20
  405090:	mov	w20, #0x1c8                 	// #456
  405094:	b	4050a4 <clock_supported@plt+0xd64>
  405098:	add	x24, x24, #0x1
  40509c:	cmp	x24, x25
  4050a0:	b.eq	406558 <clock_supported@plt+0x2218>  // b.none
  4050a4:	cbz	x24, 4050b8 <clock_supported@plt+0xd78>
  4050a8:	adrp	x8, 420000 <__bss_start@@Base>
  4050ac:	ldr	x1, [x8, #48]
  4050b0:	mov	w0, #0xa                   	// #10
  4050b4:	bl	403c40 <fputc@plt>
  4050b8:	ldp	x27, x26, [x29, #-248]
  4050bc:	ldr	x22, [sp, #256]
  4050c0:	stp	xzr, xzr, [x29, #-40]
  4050c4:	stp	xzr, xzr, [x29, #-56]
  4050c8:	stp	xzr, xzr, [x29, #-72]
  4050cc:	stp	xzr, xzr, [x29, #-88]
  4050d0:	stp	xzr, xzr, [x29, #-104]
  4050d4:	stp	xzr, xzr, [x29, #-120]
  4050d8:	stur	xzr, [x29, #-128]
  4050dc:	stp	xzr, xzr, [x29, #-176]
  4050e0:	cbz	x26, 406600 <clock_supported@plt+0x22c0>
  4050e4:	cbz	x22, 406624 <clock_supported@plt+0x22e4>
  4050e8:	madd	x28, x24, x20, x22
  4050ec:	mov	x21, x28
  4050f0:	ldr	w0, [x21, #96]!
  4050f4:	sub	x1, x29, #0x48
  4050f8:	bl	403ae0 <sd_network_link_get_operational_state@plt>
  4050fc:	ldur	x1, [x29, #-72]
  405100:	sub	x2, x29, #0x88
  405104:	sub	x3, x29, #0x90
  405108:	mov	x0, x28
  40510c:	bl	408ba0 <clock_supported@plt+0x4860>
  405110:	ldr	w0, [x21]
  405114:	sub	x1, x29, #0x40
  405118:	bl	403af0 <sd_network_link_get_setup_state@plt>
  40511c:	cmn	w0, #0x3d
  405120:	b.ne	405138 <clock_supported@plt+0xdf8>  // b.any
  405124:	adrp	x0, 40b000 <clock_supported@plt+0x6cc0>
  405128:	add	x0, x0, #0xfb3
  40512c:	bl	403b00 <strdup@plt>
  405130:	stur	x0, [x29, #-64]
  405134:	b	40513c <clock_supported@plt+0xdfc>
  405138:	ldur	x0, [x29, #-64]
  40513c:	sub	x1, x29, #0x98
  405140:	sub	x2, x29, #0xa0
  405144:	bl	408cf4 <clock_supported@plt+0x49b4>
  405148:	ldr	w0, [x21]
  40514c:	sub	x1, x29, #0x20
  405150:	bl	403c50 <sd_network_link_get_dns@plt>
  405154:	ldr	w0, [x21]
  405158:	sub	x1, x29, #0x30
  40515c:	bl	403c60 <sd_network_link_get_search_domains@plt>
  405160:	ldr	w0, [x21]
  405164:	sub	x1, x29, #0x38
  405168:	bl	403c70 <sd_network_link_get_route_domains@plt>
  40516c:	ldr	w0, [x21]
  405170:	sub	x1, x29, #0x28
  405174:	bl	403c80 <sd_network_link_get_ntp@plt>
  405178:	madd	x19, x24, x20, x22
  40517c:	ldr	x0, [x19, #88]!
  405180:	cbz	x0, 405214 <clock_supported@plt+0xed4>
  405184:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  405188:	sub	x2, x29, #0x80
  40518c:	add	x1, x1, #0x7c8
  405190:	bl	403c90 <sd_device_get_property_value@plt>
  405194:	ldr	x0, [x19]
  405198:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40519c:	sub	x2, x29, #0x60
  4051a0:	add	x1, x1, #0x7d9
  4051a4:	bl	403c90 <sd_device_get_property_value@plt>
  4051a8:	ldr	x0, [x19]
  4051ac:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4051b0:	sub	x2, x29, #0x68
  4051b4:	add	x1, x1, #0x7e7
  4051b8:	bl	403c90 <sd_device_get_property_value@plt>
  4051bc:	ldr	x0, [x19]
  4051c0:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4051c4:	sub	x2, x29, #0x70
  4051c8:	add	x1, x1, #0x7ef
  4051cc:	bl	403c90 <sd_device_get_property_value@plt>
  4051d0:	tbz	w0, #31, 4051e8 <clock_supported@plt+0xea8>
  4051d4:	ldr	x0, [x19]
  4051d8:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4051dc:	sub	x2, x29, #0x70
  4051e0:	add	x1, x1, #0x807
  4051e4:	bl	403c90 <sd_device_get_property_value@plt>
  4051e8:	ldr	x0, [x19]
  4051ec:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4051f0:	sub	x2, x29, #0x78
  4051f4:	add	x1, x1, #0x811
  4051f8:	bl	403c90 <sd_device_get_property_value@plt>
  4051fc:	tbnz	w0, #31, 405220 <clock_supported@plt+0xee0>
  405200:	madd	x8, x24, x20, x22
  405204:	ldr	x0, [x19]
  405208:	ldrh	w19, [x8, #100]
  40520c:	cbnz	x0, 405244 <clock_supported@plt+0xf04>
  405210:	b	40526c <clock_supported@plt+0xf2c>
  405214:	madd	x8, x24, x20, x22
  405218:	ldrh	w19, [x8, #100]
  40521c:	b	40526c <clock_supported@plt+0xf2c>
  405220:	ldr	x0, [x19]
  405224:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  405228:	sub	x2, x29, #0x78
  40522c:	add	x1, x1, #0x828
  405230:	bl	403c90 <sd_device_get_property_value@plt>
  405234:	madd	x8, x24, x20, x22
  405238:	ldr	x0, [x19]
  40523c:	ldrh	w19, [x8, #100]
  405240:	cbz	x0, 40526c <clock_supported@plt+0xf2c>
  405244:	sub	x1, x29, #0xd0
  405248:	bl	403b10 <sd_device_get_devtype@plt>
  40524c:	tbnz	w0, #31, 40526c <clock_supported@plt+0xf2c>
  405250:	ldur	x0, [x29, #-208]
  405254:	cbz	x0, 40526c <clock_supported@plt+0xf2c>
  405258:	ldrb	w8, [x0]
  40525c:	cbz	w8, 40526c <clock_supported@plt+0xf2c>
  405260:	bl	403b00 <strdup@plt>
  405264:	mov	x23, x0
  405268:	b	405294 <clock_supported@plt+0xf54>
  40526c:	mov	w0, w19
  405270:	bl	403b20 <arphrd_to_name@plt>
  405274:	cbz	x0, 405290 <clock_supported@plt+0xf50>
  405278:	bl	403b00 <strdup@plt>
  40527c:	mov	x23, x0
  405280:	cbz	x0, 405294 <clock_supported@plt+0xf54>
  405284:	mov	x0, x23
  405288:	bl	403b30 <ascii_strlower@plt>
  40528c:	b	405294 <clock_supported@plt+0xf54>
  405290:	mov	x23, xzr
  405294:	ldr	w0, [x21]
  405298:	sub	x1, x29, #0x58
  40529c:	bl	403ca0 <sd_network_link_get_network_file@plt>
  4052a0:	ldr	w0, [x21]
  4052a4:	sub	x1, x29, #0xa8
  4052a8:	bl	403cb0 <sd_network_link_get_carrier_bound_to@plt>
  4052ac:	ldr	w0, [x21]
  4052b0:	sub	x1, x29, #0xb0
  4052b4:	bl	403cc0 <sd_network_link_get_carrier_bound_by@plt>
  4052b8:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  4052bc:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4052c0:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  4052c4:	add	x0, x0, #0x4ab
  4052c8:	add	x1, x1, #0x4af
  4052cc:	add	x2, x2, #0x4b3
  4052d0:	mov	x3, xzr
  4052d4:	bl	403a70 <table_new_internal@plt>
  4052d8:	cbz	x0, 405888 <clock_supported@plt+0x1548>
  4052dc:	mov	x1, xzr
  4052e0:	mov	x2, xzr
  4052e4:	mov	x19, x0
  4052e8:	bl	403a90 <table_get_cell@plt>
  4052ec:	stur	x0, [x29, #-184]
  4052f0:	cbz	x0, 406648 <clock_supported@plt+0x2308>
  4052f4:	mov	x1, x0
  4052f8:	mov	w2, #0x64                  	// #100
  4052fc:	mov	x0, x19
  405300:	bl	403ac0 <table_set_ellipsize_percent@plt>
  405304:	mov	w2, #0x1                   	// #1
  405308:	mov	x0, x19
  40530c:	mov	x1, xzr
  405310:	bl	403a90 <table_get_cell@plt>
  405314:	stur	x0, [x29, #-184]
  405318:	cbz	x0, 406668 <clock_supported@plt+0x2328>
  40531c:	mov	x1, x0
  405320:	mov	w2, #0x64                  	// #100
  405324:	mov	x0, x19
  405328:	bl	403ac0 <table_set_ellipsize_percent@plt>
  40532c:	mov	x0, x19
  405330:	mov	w1, wzr
  405334:	bl	403a80 <table_set_header@plt>
  405338:	mov	w0, #0x5                   	// #5
  40533c:	bl	403be0 <special_glyph@plt>
  405340:	ldur	x4, [x29, #-136]
  405344:	mov	x2, x0
  405348:	mov	w1, #0x1                   	// #1
  40534c:	mov	w3, #0x1e                  	// #30
  405350:	mov	w5, #0x18                  	// #24
  405354:	mov	x0, x19
  405358:	bl	403b40 <table_add_many_internal@plt>
  40535c:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405360:	ldr	w3, [x21]
  405364:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  405368:	sub	x1, x29, #0xb8
  40536c:	mov	x0, x19
  405370:	add	x2, x2, #0x831
  405374:	mov	x4, x28
  405378:	bl	403cd0 <table_add_cell_stringf@plt>
  40537c:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405380:	ldur	x1, [x29, #-184]
  405384:	mov	x0, x19
  405388:	mov	w2, wzr
  40538c:	bl	403ad0 <table_set_align_percent@plt>
  405390:	ldur	x8, [x29, #-128]
  405394:	ldur	x9, [x29, #-88]
  405398:	adrp	x10, 40c000 <clock_supported@plt+0x7cc0>
  40539c:	add	x10, x10, #0x42a
  4053a0:	cmp	x8, #0x0
  4053a4:	csel	x8, x10, x8, eq  // eq = none
  4053a8:	cmp	x9, #0x0
  4053ac:	csel	x9, x10, x9, eq  // eq = none
  4053b0:	cmp	x23, #0x0
  4053b4:	mov	w11, #0x18                  	// #24
  4053b8:	csel	x10, x10, x23, eq  // eq = none
  4053bc:	str	w11, [sp, #112]
  4053c0:	adrp	x11, 40c000 <clock_supported@plt+0x7cc0>
  4053c4:	add	x11, x11, #0x4b9
  4053c8:	str	x10, [sp, #80]
  4053cc:	adrp	x10, 40c000 <clock_supported@plt+0x7cc0>
  4053d0:	str	x9, [sp, #40]
  4053d4:	adrp	x9, 40c000 <clock_supported@plt+0x7cc0>
  4053d8:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4053dc:	str	x11, [sp, #104]
  4053e0:	mov	w11, #0x1                   	// #1
  4053e4:	add	x10, x10, #0x851
  4053e8:	add	x9, x9, #0x843
  4053ec:	mov	w3, #0x1                   	// #1
  4053f0:	mov	w5, #0x1c                  	// #28
  4053f4:	mov	w6, #0x64                  	// #100
  4053f8:	mov	w7, #0x1                   	// #1
  4053fc:	mov	x0, x19
  405400:	mov	w1, wzr
  405404:	mov	w2, wzr
  405408:	add	x4, x4, #0x838
  40540c:	str	w11, [sp, #96]
  405410:	str	wzr, [sp, #88]
  405414:	str	w11, [sp, #72]
  405418:	str	x10, [sp, #64]
  40541c:	str	w11, [sp, #56]
  405420:	str	wzr, [sp, #48]
  405424:	str	w11, [sp, #32]
  405428:	str	x9, [sp, #24]
  40542c:	str	w11, [sp, #16]
  405430:	str	wzr, [sp, #8]
  405434:	str	x8, [sp]
  405438:	bl	403b40 <table_add_many_internal@plt>
  40543c:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405440:	ldp	x8, x9, [x29, #-72]
  405444:	ldp	x5, x3, [x29, #-144]
  405448:	ldp	x10, x6, [x29, #-160]
  40544c:	adrp	x11, 40c000 <clock_supported@plt+0x7cc0>
  405450:	cmp	x8, #0x0
  405454:	add	x11, x11, #0x42a
  405458:	csel	x4, x11, x8, eq  // eq = none
  40545c:	cmp	x9, #0x0
  405460:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  405464:	csel	x7, x11, x9, eq  // eq = none
  405468:	mov	x0, x19
  40546c:	mov	x1, xzr
  405470:	add	x2, x2, #0x857
  405474:	str	x10, [sp]
  405478:	bl	403cd0 <table_add_cell_stringf@plt>
  40547c:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405480:	ldur	x5, [x29, #-104]
  405484:	cbz	x5, 4054ac <clock_supported@plt+0x116c>
  405488:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  40548c:	mov	w2, #0x1                   	// #1
  405490:	mov	w4, #0x1                   	// #1
  405494:	mov	w6, #0x18                  	// #24
  405498:	mov	x0, x19
  40549c:	mov	w1, wzr
  4054a0:	add	x3, x3, #0x867
  4054a4:	bl	403b40 <table_add_many_internal@plt>
  4054a8:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  4054ac:	ldur	x5, [x29, #-96]
  4054b0:	cbz	x5, 4054d8 <clock_supported@plt+0x1198>
  4054b4:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4054b8:	mov	w2, #0x1                   	// #1
  4054bc:	mov	w4, #0x1                   	// #1
  4054c0:	mov	w6, #0x18                  	// #24
  4054c4:	mov	x0, x19
  4054c8:	mov	w1, wzr
  4054cc:	add	x3, x3, #0x86d
  4054d0:	bl	403b40 <table_add_many_internal@plt>
  4054d4:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  4054d8:	ldur	x5, [x29, #-112]
  4054dc:	cbz	x5, 405504 <clock_supported@plt+0x11c4>
  4054e0:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4054e4:	mov	w2, #0x1                   	// #1
  4054e8:	mov	w4, #0x1                   	// #1
  4054ec:	mov	w6, #0x18                  	// #24
  4054f0:	mov	x0, x19
  4054f4:	mov	w1, wzr
  4054f8:	add	x3, x3, #0x875
  4054fc:	bl	403b40 <table_add_many_internal@plt>
  405500:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405504:	ldur	x5, [x29, #-120]
  405508:	cbz	x5, 405530 <clock_supported@plt+0x11f0>
  40550c:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405510:	mov	w2, #0x1                   	// #1
  405514:	mov	w4, #0x1                   	// #1
  405518:	mov	w6, #0x18                  	// #24
  40551c:	mov	x0, x19
  405520:	mov	w1, wzr
  405524:	add	x3, x3, #0x87d
  405528:	bl	403b40 <table_add_many_internal@plt>
  40552c:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405530:	madd	x8, x24, x20, x22
  405534:	str	x8, [sp, #248]
  405538:	ldrb	w8, [x8, #454]
  40553c:	tbz	w8, #0, 4055e0 <clock_supported@plt+0x12a0>
  405540:	madd	x8, x24, x20, x22
  405544:	add	x28, x8, #0x66
  405548:	sub	x2, x29, #0xe0
  40554c:	mov	x0, x27
  405550:	mov	x1, x28
  405554:	stur	xzr, [x29, #-224]
  405558:	bl	4097e8 <clock_supported@plt+0x54a8>
  40555c:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405560:	mov	w2, #0x1                   	// #1
  405564:	mov	w4, #0x18                  	// #24
  405568:	mov	x0, x19
  40556c:	mov	w1, wzr
  405570:	add	x3, x3, #0x884
  405574:	bl	403b40 <table_add_many_internal@plt>
  405578:	tbnz	w0, #31, 40569c <clock_supported@plt+0x135c>
  40557c:	sub	x1, x29, #0xd0
  405580:	mov	x0, x28
  405584:	bl	403ce0 <ether_addr_to_string@plt>
  405588:	ldur	x8, [x29, #-224]
  40558c:	adrp	x9, 40b000 <clock_supported@plt+0x6cc0>
  405590:	add	x9, x9, #0xe5f
  405594:	adrp	x10, 40c000 <clock_supported@plt+0x7cc0>
  405598:	cmp	x8, #0x0
  40559c:	csel	x5, x9, x8, eq  // eq = none
  4055a0:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  4055a4:	add	x10, x10, #0x5c1
  4055a8:	add	x8, x8, #0x5c4
  4055ac:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  4055b0:	mov	x3, x0
  4055b4:	csel	x4, x9, x10, eq  // eq = none
  4055b8:	csel	x6, x9, x8, eq  // eq = none
  4055bc:	mov	x0, x19
  4055c0:	mov	x1, xzr
  4055c4:	add	x2, x2, #0x890
  4055c8:	bl	403cd0 <table_add_cell_stringf@plt>
  4055cc:	ldur	x8, [x29, #-224]
  4055d0:	mov	w28, w0
  4055d4:	mov	x0, x8
  4055d8:	bl	4039b0 <free@plt>
  4055dc:	tbnz	w28, #31, 405880 <clock_supported@plt+0x1540>
  4055e0:	madd	x28, x24, x20, x22
  4055e4:	ldr	w8, [x28, #108]!
  4055e8:	cbz	w8, 405720 <clock_supported@plt+0x13e0>
  4055ec:	str	x25, [sp, #240]
  4055f0:	madd	x25, x24, x20, x22
  4055f4:	ldr	w3, [x25, #112]!
  4055f8:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  4055fc:	sub	x0, x29, #0xd0
  405600:	mov	w1, #0xc                   	// #12
  405604:	add	x2, x2, #0x899
  405608:	bl	403cf0 <snprintf@plt>
  40560c:	cmp	w0, #0xc
  405610:	b.cs	406688 <clock_supported@plt+0x2348>  // b.hs, b.nlast
  405614:	mov	w8, #0x1c8                 	// #456
  405618:	madd	x20, x24, x8, x22
  40561c:	ldr	w3, [x20, #116]!
  405620:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  405624:	sub	x0, x29, #0xe0
  405628:	mov	w1, #0xc                   	// #12
  40562c:	add	x2, x2, #0x899
  405630:	bl	403cf0 <snprintf@plt>
  405634:	cmp	w0, #0xc
  405638:	b.cs	4066ac <clock_supported@plt+0x236c>  // b.hs, b.nlast
  40563c:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405640:	mov	w2, #0x1                   	// #1
  405644:	mov	w4, #0x18                  	// #24
  405648:	mov	x0, x19
  40564c:	mov	w1, wzr
  405650:	add	x3, x3, #0x8ea
  405654:	bl	403b40 <table_add_many_internal@plt>
  405658:	tbnz	w0, #31, 405878 <clock_supported@plt+0x1538>
  40565c:	ldr	w3, [x28]
  405660:	ldr	w8, [x25]
  405664:	ldr	w9, [x20]
  405668:	cbz	w8, 4056a8 <clock_supported@plt+0x1368>
  40566c:	adrp	x11, 40b000 <clock_supported@plt+0x6cc0>
  405670:	adrp	x10, 40c000 <clock_supported@plt+0x7cc0>
  405674:	cmp	w9, #0x0
  405678:	add	x11, x11, #0xe5f
  40567c:	add	x10, x10, #0x906
  405680:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  405684:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  405688:	sub	x6, x29, #0xd0
  40568c:	csel	x7, x11, x10, eq  // eq = none
  405690:	add	x4, x4, #0x5c1
  405694:	add	x5, x5, #0x900
  405698:	b	4056cc <clock_supported@plt+0x138c>
  40569c:	ldur	x0, [x29, #-224]
  4056a0:	bl	4039b0 <free@plt>
  4056a4:	b	405880 <clock_supported@plt+0x1540>
  4056a8:	adrp	x11, 40b000 <clock_supported@plt+0x6cc0>
  4056ac:	adrp	x10, 40c000 <clock_supported@plt+0x7cc0>
  4056b0:	cmp	w9, #0x0
  4056b4:	add	x11, x11, #0xe5f
  4056b8:	add	x10, x10, #0x5c1
  4056bc:	csel	x4, x11, x10, eq  // eq = none
  4056c0:	mov	x5, x11
  4056c4:	mov	x6, x11
  4056c8:	mov	x7, x11
  4056cc:	orr	w8, w9, w8
  4056d0:	cmp	w9, #0x0
  4056d4:	adrp	x9, 40c000 <clock_supported@plt+0x7cc0>
  4056d8:	add	x9, x9, #0x909
  4056dc:	sub	x10, x29, #0xe0
  4056e0:	csel	x9, x9, x11, ne  // ne = any
  4056e4:	csel	x10, x10, x11, ne  // ne = any
  4056e8:	cmp	w8, #0x0
  4056ec:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  4056f0:	add	x8, x8, #0x5c4
  4056f4:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  4056f8:	csel	x8, x8, x11, ne  // ne = any
  4056fc:	mov	x0, x19
  405700:	mov	x1, xzr
  405704:	add	x2, x2, #0x8ef
  405708:	stp	x9, x10, [sp]
  40570c:	str	x8, [sp, #16]
  405710:	bl	403cd0 <table_add_cell_stringf@plt>
  405714:	tbnz	w0, #31, 405878 <clock_supported@plt+0x1538>
  405718:	ldr	x25, [sp, #240]
  40571c:	mov	w20, #0x1c8                 	// #456
  405720:	madd	x8, x24, x20, x22
  405724:	add	x28, x8, #0x11
  405728:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40572c:	mov	x0, x28
  405730:	add	x1, x1, #0xf6
  405734:	bl	403d00 <strcmp_ptr@plt>
  405738:	cbz	w0, 4058f4 <clock_supported@plt+0x15b4>
  40573c:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  405740:	mov	x0, x28
  405744:	add	x1, x1, #0xfd
  405748:	bl	403d00 <strcmp_ptr@plt>
  40574c:	cbnz	w0, 405a34 <clock_supported@plt+0x16f4>
  405750:	madd	x8, x24, x20, x22
  405754:	ldr	w5, [x8, #360]
  405758:	cbz	w5, 405780 <clock_supported@plt+0x1440>
  40575c:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405760:	mov	w2, #0x1                   	// #1
  405764:	mov	w4, #0x12                  	// #18
  405768:	mov	w6, #0x18                  	// #24
  40576c:	mov	x0, x19
  405770:	mov	w1, wzr
  405774:	add	x3, x3, #0x967
  405778:	bl	403b40 <table_add_many_internal@plt>
  40577c:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405780:	madd	x8, x24, x20, x22
  405784:	ldr	w8, [x8, #372]
  405788:	orr	w9, w8, #0x8
  40578c:	cmp	w9, #0xa
  405790:	b.ne	4057c8 <clock_supported@plt+0x1488>  // b.any
  405794:	cmp	w8, #0x2
  405798:	madd	x8, x24, x20, x22
  40579c:	mov	w9, #0x16                  	// #22
  4057a0:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4057a4:	cinc	w4, w9, ne  // ne = any
  4057a8:	add	x5, x8, #0x188
  4057ac:	mov	w2, #0x1                   	// #1
  4057b0:	mov	w6, #0x18                  	// #24
  4057b4:	mov	x0, x19
  4057b8:	mov	w1, wzr
  4057bc:	add	x3, x3, #0x96c
  4057c0:	bl	403b40 <table_add_many_internal@plt>
  4057c4:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  4057c8:	madd	x8, x24, x20, x22
  4057cc:	ldr	w8, [x8, #368]
  4057d0:	orr	w9, w8, #0x8
  4057d4:	cmp	w9, #0xa
  4057d8:	b.ne	405810 <clock_supported@plt+0x14d0>  // b.any
  4057dc:	cmp	w8, #0x2
  4057e0:	madd	x8, x24, x20, x22
  4057e4:	mov	w9, #0x16                  	// #22
  4057e8:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4057ec:	cinc	w4, w9, ne  // ne = any
  4057f0:	add	x5, x8, #0x178
  4057f4:	mov	w2, #0x1                   	// #1
  4057f8:	mov	w6, #0x18                  	// #24
  4057fc:	mov	x0, x19
  405800:	mov	w1, wzr
  405804:	add	x3, x3, #0x973
  405808:	bl	403b40 <table_add_many_internal@plt>
  40580c:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405810:	madd	x8, x24, x20, x22
  405814:	ldrh	w8, [x8, #408]
  405818:	cbz	w8, 405844 <clock_supported@plt+0x1504>
  40581c:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405820:	rev16	w5, w8
  405824:	mov	w2, #0x1                   	// #1
  405828:	mov	w4, #0x11                  	// #17
  40582c:	mov	w6, #0x18                  	// #24
  405830:	mov	x0, x19
  405834:	mov	w1, wzr
  405838:	add	x3, x3, #0x97a
  40583c:	bl	403b40 <table_add_many_internal@plt>
  405840:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405844:	madd	x8, x24, x20, x22
  405848:	ldr	w5, [x8, #364]
  40584c:	cbz	w5, 405a34 <clock_supported@plt+0x16f4>
  405850:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405854:	mov	w2, #0x1                   	// #1
  405858:	mov	w4, #0x15                  	// #21
  40585c:	mov	w6, #0x18                  	// #24
  405860:	mov	x0, x19
  405864:	mov	w1, wzr
  405868:	add	x3, x3, #0x98c
  40586c:	bl	403b40 <table_add_many_internal@plt>
  405870:	tbz	w0, #31, 405a34 <clock_supported@plt+0x16f4>
  405874:	b	405880 <clock_supported@plt+0x1540>
  405878:	ldr	x25, [sp, #240]
  40587c:	mov	w20, #0x1c8                 	// #456
  405880:	mov	x0, x19
  405884:	bl	403b80 <table_unref@plt>
  405888:	ldur	x0, [x29, #-176]
  40588c:	bl	4039b0 <free@plt>
  405890:	ldur	x0, [x29, #-168]
  405894:	bl	4039b0 <free@plt>
  405898:	ldur	x0, [x29, #-88]
  40589c:	bl	4039b0 <free@plt>
  4058a0:	mov	x0, x23
  4058a4:	bl	4039b0 <free@plt>
  4058a8:	ldur	x0, [x29, #-80]
  4058ac:	bl	4039b0 <free@plt>
  4058b0:	ldur	x0, [x29, #-72]
  4058b4:	bl	4039b0 <free@plt>
  4058b8:	ldur	x0, [x29, #-64]
  4058bc:	bl	4039b0 <free@plt>
  4058c0:	ldur	x0, [x29, #-56]
  4058c4:	cbz	x0, 4058cc <clock_supported@plt+0x158c>
  4058c8:	bl	403c30 <strv_free@plt>
  4058cc:	ldur	x0, [x29, #-48]
  4058d0:	cbz	x0, 4058d8 <clock_supported@plt+0x1598>
  4058d4:	bl	403c30 <strv_free@plt>
  4058d8:	ldur	x0, [x29, #-40]
  4058dc:	cbz	x0, 4058e4 <clock_supported@plt+0x15a4>
  4058e0:	bl	403c30 <strv_free@plt>
  4058e4:	ldur	x0, [x29, #-32]
  4058e8:	cbz	x0, 405098 <clock_supported@plt+0xd58>
  4058ec:	bl	403c30 <strv_free@plt>
  4058f0:	b	405098 <clock_supported@plt+0xd58>
  4058f4:	mov	w8, #0x1c8                 	// #456
  4058f8:	madd	x20, x24, x8, x22
  4058fc:	ldr	w0, [x20, #336]
  405900:	bl	403d10 <jiffies_to_usec@plt>
  405904:	ldr	w8, [x20, #340]
  405908:	str	x0, [sp, #240]
  40590c:	mov	w0, w8
  405910:	bl	403d10 <jiffies_to_usec@plt>
  405914:	ldr	w8, [x20, #344]
  405918:	str	x0, [sp, #232]
  40591c:	mov	w0, w8
  405920:	bl	403d10 <jiffies_to_usec@plt>
  405924:	ldr	w8, [x20, #348]
  405928:	mov	x28, x0
  40592c:	mov	w0, w8
  405930:	bl	403d10 <jiffies_to_usec@plt>
  405934:	ldr	w8, [x20, #352]
  405938:	ldrh	w9, [x20, #356]
  40593c:	ldrb	w10, [x20, #358]
  405940:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405944:	cmp	w8, #0x0
  405948:	cset	w8, ne  // ne = any
  40594c:	str	w8, [sp, #176]
  405950:	mov	w8, #0x2                   	// #2
  405954:	str	w8, [sp, #168]
  405958:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  40595c:	str	w9, [sp, #136]
  405960:	adrp	x9, 40c000 <clock_supported@plt+0x7cc0>
  405964:	add	x8, x8, #0x94a
  405968:	add	x9, x9, #0x933
  40596c:	str	x8, [sp, #160]
  405970:	mov	w8, #0x11                  	// #17
  405974:	str	x9, [sp, #80]
  405978:	adrp	x9, 40c000 <clock_supported@plt+0x7cc0>
  40597c:	str	w8, [sp, #128]
  405980:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  405984:	add	x9, x9, #0x92a
  405988:	str	w10, [sp, #216]
  40598c:	mov	w10, #0x10                  	// #16
  405990:	add	x8, x8, #0x940
  405994:	str	x9, [sp, #40]
  405998:	ldp	x9, x5, [sp, #232]
  40599c:	str	w10, [sp, #208]
  4059a0:	adrp	x10, 40c000 <clock_supported@plt+0x7cc0>
  4059a4:	str	x8, [sp, #120]
  4059a8:	mov	w8, #0x7                   	// #7
  4059ac:	add	x10, x10, #0x94f
  4059b0:	str	w8, [sp, #88]
  4059b4:	str	w8, [sp, #48]
  4059b8:	str	w8, [sp, #8]
  4059bc:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  4059c0:	mov	w11, #0x18                  	// #24
  4059c4:	str	x10, [sp, #200]
  4059c8:	mov	w10, #0x1                   	// #1
  4059cc:	str	x0, [sp, #96]
  4059d0:	mov	w2, #0x1                   	// #1
  4059d4:	mov	w4, #0x7                   	// #7
  4059d8:	mov	w7, #0x1                   	// #1
  4059dc:	add	x8, x8, #0x91e
  4059e0:	mov	x0, x19
  4059e4:	mov	w1, wzr
  4059e8:	add	x3, x3, #0x90f
  4059ec:	mov	w6, wzr
  4059f0:	mov	w20, #0x1c8                 	// #456
  4059f4:	str	w11, [sp, #224]
  4059f8:	str	w10, [sp, #192]
  4059fc:	str	wzr, [sp, #184]
  405a00:	str	w10, [sp, #152]
  405a04:	str	wzr, [sp, #144]
  405a08:	str	w10, [sp, #112]
  405a0c:	str	wzr, [sp, #104]
  405a10:	str	w10, [sp, #72]
  405a14:	str	wzr, [sp, #64]
  405a18:	str	x28, [sp, #56]
  405a1c:	str	w10, [sp, #32]
  405a20:	str	wzr, [sp, #24]
  405a24:	str	x9, [sp, #16]
  405a28:	str	x8, [sp]
  405a2c:	bl	403b40 <table_add_many_internal@plt>
  405a30:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405a34:	ldr	x8, [sp, #248]
  405a38:	add	x8, x8, #0x1c6
  405a3c:	str	x8, [sp, #248]
  405a40:	ldrh	w8, [x8]
  405a44:	tbz	w8, #7, 405ae0 <clock_supported@plt+0x17a0>
  405a48:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405a4c:	mov	w2, #0x1                   	// #1
  405a50:	mov	w4, #0x18                  	// #24
  405a54:	mov	x0, x19
  405a58:	mov	w1, wzr
  405a5c:	add	x3, x3, #0x99f
  405a60:	bl	403b40 <table_add_many_internal@plt>
  405a64:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405a68:	madd	x8, x24, x20, x22
  405a6c:	ldr	x0, [x8, #440]
  405a70:	cbz	x0, 405a80 <clock_supported@plt+0x1740>
  405a74:	bl	403d20 <cescape@plt>
  405a78:	mov	x28, x0
  405a7c:	b	405a84 <clock_supported@plt+0x1744>
  405a80:	mov	x28, xzr
  405a84:	adrp	x9, 40c000 <clock_supported@plt+0x7cc0>
  405a88:	cmp	x28, #0x0
  405a8c:	madd	x8, x24, x20, x22
  405a90:	add	x9, x9, #0xa58
  405a94:	csel	x9, x9, x28, eq  // eq = none
  405a98:	add	x0, x8, #0x1c0
  405a9c:	sub	x1, x29, #0xd0
  405aa0:	str	x9, [sp, #240]
  405aa4:	bl	403ce0 <ether_addr_to_string@plt>
  405aa8:	ldr	x3, [sp, #240]
  405aac:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  405ab0:	mov	x4, x0
  405ab4:	mov	x0, x19
  405ab8:	mov	x1, xzr
  405abc:	add	x2, x2, #0x9b2
  405ac0:	bl	403cd0 <table_add_cell_stringf@plt>
  405ac4:	str	w0, [sp, #240]
  405ac8:	mov	x0, x28
  405acc:	bl	4039b0 <free@plt>
  405ad0:	ldr	w8, [sp, #240]
  405ad4:	tbnz	w8, #31, 405880 <clock_supported@plt+0x1540>
  405ad8:	ldr	x8, [sp, #248]
  405adc:	ldrh	w8, [x8]
  405ae0:	tbz	w8, #5, 405b64 <clock_supported@plt+0x1824>
  405ae4:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405ae8:	mov	w2, #0x1                   	// #1
  405aec:	mov	w4, #0x18                  	// #24
  405af0:	mov	x0, x19
  405af4:	mov	w1, wzr
  405af8:	add	x3, x3, #0x9ba
  405afc:	bl	403b40 <table_add_many_internal@plt>
  405b00:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405b04:	mov	w8, #0x1c8                 	// #456
  405b08:	madd	x20, x24, x8, x22
  405b0c:	ldr	x2, [x20, #320]
  405b10:	sub	x0, x29, #0xd0
  405b14:	mov	w1, #0x8                   	// #8
  405b18:	mov	w3, wzr
  405b1c:	bl	403d30 <format_bytes_full@plt>
  405b20:	ldr	x2, [x20, #328]
  405b24:	mov	x28, x0
  405b28:	sub	x0, x29, #0xe0
  405b2c:	mov	w1, #0x8                   	// #8
  405b30:	mov	w3, wzr
  405b34:	mov	w20, #0x1c8                 	// #456
  405b38:	bl	403d30 <format_bytes_full@plt>
  405b3c:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  405b40:	mov	x4, x0
  405b44:	mov	x0, x19
  405b48:	mov	x1, xzr
  405b4c:	add	x2, x2, #0x9cc
  405b50:	mov	x3, x28
  405b54:	bl	403cd0 <table_add_cell_stringf@plt>
  405b58:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405b5c:	ldr	x8, [sp, #248]
  405b60:	ldrh	w8, [x8]
  405b64:	tst	w8, #0x6
  405b68:	b.eq	405bb4 <clock_supported@plt+0x1874>  // b.none
  405b6c:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405b70:	mov	w2, #0x1                   	// #1
  405b74:	mov	w4, #0x18                  	// #24
  405b78:	mov	x0, x19
  405b7c:	mov	w1, wzr
  405b80:	add	x3, x3, #0x9d8
  405b84:	bl	403b40 <table_add_many_internal@plt>
  405b88:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405b8c:	madd	x8, x24, x20, x22
  405b90:	ldp	w3, w4, [x8, #120]
  405b94:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  405b98:	mov	x0, x19
  405b9c:	mov	x1, xzr
  405ba0:	add	x2, x2, #0x9ee
  405ba4:	bl	403cd0 <table_add_cell_stringf@plt>
  405ba8:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405bac:	ldr	x8, [sp, #248]
  405bb0:	ldrh	w8, [x8]
  405bb4:	tbnz	w8, #6, 405e7c <clock_supported@plt+0x1b3c>
  405bb8:	ldr	w2, [x21]
  405bbc:	mov	x0, x26
  405bc0:	mov	x1, x19
  405bc4:	bl	408e5c <clock_supported@plt+0x4b1c>
  405bc8:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405bcc:	ldr	w3, [x21]
  405bd0:	mov	x0, x26
  405bd4:	mov	x1, x27
  405bd8:	mov	x2, x19
  405bdc:	bl	4091f8 <clock_supported@plt+0x4eb8>
  405be0:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405be4:	ldur	x8, [x29, #-32]
  405be8:	str	x25, [sp, #240]
  405bec:	cbz	x8, 405c40 <clock_supported@plt+0x1900>
  405bf0:	ldr	x5, [x8]
  405bf4:	cbz	x5, 405c40 <clock_supported@plt+0x1900>
  405bf8:	mov	x25, xzr
  405bfc:	add	x26, x8, #0x8
  405c00:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  405c04:	adrp	x9, 40c000 <clock_supported@plt+0x7cc0>
  405c08:	cmp	x25, #0x0
  405c0c:	add	x8, x8, #0xe5f
  405c10:	add	x9, x9, #0x4c0
  405c14:	csel	x3, x9, x8, eq  // eq = none
  405c18:	mov	w2, #0x1                   	// #1
  405c1c:	mov	w4, #0x1                   	// #1
  405c20:	mov	w6, #0x18                  	// #24
  405c24:	mov	x0, x19
  405c28:	mov	w1, wzr
  405c2c:	bl	403b40 <table_add_many_internal@plt>
  405c30:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  405c34:	ldr	x5, [x26, x25]
  405c38:	add	x25, x25, #0x8
  405c3c:	cbnz	x5, 405c00 <clock_supported@plt+0x18c0>
  405c40:	ldur	x8, [x29, #-48]
  405c44:	cbz	x8, 405c98 <clock_supported@plt+0x1958>
  405c48:	ldr	x5, [x8]
  405c4c:	cbz	x5, 405c98 <clock_supported@plt+0x1958>
  405c50:	mov	x25, xzr
  405c54:	add	x26, x8, #0x8
  405c58:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  405c5c:	adrp	x9, 40c000 <clock_supported@plt+0x7cc0>
  405c60:	cmp	x25, #0x0
  405c64:	add	x8, x8, #0xe5f
  405c68:	add	x9, x9, #0x4c5
  405c6c:	csel	x3, x9, x8, eq  // eq = none
  405c70:	mov	w2, #0x1                   	// #1
  405c74:	mov	w4, #0x1                   	// #1
  405c78:	mov	w6, #0x18                  	// #24
  405c7c:	mov	x0, x19
  405c80:	mov	w1, wzr
  405c84:	bl	403b40 <table_add_many_internal@plt>
  405c88:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  405c8c:	ldr	x5, [x26, x25]
  405c90:	add	x25, x25, #0x8
  405c94:	cbnz	x5, 405c58 <clock_supported@plt+0x1918>
  405c98:	ldur	x8, [x29, #-56]
  405c9c:	cbz	x8, 405cf0 <clock_supported@plt+0x19b0>
  405ca0:	ldr	x5, [x8]
  405ca4:	cbz	x5, 405cf0 <clock_supported@plt+0x19b0>
  405ca8:	mov	x25, xzr
  405cac:	add	x26, x8, #0x8
  405cb0:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  405cb4:	adrp	x9, 40c000 <clock_supported@plt+0x7cc0>
  405cb8:	cmp	x25, #0x0
  405cbc:	add	x8, x8, #0xe5f
  405cc0:	add	x9, x9, #0x4d5
  405cc4:	csel	x3, x9, x8, eq  // eq = none
  405cc8:	mov	w2, #0x1                   	// #1
  405ccc:	mov	w4, #0x1                   	// #1
  405cd0:	mov	w6, #0x18                  	// #24
  405cd4:	mov	x0, x19
  405cd8:	mov	w1, wzr
  405cdc:	bl	403b40 <table_add_many_internal@plt>
  405ce0:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  405ce4:	ldr	x5, [x26, x25]
  405ce8:	add	x25, x25, #0x8
  405cec:	cbnz	x5, 405cb0 <clock_supported@plt+0x1970>
  405cf0:	ldur	x8, [x29, #-40]
  405cf4:	cbz	x8, 405d48 <clock_supported@plt+0x1a08>
  405cf8:	ldr	x5, [x8]
  405cfc:	cbz	x5, 405d48 <clock_supported@plt+0x1a08>
  405d00:	mov	x25, xzr
  405d04:	add	x26, x8, #0x8
  405d08:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  405d0c:	adrp	x9, 40c000 <clock_supported@plt+0x7cc0>
  405d10:	cmp	x25, #0x0
  405d14:	add	x8, x8, #0xe5f
  405d18:	add	x9, x9, #0x4e4
  405d1c:	csel	x3, x9, x8, eq  // eq = none
  405d20:	mov	w2, #0x1                   	// #1
  405d24:	mov	w4, #0x1                   	// #1
  405d28:	mov	w6, #0x18                  	// #24
  405d2c:	mov	x0, x19
  405d30:	mov	w1, wzr
  405d34:	bl	403b40 <table_add_many_internal@plt>
  405d38:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  405d3c:	ldr	x5, [x26, x25]
  405d40:	add	x25, x25, #0x8
  405d44:	cbnz	x5, 405d08 <clock_supported@plt+0x19c8>
  405d48:	ldur	x25, [x29, #-168]
  405d4c:	cbz	x25, 405da4 <clock_supported@plt+0x1a64>
  405d50:	ldr	w5, [x25]
  405d54:	cmp	w5, #0x1
  405d58:	b.lt	405da4 <clock_supported@plt+0x1a64>  // b.tstop
  405d5c:	mov	w26, #0x1                   	// #1
  405d60:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  405d64:	adrp	x9, 40c000 <clock_supported@plt+0x7cc0>
  405d68:	cmp	w26, #0x1
  405d6c:	add	x8, x8, #0xe5f
  405d70:	add	x9, x9, #0xa1b
  405d74:	csel	x3, x9, x8, eq  // eq = none
  405d78:	mov	w2, #0x1                   	// #1
  405d7c:	mov	w4, #0x15                  	// #21
  405d80:	mov	w6, #0x18                  	// #24
  405d84:	mov	x0, x19
  405d88:	mov	w1, wzr
  405d8c:	bl	403b40 <table_add_many_internal@plt>
  405d90:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  405d94:	ldr	w5, [x25, w26, uxtw #2]
  405d98:	add	w26, w26, #0x1
  405d9c:	cmp	w5, #0x1
  405da0:	b.ge	405d60 <clock_supported@plt+0x1a20>  // b.tcont
  405da4:	ldur	x25, [x29, #-176]
  405da8:	cbz	x25, 405e00 <clock_supported@plt+0x1ac0>
  405dac:	ldr	w5, [x25]
  405db0:	cmp	w5, #0x1
  405db4:	b.lt	405e00 <clock_supported@plt+0x1ac0>  // b.tstop
  405db8:	mov	w26, #0x1                   	// #1
  405dbc:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  405dc0:	adrp	x9, 40c000 <clock_supported@plt+0x7cc0>
  405dc4:	cmp	w26, #0x1
  405dc8:	add	x8, x8, #0xe5f
  405dcc:	add	x9, x9, #0xa2d
  405dd0:	csel	x3, x9, x8, eq  // eq = none
  405dd4:	mov	w2, #0x1                   	// #1
  405dd8:	mov	w4, #0x15                  	// #21
  405ddc:	mov	w6, #0x18                  	// #24
  405de0:	mov	x0, x19
  405de4:	mov	w1, wzr
  405de8:	bl	403b40 <table_add_many_internal@plt>
  405dec:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  405df0:	ldr	w5, [x25, w26, uxtw #2]
  405df4:	add	w26, w26, #0x1
  405df8:	cmp	w5, #0x1
  405dfc:	b.ge	405dbc <clock_supported@plt+0x1a7c>  // b.tcont
  405e00:	ldr	w0, [x21]
  405e04:	sub	x1, x29, #0x50
  405e08:	bl	403d40 <sd_network_link_get_timezone@plt>
  405e0c:	ldur	x5, [x29, #-80]
  405e10:	cbz	x5, 405e38 <clock_supported@plt+0x1af8>
  405e14:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405e18:	mov	w2, #0x1                   	// #1
  405e1c:	mov	w4, #0x1                   	// #1
  405e20:	mov	w6, #0x18                  	// #24
  405e24:	mov	x0, x19
  405e28:	mov	w1, wzr
  405e2c:	add	x3, x3, #0xa3f
  405e30:	bl	403b40 <table_add_many_internal@plt>
  405e34:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  405e38:	ldr	w2, [x21]
  405e3c:	cmp	w2, #0x0
  405e40:	b.le	4066d0 <clock_supported@plt+0x2390>
  405e44:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  405e48:	sub	x0, x29, #0xd0
  405e4c:	add	x1, x1, #0xab3
  405e50:	stur	xzr, [x29, #-208]
  405e54:	bl	403d50 <asprintf@plt>
  405e58:	tbnz	w0, #31, 405f68 <clock_supported@plt+0x1c28>
  405e5c:	ldur	x0, [x29, #-208]
  405e60:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  405e64:	add	x1, x1, #0xace
  405e68:	bl	403d60 <fopen64@plt>
  405e6c:	mov	x26, x0
  405e70:	cbz	x0, 405f74 <clock_supported@plt+0x1c34>
  405e74:	mov	w20, wzr
  405e78:	b	405f80 <clock_supported@plt+0x1c40>
  405e7c:	mov	w8, #0x1c8                 	// #456
  405e80:	madd	x20, x24, x8, x22
  405e84:	ldr	w0, [x20, #424]
  405e88:	bl	403d70 <duplex_to_string@plt>
  405e8c:	ldr	w8, [x20, #428]
  405e90:	mov	x28, x0
  405e94:	mov	w0, w8
  405e98:	bl	403d80 <port_to_string@plt>
  405e9c:	ldr	w8, [x20, #412]
  405ea0:	mov	w20, #0x1c8                 	// #456
  405ea4:	str	x0, [sp, #240]
  405ea8:	cmp	w8, #0x1
  405eac:	b.hi	405ed8 <clock_supported@plt+0x1b98>  // b.pmore
  405eb0:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405eb4:	cset	w5, eq  // eq = none
  405eb8:	mov	w2, #0x1                   	// #1
  405ebc:	mov	w4, #0x2                   	// #2
  405ec0:	mov	w6, #0x18                  	// #24
  405ec4:	mov	x0, x19
  405ec8:	mov	w1, wzr
  405ecc:	add	x3, x3, #0x9f4
  405ed0:	bl	403b40 <table_add_many_internal@plt>
  405ed4:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405ed8:	madd	x8, x24, x20, x22
  405edc:	ldr	x5, [x8, #416]
  405ee0:	cbz	x5, 405f08 <clock_supported@plt+0x1bc8>
  405ee4:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405ee8:	mov	w2, #0x1                   	// #1
  405eec:	mov	w4, #0x9                   	// #9
  405ef0:	mov	w6, #0x18                  	// #24
  405ef4:	mov	x0, x19
  405ef8:	mov	w1, wzr
  405efc:	add	x3, x3, #0xa06
  405f00:	bl	403b40 <table_add_many_internal@plt>
  405f04:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405f08:	cbz	x28, 405f34 <clock_supported@plt+0x1bf4>
  405f0c:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405f10:	mov	w2, #0x1                   	// #1
  405f14:	mov	w4, #0x1                   	// #1
  405f18:	mov	w6, #0x18                  	// #24
  405f1c:	mov	x0, x19
  405f20:	mov	w1, wzr
  405f24:	add	x3, x3, #0xa0d
  405f28:	mov	x5, x28
  405f2c:	bl	403b40 <table_add_many_internal@plt>
  405f30:	tbnz	w0, #31, 405880 <clock_supported@plt+0x1540>
  405f34:	ldr	x8, [sp, #240]
  405f38:	cbz	x8, 405bb8 <clock_supported@plt+0x1878>
  405f3c:	ldr	x5, [sp, #240]
  405f40:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  405f44:	mov	w2, #0x1                   	// #1
  405f48:	mov	w4, #0x1                   	// #1
  405f4c:	mov	w6, #0x18                  	// #24
  405f50:	mov	x0, x19
  405f54:	mov	w1, wzr
  405f58:	add	x3, x3, #0xa15
  405f5c:	bl	403b40 <table_add_many_internal@plt>
  405f60:	tbz	w0, #31, 405bb8 <clock_supported@plt+0x1878>
  405f64:	b	405880 <clock_supported@plt+0x1540>
  405f68:	mov	x26, xzr
  405f6c:	mov	w20, #0xfffffff4            	// #-12
  405f70:	b	405f80 <clock_supported@plt+0x1c40>
  405f74:	bl	403d90 <__errno_location@plt>
  405f78:	ldr	w8, [x0]
  405f7c:	neg	w20, w8
  405f80:	ldur	x0, [x29, #-208]
  405f84:	bl	4039b0 <free@plt>
  405f88:	cmn	w20, #0x2
  405f8c:	b.ne	405fa0 <clock_supported@plt+0x1c60>  // b.any
  405f90:	mov	x0, x26
  405f94:	bl	403da0 <safe_fclose@plt>
  405f98:	mov	w20, #0x1c8                 	// #456
  405f9c:	b	4060f0 <clock_supported@plt+0x1db0>
  405fa0:	tbnz	w20, #31, 406544 <clock_supported@plt+0x2204>
  405fa4:	adrp	x25, 40b000 <clock_supported@plt+0x6cc0>
  405fa8:	mov	w21, wzr
  405fac:	mov	w20, #0x1c8                 	// #456
  405fb0:	add	x25, x25, #0xe5f
  405fb4:	b	405fbc <clock_supported@plt+0x1c7c>
  405fb8:	cbnz	w28, 4060d8 <clock_supported@plt+0x1d98>
  405fbc:	sub	x1, x29, #0x18
  405fc0:	mov	x0, x26
  405fc4:	stur	xzr, [x29, #-208]
  405fc8:	stur	xzr, [x29, #-224]
  405fcc:	stp	xzr, xzr, [x29, #-24]
  405fd0:	bl	409910 <clock_supported@plt+0x55d0>
  405fd4:	tbnz	w0, #31, 406078 <clock_supported@plt+0x1d38>
  405fd8:	cbz	w0, 406084 <clock_supported@plt+0x1d44>
  405fdc:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  405fe0:	cmp	w21, #0x0
  405fe4:	add	x8, x8, #0xa4a
  405fe8:	csel	x3, x8, x25, eq  // eq = none
  405fec:	mov	w2, #0x1                   	// #1
  405ff0:	mov	w4, #0x18                  	// #24
  405ff4:	mov	x0, x19
  405ff8:	mov	w1, wzr
  405ffc:	mov	w28, #0x1                   	// #1
  406000:	bl	403b40 <table_add_many_internal@plt>
  406004:	tbnz	w0, #31, 40608c <clock_supported@plt+0x1d4c>
  406008:	ldur	x0, [x29, #-24]
  40600c:	sub	x1, x29, #0xd0
  406010:	bl	40ad70 <clock_supported@plt+0x6a30>
  406014:	ldur	x0, [x29, #-24]
  406018:	sub	x1, x29, #0xe0
  40601c:	bl	40ab0c <clock_supported@plt+0x67cc>
  406020:	ldur	x0, [x29, #-24]
  406024:	sub	x1, x29, #0x10
  406028:	bl	40ae78 <clock_supported@plt+0x6b38>
  40602c:	ldur	x8, [x29, #-208]
  406030:	ldur	x9, [x29, #-224]
  406034:	ldur	x6, [x29, #-16]
  406038:	adrp	x10, 40c000 <clock_supported@plt+0x7cc0>
  40603c:	cmp	x8, #0x0
  406040:	add	x10, x10, #0x42a
  406044:	csel	x3, x10, x8, eq  // eq = none
  406048:	cmp	x9, #0x0
  40604c:	csel	x4, x10, x9, eq  // eq = none
  406050:	cbz	x6, 406094 <clock_supported@plt+0x1d54>
  406054:	ldrb	w8, [x6]
  406058:	cmp	w8, #0x0
  40605c:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  406060:	add	x8, x8, #0x5c1
  406064:	csel	x5, x25, x8, eq  // eq = none
  406068:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  40606c:	add	x8, x8, #0x5c4
  406070:	csel	x7, x25, x8, eq  // eq = none
  406074:	b	4060a0 <clock_supported@plt+0x1d60>
  406078:	mov	w28, #0x1                   	// #1
  40607c:	mov	w27, w0
  406080:	b	4060c8 <clock_supported@plt+0x1d88>
  406084:	mov	w28, #0x8                   	// #8
  406088:	b	4060c8 <clock_supported@plt+0x1d88>
  40608c:	mov	w27, w0
  406090:	b	4060c8 <clock_supported@plt+0x1d88>
  406094:	mov	x5, x25
  406098:	mov	x6, x25
  40609c:	mov	x7, x25
  4060a0:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  4060a4:	mov	x0, x19
  4060a8:	mov	x1, xzr
  4060ac:	add	x2, x2, #0xa9f
  4060b0:	bl	403cd0 <table_add_cell_stringf@plt>
  4060b4:	cmp	w0, #0x0
  4060b8:	mvn	w8, w0
  4060bc:	csel	w27, w0, w27, lt  // lt = tstop
  4060c0:	add	w21, w21, w8, lsr #31
  4060c4:	lsr	w28, w0, #31
  4060c8:	ldur	x0, [x29, #-24]
  4060cc:	cbz	x0, 405fb8 <clock_supported@plt+0x1c78>
  4060d0:	bl	409c40 <clock_supported@plt+0x5900>
  4060d4:	b	405fb8 <clock_supported@plt+0x1c78>
  4060d8:	cmp	w28, #0x8
  4060dc:	b.ne	4060e4 <clock_supported@plt+0x1da4>  // b.any
  4060e0:	mov	w27, w21
  4060e4:	mov	x0, x26
  4060e8:	bl	403da0 <safe_fclose@plt>
  4060ec:	tbnz	w27, #31, 406550 <clock_supported@plt+0x2210>
  4060f0:	adrp	x8, 420000 <__bss_start@@Base>
  4060f4:	ldrb	w8, [x8, #6]
  4060f8:	cmp	w8, #0x1
  4060fc:	b.ne	406534 <clock_supported@plt+0x21f4>  // b.any
  406100:	ldr	x8, [sp, #248]
  406104:	ldrb	w8, [x8]
  406108:	tst	w8, #0x18
  40610c:	b.eq	406534 <clock_supported@plt+0x21f4>  // b.none
  406110:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  406114:	mov	w2, #0x1                   	// #1
  406118:	mov	w4, #0x18                  	// #24
  40611c:	mov	x0, x19
  406120:	mov	w1, wzr
  406124:	add	x3, x3, #0xb07
  406128:	bl	403b40 <table_add_many_internal@plt>
  40612c:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  406130:	ldr	x8, [sp, #248]
  406134:	madd	x9, x24, x20, x22
  406138:	add	x26, x9, #0x80
  40613c:	mov	x4, #0xffffffffffffffff    	// #-1
  406140:	ldrh	w8, [x8]
  406144:	mov	x5, #0xffffffffffffffff    	// #-1
  406148:	mov	w6, #0xffffffff            	// #-1
  40614c:	mov	w7, #0xffffffff            	// #-1
  406150:	tst	w8, #0x8
  406154:	mov	w8, #0x12                  	// #18
  406158:	cinc	w2, w8, ne  // ne = any
  40615c:	mov	w8, #0xffffffff            	// #-1
  406160:	mov	x0, x19
  406164:	mov	x1, xzr
  406168:	mov	x3, x26
  40616c:	str	w8, [sp]
  406170:	bl	403db0 <table_add_cell_full@plt>
  406174:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  406178:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  40617c:	mov	w2, #0x1                   	// #1
  406180:	mov	w4, #0x18                  	// #24
  406184:	mov	x0, x19
  406188:	mov	w1, wzr
  40618c:	add	x3, x3, #0xb13
  406190:	bl	403b40 <table_add_many_internal@plt>
  406194:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  406198:	ldr	x8, [sp, #248]
  40619c:	madd	x9, x24, x20, x22
  4061a0:	add	x10, x26, #0x4
  4061a4:	add	x21, x9, #0x88
  4061a8:	ldrh	w8, [x8]
  4061ac:	mov	x4, #0xffffffffffffffff    	// #-1
  4061b0:	mov	x5, #0xffffffffffffffff    	// #-1
  4061b4:	mov	w6, #0xffffffff            	// #-1
  4061b8:	tst	w8, #0x8
  4061bc:	mov	w8, #0x12                  	// #18
  4061c0:	cinc	w2, w8, ne  // ne = any
  4061c4:	csel	x3, x21, x10, ne  // ne = any
  4061c8:	mov	w7, #0xffffffff            	// #-1
  4061cc:	mov	w8, #0xffffffff            	// #-1
  4061d0:	mov	x0, x19
  4061d4:	mov	x1, xzr
  4061d8:	str	w8, [sp]
  4061dc:	bl	403db0 <table_add_cell_full@plt>
  4061e0:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  4061e4:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4061e8:	mov	w2, #0x1                   	// #1
  4061ec:	mov	w4, #0x18                  	// #24
  4061f0:	mov	x0, x19
  4061f4:	mov	w1, wzr
  4061f8:	add	x3, x3, #0xb1f
  4061fc:	bl	403b40 <table_add_many_internal@plt>
  406200:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  406204:	ldr	x8, [sp, #248]
  406208:	madd	x9, x24, x20, x22
  40620c:	add	x28, x9, #0x90
  406210:	mov	x4, #0xffffffffffffffff    	// #-1
  406214:	ldrh	w8, [x8]
  406218:	mov	x5, #0xffffffffffffffff    	// #-1
  40621c:	mov	w6, #0xffffffff            	// #-1
  406220:	mov	w7, #0xffffffff            	// #-1
  406224:	tst	w8, #0x8
  406228:	mov	w8, #0x12                  	// #18
  40622c:	cinc	w2, w8, ne  // ne = any
  406230:	csel	x3, x28, x21, ne  // ne = any
  406234:	mov	w8, #0xffffffff            	// #-1
  406238:	mov	x0, x19
  40623c:	mov	x1, xzr
  406240:	str	w8, [sp]
  406244:	bl	403db0 <table_add_cell_full@plt>
  406248:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  40624c:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  406250:	mov	w2, #0x1                   	// #1
  406254:	mov	w4, #0x18                  	// #24
  406258:	mov	x0, x19
  40625c:	mov	w1, wzr
  406260:	add	x3, x3, #0xb29
  406264:	bl	403b40 <table_add_many_internal@plt>
  406268:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  40626c:	ldr	x8, [sp, #248]
  406270:	madd	x9, x24, x20, x22
  406274:	add	x10, x26, #0xc
  406278:	add	x27, x9, #0x98
  40627c:	ldrh	w8, [x8]
  406280:	mov	x4, #0xffffffffffffffff    	// #-1
  406284:	mov	x5, #0xffffffffffffffff    	// #-1
  406288:	mov	w6, #0xffffffff            	// #-1
  40628c:	tst	w8, #0x8
  406290:	mov	w8, #0x12                  	// #18
  406294:	cinc	w2, w8, ne  // ne = any
  406298:	csel	x3, x27, x10, ne  // ne = any
  40629c:	mov	w7, #0xffffffff            	// #-1
  4062a0:	mov	w8, #0xffffffff            	// #-1
  4062a4:	mov	x0, x19
  4062a8:	mov	x1, xzr
  4062ac:	str	w8, [sp]
  4062b0:	bl	403db0 <table_add_cell_full@plt>
  4062b4:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  4062b8:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4062bc:	mov	w2, #0x1                   	// #1
  4062c0:	mov	w4, #0x18                  	// #24
  4062c4:	mov	x0, x19
  4062c8:	mov	w1, wzr
  4062cc:	add	x3, x3, #0xb33
  4062d0:	bl	403b40 <table_add_many_internal@plt>
  4062d4:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  4062d8:	ldr	x8, [sp, #248]
  4062dc:	madd	x9, x24, x20, x22
  4062e0:	add	x21, x9, #0xa0
  4062e4:	mov	x4, #0xffffffffffffffff    	// #-1
  4062e8:	ldrh	w8, [x8]
  4062ec:	mov	x5, #0xffffffffffffffff    	// #-1
  4062f0:	mov	w6, #0xffffffff            	// #-1
  4062f4:	mov	w7, #0xffffffff            	// #-1
  4062f8:	tst	w8, #0x8
  4062fc:	mov	w8, #0x12                  	// #18
  406300:	cinc	w2, w8, ne  // ne = any
  406304:	csel	x3, x21, x28, ne  // ne = any
  406308:	mov	w8, #0xffffffff            	// #-1
  40630c:	mov	x0, x19
  406310:	mov	x1, xzr
  406314:	str	w8, [sp]
  406318:	bl	403db0 <table_add_cell_full@plt>
  40631c:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  406320:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  406324:	mov	w2, #0x1                   	// #1
  406328:	mov	w4, #0x18                  	// #24
  40632c:	mov	x0, x19
  406330:	mov	w1, wzr
  406334:	add	x3, x3, #0xb3e
  406338:	bl	403b40 <table_add_many_internal@plt>
  40633c:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  406340:	ldr	x8, [sp, #248]
  406344:	madd	x9, x24, x20, x22
  406348:	add	x10, x26, #0x14
  40634c:	add	x9, x9, #0xa8
  406350:	ldrh	w8, [x8]
  406354:	mov	x4, #0xffffffffffffffff    	// #-1
  406358:	mov	x5, #0xffffffffffffffff    	// #-1
  40635c:	mov	w6, #0xffffffff            	// #-1
  406360:	tst	w8, #0x8
  406364:	mov	w8, #0x12                  	// #18
  406368:	cinc	w2, w8, ne  // ne = any
  40636c:	csel	x3, x9, x10, ne  // ne = any
  406370:	mov	w7, #0xffffffff            	// #-1
  406374:	mov	w8, #0xffffffff            	// #-1
  406378:	mov	x0, x19
  40637c:	mov	x1, xzr
  406380:	str	w8, [sp]
  406384:	bl	403db0 <table_add_cell_full@plt>
  406388:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  40638c:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  406390:	mov	w2, #0x1                   	// #1
  406394:	mov	w4, #0x18                  	// #24
  406398:	mov	x0, x19
  40639c:	mov	w1, wzr
  4063a0:	add	x3, x3, #0xb49
  4063a4:	bl	403b40 <table_add_many_internal@plt>
  4063a8:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  4063ac:	ldr	x8, [sp, #248]
  4063b0:	madd	x9, x24, x20, x22
  4063b4:	add	x9, x9, #0xb0
  4063b8:	mov	x4, #0xffffffffffffffff    	// #-1
  4063bc:	ldrh	w8, [x8]
  4063c0:	mov	x5, #0xffffffffffffffff    	// #-1
  4063c4:	mov	w6, #0xffffffff            	// #-1
  4063c8:	mov	w7, #0xffffffff            	// #-1
  4063cc:	tst	w8, #0x8
  4063d0:	mov	w8, #0x12                  	// #18
  4063d4:	cinc	w2, w8, ne  // ne = any
  4063d8:	csel	x3, x9, x27, ne  // ne = any
  4063dc:	mov	w8, #0xffffffff            	// #-1
  4063e0:	mov	x0, x19
  4063e4:	mov	x1, xzr
  4063e8:	str	w8, [sp]
  4063ec:	bl	403db0 <table_add_cell_full@plt>
  4063f0:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  4063f4:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4063f8:	mov	w2, #0x1                   	// #1
  4063fc:	mov	w4, #0x18                  	// #24
  406400:	mov	x0, x19
  406404:	mov	w1, wzr
  406408:	add	x3, x3, #0xb55
  40640c:	bl	403b40 <table_add_many_internal@plt>
  406410:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  406414:	ldr	x8, [sp, #248]
  406418:	madd	x9, x24, x20, x22
  40641c:	add	x10, x26, #0x1c
  406420:	add	x9, x9, #0xb8
  406424:	ldrh	w8, [x8]
  406428:	mov	x4, #0xffffffffffffffff    	// #-1
  40642c:	mov	x5, #0xffffffffffffffff    	// #-1
  406430:	mov	w6, #0xffffffff            	// #-1
  406434:	tst	w8, #0x8
  406438:	mov	w8, #0x12                  	// #18
  40643c:	cinc	w2, w8, ne  // ne = any
  406440:	csel	x3, x9, x10, ne  // ne = any
  406444:	mov	w7, #0xffffffff            	// #-1
  406448:	mov	w8, #0xffffffff            	// #-1
  40644c:	mov	x0, x19
  406450:	mov	x1, xzr
  406454:	str	w8, [sp]
  406458:	bl	403db0 <table_add_cell_full@plt>
  40645c:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  406460:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  406464:	mov	w2, #0x1                   	// #1
  406468:	mov	w4, #0x18                  	// #24
  40646c:	mov	x0, x19
  406470:	mov	w1, wzr
  406474:	add	x3, x3, #0xb61
  406478:	bl	403b40 <table_add_many_internal@plt>
  40647c:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  406480:	ldr	x8, [sp, #248]
  406484:	madd	x9, x24, x20, x22
  406488:	add	x9, x9, #0xc0
  40648c:	mov	x4, #0xffffffffffffffff    	// #-1
  406490:	ldrh	w8, [x8]
  406494:	mov	x5, #0xffffffffffffffff    	// #-1
  406498:	mov	w6, #0xffffffff            	// #-1
  40649c:	mov	w7, #0xffffffff            	// #-1
  4064a0:	tst	w8, #0x8
  4064a4:	mov	w8, #0x12                  	// #18
  4064a8:	cinc	w2, w8, ne  // ne = any
  4064ac:	csel	x3, x9, x21, ne  // ne = any
  4064b0:	mov	w8, #0xffffffff            	// #-1
  4064b4:	mov	x0, x19
  4064b8:	mov	x1, xzr
  4064bc:	str	w8, [sp]
  4064c0:	bl	403db0 <table_add_cell_full@plt>
  4064c4:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  4064c8:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4064cc:	mov	w2, #0x1                   	// #1
  4064d0:	mov	w4, #0x18                  	// #24
  4064d4:	mov	x0, x19
  4064d8:	mov	w1, wzr
  4064dc:	add	x3, x3, #0xb74
  4064e0:	bl	403b40 <table_add_many_internal@plt>
  4064e4:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  4064e8:	ldr	x8, [sp, #248]
  4064ec:	madd	x9, x24, x20, x22
  4064f0:	add	x10, x26, #0x24
  4064f4:	add	x9, x9, #0xc8
  4064f8:	ldrh	w8, [x8]
  4064fc:	mov	x4, #0xffffffffffffffff    	// #-1
  406500:	mov	x5, #0xffffffffffffffff    	// #-1
  406504:	mov	w6, #0xffffffff            	// #-1
  406508:	tst	w8, #0x8
  40650c:	mov	w8, #0x12                  	// #18
  406510:	cinc	w2, w8, ne  // ne = any
  406514:	csel	x3, x9, x10, ne  // ne = any
  406518:	mov	w7, #0xffffffff            	// #-1
  40651c:	mov	w8, #0xffffffff            	// #-1
  406520:	mov	x0, x19
  406524:	mov	x1, xzr
  406528:	str	w8, [sp]
  40652c:	bl	403db0 <table_add_cell_full@plt>
  406530:	tbnz	w0, #31, 406550 <clock_supported@plt+0x2210>
  406534:	mov	x0, x19
  406538:	mov	x1, xzr
  40653c:	bl	403b50 <table_print@plt>
  406540:	b	406550 <clock_supported@plt+0x2210>
  406544:	mov	x0, x26
  406548:	bl	403da0 <safe_fclose@plt>
  40654c:	mov	w20, #0x1c8                 	// #456
  406550:	ldr	x25, [sp, #240]
  406554:	b	405880 <clock_supported@plt+0x1540>
  406558:	mov	w20, wzr
  40655c:	ldr	x19, [sp, #256]
  406560:	cbz	x19, 4065a8 <clock_supported@plt+0x2268>
  406564:	ldrb	w8, [x19, #455]
  406568:	tbz	w8, #0, 4065a0 <clock_supported@plt+0x2260>
  40656c:	mov	x8, xzr
  406570:	mov	w21, #0x1                   	// #1
  406574:	mov	w22, #0x1c8                 	// #456
  406578:	madd	x23, x8, x22, x19
  40657c:	ldr	x0, [x23, #88]
  406580:	bl	403b90 <sd_device_unref@plt>
  406584:	ldr	x0, [x23, #440]
  406588:	bl	4039b0 <free@plt>
  40658c:	umaddl	x8, w21, w22, x19
  406590:	ldrb	w9, [x8, #455]
  406594:	mov	w8, w21
  406598:	add	w21, w21, #0x1
  40659c:	tbnz	w9, #0, 406578 <clock_supported@plt+0x2238>
  4065a0:	mov	x0, x19
  4065a4:	bl	4039b0 <free@plt>
  4065a8:	ldur	x0, [x29, #-248]
  4065ac:	cbz	x0, 4065b4 <clock_supported@plt+0x2274>
  4065b0:	bl	403dc0 <sd_hwdb_unref@plt>
  4065b4:	ldur	x0, [x29, #-240]
  4065b8:	cbz	x0, 4065c0 <clock_supported@plt+0x2280>
  4065bc:	bl	403ba0 <sd_netlink_unref@plt>
  4065c0:	ldur	x0, [x29, #-232]
  4065c4:	cbz	x0, 4065cc <clock_supported@plt+0x228c>
  4065c8:	bl	403dd0 <sd_bus_flush_close_unref@plt>
  4065cc:	mov	w0, w20
  4065d0:	add	sp, sp, #0x200
  4065d4:	ldp	x20, x19, [sp, #80]
  4065d8:	ldp	x22, x21, [sp, #64]
  4065dc:	ldp	x24, x23, [sp, #48]
  4065e0:	ldp	x26, x25, [sp, #32]
  4065e4:	ldp	x28, x27, [sp, #16]
  4065e8:	ldp	x29, x30, [sp], #96
  4065ec:	ret
  4065f0:	mov	w20, #0xfffffff4            	// #-12
  4065f4:	ldur	x0, [x29, #-32]
  4065f8:	cbnz	x0, 405038 <clock_supported@plt+0xcf8>
  4065fc:	b	40503c <clock_supported@plt+0xcfc>
  406600:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  406604:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  406608:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  40660c:	add	x1, x1, #0xfea
  406610:	add	x2, x2, #0xab7
  406614:	add	x4, x4, #0x789
  406618:	mov	w3, #0x42d                 	// #1069
  40661c:	mov	w0, wzr
  406620:	bl	403a30 <log_assert_failed_realm@plt>
  406624:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  406628:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  40662c:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  406630:	add	x1, x1, #0xcb
  406634:	add	x2, x2, #0xab7
  406638:	add	x4, x4, #0x789
  40663c:	mov	w3, #0x42e                 	// #1070
  406640:	mov	w0, wzr
  406644:	bl	403a30 <log_assert_failed_realm@plt>
  406648:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  40664c:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  406650:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  406654:	add	x1, x1, #0xf48
  406658:	add	x2, x2, #0xab7
  40665c:	add	x4, x4, #0x789
  406660:	mov	w3, #0x454                 	// #1108
  406664:	bl	403a30 <log_assert_failed_realm@plt>
  406668:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  40666c:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  406670:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  406674:	add	x1, x1, #0xf90
  406678:	add	x2, x2, #0xab7
  40667c:	add	x4, x4, #0x789
  406680:	mov	w3, #0x457                 	// #1111
  406684:	bl	403a30 <log_assert_failed_realm@plt>
  406688:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40668c:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  406690:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  406694:	add	x1, x1, #0x89c
  406698:	add	x2, x2, #0xab7
  40669c:	add	x4, x4, #0x789
  4066a0:	mov	w3, #0x4b4                 	// #1204
  4066a4:	mov	w0, wzr
  4066a8:	bl	403a30 <log_assert_failed_realm@plt>
  4066ac:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4066b0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4066b4:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4066b8:	add	x1, x1, #0x8c3
  4066bc:	add	x2, x2, #0xab7
  4066c0:	add	x4, x4, #0x789
  4066c4:	mov	w3, #0x4b5                 	// #1205
  4066c8:	mov	w0, wzr
  4066cc:	bl	403a30 <log_assert_failed_realm@plt>
  4066d0:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4066d4:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4066d8:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4066dc:	add	x1, x1, #0xa93
  4066e0:	add	x2, x2, #0xab7
  4066e4:	add	x4, x4, #0xa5f
  4066e8:	mov	w3, #0x3a7                 	// #935
  4066ec:	mov	w0, wzr
  4066f0:	bl	403a30 <log_assert_failed_realm@plt>
  4066f4:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  4066f8:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4066fc:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  406700:	add	x1, x1, #0xfea
  406704:	add	x2, x2, #0xab7
  406708:	add	x4, x4, #0x480
  40670c:	mov	w3, #0x5a1                 	// #1441
  406710:	mov	w0, wzr
  406714:	bl	403a30 <log_assert_failed_realm@plt>
  406718:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  40671c:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  406720:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  406724:	add	x1, x1, #0xf48
  406728:	add	x2, x2, #0xab7
  40672c:	add	x4, x4, #0x480
  406730:	mov	w3, #0x5aa                 	// #1450
  406734:	bl	403a30 <log_assert_failed_realm@plt>
  406738:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  40673c:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  406740:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  406744:	add	x1, x1, #0xf90
  406748:	add	x2, x2, #0xab7
  40674c:	add	x4, x4, #0x480
  406750:	mov	w3, #0x5ad                 	// #1453
  406754:	bl	403a30 <log_assert_failed_realm@plt>
  406758:	sub	sp, sp, #0xf0
  40675c:	stp	x29, x30, [sp, #144]
  406760:	add	x29, sp, #0x90
  406764:	stp	x20, x19, [sp, #224]
  406768:	mov	w20, w0
  40676c:	sub	x0, x29, #0x10
  406770:	stp	x28, x27, [sp, #160]
  406774:	stp	x26, x25, [sp, #176]
  406778:	stp	x24, x23, [sp, #192]
  40677c:	stp	x22, x21, [sp, #208]
  406780:	mov	x21, x1
  406784:	stp	xzr, xzr, [x29, #-24]
  406788:	bl	403a50 <sd_netlink_open@plt>
  40678c:	tbnz	w0, #31, 406d74 <clock_supported@plt+0x2a34>
  406790:	ldur	x1, [x29, #-16]
  406794:	add	x8, x21, #0x8
  406798:	cmp	w20, #0x1
  40679c:	csel	x2, x8, xzr, gt
  4067a0:	sub	x3, x29, #0x18
  4067a4:	mov	x0, xzr
  4067a8:	bl	408044 <clock_supported@plt+0x3d04>
  4067ac:	mov	w21, w0
  4067b0:	tbnz	w0, #31, 4071e8 <clock_supported@plt+0x2ea8>
  4067b4:	adrp	x8, 420000 <__bss_start@@Base>
  4067b8:	ldr	w0, [x8, #8]
  4067bc:	bl	403a60 <pager_open@plt>
  4067c0:	adrp	x0, 40b000 <clock_supported@plt+0x6cc0>
  4067c4:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4067c8:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  4067cc:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4067d0:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4067d4:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  4067d8:	add	x0, x0, #0xf2c
  4067dc:	add	x1, x1, #0xb91
  4067e0:	add	x2, x2, #0xb9c
  4067e4:	add	x3, x3, #0xba8
  4067e8:	add	x4, x4, #0xbad
  4067ec:	add	x5, x5, #0xbb5
  4067f0:	mov	x6, xzr
  4067f4:	bl	403a70 <table_new_internal@plt>
  4067f8:	cbz	x0, 406dc8 <clock_supported@plt+0x2a88>
  4067fc:	adrp	x8, 420000 <__bss_start@@Base>
  406800:	ldrb	w8, [x8, #4]
  406804:	mov	x19, x0
  406808:	mvn	w8, w8
  40680c:	and	w1, w8, #0x1
  406810:	bl	403a80 <table_set_header@plt>
  406814:	mov	x0, x19
  406818:	mov	x1, xzr
  40681c:	mov	x2, xzr
  406820:	bl	403a90 <table_get_cell@plt>
  406824:	cbz	x0, 407264 <clock_supported@plt+0x2f24>
  406828:	mov	x1, x0
  40682c:	mov	w2, #0x10                  	// #16
  406830:	mov	x0, x19
  406834:	bl	403aa0 <table_set_minimum_width@plt>
  406838:	mov	w2, #0x1                   	// #1
  40683c:	mov	x0, x19
  406840:	mov	x1, xzr
  406844:	bl	403a90 <table_get_cell@plt>
  406848:	cbz	x0, 407284 <clock_supported@plt+0x2f44>
  40684c:	mov	x1, x0
  406850:	mov	w2, #0x11                  	// #17
  406854:	mov	x0, x19
  406858:	bl	403aa0 <table_set_minimum_width@plt>
  40685c:	mov	w2, #0x2                   	// #2
  406860:	mov	x0, x19
  406864:	mov	x1, xzr
  406868:	bl	403a90 <table_get_cell@plt>
  40686c:	cbz	x0, 4072a4 <clock_supported@plt+0x2f64>
  406870:	mov	x1, x0
  406874:	mov	w2, #0x10                  	// #16
  406878:	mov	x0, x19
  40687c:	bl	403aa0 <table_set_minimum_width@plt>
  406880:	mov	w2, #0x3                   	// #3
  406884:	mov	x0, x19
  406888:	mov	x1, xzr
  40688c:	bl	403a90 <table_get_cell@plt>
  406890:	cbz	x0, 4072c4 <clock_supported@plt+0x2f84>
  406894:	mov	x1, x0
  406898:	mov	w2, #0xb                   	// #11
  40689c:	mov	x0, x19
  4068a0:	bl	403aa0 <table_set_minimum_width@plt>
  4068a4:	mov	w2, #0x4                   	// #4
  4068a8:	mov	x0, x19
  4068ac:	mov	x1, xzr
  4068b0:	bl	403a90 <table_get_cell@plt>
  4068b4:	cbz	x0, 4072e4 <clock_supported@plt+0x2fa4>
  4068b8:	mov	x1, x0
  4068bc:	mov	w2, #0x11                  	// #17
  4068c0:	mov	x0, x19
  4068c4:	bl	403aa0 <table_set_minimum_width@plt>
  4068c8:	mov	w2, #0x5                   	// #5
  4068cc:	mov	x0, x19
  4068d0:	mov	x1, xzr
  4068d4:	bl	403a90 <table_get_cell@plt>
  4068d8:	cbz	x0, 407304 <clock_supported@plt+0x2fc4>
  4068dc:	mov	x1, x0
  4068e0:	mov	w2, #0x10                  	// #16
  4068e4:	mov	x0, x19
  4068e8:	str	x19, [sp, #64]
  4068ec:	bl	403aa0 <table_set_minimum_width@plt>
  4068f0:	cmp	w21, #0x1
  4068f4:	b.lt	406de0 <clock_supported@plt+0x2aa0>  // b.tstop
  4068f8:	adrp	x24, 40c000 <clock_supported@plt+0x7cc0>
  4068fc:	mov	x19, xzr
  406900:	mov	w20, w21
  406904:	add	x24, x24, #0x42a
  406908:	stur	xzr, [x29, #-68]
  40690c:	str	x20, [sp, #56]
  406910:	b	406928 <clock_supported@plt+0x25e8>
  406914:	mov	x0, x28
  406918:	bl	403da0 <safe_fclose@plt>
  40691c:	add	x19, x19, #0x1
  406920:	cmp	x19, x20
  406924:	b.eq	406de4 <clock_supported@plt+0x2aa4>  // b.none
  406928:	ldur	x8, [x29, #-24]
  40692c:	mov	w9, #0x1c8                 	// #456
  406930:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  406934:	sub	x0, x29, #0x8
  406938:	madd	x8, x19, x9, x8
  40693c:	ldr	w2, [x8, #96]
  406940:	add	x1, x1, #0xab3
  406944:	stur	xzr, [x29, #-8]
  406948:	bl	403d50 <asprintf@plt>
  40694c:	tbnz	w0, #31, 406980 <clock_supported@plt+0x2640>
  406950:	ldur	x0, [x29, #-8]
  406954:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  406958:	add	x1, x1, #0xace
  40695c:	bl	403d60 <fopen64@plt>
  406960:	mov	x28, x0
  406964:	cbz	x0, 40699c <clock_supported@plt+0x265c>
  406968:	mov	w22, wzr
  40696c:	ldur	x0, [x29, #-8]
  406970:	bl	4039b0 <free@plt>
  406974:	cmn	w22, #0x2
  406978:	b.eq	406914 <clock_supported@plt+0x25d4>  // b.none
  40697c:	b	4069b8 <clock_supported@plt+0x2678>
  406980:	mov	x28, xzr
  406984:	mov	w22, #0xfffffff4            	// #-12
  406988:	ldur	x0, [x29, #-8]
  40698c:	bl	4039b0 <free@plt>
  406990:	cmn	w22, #0x2
  406994:	b.eq	406914 <clock_supported@plt+0x25d4>  // b.none
  406998:	b	4069b8 <clock_supported@plt+0x2678>
  40699c:	bl	403d90 <__errno_location@plt>
  4069a0:	ldr	w8, [x0]
  4069a4:	neg	w22, w8
  4069a8:	ldur	x0, [x29, #-8]
  4069ac:	bl	4039b0 <free@plt>
  4069b0:	cmn	w22, #0x2
  4069b4:	b.eq	406914 <clock_supported@plt+0x25d4>  // b.none
  4069b8:	tbz	w22, #31, 406a34 <clock_supported@plt+0x26f4>
  4069bc:	mov	w0, wzr
  4069c0:	bl	403b60 <log_get_max_level_realm@plt>
  4069c4:	cmp	w0, #0x4
  4069c8:	b.lt	406914 <clock_supported@plt+0x25d4>  // b.tstop
  4069cc:	ldur	x8, [x29, #-24]
  4069d0:	mov	w9, #0x1c8                 	// #456
  4069d4:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4069d8:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4069dc:	madd	x8, x19, x9, x8
  4069e0:	ldr	w6, [x8, #96]
  4069e4:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  4069e8:	mov	w0, #0x4                   	// #4
  4069ec:	mov	w3, #0x668                 	// #1640
  4069f0:	mov	w1, w22
  4069f4:	add	x2, x2, #0xab7
  4069f8:	add	x4, x4, #0xb80
  4069fc:	add	x5, x5, #0xc7d
  406a00:	bl	403b70 <log_internal_realm@plt>
  406a04:	b	406914 <clock_supported@plt+0x25d4>
  406a08:	mov	x0, x23
  406a0c:	bl	4039b0 <free@plt>
  406a10:	mov	x0, x26
  406a14:	bl	4039b0 <free@plt>
  406a18:	mov	x0, x22
  406a1c:	bl	4039b0 <free@plt>
  406a20:	mov	x0, x27
  406a24:	bl	4039b0 <free@plt>
  406a28:	mov	x0, x25
  406a2c:	bl	4039b0 <free@plt>
  406a30:	cbnz	w20, 406d64 <clock_supported@plt+0x2a24>
  406a34:	sub	x1, x29, #0x38
  406a38:	mov	x0, x28
  406a3c:	stur	xzr, [x29, #-8]
  406a40:	stp	xzr, xzr, [x29, #-40]
  406a44:	stp	xzr, xzr, [x29, #-56]
  406a48:	bl	409910 <clock_supported@plt+0x55d0>
  406a4c:	mov	w22, w0
  406a50:	tbnz	w0, #31, 406af4 <clock_supported@plt+0x27b4>
  406a54:	cbz	w22, 406b2c <clock_supported@plt+0x27ec>
  406a58:	ldur	x0, [x29, #-56]
  406a5c:	sub	x1, x29, #0x8
  406a60:	bl	40a818 <clock_supported@plt+0x64d8>
  406a64:	ldur	x0, [x29, #-56]
  406a68:	sub	x1, x29, #0x20
  406a6c:	bl	40ab0c <clock_supported@plt+0x67cc>
  406a70:	ldur	x0, [x29, #-56]
  406a74:	sub	x1, x29, #0x28
  406a78:	bl	40ad70 <clock_supported@plt+0x6a30>
  406a7c:	ldur	x0, [x29, #-56]
  406a80:	sub	x1, x29, #0x30
  406a84:	bl	40ae78 <clock_supported@plt+0x6b38>
  406a88:	ldur	x22, [x29, #-8]
  406a8c:	cbz	x22, 406b50 <clock_supported@plt+0x2810>
  406a90:	mov	x0, x22
  406a94:	bl	403de0 <strlen@plt>
  406a98:	mov	x1, x0
  406a9c:	mov	w2, #0x11                  	// #17
  406aa0:	mov	w3, #0x64                  	// #100
  406aa4:	mov	x0, x22
  406aa8:	bl	403df0 <ellipsize_mem@plt>
  406aac:	mov	x25, x0
  406ab0:	cbz	x0, 406ab8 <clock_supported@plt+0x2778>
  406ab4:	stur	x25, [x29, #-8]
  406ab8:	ldur	x22, [x29, #-32]
  406abc:	cbz	x22, 406b5c <clock_supported@plt+0x281c>
  406ac0:	mov	x0, x22
  406ac4:	bl	403de0 <strlen@plt>
  406ac8:	mov	x1, x0
  406acc:	mov	w2, #0x11                  	// #17
  406ad0:	mov	w3, #0x64                  	// #100
  406ad4:	mov	x0, x22
  406ad8:	bl	403df0 <ellipsize_mem@plt>
  406adc:	mov	x27, x0
  406ae0:	cbz	x0, 406ae8 <clock_supported@plt+0x27a8>
  406ae4:	stur	x27, [x29, #-32]
  406ae8:	ldur	x22, [x29, #-40]
  406aec:	cbnz	x22, 406b68 <clock_supported@plt+0x2828>
  406af0:	b	406b90 <clock_supported@plt+0x2850>
  406af4:	mov	w0, wzr
  406af8:	bl	403b60 <log_get_max_level_realm@plt>
  406afc:	cmp	w0, #0x4
  406b00:	b.lt	406b2c <clock_supported@plt+0x27ec>  // b.tstop
  406b04:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  406b08:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  406b0c:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  406b10:	mov	w0, #0x4                   	// #4
  406b14:	mov	w3, #0x674                 	// #1652
  406b18:	mov	w1, w22
  406b1c:	add	x2, x2, #0xab7
  406b20:	add	x4, x4, #0xb80
  406b24:	add	x5, x5, #0xcab
  406b28:	bl	403b70 <log_internal_realm@plt>
  406b2c:	mov	x25, xzr
  406b30:	mov	x27, xzr
  406b34:	mov	x22, xzr
  406b38:	mov	x26, xzr
  406b3c:	mov	x23, xzr
  406b40:	mov	w20, #0x11                  	// #17
  406b44:	ldur	x0, [x29, #-56]
  406b48:	cbnz	x0, 406d5c <clock_supported@plt+0x2a1c>
  406b4c:	b	406a08 <clock_supported@plt+0x26c8>
  406b50:	mov	x25, xzr
  406b54:	ldur	x22, [x29, #-32]
  406b58:	cbnz	x22, 406ac0 <clock_supported@plt+0x2780>
  406b5c:	mov	x27, xzr
  406b60:	ldur	x22, [x29, #-40]
  406b64:	cbz	x22, 406b90 <clock_supported@plt+0x2850>
  406b68:	mov	x0, x22
  406b6c:	bl	403de0 <strlen@plt>
  406b70:	mov	x1, x0
  406b74:	mov	w2, #0x10                  	// #16
  406b78:	mov	w3, #0x64                  	// #100
  406b7c:	mov	x0, x22
  406b80:	bl	403df0 <ellipsize_mem@plt>
  406b84:	mov	x22, x0
  406b88:	cbz	x0, 406b90 <clock_supported@plt+0x2850>
  406b8c:	stur	x22, [x29, #-40]
  406b90:	ldur	x23, [x29, #-48]
  406b94:	cbz	x23, 406cac <clock_supported@plt+0x296c>
  406b98:	mov	x0, x23
  406b9c:	bl	403de0 <strlen@plt>
  406ba0:	mov	x1, x0
  406ba4:	mov	w2, #0x10                  	// #16
  406ba8:	mov	w3, #0x64                  	// #100
  406bac:	mov	x0, x23
  406bb0:	bl	403df0 <ellipsize_mem@plt>
  406bb4:	mov	x26, x0
  406bb8:	cbz	x0, 406bc0 <clock_supported@plt+0x2880>
  406bbc:	stur	x26, [x29, #-48]
  406bc0:	ldur	x0, [x29, #-56]
  406bc4:	sub	x1, x29, #0x3c
  406bc8:	bl	40af88 <clock_supported@plt+0x6c48>
  406bcc:	tbnz	w0, #31, 406cc0 <clock_supported@plt+0x2980>
  406bd0:	ldurh	w20, [x29, #-60]
  406bd4:	mov	w0, #0xc                   	// #12
  406bd8:	bl	403e00 <malloc@plt>
  406bdc:	mov	x23, x0
  406be0:	cbz	x0, 406c9c <clock_supported@plt+0x295c>
  406be4:	tst	w20, #0x1
  406be8:	mov	w8, #0x6f                  	// #111
  406bec:	mov	w9, #0x2e                  	// #46
  406bf0:	csel	w8, w9, w8, eq  // eq = none
  406bf4:	tst	w20, #0x2
  406bf8:	strb	w8, [x23]
  406bfc:	mov	w8, #0x70                  	// #112
  406c00:	csel	w8, w9, w8, eq  // eq = none
  406c04:	tst	w20, #0x4
  406c08:	strb	w8, [x23, #1]
  406c0c:	mov	w8, #0x62                  	// #98
  406c10:	csel	w8, w9, w8, eq  // eq = none
  406c14:	tst	w20, #0x8
  406c18:	strb	w8, [x23, #2]
  406c1c:	mov	w8, #0x77                  	// #119
  406c20:	csel	w8, w9, w8, eq  // eq = none
  406c24:	tst	w20, #0x10
  406c28:	strb	w8, [x23, #3]
  406c2c:	mov	w8, #0x72                  	// #114
  406c30:	csel	w8, w9, w8, eq  // eq = none
  406c34:	tst	w20, #0x20
  406c38:	strb	w8, [x23, #4]
  406c3c:	mov	w8, #0x74                  	// #116
  406c40:	csel	w8, w9, w8, eq  // eq = none
  406c44:	tst	w20, #0x40
  406c48:	strb	w8, [x23, #5]
  406c4c:	mov	w8, #0x64                  	// #100
  406c50:	csel	w8, w9, w8, eq  // eq = none
  406c54:	tst	w20, #0x80
  406c58:	strb	w8, [x23, #6]
  406c5c:	mov	w8, #0x61                  	// #97
  406c60:	csel	w8, w9, w8, eq  // eq = none
  406c64:	tst	w20, #0x100
  406c68:	strb	w8, [x23, #7]
  406c6c:	mov	w8, #0x63                  	// #99
  406c70:	csel	w8, w9, w8, eq  // eq = none
  406c74:	tst	w20, #0x200
  406c78:	strb	w8, [x23, #8]
  406c7c:	mov	w8, #0x73                  	// #115
  406c80:	csel	w8, w9, w8, eq  // eq = none
  406c84:	tst	w20, #0x400
  406c88:	strb	w8, [x23, #9]
  406c8c:	mov	w8, #0x6d                  	// #109
  406c90:	csel	w8, w9, w8, eq  // eq = none
  406c94:	strb	w8, [x23, #10]
  406c98:	strb	wzr, [x23, #11]
  406c9c:	ldur	w8, [x29, #-68]
  406ca0:	orr	w8, w20, w8
  406ca4:	stur	w8, [x29, #-68]
  406ca8:	b	406cc4 <clock_supported@plt+0x2984>
  406cac:	mov	x26, xzr
  406cb0:	ldur	x0, [x29, #-56]
  406cb4:	sub	x1, x29, #0x3c
  406cb8:	bl	40af88 <clock_supported@plt+0x6c48>
  406cbc:	tbz	w0, #31, 406bd0 <clock_supported@plt+0x2890>
  406cc0:	mov	x23, xzr
  406cc4:	ldur	x9, [x29, #-8]
  406cc8:	ldp	x12, x10, [x29, #-48]
  406ccc:	ldp	x11, x8, [x29, #-32]
  406cd0:	mov	w13, #0x1c8                 	// #456
  406cd4:	cmp	x9, #0x0
  406cd8:	csel	x4, x24, x9, eq  // eq = none
  406cdc:	cmp	x10, #0x0
  406ce0:	csel	x6, x24, x10, eq  // eq = none
  406ce4:	cmp	x23, #0x0
  406ce8:	madd	x2, x19, x13, x8
  406cec:	csel	x8, x24, x23, eq  // eq = none
  406cf0:	cmp	x11, #0x0
  406cf4:	ldr	x0, [sp, #64]
  406cf8:	csel	x9, x24, x11, eq  // eq = none
  406cfc:	cmp	x12, #0x0
  406d00:	csel	x10, x24, x12, eq  // eq = none
  406d04:	mov	w11, #0x18                  	// #24
  406d08:	str	x10, [sp, #32]
  406d0c:	mov	w10, #0x1                   	// #1
  406d10:	mov	w1, #0x1                   	// #1
  406d14:	mov	w3, #0x1                   	// #1
  406d18:	mov	w5, #0x1                   	// #1
  406d1c:	mov	w7, #0x1                   	// #1
  406d20:	str	w11, [sp, #40]
  406d24:	str	w10, [sp, #24]
  406d28:	str	x9, [sp, #16]
  406d2c:	str	w10, [sp, #8]
  406d30:	str	x8, [sp]
  406d34:	bl	403b40 <table_add_many_internal@plt>
  406d38:	ldur	w9, [x29, #-64]
  406d3c:	mvn	w8, w0
  406d40:	cmp	w0, #0x0
  406d44:	lsr	w20, w0, #31
  406d48:	add	w9, w9, w8, lsr #31
  406d4c:	csel	w21, w0, w21, lt  // lt = tstop
  406d50:	stur	w9, [x29, #-64]
  406d54:	ldur	x0, [x29, #-56]
  406d58:	cbz	x0, 406a08 <clock_supported@plt+0x26c8>
  406d5c:	bl	409c40 <clock_supported@plt+0x5900>
  406d60:	b	406a08 <clock_supported@plt+0x26c8>
  406d64:	cmp	w20, #0x11
  406d68:	b.ne	406dd0 <clock_supported@plt+0x2a90>  // b.any
  406d6c:	ldr	x20, [sp, #56]
  406d70:	b	406914 <clock_supported@plt+0x25d4>
  406d74:	mov	w19, w0
  406d78:	mov	w0, wzr
  406d7c:	bl	403b60 <log_get_max_level_realm@plt>
  406d80:	cmp	w0, #0x3
  406d84:	b.lt	406db8 <clock_supported@plt+0x2a78>  // b.tstop
  406d88:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  406d8c:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  406d90:	adrp	x5, 40b000 <clock_supported@plt+0x6cc0>
  406d94:	add	x2, x2, #0xab7
  406d98:	add	x4, x4, #0xb80
  406d9c:	add	x5, x5, #0xf07
  406da0:	mov	w0, #0x3                   	// #3
  406da4:	mov	w3, #0x63c                 	// #1596
  406da8:	mov	w1, w19
  406dac:	bl	403b70 <log_internal_realm@plt>
  406db0:	mov	w21, w0
  406db4:	b	4071e8 <clock_supported@plt+0x2ea8>
  406db8:	mov	w8, wzr
  406dbc:	neg	w9, w19
  406dc0:	sub	w21, w8, w9, uxtb
  406dc4:	b	4071e8 <clock_supported@plt+0x2ea8>
  406dc8:	mov	w21, #0xfffffff4            	// #-12
  406dcc:	b	4071e8 <clock_supported@plt+0x2ea8>
  406dd0:	mov	x0, x28
  406dd4:	bl	403da0 <safe_fclose@plt>
  406dd8:	ldr	x25, [sp, #64]
  406ddc:	b	4071e0 <clock_supported@plt+0x2ea0>
  406de0:	stur	xzr, [x29, #-68]
  406de4:	ldr	x25, [sp, #64]
  406de8:	mov	x1, xzr
  406dec:	mov	x0, x25
  406df0:	bl	403b50 <table_print@plt>
  406df4:	tbnz	w0, #31, 406e70 <clock_supported@plt+0x2b30>
  406df8:	adrp	x8, 420000 <__bss_start@@Base>
  406dfc:	ldrb	w8, [x8, #4]
  406e00:	tbnz	w8, #0, 4071dc <clock_supported@plt+0x2e9c>
  406e04:	bl	403e10 <columns@plt>
  406e08:	ldur	w8, [x29, #-68]
  406e0c:	ands	w23, w8, #0xffff
  406e10:	b.eq	4071cc <clock_supported@plt+0x2e8c>  // b.none
  406e14:	mov	w22, w0
  406e18:	adrp	x0, 40d000 <clock_supported@plt+0x8cc0>
  406e1c:	add	x0, x0, #0x3
  406e20:	bl	403e20 <puts@plt>
  406e24:	adrp	x21, 40b000 <clock_supported@plt+0x6cc0>
  406e28:	adrp	x20, 40c000 <clock_supported@plt+0x7cc0>
  406e2c:	mov	w19, w22
  406e30:	add	x21, x21, #0xe5f
  406e34:	add	x20, x20, #0xda0
  406e38:	tbnz	w23, #0, 406e4c <clock_supported@plt+0x2b0c>
  406e3c:	adrp	x8, 420000 <__bss_start@@Base>
  406e40:	ldrb	w8, [x8, #5]
  406e44:	cmp	w8, #0x1
  406e48:	b.ne	406e78 <clock_supported@plt+0x2b38>  // b.any
  406e4c:	cmp	w22, #0x9
  406e50:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  406e54:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  406e58:	csel	x1, x20, x21, cc  // cc = lo, ul, last
  406e5c:	add	x0, x0, #0xd99
  406e60:	add	x3, x3, #0xce3
  406e64:	mov	x2, x21
  406e68:	bl	403990 <printf@plt>
  406e6c:	b	406e7c <clock_supported@plt+0x2b3c>
  406e70:	mov	w21, w0
  406e74:	b	4071e0 <clock_supported@plt+0x2ea0>
  406e78:	mov	w0, wzr
  406e7c:	adrp	x22, 40c000 <clock_supported@plt+0x7cc0>
  406e80:	add	x22, x22, #0xda2
  406e84:	tbnz	w23, #1, 406e98 <clock_supported@plt+0x2b58>
  406e88:	adrp	x8, 420000 <__bss_start@@Base>
  406e8c:	ldrb	w8, [x8, #5]
  406e90:	cmp	w8, #0x1
  406e94:	b.ne	406ed8 <clock_supported@plt+0x2b98>  // b.any
  406e98:	cmp	w0, #0x0
  406e9c:	mov	w8, w0
  406ea0:	cset	w9, ne  // ne = any
  406ea4:	add	x8, x8, w9, uxtw #1
  406ea8:	add	x8, x8, #0xc
  406eac:	cmp	x8, x19
  406eb0:	csel	w24, wzr, w0, hi  // hi = pmore
  406eb4:	csel	x1, x20, x21, hi  // hi = pmore
  406eb8:	cmp	w24, #0x0
  406ebc:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  406ec0:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  406ec4:	csel	x2, x21, x22, eq  // eq = none
  406ec8:	add	x0, x0, #0xd99
  406ecc:	add	x3, x3, #0xced
  406ed0:	bl	403990 <printf@plt>
  406ed4:	add	w0, w0, w24
  406ed8:	tbnz	w23, #2, 406eec <clock_supported@plt+0x2bac>
  406edc:	adrp	x8, 420000 <__bss_start@@Base>
  406ee0:	ldrb	w8, [x8, #5]
  406ee4:	cmp	w8, #0x1
  406ee8:	b.ne	406f2c <clock_supported@plt+0x2bec>  // b.any
  406eec:	cmp	w0, #0x0
  406ef0:	mov	w8, w0
  406ef4:	cset	w9, ne  // ne = any
  406ef8:	add	x8, x8, w9, uxtw #1
  406efc:	add	x8, x8, #0xa
  406f00:	cmp	x8, x19
  406f04:	csel	w24, wzr, w0, hi  // hi = pmore
  406f08:	csel	x1, x20, x21, hi  // hi = pmore
  406f0c:	cmp	w24, #0x0
  406f10:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  406f14:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  406f18:	csel	x2, x21, x22, eq  // eq = none
  406f1c:	add	x0, x0, #0xd99
  406f20:	add	x3, x3, #0xcfa
  406f24:	bl	403990 <printf@plt>
  406f28:	add	w0, w0, w24
  406f2c:	tbnz	w23, #3, 406f40 <clock_supported@plt+0x2c00>
  406f30:	adrp	x8, 420000 <__bss_start@@Base>
  406f34:	ldrb	w8, [x8, #5]
  406f38:	cmp	w8, #0x1
  406f3c:	b.ne	406f80 <clock_supported@plt+0x2c40>  // b.any
  406f40:	cmp	w0, #0x0
  406f44:	mov	w8, w0
  406f48:	cset	w9, ne  // ne = any
  406f4c:	add	x8, x8, w9, uxtw #1
  406f50:	add	x8, x8, #0x15
  406f54:	cmp	x8, x19
  406f58:	csel	w24, wzr, w0, hi  // hi = pmore
  406f5c:	csel	x1, x20, x21, hi  // hi = pmore
  406f60:	cmp	w24, #0x0
  406f64:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  406f68:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  406f6c:	csel	x2, x21, x22, eq  // eq = none
  406f70:	add	x0, x0, #0xd99
  406f74:	add	x3, x3, #0xd05
  406f78:	bl	403990 <printf@plt>
  406f7c:	add	w0, w0, w24
  406f80:	tbnz	w23, #4, 406f94 <clock_supported@plt+0x2c54>
  406f84:	adrp	x8, 420000 <__bss_start@@Base>
  406f88:	ldrb	w8, [x8, #5]
  406f8c:	cmp	w8, #0x1
  406f90:	b.ne	406fd4 <clock_supported@plt+0x2c94>  // b.any
  406f94:	cmp	w0, #0x0
  406f98:	mov	w8, w0
  406f9c:	cset	w9, ne  // ne = any
  406fa0:	add	x8, x8, w9, uxtw #1
  406fa4:	add	x8, x8, #0xa
  406fa8:	cmp	x8, x19
  406fac:	csel	w24, wzr, w0, hi  // hi = pmore
  406fb0:	csel	x1, x20, x21, hi  // hi = pmore
  406fb4:	cmp	w24, #0x0
  406fb8:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  406fbc:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  406fc0:	csel	x2, x21, x22, eq  // eq = none
  406fc4:	add	x0, x0, #0xd99
  406fc8:	add	x3, x3, #0xd1b
  406fcc:	bl	403990 <printf@plt>
  406fd0:	add	w0, w0, w24
  406fd4:	tbnz	w23, #5, 406fe8 <clock_supported@plt+0x2ca8>
  406fd8:	adrp	x8, 420000 <__bss_start@@Base>
  406fdc:	ldrb	w8, [x8, #5]
  406fe0:	cmp	w8, #0x1
  406fe4:	b.ne	407028 <clock_supported@plt+0x2ce8>  // b.any
  406fe8:	cmp	w0, #0x0
  406fec:	mov	w8, w0
  406ff0:	cset	w9, ne  // ne = any
  406ff4:	add	x8, x8, w9, uxtw #1
  406ff8:	add	x8, x8, #0xd
  406ffc:	cmp	x8, x19
  407000:	csel	w24, wzr, w0, hi  // hi = pmore
  407004:	csel	x1, x20, x21, hi  // hi = pmore
  407008:	cmp	w24, #0x0
  40700c:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  407010:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  407014:	csel	x2, x21, x22, eq  // eq = none
  407018:	add	x0, x0, #0xd99
  40701c:	add	x3, x3, #0xd26
  407020:	bl	403990 <printf@plt>
  407024:	add	w0, w0, w24
  407028:	tbnz	w23, #6, 40703c <clock_supported@plt+0x2cfc>
  40702c:	adrp	x8, 420000 <__bss_start@@Base>
  407030:	ldrb	w8, [x8, #5]
  407034:	cmp	w8, #0x1
  407038:	b.ne	40707c <clock_supported@plt+0x2d3c>  // b.any
  40703c:	cmp	w0, #0x0
  407040:	mov	w8, w0
  407044:	cset	w9, ne  // ne = any
  407048:	add	x8, x8, w9, uxtw #1
  40704c:	add	x8, x8, #0x17
  407050:	cmp	x8, x19
  407054:	csel	w24, wzr, w0, hi  // hi = pmore
  407058:	csel	x1, x20, x21, hi  // hi = pmore
  40705c:	cmp	w24, #0x0
  407060:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  407064:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  407068:	csel	x2, x21, x22, eq  // eq = none
  40706c:	add	x0, x0, #0xd99
  407070:	add	x3, x3, #0xd34
  407074:	bl	403990 <printf@plt>
  407078:	add	w0, w0, w24
  40707c:	tbnz	w23, #7, 407090 <clock_supported@plt+0x2d50>
  407080:	adrp	x8, 420000 <__bss_start@@Base>
  407084:	ldrb	w8, [x8, #5]
  407088:	cmp	w8, #0x1
  40708c:	b.ne	4070d0 <clock_supported@plt+0x2d90>  // b.any
  407090:	cmp	w0, #0x0
  407094:	mov	w8, w0
  407098:	cset	w9, ne  // ne = any
  40709c:	add	x8, x8, w9, uxtw #1
  4070a0:	add	x8, x8, #0xb
  4070a4:	cmp	x8, x19
  4070a8:	csel	w24, wzr, w0, hi  // hi = pmore
  4070ac:	csel	x1, x20, x21, hi  // hi = pmore
  4070b0:	cmp	w24, #0x0
  4070b4:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  4070b8:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4070bc:	csel	x2, x21, x22, eq  // eq = none
  4070c0:	add	x0, x0, #0xd99
  4070c4:	add	x3, x3, #0xd4c
  4070c8:	bl	403990 <printf@plt>
  4070cc:	add	w0, w0, w24
  4070d0:	tbnz	w23, #8, 4070e4 <clock_supported@plt+0x2da4>
  4070d4:	adrp	x8, 420000 <__bss_start@@Base>
  4070d8:	ldrb	w8, [x8, #5]
  4070dc:	cmp	w8, #0x1
  4070e0:	b.ne	407124 <clock_supported@plt+0x2de4>  // b.any
  4070e4:	cmp	w0, #0x0
  4070e8:	mov	w8, w0
  4070ec:	cset	w9, ne  // ne = any
  4070f0:	add	x8, x8, w9, uxtw #1
  4070f4:	add	x8, x8, #0x11
  4070f8:	cmp	x8, x19
  4070fc:	csel	w24, wzr, w0, hi  // hi = pmore
  407100:	csel	x1, x20, x21, hi  // hi = pmore
  407104:	cmp	w24, #0x0
  407108:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  40710c:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  407110:	csel	x2, x21, x22, eq  // eq = none
  407114:	add	x0, x0, #0xd99
  407118:	add	x3, x3, #0xd58
  40711c:	bl	403990 <printf@plt>
  407120:	add	w0, w0, w24
  407124:	tbnz	w23, #9, 407138 <clock_supported@plt+0x2df8>
  407128:	adrp	x8, 420000 <__bss_start@@Base>
  40712c:	ldrb	w8, [x8, #5]
  407130:	cmp	w8, #0x1
  407134:	b.ne	407178 <clock_supported@plt+0x2e38>  // b.any
  407138:	cmp	w0, #0x0
  40713c:	mov	w8, w0
  407140:	cset	w9, ne  // ne = any
  407144:	add	x8, x8, w9, uxtw #1
  407148:	add	x8, x8, #0x10
  40714c:	cmp	x8, x19
  407150:	csel	w24, wzr, w0, hi  // hi = pmore
  407154:	csel	x1, x20, x21, hi  // hi = pmore
  407158:	cmp	w24, #0x0
  40715c:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  407160:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  407164:	csel	x2, x21, x22, eq  // eq = none
  407168:	add	x0, x0, #0xd99
  40716c:	add	x3, x3, #0xd6a
  407170:	bl	403990 <printf@plt>
  407174:	add	w0, w0, w24
  407178:	tbnz	w23, #10, 40718c <clock_supported@plt+0x2e4c>
  40717c:	adrp	x8, 420000 <__bss_start@@Base>
  407180:	ldrb	w8, [x8, #5]
  407184:	cmp	w8, #0x1
  407188:	b.ne	4071c4 <clock_supported@plt+0x2e84>  // b.any
  40718c:	cmp	w0, #0x0
  407190:	mov	w8, w0
  407194:	cset	w9, ne  // ne = any
  407198:	add	x8, x8, w9, uxtw #1
  40719c:	add	x8, x8, #0x1d
  4071a0:	cmp	x8, x19
  4071a4:	csel	x1, x20, x21, hi  // hi = pmore
  4071a8:	ccmp	w0, #0x0, #0x4, ls  // ls = plast
  4071ac:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  4071b0:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4071b4:	csel	x2, x21, x22, eq  // eq = none
  4071b8:	add	x0, x0, #0xd99
  4071bc:	add	x3, x3, #0xd7b
  4071c0:	bl	403990 <printf@plt>
  4071c4:	mov	w0, #0xa                   	// #10
  4071c8:	bl	403e30 <putchar@plt>
  4071cc:	ldur	w1, [x29, #-64]
  4071d0:	adrp	x0, 40c000 <clock_supported@plt+0x7cc0>
  4071d4:	add	x0, x0, #0xccc
  4071d8:	bl	403990 <printf@plt>
  4071dc:	mov	w21, wzr
  4071e0:	mov	x0, x25
  4071e4:	bl	403b80 <table_unref@plt>
  4071e8:	ldur	x19, [x29, #-24]
  4071ec:	cbz	x19, 407234 <clock_supported@plt+0x2ef4>
  4071f0:	ldrb	w8, [x19, #455]
  4071f4:	tbz	w8, #0, 40722c <clock_supported@plt+0x2eec>
  4071f8:	mov	x8, xzr
  4071fc:	mov	w20, #0x1                   	// #1
  407200:	mov	w22, #0x1c8                 	// #456
  407204:	madd	x23, x8, x22, x19
  407208:	ldr	x0, [x23, #88]
  40720c:	bl	403b90 <sd_device_unref@plt>
  407210:	ldr	x0, [x23, #440]
  407214:	bl	4039b0 <free@plt>
  407218:	umaddl	x8, w20, w22, x19
  40721c:	ldrb	w9, [x8, #455]
  407220:	mov	w8, w20
  407224:	add	w20, w20, #0x1
  407228:	tbnz	w9, #0, 407204 <clock_supported@plt+0x2ec4>
  40722c:	mov	x0, x19
  407230:	bl	4039b0 <free@plt>
  407234:	ldur	x0, [x29, #-16]
  407238:	cbz	x0, 407240 <clock_supported@plt+0x2f00>
  40723c:	bl	403ba0 <sd_netlink_unref@plt>
  407240:	mov	w0, w21
  407244:	ldp	x20, x19, [sp, #224]
  407248:	ldp	x22, x21, [sp, #208]
  40724c:	ldp	x24, x23, [sp, #192]
  407250:	ldp	x26, x25, [sp, #176]
  407254:	ldp	x28, x27, [sp, #160]
  407258:	ldp	x29, x30, [sp, #144]
  40725c:	add	sp, sp, #0xf0
  407260:	ret
  407264:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  407268:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  40726c:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407270:	add	x1, x1, #0xf48
  407274:	add	x2, x2, #0xab7
  407278:	add	x4, x4, #0xbc6
  40727c:	mov	w3, #0x64f                 	// #1615
  407280:	bl	403a30 <log_assert_failed_realm@plt>
  407284:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  407288:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  40728c:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407290:	add	x1, x1, #0xf90
  407294:	add	x2, x2, #0xab7
  407298:	add	x4, x4, #0xbc6
  40729c:	mov	w3, #0x652                 	// #1618
  4072a0:	bl	403a30 <log_assert_failed_realm@plt>
  4072a4:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4072a8:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4072ac:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4072b0:	add	x1, x1, #0xbf1
  4072b4:	add	x2, x2, #0xab7
  4072b8:	add	x4, x4, #0xbc6
  4072bc:	mov	w3, #0x655                 	// #1621
  4072c0:	bl	403a30 <log_assert_failed_realm@plt>
  4072c4:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4072c8:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4072cc:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4072d0:	add	x1, x1, #0xc14
  4072d4:	add	x2, x2, #0xab7
  4072d8:	add	x4, x4, #0xbc6
  4072dc:	mov	w3, #0x658                 	// #1624
  4072e0:	bl	403a30 <log_assert_failed_realm@plt>
  4072e4:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4072e8:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4072ec:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4072f0:	add	x1, x1, #0xc37
  4072f4:	add	x2, x2, #0xab7
  4072f8:	add	x4, x4, #0xbc6
  4072fc:	mov	w3, #0x65b                 	// #1627
  407300:	bl	403a30 <log_assert_failed_realm@plt>
  407304:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  407308:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  40730c:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407310:	add	x1, x1, #0xc5a
  407314:	add	x2, x2, #0xab7
  407318:	add	x4, x4, #0xbc6
  40731c:	mov	w3, #0x65e                 	// #1630
  407320:	bl	403a30 <log_assert_failed_realm@plt>
  407324:	sub	sp, sp, #0xa0
  407328:	add	x0, sp, #0x10
  40732c:	stp	x29, x30, [sp, #64]
  407330:	str	x27, [sp, #80]
  407334:	stp	x26, x25, [sp, #96]
  407338:	stp	x24, x23, [sp, #112]
  40733c:	stp	x22, x21, [sp, #128]
  407340:	stp	x20, x19, [sp, #144]
  407344:	add	x29, sp, #0x40
  407348:	str	xzr, [sp, #16]
  40734c:	bl	403a50 <sd_netlink_open@plt>
  407350:	tbnz	w0, #31, 4075f0 <clock_supported@plt+0x32b0>
  407354:	ldr	x19, [sp, #16]
  407358:	str	xzr, [x29, #24]
  40735c:	stur	xzr, [x29, #-8]
  407360:	cbz	x19, 4076fc <clock_supported@plt+0x33bc>
  407364:	add	x1, x29, #0x18
  407368:	mov	w2, #0x4a                  	// #74
  40736c:	mov	w4, #0xa                   	// #10
  407370:	mov	x0, x19
  407374:	mov	w3, wzr
  407378:	bl	403e40 <sd_rtnl_message_new_addrlabel@plt>
  40737c:	tbnz	w0, #31, 40763c <clock_supported@plt+0x32fc>
  407380:	ldr	x0, [x29, #24]
  407384:	mov	w1, #0x1                   	// #1
  407388:	bl	403e50 <sd_netlink_message_request_dump@plt>
  40738c:	tbnz	w0, #31, 407678 <clock_supported@plt+0x3338>
  407390:	ldr	x1, [x29, #24]
  407394:	sub	x3, x29, #0x8
  407398:	mov	x0, x19
  40739c:	mov	x2, xzr
  4073a0:	bl	403e60 <sd_netlink_call@plt>
  4073a4:	tbnz	w0, #31, 407678 <clock_supported@plt+0x3338>
  4073a8:	adrp	x0, 40b000 <clock_supported@plt+0x6cc0>
  4073ac:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4073b0:	add	x0, x0, #0xed6
  4073b4:	add	x1, x1, #0xe23
  4073b8:	mov	x2, xzr
  4073bc:	bl	403a70 <table_new_internal@plt>
  4073c0:	cbz	x0, 407678 <clock_supported@plt+0x3338>
  4073c4:	mov	x2, #0xffffffffffffffff    	// #-1
  4073c8:	mov	x1, xzr
  4073cc:	mov	x19, x0
  4073d0:	bl	403e70 <table_set_sort@plt>
  4073d4:	tbnz	w0, #31, 4076e8 <clock_supported@plt+0x33a8>
  4073d8:	mov	x0, x19
  4073dc:	mov	x1, xzr
  4073e0:	mov	x2, xzr
  4073e4:	bl	403a90 <table_get_cell@plt>
  4073e8:	cbz	x0, 407720 <clock_supported@plt+0x33e0>
  4073ec:	mov	x20, x0
  4073f0:	mov	w2, #0x64                  	// #100
  4073f4:	mov	x0, x19
  4073f8:	mov	x1, x20
  4073fc:	bl	403ad0 <table_set_align_percent@plt>
  407400:	mov	w2, #0x64                  	// #100
  407404:	mov	x0, x19
  407408:	mov	x1, x20
  40740c:	bl	403ac0 <table_set_ellipsize_percent@plt>
  407410:	mov	w2, #0x1                   	// #1
  407414:	mov	x0, x19
  407418:	mov	x1, xzr
  40741c:	bl	403a90 <table_get_cell@plt>
  407420:	cbz	x0, 407740 <clock_supported@plt+0x3400>
  407424:	mov	x1, x0
  407428:	mov	w2, #0x64                  	// #100
  40742c:	mov	x0, x19
  407430:	bl	403ad0 <table_set_align_percent@plt>
  407434:	ldur	x20, [x29, #-8]
  407438:	cbz	x20, 4076dc <clock_supported@plt+0x339c>
  40743c:	adrp	x21, 40b000 <clock_supported@plt+0x6cc0>
  407440:	adrp	x22, 40c000 <clock_supported@plt+0x7cc0>
  407444:	adrp	x23, 40c000 <clock_supported@plt+0x7cc0>
  407448:	adrp	x24, 40c000 <clock_supported@plt+0x7cc0>
  40744c:	adrp	x25, 40c000 <clock_supported@plt+0x7cc0>
  407450:	add	x21, x21, #0xab7
  407454:	add	x22, x22, #0xddf
  407458:	add	x23, x23, #0x66c
  40745c:	add	x24, x24, #0xe34
  407460:	mov	w27, #0xffffffff            	// #-1
  407464:	add	x25, x25, #0xe5c
  407468:	b	40747c <clock_supported@plt+0x313c>
  40746c:	mov	x0, x20
  407470:	bl	403e80 <sd_netlink_message_next@plt>
  407474:	mov	x20, x0
  407478:	cbz	x0, 4076dc <clock_supported@plt+0x339c>
  40747c:	mov	x0, x20
  407480:	stur	xzr, [x29, #-16]
  407484:	stp	xzr, xzr, [sp, #32]
  407488:	bl	403e90 <sd_netlink_message_get_errno@plt>
  40748c:	tbnz	w0, #31, 4074dc <clock_supported@plt+0x319c>
  407490:	add	x2, sp, #0x18
  407494:	mov	w1, #0x2                   	// #2
  407498:	mov	x0, x20
  40749c:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  4074a0:	tbz	w0, #31, 407524 <clock_supported@plt+0x31e4>
  4074a4:	mov	w26, w0
  4074a8:	cmn	w0, #0x3d
  4074ac:	b.eq	407524 <clock_supported@plt+0x31e4>  // b.none
  4074b0:	mov	w0, wzr
  4074b4:	bl	403b60 <log_get_max_level_realm@plt>
  4074b8:	cmp	w0, #0x3
  4074bc:	b.lt	4075bc <clock_supported@plt+0x327c>  // b.tstop
  4074c0:	mov	w0, #0x3                   	// #3
  4074c4:	mov	w3, #0x348                 	// #840
  4074c8:	mov	w1, w26
  4074cc:	mov	x2, x21
  4074d0:	mov	x4, x22
  4074d4:	mov	x5, x24
  4074d8:	b	407508 <clock_supported@plt+0x31c8>
  4074dc:	mov	w26, w0
  4074e0:	mov	w0, wzr
  4074e4:	bl	403b60 <log_get_max_level_realm@plt>
  4074e8:	cmp	w0, #0x3
  4074ec:	b.lt	4075bc <clock_supported@plt+0x327c>  // b.tstop
  4074f0:	mov	w0, #0x3                   	// #3
  4074f4:	mov	w3, #0x342                 	// #834
  4074f8:	mov	w1, w26
  4074fc:	mov	x2, x21
  407500:	mov	x4, x22
  407504:	mov	x5, x23
  407508:	bl	403b70 <log_internal_realm@plt>
  40750c:	mov	w26, #0xa                   	// #10
  407510:	ldur	x0, [x29, #-16]
  407514:	bl	4039b0 <free@plt>
  407518:	cmp	w26, #0xa
  40751c:	b.ne	4075d0 <clock_supported@plt+0x3290>  // b.any
  407520:	b	40746c <clock_supported@plt+0x312c>
  407524:	add	x2, sp, #0x20
  407528:	mov	w1, #0x1                   	// #1
  40752c:	mov	x0, x20
  407530:	bl	403eb0 <sd_netlink_message_read_in6_addr@plt>
  407534:	tbnz	w0, #31, 4075bc <clock_supported@plt+0x327c>
  407538:	add	x1, sp, #0x20
  40753c:	sub	x2, x29, #0x10
  407540:	mov	w0, #0xa                   	// #10
  407544:	mov	w26, #0xa                   	// #10
  407548:	bl	403ec0 <in_addr_to_string@plt>
  40754c:	tbnz	w0, #31, 4075c0 <clock_supported@plt+0x3280>
  407550:	add	x1, sp, #0x1c
  407554:	mov	x0, x20
  407558:	bl	403ed0 <sd_rtnl_message_addrlabel_get_prefixlen@plt>
  40755c:	tbnz	w0, #31, 4075bc <clock_supported@plt+0x327c>
  407560:	add	x3, sp, #0x18
  407564:	mov	w2, #0x12                  	// #18
  407568:	mov	x4, #0xffffffffffffffff    	// #-1
  40756c:	mov	x5, #0xffffffffffffffff    	// #-1
  407570:	mov	w6, #0xffffffff            	// #-1
  407574:	mov	w7, #0xffffffff            	// #-1
  407578:	mov	x0, x19
  40757c:	mov	x1, xzr
  407580:	str	w27, [sp]
  407584:	bl	403db0 <table_add_cell_full@plt>
  407588:	tbnz	w0, #31, 4075d8 <clock_supported@plt+0x3298>
  40758c:	ldur	x3, [x29, #-16]
  407590:	ldrb	w4, [sp, #28]
  407594:	mov	x0, x19
  407598:	mov	x1, xzr
  40759c:	mov	x2, x25
  4075a0:	bl	403cd0 <table_add_cell_stringf@plt>
  4075a4:	lsr	w26, w0, #31
  4075a8:	ldur	x0, [x29, #-16]
  4075ac:	bl	4039b0 <free@plt>
  4075b0:	cmp	w26, #0xa
  4075b4:	b.ne	4075d0 <clock_supported@plt+0x3290>  // b.any
  4075b8:	b	40746c <clock_supported@plt+0x312c>
  4075bc:	mov	w26, #0xa                   	// #10
  4075c0:	ldur	x0, [x29, #-16]
  4075c4:	bl	4039b0 <free@plt>
  4075c8:	cmp	w26, #0xa
  4075cc:	b.eq	40746c <clock_supported@plt+0x312c>  // b.none
  4075d0:	cbz	w26, 40746c <clock_supported@plt+0x312c>
  4075d4:	b	4076e8 <clock_supported@plt+0x33a8>
  4075d8:	mov	w26, #0x1                   	// #1
  4075dc:	ldur	x0, [x29, #-16]
  4075e0:	bl	4039b0 <free@plt>
  4075e4:	cmp	w26, #0xa
  4075e8:	b.ne	4075d0 <clock_supported@plt+0x3290>  // b.any
  4075ec:	b	40746c <clock_supported@plt+0x312c>
  4075f0:	mov	w19, w0
  4075f4:	mov	w0, wzr
  4075f8:	bl	403b60 <log_get_max_level_realm@plt>
  4075fc:	cmp	w0, #0x3
  407600:	b.lt	4076c4 <clock_supported@plt+0x3384>  // b.tstop
  407604:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407608:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  40760c:	adrp	x5, 40b000 <clock_supported@plt+0x6cc0>
  407610:	add	x2, x2, #0xab7
  407614:	add	x4, x4, #0xda5
  407618:	add	x5, x5, #0xf07
  40761c:	mov	w0, #0x3                   	// #3
  407620:	mov	w3, #0x36a                 	// #874
  407624:	mov	w1, w19
  407628:	bl	403b70 <log_internal_realm@plt>
  40762c:	mov	w19, w0
  407630:	ldr	x0, [sp, #16]
  407634:	cbnz	x0, 40769c <clock_supported@plt+0x335c>
  407638:	b	4076a0 <clock_supported@plt+0x3360>
  40763c:	mov	w20, w0
  407640:	mov	w0, wzr
  407644:	bl	403b60 <log_get_max_level_realm@plt>
  407648:	cmp	w0, #0x3
  40764c:	b.lt	407678 <clock_supported@plt+0x3338>  // b.tstop
  407650:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407654:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407658:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  40765c:	add	x2, x2, #0xab7
  407660:	add	x4, x4, #0xddf
  407664:	add	x5, x5, #0xdf3
  407668:	mov	w0, #0x3                   	// #3
  40766c:	mov	w3, #0x321                 	// #801
  407670:	mov	w1, w20
  407674:	bl	403b70 <log_internal_realm@plt>
  407678:	ldur	x0, [x29, #-8]
  40767c:	cbz	x0, 407684 <clock_supported@plt+0x3344>
  407680:	bl	403ee0 <sd_netlink_message_unref@plt>
  407684:	ldr	x0, [x29, #24]
  407688:	cbz	x0, 407690 <clock_supported@plt+0x3350>
  40768c:	bl	403ee0 <sd_netlink_message_unref@plt>
  407690:	mov	w19, wzr
  407694:	ldr	x0, [sp, #16]
  407698:	cbz	x0, 4076a0 <clock_supported@plt+0x3360>
  40769c:	bl	403ba0 <sd_netlink_unref@plt>
  4076a0:	mov	w0, w19
  4076a4:	ldp	x20, x19, [sp, #144]
  4076a8:	ldp	x22, x21, [sp, #128]
  4076ac:	ldp	x24, x23, [sp, #112]
  4076b0:	ldp	x26, x25, [sp, #96]
  4076b4:	ldr	x27, [sp, #80]
  4076b8:	ldp	x29, x30, [sp, #64]
  4076bc:	add	sp, sp, #0xa0
  4076c0:	ret
  4076c4:	mov	w8, wzr
  4076c8:	neg	w9, w19
  4076cc:	sub	w19, w8, w9, uxtb
  4076d0:	ldr	x0, [sp, #16]
  4076d4:	cbnz	x0, 40769c <clock_supported@plt+0x335c>
  4076d8:	b	4076a0 <clock_supported@plt+0x3360>
  4076dc:	mov	x0, x19
  4076e0:	mov	x1, xzr
  4076e4:	bl	403b50 <table_print@plt>
  4076e8:	mov	x0, x19
  4076ec:	bl	403b80 <table_unref@plt>
  4076f0:	ldur	x0, [x29, #-8]
  4076f4:	cbnz	x0, 407680 <clock_supported@plt+0x3340>
  4076f8:	b	407684 <clock_supported@plt+0x3344>
  4076fc:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  407700:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407704:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407708:	add	x1, x1, #0xfea
  40770c:	add	x2, x2, #0xab7
  407710:	add	x4, x4, #0xdb9
  407714:	mov	w3, #0x31d                 	// #797
  407718:	mov	w0, wzr
  40771c:	bl	403a30 <log_assert_failed_realm@plt>
  407720:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  407724:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407728:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  40772c:	add	x1, x1, #0xf48
  407730:	add	x2, x2, #0xab7
  407734:	add	x4, x4, #0xdb9
  407738:	mov	w3, #0x333                 	// #819
  40773c:	bl	403a30 <log_assert_failed_realm@plt>
  407740:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  407744:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407748:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  40774c:	add	x1, x1, #0xf90
  407750:	add	x2, x2, #0xab7
  407754:	add	x4, x4, #0xdb9
  407758:	mov	w3, #0x337                 	// #823
  40775c:	bl	403a30 <log_assert_failed_realm@plt>
  407760:	sub	sp, sp, #0x80
  407764:	stp	x29, x30, [sp, #64]
  407768:	add	x29, sp, #0x40
  40776c:	stp	x22, x21, [sp, #96]
  407770:	mov	w22, w0
  407774:	add	x0, x29, #0x18
  407778:	str	x23, [sp, #80]
  40777c:	stp	x20, x19, [sp, #112]
  407780:	mov	x21, x1
  407784:	str	xzr, [x29, #24]
  407788:	bl	403a50 <sd_netlink_open@plt>
  40778c:	mov	w20, w0
  407790:	tbnz	w0, #31, 407870 <clock_supported@plt+0x3530>
  407794:	mov	x0, xzr
  407798:	bl	403ef0 <internal_set_new@plt>
  40779c:	mov	x19, x0
  4077a0:	cbz	x0, 4078b8 <clock_supported@plt+0x3578>
  4077a4:	cmp	w22, #0x2
  4077a8:	b.lt	4077e4 <clock_supported@plt+0x34a4>  // b.tstop
  4077ac:	mov	w23, w22
  4077b0:	mov	w22, #0x1                   	// #1
  4077b4:	ldr	x0, [x21, x22, lsl #3]
  4077b8:	sub	x1, x29, #0x4
  4077bc:	bl	403f00 <parse_ifindex_or_ifname@plt>
  4077c0:	tbnz	w0, #31, 4078dc <clock_supported@plt+0x359c>
  4077c4:	ldursw	x1, [x29, #-4]
  4077c8:	mov	x0, x19
  4077cc:	bl	403f10 <set_put@plt>
  4077d0:	tbnz	w0, #31, 4079b8 <clock_supported@plt+0x3678>
  4077d4:	add	x22, x22, #0x1
  4077d8:	mov	w20, w0
  4077dc:	cmp	x23, x22
  4077e0:	b.ne	4077b4 <clock_supported@plt+0x3474>  // b.any
  4077e4:	mov	w8, #0xfffffffe            	// #-2
  4077e8:	stur	w8, [x29, #-24]
  4077ec:	stur	xzr, [x29, #-16]
  4077f0:	b	4077f8 <clock_supported@plt+0x34b8>
  4077f4:	tbnz	w20, #31, 407918 <clock_supported@plt+0x35d8>
  4077f8:	sub	x1, x29, #0x18
  4077fc:	add	x2, sp, #0x20
  407800:	mov	x0, x19
  407804:	bl	403f20 <set_iterate@plt>
  407808:	tbz	w0, #0, 40797c <clock_supported@plt+0x363c>
  40780c:	ldr	w3, [sp, #32]
  407810:	ldr	x20, [x29, #24]
  407814:	str	xzr, [sp, #8]
  407818:	stur	w3, [x29, #-4]
  40781c:	cbz	x20, 4079e0 <clock_supported@plt+0x36a0>
  407820:	add	x1, sp, #0x8
  407824:	mov	w2, #0x11                  	// #17
  407828:	mov	x0, x20
  40782c:	bl	403f30 <sd_rtnl_message_new_link@plt>
  407830:	tbnz	w0, #31, 407858 <clock_supported@plt+0x3518>
  407834:	ldr	x1, [sp, #8]
  407838:	mov	x0, x20
  40783c:	mov	x2, xzr
  407840:	mov	x3, xzr
  407844:	bl	403e60 <sd_netlink_call@plt>
  407848:	and	w20, w0, w0, asr #31
  40784c:	ldr	x0, [sp, #8]
  407850:	cbnz	x0, 407868 <clock_supported@plt+0x3528>
  407854:	b	4077f4 <clock_supported@plt+0x34b4>
  407858:	bl	403f40 <rtnl_log_create_error@plt>
  40785c:	mov	w20, w0
  407860:	ldr	x0, [sp, #8]
  407864:	cbz	x0, 4077f4 <clock_supported@plt+0x34b4>
  407868:	bl	403ee0 <sd_netlink_message_unref@plt>
  40786c:	b	4077f4 <clock_supported@plt+0x34b4>
  407870:	mov	w0, wzr
  407874:	bl	403b60 <log_get_max_level_realm@plt>
  407878:	cmp	w0, #0x3
  40787c:	b.lt	4078d0 <clock_supported@plt+0x3590>  // b.tstop
  407880:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407884:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407888:	adrp	x5, 40b000 <clock_supported@plt+0x6cc0>
  40788c:	add	x2, x2, #0xab7
  407890:	add	x4, x4, #0xe62
  407894:	add	x5, x5, #0xf07
  407898:	mov	w0, #0x3                   	// #3
  40789c:	mov	w3, #0x6d0                 	// #1744
  4078a0:	mov	w1, w20
  4078a4:	bl	403b70 <log_internal_realm@plt>
  4078a8:	mov	w20, w0
  4078ac:	mov	x19, xzr
  4078b0:	cbnz	x19, 407980 <clock_supported@plt+0x3640>
  4078b4:	b	407990 <clock_supported@plt+0x3650>
  4078b8:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  4078bc:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4078c0:	add	x1, x1, #0xab7
  4078c4:	add	x3, x3, #0xe62
  4078c8:	mov	w2, #0x6d4                 	// #1748
  4078cc:	b	4079d0 <clock_supported@plt+0x3690>
  4078d0:	mov	w8, wzr
  4078d4:	mov	x19, xzr
  4078d8:	b	407974 <clock_supported@plt+0x3634>
  4078dc:	mov	w20, w0
  4078e0:	mov	w0, wzr
  4078e4:	bl	403b60 <log_get_max_level_realm@plt>
  4078e8:	cmp	w0, #0x3
  4078ec:	b.lt	407970 <clock_supported@plt+0x3630>  // b.tstop
  4078f0:	ldr	x6, [x21, w22, uxtw #3]
  4078f4:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4078f8:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4078fc:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  407900:	add	x2, x2, #0xab7
  407904:	add	x4, x4, #0xe62
  407908:	add	x5, x5, #0xe6e
  40790c:	mov	w0, #0x3                   	// #3
  407910:	mov	w3, #0x6d9                 	// #1753
  407914:	b	40795c <clock_supported@plt+0x361c>
  407918:	mov	w0, wzr
  40791c:	bl	403b60 <log_get_max_level_realm@plt>
  407920:	cmp	w0, #0x3
  407924:	b.lt	407970 <clock_supported@plt+0x3630>  // b.tstop
  407928:	ldur	w0, [x29, #-4]
  40792c:	add	x1, sp, #0x8
  407930:	mov	w2, #0x1                   	// #1
  407934:	bl	403f50 <format_ifname_full@plt>
  407938:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  40793c:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407940:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  407944:	mov	x6, x0
  407948:	add	x2, x2, #0xab7
  40794c:	add	x4, x4, #0xe62
  407950:	add	x5, x5, #0xe8d
  407954:	mov	w0, #0x3                   	// #3
  407958:	mov	w3, #0x6e7                 	// #1767
  40795c:	mov	w1, w20
  407960:	bl	403b70 <log_internal_realm@plt>
  407964:	mov	w20, w0
  407968:	cbnz	x19, 407980 <clock_supported@plt+0x3640>
  40796c:	b	407990 <clock_supported@plt+0x3650>
  407970:	mov	w8, wzr
  407974:	neg	w9, w20
  407978:	sub	w20, w8, w9, uxtb
  40797c:	cbz	x19, 407990 <clock_supported@plt+0x3650>
  407980:	mov	x0, x19
  407984:	mov	x1, xzr
  407988:	mov	x2, xzr
  40798c:	bl	403f60 <internal_hashmap_free@plt>
  407990:	ldr	x0, [x29, #24]
  407994:	cbz	x0, 40799c <clock_supported@plt+0x365c>
  407998:	bl	403ba0 <sd_netlink_unref@plt>
  40799c:	mov	w0, w20
  4079a0:	ldp	x20, x19, [sp, #112]
  4079a4:	ldp	x22, x21, [sp, #96]
  4079a8:	ldr	x23, [sp, #80]
  4079ac:	ldp	x29, x30, [sp, #64]
  4079b0:	add	sp, sp, #0x80
  4079b4:	ret
  4079b8:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  4079bc:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4079c0:	add	x1, x1, #0xab7
  4079c4:	add	x3, x3, #0xe62
  4079c8:	mov	w2, #0x6dd                 	// #1757
  4079cc:	mov	w0, wzr
  4079d0:	bl	4039a0 <log_oom_internal@plt>
  4079d4:	mov	w20, w0
  4079d8:	cbnz	x19, 407980 <clock_supported@plt+0x3640>
  4079dc:	b	407990 <clock_supported@plt+0x3650>
  4079e0:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  4079e4:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4079e8:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4079ec:	add	x1, x1, #0xfea
  4079f0:	add	x2, x2, #0xab7
  4079f4:	add	x4, x4, #0xeaf
  4079f8:	mov	w3, #0x6ba                 	// #1722
  4079fc:	mov	w0, wzr
  407a00:	bl	403a30 <log_assert_failed_realm@plt>
  407a04:	sub	sp, sp, #0x90
  407a08:	stp	x22, x21, [sp, #112]
  407a0c:	mov	w21, w0
  407a10:	add	x0, sp, #0x10
  407a14:	stp	x29, x30, [sp, #48]
  407a18:	stp	x28, x27, [sp, #64]
  407a1c:	stp	x26, x25, [sp, #80]
  407a20:	stp	x24, x23, [sp, #96]
  407a24:	stp	x20, x19, [sp, #128]
  407a28:	add	x29, sp, #0x30
  407a2c:	mov	x20, x1
  407a30:	str	xzr, [sp, #16]
  407a34:	bl	403bb0 <sd_bus_open_system@plt>
  407a38:	tbnz	w0, #31, 407b58 <clock_supported@plt+0x3818>
  407a3c:	cmp	w21, #0x2
  407a40:	b.lt	407ba4 <clock_supported@plt+0x3864>  // b.tstop
  407a44:	mov	w8, w21
  407a48:	adrp	x21, 40c000 <clock_supported@plt+0x7cc0>
  407a4c:	adrp	x22, 40c000 <clock_supported@plt+0x7cc0>
  407a50:	adrp	x23, 40c000 <clock_supported@plt+0x7cc0>
  407a54:	adrp	x24, 40c000 <clock_supported@plt+0x7cc0>
  407a58:	mov	w19, wzr
  407a5c:	add	x26, x20, #0x8
  407a60:	add	x21, x21, #0xeea
  407a64:	add	x22, x22, #0xf04
  407a68:	add	x23, x23, #0xf25
  407a6c:	add	x24, x24, #0xf2f
  407a70:	sub	x27, x8, #0x1
  407a74:	mov	w20, #0xffffffff            	// #-1
  407a78:	b	407aa0 <clock_supported@plt+0x3760>
  407a7c:	mov	w25, wzr
  407a80:	add	x0, sp, #0x18
  407a84:	bl	403f70 <sd_bus_error_free@plt>
  407a88:	cmp	w25, #0x0
  407a8c:	ccmp	w19, w20, #0x4, lt  // lt = tstop
  407a90:	csel	w19, w25, w19, gt
  407a94:	subs	x27, x27, #0x1
  407a98:	add	x26, x26, #0x8
  407a9c:	b.eq	407c10 <clock_supported@plt+0x38d0>  // b.none
  407aa0:	ldr	x0, [x26]
  407aa4:	add	x1, sp, #0xc
  407aa8:	bl	403f00 <parse_ifindex_or_ifname@plt>
  407aac:	tbnz	w0, #31, 407bcc <clock_supported@plt+0x388c>
  407ab0:	ldr	x0, [sp, #16]
  407ab4:	ldr	w8, [sp, #12]
  407ab8:	ldr	x28, [x26]
  407abc:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  407ac0:	add	x5, sp, #0x18
  407ac4:	add	x1, x1, #0x1f8
  407ac8:	mov	x2, x21
  407acc:	mov	x3, x22
  407ad0:	mov	x4, x23
  407ad4:	mov	x6, xzr
  407ad8:	mov	x7, x24
  407adc:	stp	xzr, xzr, [sp, #24]
  407ae0:	str	xzr, [sp, #40]
  407ae4:	str	w8, [sp]
  407ae8:	bl	403f80 <sd_bus_call_method@plt>
  407aec:	tbz	w0, #31, 407a7c <clock_supported@plt+0x373c>
  407af0:	mov	w25, w0
  407af4:	mov	w0, wzr
  407af8:	bl	403b60 <log_get_max_level_realm@plt>
  407afc:	cmp	w0, #0x3
  407b00:	b.lt	407b48 <clock_supported@plt+0x3808>  // b.tstop
  407b04:	add	x0, sp, #0x18
  407b08:	mov	w1, w25
  407b0c:	bl	403f90 <bus_error_message@plt>
  407b10:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407b14:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407b18:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  407b1c:	mov	x7, x0
  407b20:	mov	w0, #0x3                   	// #3
  407b24:	mov	w3, #0x6fd                 	// #1789
  407b28:	mov	w1, w25
  407b2c:	add	x2, x2, #0xab7
  407b30:	add	x4, x4, #0xf31
  407b34:	add	x5, x5, #0xf40
  407b38:	mov	x6, x28
  407b3c:	bl	403b70 <log_internal_realm@plt>
  407b40:	mov	w25, w0
  407b44:	b	407a80 <clock_supported@plt+0x3740>
  407b48:	mov	w8, wzr
  407b4c:	neg	w9, w25
  407b50:	sub	w25, w8, w9, uxtb
  407b54:	b	407a80 <clock_supported@plt+0x3740>
  407b58:	mov	w19, w0
  407b5c:	mov	w0, wzr
  407b60:	bl	403b60 <log_get_max_level_realm@plt>
  407b64:	cmp	w0, #0x3
  407b68:	b.lt	407bb4 <clock_supported@plt+0x3874>  // b.tstop
  407b6c:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407b70:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407b74:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  407b78:	add	x2, x2, #0xab7
  407b7c:	add	x4, x4, #0xedf
  407b80:	add	x5, x5, #0x43a
  407b84:	mov	w0, #0x3                   	// #3
  407b88:	mov	w3, #0x708                 	// #1800
  407b8c:	mov	w1, w19
  407b90:	bl	403b70 <log_internal_realm@plt>
  407b94:	mov	w19, w0
  407b98:	ldr	x0, [sp, #16]
  407b9c:	cbnz	x0, 407c18 <clock_supported@plt+0x38d8>
  407ba0:	b	407c1c <clock_supported@plt+0x38dc>
  407ba4:	mov	w19, wzr
  407ba8:	ldr	x0, [sp, #16]
  407bac:	cbnz	x0, 407c18 <clock_supported@plt+0x38d8>
  407bb0:	b	407c1c <clock_supported@plt+0x38dc>
  407bb4:	mov	w8, wzr
  407bb8:	neg	w9, w19
  407bbc:	sub	w19, w8, w9, uxtb
  407bc0:	ldr	x0, [sp, #16]
  407bc4:	cbnz	x0, 407c18 <clock_supported@plt+0x38d8>
  407bc8:	b	407c1c <clock_supported@plt+0x38dc>
  407bcc:	mov	w28, w0
  407bd0:	mov	w0, wzr
  407bd4:	bl	403b60 <log_get_max_level_realm@plt>
  407bd8:	cmp	w0, #0x3
  407bdc:	b.lt	407c40 <clock_supported@plt+0x3900>  // b.tstop
  407be0:	ldr	x6, [x26]
  407be4:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407be8:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407bec:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  407bf0:	add	x2, x2, #0xab7
  407bf4:	add	x4, x4, #0xedf
  407bf8:	add	x5, x5, #0xe6e
  407bfc:	mov	w0, #0x3                   	// #3
  407c00:	mov	w3, #0x70d                 	// #1805
  407c04:	mov	w1, w28
  407c08:	bl	403b70 <log_internal_realm@plt>
  407c0c:	mov	w19, w0
  407c10:	ldr	x0, [sp, #16]
  407c14:	cbz	x0, 407c1c <clock_supported@plt+0x38dc>
  407c18:	bl	403dd0 <sd_bus_flush_close_unref@plt>
  407c1c:	mov	w0, w19
  407c20:	ldp	x20, x19, [sp, #128]
  407c24:	ldp	x22, x21, [sp, #112]
  407c28:	ldp	x24, x23, [sp, #96]
  407c2c:	ldp	x26, x25, [sp, #80]
  407c30:	ldp	x28, x27, [sp, #64]
  407c34:	ldp	x29, x30, [sp, #48]
  407c38:	add	sp, sp, #0x90
  407c3c:	ret
  407c40:	mov	w8, wzr
  407c44:	neg	w9, w28
  407c48:	sub	w19, w8, w9, uxtb
  407c4c:	ldr	x0, [sp, #16]
  407c50:	cbnz	x0, 407c18 <clock_supported@plt+0x38d8>
  407c54:	b	407c1c <clock_supported@plt+0x38dc>
  407c58:	sub	sp, sp, #0xb0
  407c5c:	stp	x29, x30, [sp, #96]
  407c60:	add	x29, sp, #0x60
  407c64:	stp	x22, x21, [sp, #144]
  407c68:	mov	w21, w0
  407c6c:	add	x0, x29, #0x18
  407c70:	str	x25, [sp, #112]
  407c74:	stp	x24, x23, [sp, #128]
  407c78:	stp	x20, x19, [sp, #160]
  407c7c:	mov	x20, x1
  407c80:	stp	xzr, xzr, [x29, #-24]
  407c84:	stur	xzr, [x29, #-8]
  407c88:	str	xzr, [x29, #24]
  407c8c:	bl	403bb0 <sd_bus_open_system@plt>
  407c90:	tbnz	w0, #31, 407dac <clock_supported@plt+0x3a6c>
  407c94:	mov	x0, xzr
  407c98:	bl	403ef0 <internal_set_new@plt>
  407c9c:	mov	x19, x0
  407ca0:	cbz	x0, 407df8 <clock_supported@plt+0x3ab8>
  407ca4:	cmp	w21, #0x2
  407ca8:	b.lt	407ce0 <clock_supported@plt+0x39a0>  // b.tstop
  407cac:	mov	w23, w21
  407cb0:	mov	w22, #0x1                   	// #1
  407cb4:	ldr	x0, [x20, x22, lsl #3]
  407cb8:	sub	x1, x29, #0x1c
  407cbc:	bl	403f00 <parse_ifindex_or_ifname@plt>
  407cc0:	tbnz	w0, #31, 407e40 <clock_supported@plt+0x3b00>
  407cc4:	ldursw	x1, [x29, #-28]
  407cc8:	mov	x0, x19
  407ccc:	bl	403f10 <set_put@plt>
  407cd0:	tbnz	w0, #31, 407e8c <clock_supported@plt+0x3b4c>
  407cd4:	add	x22, x22, #0x1
  407cd8:	cmp	x23, x22
  407cdc:	b.ne	407cb4 <clock_supported@plt+0x3974>  // b.any
  407ce0:	adrp	x21, 40c000 <clock_supported@plt+0x7cc0>
  407ce4:	adrp	x22, 40c000 <clock_supported@plt+0x7cc0>
  407ce8:	adrp	x23, 40c000 <clock_supported@plt+0x7cc0>
  407cec:	adrp	x24, 40c000 <clock_supported@plt+0x7cc0>
  407cf0:	adrp	x25, 40c000 <clock_supported@plt+0x7cc0>
  407cf4:	mov	w8, #0xfffffffe            	// #-2
  407cf8:	add	x21, x21, #0x1f8
  407cfc:	add	x22, x22, #0xeea
  407d00:	add	x23, x23, #0xf04
  407d04:	add	x24, x24, #0xf8b
  407d08:	add	x25, x25, #0xf2f
  407d0c:	str	xzr, [sp, #56]
  407d10:	str	w8, [sp, #48]
  407d14:	add	x1, sp, #0x30
  407d18:	add	x2, sp, #0x28
  407d1c:	mov	x0, x19
  407d20:	bl	403f20 <set_iterate@plt>
  407d24:	tbz	w0, #0, 407e34 <clock_supported@plt+0x3af4>
  407d28:	ldr	w8, [sp, #40]
  407d2c:	ldr	x0, [x29, #24]
  407d30:	sub	x5, x29, #0x18
  407d34:	mov	x1, x21
  407d38:	mov	x2, x22
  407d3c:	mov	x3, x23
  407d40:	mov	x4, x24
  407d44:	mov	x6, xzr
  407d48:	mov	x7, x25
  407d4c:	stur	w8, [x29, #-28]
  407d50:	str	w8, [sp]
  407d54:	bl	403f80 <sd_bus_call_method@plt>
  407d58:	tbz	w0, #31, 407d14 <clock_supported@plt+0x39d4>
  407d5c:	mov	w20, w0
  407d60:	mov	w0, wzr
  407d64:	bl	403b60 <log_get_max_level_realm@plt>
  407d68:	cmp	w0, #0x3
  407d6c:	b.lt	407eb4 <clock_supported@plt+0x3b74>  // b.tstop
  407d70:	ldur	w0, [x29, #-28]
  407d74:	add	x1, sp, #0x14
  407d78:	mov	w2, #0x1                   	// #1
  407d7c:	bl	403f50 <format_ifname_full@plt>
  407d80:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407d84:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407d88:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  407d8c:	mov	x6, x0
  407d90:	add	x2, x2, #0xab7
  407d94:	add	x4, x4, #0xf7a
  407d98:	add	x5, x5, #0xf9b
  407d9c:	mov	w0, #0x3                   	// #3
  407da0:	mov	w3, #0x753                 	// #1875
  407da4:	mov	w1, w20
  407da8:	b	407e7c <clock_supported@plt+0x3b3c>
  407dac:	mov	w22, w0
  407db0:	mov	w0, wzr
  407db4:	bl	403b60 <log_get_max_level_realm@plt>
  407db8:	cmp	w0, #0x3
  407dbc:	b.lt	407e1c <clock_supported@plt+0x3adc>  // b.tstop
  407dc0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407dc4:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407dc8:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  407dcc:	add	x2, x2, #0xab7
  407dd0:	add	x4, x4, #0xf7a
  407dd4:	add	x5, x5, #0x43a
  407dd8:	mov	w0, #0x3                   	// #3
  407ddc:	mov	w3, #0x737                 	// #1847
  407de0:	mov	w1, w22
  407de4:	bl	403b70 <log_internal_realm@plt>
  407de8:	mov	w20, w0
  407dec:	mov	x19, xzr
  407df0:	cbnz	x19, 407ec4 <clock_supported@plt+0x3b84>
  407df4:	b	407ed4 <clock_supported@plt+0x3b94>
  407df8:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  407dfc:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  407e00:	add	x1, x1, #0xab7
  407e04:	add	x3, x3, #0xf7a
  407e08:	mov	w2, #0x73b                 	// #1851
  407e0c:	bl	4039a0 <log_oom_internal@plt>
  407e10:	mov	w20, w0
  407e14:	cbnz	x19, 407ec4 <clock_supported@plt+0x3b84>
  407e18:	b	407ed4 <clock_supported@plt+0x3b94>
  407e1c:	mov	w8, wzr
  407e20:	mov	x19, xzr
  407e24:	neg	w9, w22
  407e28:	sub	w20, w8, w9, uxtb
  407e2c:	cbnz	x19, 407ec4 <clock_supported@plt+0x3b84>
  407e30:	b	407ed4 <clock_supported@plt+0x3b94>
  407e34:	mov	w20, wzr
  407e38:	cbnz	x19, 407ec4 <clock_supported@plt+0x3b84>
  407e3c:	b	407ed4 <clock_supported@plt+0x3b94>
  407e40:	mov	w21, w0
  407e44:	mov	w0, wzr
  407e48:	bl	403b60 <log_get_max_level_realm@plt>
  407e4c:	cmp	w0, #0x3
  407e50:	b.lt	407f08 <clock_supported@plt+0x3bc8>  // b.tstop
  407e54:	ldr	x6, [x20, w22, uxtw #3]
  407e58:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407e5c:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407e60:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  407e64:	add	x2, x2, #0xab7
  407e68:	add	x4, x4, #0xf7a
  407e6c:	add	x5, x5, #0xe6e
  407e70:	mov	w0, #0x3                   	// #3
  407e74:	mov	w3, #0x740                 	// #1856
  407e78:	mov	w1, w21
  407e7c:	bl	403b70 <log_internal_realm@plt>
  407e80:	mov	w20, w0
  407e84:	cbnz	x19, 407ec4 <clock_supported@plt+0x3b84>
  407e88:	b	407ed4 <clock_supported@plt+0x3b94>
  407e8c:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  407e90:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  407e94:	add	x1, x1, #0xab7
  407e98:	add	x3, x3, #0xf7a
  407e9c:	mov	w2, #0x744                 	// #1860
  407ea0:	mov	w0, wzr
  407ea4:	bl	4039a0 <log_oom_internal@plt>
  407ea8:	mov	w20, w0
  407eac:	cbnz	x19, 407ec4 <clock_supported@plt+0x3b84>
  407eb0:	b	407ed4 <clock_supported@plt+0x3b94>
  407eb4:	mov	w8, wzr
  407eb8:	neg	w9, w20
  407ebc:	sub	w20, w8, w9, uxtb
  407ec0:	cbz	x19, 407ed4 <clock_supported@plt+0x3b94>
  407ec4:	mov	x0, x19
  407ec8:	mov	x1, xzr
  407ecc:	mov	x2, xzr
  407ed0:	bl	403f60 <internal_hashmap_free@plt>
  407ed4:	ldr	x0, [x29, #24]
  407ed8:	cbz	x0, 407ee0 <clock_supported@plt+0x3ba0>
  407edc:	bl	403dd0 <sd_bus_flush_close_unref@plt>
  407ee0:	sub	x0, x29, #0x18
  407ee4:	bl	403f70 <sd_bus_error_free@plt>
  407ee8:	mov	w0, w20
  407eec:	ldp	x20, x19, [sp, #160]
  407ef0:	ldp	x22, x21, [sp, #144]
  407ef4:	ldp	x24, x23, [sp, #128]
  407ef8:	ldr	x25, [sp, #112]
  407efc:	ldp	x29, x30, [sp, #96]
  407f00:	add	sp, sp, #0xb0
  407f04:	ret
  407f08:	mov	w8, wzr
  407f0c:	neg	w9, w21
  407f10:	sub	w20, w8, w9, uxtb
  407f14:	cbnz	x19, 407ec4 <clock_supported@plt+0x3b84>
  407f18:	b	407ed4 <clock_supported@plt+0x3b94>
  407f1c:	sub	sp, sp, #0x40
  407f20:	stp	x29, x30, [sp, #32]
  407f24:	add	x29, sp, #0x20
  407f28:	add	x0, x29, #0x18
  407f2c:	str	x19, [sp, #48]
  407f30:	stp	xzr, xzr, [sp, #8]
  407f34:	str	xzr, [sp, #24]
  407f38:	str	xzr, [x29, #24]
  407f3c:	bl	403bb0 <sd_bus_open_system@plt>
  407f40:	tbnz	w0, #31, 407f8c <clock_supported@plt+0x3c4c>
  407f44:	ldr	x0, [x29, #24]
  407f48:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  407f4c:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  407f50:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  407f54:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407f58:	add	x1, x1, #0x1f8
  407f5c:	add	x2, x2, #0xeea
  407f60:	add	x3, x3, #0xf04
  407f64:	add	x4, x4, #0xfd6
  407f68:	add	x5, sp, #0x8
  407f6c:	mov	x6, xzr
  407f70:	mov	x7, xzr
  407f74:	bl	403f80 <sd_bus_call_method@plt>
  407f78:	tbnz	w0, #31, 407fc4 <clock_supported@plt+0x3c84>
  407f7c:	mov	w19, wzr
  407f80:	ldr	x0, [x29, #24]
  407f84:	cbnz	x0, 408024 <clock_supported@plt+0x3ce4>
  407f88:	b	408028 <clock_supported@plt+0x3ce8>
  407f8c:	mov	w19, w0
  407f90:	mov	w0, wzr
  407f94:	bl	403b60 <log_get_max_level_realm@plt>
  407f98:	cmp	w0, #0x3
  407f9c:	b.lt	408010 <clock_supported@plt+0x3cd0>  // b.tstop
  407fa0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407fa4:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407fa8:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  407fac:	add	x2, x2, #0xab7
  407fb0:	add	x4, x4, #0xfca
  407fb4:	add	x5, x5, #0x43a
  407fb8:	mov	w0, #0x3                   	// #3
  407fbc:	mov	w3, #0x71e                 	// #1822
  407fc0:	b	407ff8 <clock_supported@plt+0x3cb8>
  407fc4:	mov	w19, w0
  407fc8:	mov	w0, wzr
  407fcc:	bl	403b60 <log_get_max_level_realm@plt>
  407fd0:	cmp	w0, #0x3
  407fd4:	b.lt	408010 <clock_supported@plt+0x3cd0>  // b.tstop
  407fd8:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  407fdc:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  407fe0:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  407fe4:	add	x2, x2, #0xab7
  407fe8:	add	x4, x4, #0xfca
  407fec:	add	x5, x5, #0xfdd
  407ff0:	mov	w0, #0x3                   	// #3
  407ff4:	mov	w3, #0x728                 	// #1832
  407ff8:	mov	w1, w19
  407ffc:	bl	403b70 <log_internal_realm@plt>
  408000:	mov	w19, w0
  408004:	ldr	x0, [x29, #24]
  408008:	cbnz	x0, 408024 <clock_supported@plt+0x3ce4>
  40800c:	b	408028 <clock_supported@plt+0x3ce8>
  408010:	mov	w8, wzr
  408014:	neg	w9, w19
  408018:	sub	w19, w8, w9, uxtb
  40801c:	ldr	x0, [x29, #24]
  408020:	cbz	x0, 408028 <clock_supported@plt+0x3ce8>
  408024:	bl	403dd0 <sd_bus_flush_close_unref@plt>
  408028:	add	x0, sp, #0x8
  40802c:	bl	403f70 <sd_bus_error_free@plt>
  408030:	mov	w0, w19
  408034:	ldr	x19, [sp, #48]
  408038:	ldp	x29, x30, [sp, #32]
  40803c:	add	sp, sp, #0x40
  408040:	ret
  408044:	sub	sp, sp, #0xe0
  408048:	mov	w8, #0xffffffff            	// #-1
  40804c:	stp	x29, x30, [sp, #128]
  408050:	stp	x28, x27, [sp, #144]
  408054:	stp	x26, x25, [sp, #160]
  408058:	stp	x24, x23, [sp, #176]
  40805c:	stp	x22, x21, [sp, #192]
  408060:	stp	x20, x19, [sp, #208]
  408064:	add	x29, sp, #0x80
  408068:	stp	xzr, xzr, [sp, #56]
  40806c:	str	xzr, [sp, #48]
  408070:	str	w8, [sp, #44]
  408074:	str	xzr, [sp, #32]
  408078:	cbz	x1, 408b14 <clock_supported@plt+0x47d4>
  40807c:	mov	x19, x3
  408080:	cbz	x3, 408b38 <clock_supported@plt+0x47f8>
  408084:	mov	x21, x1
  408088:	mov	x22, x2
  40808c:	mov	x20, x0
  408090:	add	x1, sp, #0x40
  408094:	mov	w2, #0x12                  	// #18
  408098:	mov	x0, x21
  40809c:	mov	w3, wzr
  4080a0:	bl	403f30 <sd_rtnl_message_new_link@plt>
  4080a4:	tbnz	w0, #31, 408740 <clock_supported@plt+0x4400>
  4080a8:	ldr	x0, [sp, #64]
  4080ac:	mov	w1, #0x1                   	// #1
  4080b0:	bl	403e50 <sd_netlink_message_request_dump@plt>
  4080b4:	tbnz	w0, #31, 408740 <clock_supported@plt+0x4400>
  4080b8:	ldr	x1, [sp, #64]
  4080bc:	add	x3, sp, #0x38
  4080c0:	mov	x0, x21
  4080c4:	mov	x2, xzr
  4080c8:	bl	403e60 <sd_netlink_call@plt>
  4080cc:	tbnz	w0, #31, 4087d8 <clock_supported@plt+0x4498>
  4080d0:	ldr	x23, [sp, #56]
  4080d4:	cbz	x23, 408818 <clock_supported@plt+0x44d8>
  4080d8:	adrp	x28, 40c000 <clock_supported@plt+0x7cc0>
  4080dc:	adrp	x25, 40c000 <clock_supported@plt+0x7cc0>
  4080e0:	stp	x19, x20, [sp, #16]
  4080e4:	mov	x20, xzr
  4080e8:	mov	w24, #0x1c8                 	// #456
  4080ec:	add	x28, x28, #0x67
  4080f0:	add	x25, x25, #0x103
  4080f4:	b	40810c <clock_supported@plt+0x3dcc>
  4080f8:	add	x20, x20, #0x1
  4080fc:	mov	x0, x23
  408100:	bl	403e80 <sd_netlink_message_next@plt>
  408104:	mov	x23, x0
  408108:	cbz	x0, 408838 <clock_supported@plt+0x44f8>
  40810c:	add	x2, x20, #0x2
  408110:	add	x0, sp, #0x30
  408114:	add	x1, sp, #0x20
  408118:	mov	w3, #0x1c8                 	// #456
  40811c:	bl	403fa0 <greedy_realloc0@plt>
  408120:	cbz	x0, 408830 <clock_supported@plt+0x44f0>
  408124:	ldr	x27, [sp, #48]
  408128:	cbz	x27, 408acc <clock_supported@plt+0x478c>
  40812c:	sub	x1, x29, #0x34
  408130:	mov	x0, x23
  408134:	bl	403fb0 <sd_netlink_message_get_type@plt>
  408138:	tbnz	w0, #31, 408220 <clock_supported@plt+0x3ee0>
  40813c:	ldurh	w8, [x29, #-52]
  408140:	cmp	w8, #0x10
  408144:	b.ne	40822c <clock_supported@plt+0x3eec>  // b.any
  408148:	sub	x1, x29, #0x30
  40814c:	mov	x0, x23
  408150:	bl	403fc0 <sd_rtnl_message_link_get_ifindex@plt>
  408154:	tbnz	w0, #31, 408220 <clock_supported@plt+0x3ee0>
  408158:	sub	x2, x29, #0x8
  40815c:	mov	w1, #0x3                   	// #3
  408160:	mov	x0, x23
  408164:	bl	403fd0 <sd_netlink_message_read_string@plt>
  408168:	tbnz	w0, #31, 408220 <clock_supported@plt+0x3ee0>
  40816c:	cbz	x22, 4081b8 <clock_supported@plt+0x3e78>
  408170:	ldur	w3, [x29, #-48]
  408174:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  408178:	sub	x0, x29, #0x20
  40817c:	mov	w1, #0xc                   	// #12
  408180:	add	x2, x2, #0xd0
  408184:	bl	403cf0 <snprintf@plt>
  408188:	cmp	w0, #0xc
  40818c:	b.cs	408b5c <clock_supported@plt+0x481c>  // b.hs, b.nlast
  408190:	sub	x1, x29, #0x20
  408194:	mov	x0, x22
  408198:	mov	w2, wzr
  40819c:	bl	403fe0 <strv_fnmatch@plt>
  4081a0:	tbnz	w0, #0, 4081b8 <clock_supported@plt+0x3e78>
  4081a4:	ldur	x1, [x29, #-8]
  4081a8:	mov	x0, x22
  4081ac:	mov	w2, wzr
  4081b0:	bl	403fe0 <strv_fnmatch@plt>
  4081b4:	tbz	w0, #0, 40822c <clock_supported@plt+0x3eec>
  4081b8:	madd	x8, x20, x24, x27
  4081bc:	add	x1, x8, #0x64
  4081c0:	mov	x0, x23
  4081c4:	bl	403ff0 <sd_rtnl_message_link_get_type@plt>
  4081c8:	tbnz	w0, #31, 408220 <clock_supported@plt+0x3ee0>
  4081cc:	ldur	x2, [x29, #-8]
  4081d0:	madd	x26, x20, x24, x27
  4081d4:	mov	w1, #0x11                  	// #17
  4081d8:	mov	x0, x26
  4081dc:	bl	404000 <strscpy@plt>
  4081e0:	ldur	w8, [x29, #-48]
  4081e4:	mov	w1, #0x1                   	// #1
  4081e8:	mov	x0, x23
  4081ec:	str	w8, [x26, #96]
  4081f0:	add	x26, x26, #0x66
  4081f4:	mov	x2, x26
  4081f8:	bl	404010 <sd_netlink_message_read_ether_addr@plt>
  4081fc:	tbnz	w0, #31, 408460 <clock_supported@plt+0x4120>
  408200:	sturh	wzr, [x29, #-36]
  408204:	stur	wzr, [x29, #-40]
  408208:	ldr	w8, [x26]
  40820c:	ldrh	w9, [x26, #4]
  408210:	orr	w8, w8, w9
  408214:	cmp	w8, #0x0
  408218:	cset	w8, ne  // ne = any
  40821c:	b	408464 <clock_supported@plt+0x4124>
  408220:	mov	w26, w0
  408224:	tbz	w26, #31, 408234 <clock_supported@plt+0x3ef4>
  408228:	b	408748 <clock_supported@plt+0x4408>
  40822c:	mov	w26, wzr
  408230:	tbnz	w26, #31, 408748 <clock_supported@plt+0x4408>
  408234:	cbz	w26, 4080fc <clock_supported@plt+0x3dbc>
  408238:	ldr	x8, [sp, #48]
  40823c:	mul	x9, x20, x24
  408240:	sub	x0, x29, #0x20
  408244:	mov	w1, #0xe                   	// #14
  408248:	add	x8, x8, x9
  40824c:	ldrh	w10, [x8, #454]
  408250:	mov	x2, x28
  408254:	orr	w10, w10, #0x100
  408258:	strh	w10, [x8, #454]
  40825c:	ldr	x8, [sp, #48]
  408260:	add	x8, x8, x9
  408264:	ldr	w3, [x8, #96]
  408268:	bl	403cf0 <snprintf@plt>
  40826c:	cmp	w0, #0xe
  408270:	b.cs	408af0 <clock_supported@plt+0x47b0>  // b.hs, b.nlast
  408274:	ldr	x8, [sp, #48]
  408278:	mul	x26, x20, x24
  40827c:	sub	x1, x29, #0x20
  408280:	add	x8, x8, x26
  408284:	add	x0, x8, #0x58
  408288:	bl	404020 <sd_device_new_from_device_id@plt>
  40828c:	ldr	x21, [sp, #48]
  408290:	add	x0, sp, #0x2c
  408294:	add	x1, x21, x26
  408298:	add	x2, x1, #0x19c
  40829c:	add	x3, x1, #0x1a0
  4082a0:	add	x4, x1, #0x1a8
  4082a4:	add	x5, x1, #0x1ac
  4082a8:	bl	404030 <ethtool_get_link_info@plt>
  4082ac:	tbnz	w0, #31, 4082c0 <clock_supported@plt+0x3f80>
  4082b0:	madd	x8, x20, x24, x21
  4082b4:	ldrh	w9, [x8, #454]
  4082b8:	orr	w9, w9, #0x40
  4082bc:	strh	w9, [x8, #454]
  4082c0:	ldr	x21, [sp, #48]
  4082c4:	stur	xzr, [x29, #-8]
  4082c8:	stur	xzr, [x29, #-40]
  4082cc:	madd	x26, x20, x24, x21
  4082d0:	ldr	x0, [x26, #88]
  4082d4:	cbz	x0, 4082e4 <clock_supported@plt+0x3fa4>
  4082d8:	sub	x1, x29, #0x28
  4082dc:	bl	403b10 <sd_device_get_devtype@plt>
  4082e0:	ldur	x0, [x29, #-40]
  4082e4:	mov	x1, x25
  4082e8:	bl	403d00 <strcmp_ptr@plt>
  4082ec:	cbnz	w0, 408450 <clock_supported@plt+0x4110>
  4082f0:	sub	x0, x29, #0x8
  4082f4:	bl	404040 <sd_genl_socket_open@plt>
  4082f8:	tbnz	w0, #31, 4083dc <clock_supported@plt+0x409c>
  4082fc:	ldur	x0, [x29, #-8]
  408300:	mov	w1, #0x20000               	// #131072
  408304:	mov	x19, x22
  408308:	mov	x22, x25
  40830c:	mov	x25, x28
  408310:	bl	404050 <sd_netlink_inc_rcvbuf@plt>
  408314:	madd	x28, x20, x24, x21
  408318:	ldur	x0, [x29, #-8]
  40831c:	ldr	w1, [x28, #96]!
  408320:	add	x2, x28, #0x150
  408324:	add	x3, x28, #0x158
  408328:	bl	404060 <wifi_get_interface@plt>
  40832c:	mov	w27, w0
  408330:	tbz	w0, #31, 408370 <clock_supported@plt+0x4030>
  408334:	mov	w0, wzr
  408338:	bl	403b60 <log_get_max_level_realm@plt>
  40833c:	cmp	w0, #0x7
  408340:	b.lt	408370 <clock_supported@plt+0x4030>  // b.tstop
  408344:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  408348:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  40834c:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  408350:	mov	w0, #0x7                   	// #7
  408354:	mov	w3, #0x195                 	// #405
  408358:	mov	w1, w27
  40835c:	add	x2, x2, #0xab7
  408360:	add	x4, x4, #0x108
  408364:	add	x5, x5, #0x149
  408368:	mov	x6, x26
  40836c:	bl	403b70 <log_internal_realm@plt>
  408370:	madd	x8, x20, x24, x21
  408374:	ldrh	w8, [x8, #100]
  408378:	cmp	w8, #0x2
  40837c:	b.ne	40841c <clock_supported@plt+0x40dc>  // b.any
  408380:	ldur	x0, [x29, #-8]
  408384:	ldr	w1, [x28]
  408388:	madd	x8, x20, x24, x21
  40838c:	add	x2, x8, #0x1c0
  408390:	bl	404070 <wifi_get_station@plt>
  408394:	mov	w28, w0
  408398:	tbz	w0, #31, 408420 <clock_supported@plt+0x40e0>
  40839c:	mov	w0, wzr
  4083a0:	bl	403b60 <log_get_max_level_realm@plt>
  4083a4:	cmp	w0, #0x7
  4083a8:	b.lt	408420 <clock_supported@plt+0x40e0>  // b.tstop
  4083ac:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4083b0:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4083b4:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  4083b8:	mov	w0, #0x7                   	// #7
  4083bc:	mov	w3, #0x19a                 	// #410
  4083c0:	mov	w1, w28
  4083c4:	add	x2, x2, #0xab7
  4083c8:	add	x4, x4, #0x108
  4083cc:	add	x5, x5, #0x166
  4083d0:	mov	x6, x26
  4083d4:	bl	403b70 <log_internal_realm@plt>
  4083d8:	b	408420 <clock_supported@plt+0x40e0>
  4083dc:	mov	w27, w0
  4083e0:	mov	w0, wzr
  4083e4:	bl	403b60 <log_get_max_level_realm@plt>
  4083e8:	cmp	w0, #0x7
  4083ec:	b.lt	408450 <clock_supported@plt+0x4110>  // b.tstop
  4083f0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4083f4:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4083f8:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  4083fc:	mov	w0, #0x7                   	// #7
  408400:	mov	w3, #0x18d                 	// #397
  408404:	mov	w1, w27
  408408:	add	x2, x2, #0xab7
  40840c:	add	x4, x4, #0x108
  408410:	add	x5, x5, #0x11f
  408414:	bl	403b70 <log_internal_realm@plt>
  408418:	b	408450 <clock_supported@plt+0x4110>
  40841c:	mov	w28, wzr
  408420:	madd	x8, x20, x24, x21
  408424:	ldrh	w9, [x8, #454]
  408428:	cmp	w28, #0x0
  40842c:	ccmp	w27, #0x0, #0x0, le
  408430:	mov	w10, #0x80                  	// #128
  408434:	csel	w10, w10, wzr, gt
  408438:	and	w9, w9, #0xffffff7f
  40843c:	orr	w9, w10, w9
  408440:	mov	x28, x25
  408444:	mov	x25, x22
  408448:	mov	x22, x19
  40844c:	strh	w9, [x8, #454]
  408450:	ldur	x0, [x29, #-8]
  408454:	cbz	x0, 4080f8 <clock_supported@plt+0x3db8>
  408458:	bl	403ba0 <sd_netlink_unref@plt>
  40845c:	b	4080f8 <clock_supported@plt+0x3db8>
  408460:	mov	w8, wzr
  408464:	madd	x26, x20, x24, x27
  408468:	ldrh	w9, [x26, #454]
  40846c:	add	x2, x26, #0x6c
  408470:	mov	w1, #0x4                   	// #4
  408474:	mov	x0, x23
  408478:	and	w9, w9, #0xfffe
  40847c:	orr	w8, w9, w8
  408480:	add	x21, x26, #0x1c6
  408484:	strh	w8, [x26, #454]
  408488:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  40848c:	add	x2, x26, #0x70
  408490:	mov	w1, #0x32                  	// #50
  408494:	mov	x0, x23
  408498:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  40849c:	add	x2, x26, #0x74
  4084a0:	mov	w1, #0x33                  	// #51
  4084a4:	mov	x0, x23
  4084a8:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  4084ac:	add	x26, x26, #0x7c
  4084b0:	mov	w1, #0x20                  	// #32
  4084b4:	mov	x0, x23
  4084b8:	mov	x2, x26
  4084bc:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  4084c0:	tbnz	w0, #31, 4084d8 <clock_supported@plt+0x4198>
  4084c4:	ldr	w8, [x26]
  4084c8:	cmp	w8, #0x0
  4084cc:	cset	w8, ne  // ne = any
  4084d0:	lsl	w8, w8, #2
  4084d4:	b	4084dc <clock_supported@plt+0x419c>
  4084d8:	mov	w8, wzr
  4084dc:	ldrh	w9, [x21]
  4084e0:	madd	x10, x20, x24, x27
  4084e4:	add	x26, x10, #0x78
  4084e8:	mov	w1, #0x1f                  	// #31
  4084ec:	and	w9, w9, #0xfffffffb
  4084f0:	orr	w8, w9, w8
  4084f4:	mov	x0, x23
  4084f8:	mov	x2, x26
  4084fc:	strh	w8, [x21]
  408500:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  408504:	tbnz	w0, #31, 40851c <clock_supported@plt+0x41dc>
  408508:	ldr	w8, [x26]
  40850c:	cmp	w8, #0x0
  408510:	cset	w8, ne  // ne = any
  408514:	lsl	w8, w8, #1
  408518:	b	408520 <clock_supported@plt+0x41e0>
  40851c:	mov	w8, wzr
  408520:	ldrh	w9, [x21]
  408524:	madd	x10, x20, x24, x27
  408528:	add	x26, x10, #0x80
  40852c:	mov	w1, #0x17                  	// #23
  408530:	and	w9, w9, #0xfffffffd
  408534:	orr	w8, w9, w8
  408538:	mov	w2, #0xc0                  	// #192
  40853c:	mov	x0, x23
  408540:	mov	x3, x26
  408544:	strh	w8, [x21]
  408548:	bl	404080 <sd_netlink_message_read@plt>
  40854c:	tbnz	w0, #31, 408558 <clock_supported@plt+0x4218>
  408550:	mov	w8, #0x8                   	// #8
  408554:	b	408574 <clock_supported@plt+0x4234>
  408558:	mov	w1, #0x7                   	// #7
  40855c:	mov	w2, #0x60                  	// #96
  408560:	mov	x0, x23
  408564:	mov	x3, x26
  408568:	bl	404080 <sd_netlink_message_read@plt>
  40856c:	tbnz	w0, #31, 408580 <clock_supported@plt+0x4240>
  408570:	mov	w8, #0x10                  	// #16
  408574:	ldrh	w9, [x21]
  408578:	orr	w8, w9, w8
  40857c:	strh	w8, [x21]
  408580:	mov	w1, #0x12                  	// #18
  408584:	mov	x0, x23
  408588:	bl	404090 <sd_netlink_message_enter_container@plt>
  40858c:	tbnz	w0, #31, 408734 <clock_supported@plt+0x43f4>
  408590:	sub	x2, x29, #0x20
  408594:	mov	w1, #0x1                   	// #1
  408598:	mov	x0, x23
  40859c:	bl	403fd0 <sd_netlink_message_read_string@plt>
  4085a0:	tbnz	w0, #31, 408734 <clock_supported@plt+0x43f4>
  4085a4:	mov	w1, #0x2                   	// #2
  4085a8:	mov	x0, x23
  4085ac:	bl	404090 <sd_netlink_message_enter_container@plt>
  4085b0:	tbnz	w0, #31, 408734 <clock_supported@plt+0x43f4>
  4085b4:	ldur	x26, [x29, #-32]
  4085b8:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4085bc:	add	x1, x1, #0xf6
  4085c0:	mov	x0, x26
  4085c4:	bl	4040a0 <strcmp@plt>
  4085c8:	cbz	w0, 408654 <clock_supported@plt+0x4314>
  4085cc:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4085d0:	mov	x0, x26
  4085d4:	add	x1, x1, #0xfd
  4085d8:	bl	4040a0 <strcmp@plt>
  4085dc:	cbnz	w0, 408710 <clock_supported@plt+0x43d0>
  4085e0:	madd	x21, x20, x24, x27
  4085e4:	add	x2, x21, #0x168
  4085e8:	mov	w1, #0x1                   	// #1
  4085ec:	mov	x0, x23
  4085f0:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  4085f4:	add	x26, x21, #0x188
  4085f8:	mov	w1, #0x2                   	// #2
  4085fc:	mov	x0, x23
  408600:	mov	x2, x26
  408604:	mov	w21, #0x2                   	// #2
  408608:	bl	4040b0 <sd_netlink_message_read_in_addr@plt>
  40860c:	tbz	w0, #31, 408628 <clock_supported@plt+0x42e8>
  408610:	mov	w1, #0x10                  	// #16
  408614:	mov	x0, x23
  408618:	mov	x2, x26
  40861c:	bl	403eb0 <sd_netlink_message_read_in6_addr@plt>
  408620:	tbnz	w0, #31, 408630 <clock_supported@plt+0x42f0>
  408624:	mov	w21, #0xa                   	// #10
  408628:	madd	x8, x20, x24, x27
  40862c:	str	w21, [x8, #372]
  408630:	madd	x8, x20, x24, x27
  408634:	add	x26, x8, #0x178
  408638:	mov	w1, #0x4                   	// #4
  40863c:	mov	x0, x23
  408640:	mov	x2, x26
  408644:	bl	4040b0 <sd_netlink_message_read_in_addr@plt>
  408648:	tbnz	w0, #31, 4086cc <clock_supported@plt+0x438c>
  40864c:	mov	w8, #0x2                   	// #2
  408650:	b	4086e4 <clock_supported@plt+0x43a4>
  408654:	madd	x21, x20, x24, x27
  408658:	add	x2, x21, #0x150
  40865c:	mov	w1, #0x1                   	// #1
  408660:	mov	x0, x23
  408664:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  408668:	add	x2, x21, #0x154
  40866c:	mov	w1, #0x2                   	// #2
  408670:	mov	x0, x23
  408674:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  408678:	add	x2, x21, #0x158
  40867c:	mov	w1, #0x3                   	// #3
  408680:	mov	x0, x23
  408684:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  408688:	add	x2, x21, #0x15c
  40868c:	mov	w1, #0x4                   	// #4
  408690:	mov	x0, x23
  408694:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  408698:	add	x2, x21, #0x160
  40869c:	mov	w1, #0x5                   	// #5
  4086a0:	mov	x0, x23
  4086a4:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  4086a8:	add	x2, x21, #0x164
  4086ac:	mov	w1, #0x6                   	// #6
  4086b0:	mov	x0, x23
  4086b4:	bl	4040c0 <sd_netlink_message_read_u16@plt>
  4086b8:	add	x2, x21, #0x166
  4086bc:	mov	w1, #0x2b                  	// #43
  4086c0:	mov	x0, x23
  4086c4:	bl	4040d0 <sd_netlink_message_read_u8@plt>
  4086c8:	b	408710 <clock_supported@plt+0x43d0>
  4086cc:	mov	w1, #0x11                  	// #17
  4086d0:	mov	x0, x23
  4086d4:	mov	x2, x26
  4086d8:	bl	403eb0 <sd_netlink_message_read_in6_addr@plt>
  4086dc:	tbnz	w0, #31, 4086ec <clock_supported@plt+0x43ac>
  4086e0:	mov	w8, #0xa                   	// #10
  4086e4:	madd	x9, x20, x24, x27
  4086e8:	str	w8, [x9, #368]
  4086ec:	madd	x21, x20, x24, x27
  4086f0:	add	x2, x21, #0x16c
  4086f4:	mov	w1, #0x3                   	// #3
  4086f8:	mov	x0, x23
  4086fc:	bl	403ea0 <sd_netlink_message_read_u32@plt>
  408700:	add	x2, x21, #0x198
  408704:	mov	w1, #0xf                   	// #15
  408708:	mov	x0, x23
  40870c:	bl	4040c0 <sd_netlink_message_read_u16@plt>
  408710:	ldur	x1, [x29, #-32]
  408714:	madd	x8, x20, x24, x27
  408718:	add	x0, x8, #0x11
  40871c:	mov	w2, #0x10                  	// #16
  408720:	bl	4040e0 <strncpy@plt>
  408724:	mov	x0, x23
  408728:	bl	4040f0 <sd_netlink_message_exit_container@plt>
  40872c:	mov	x0, x23
  408730:	bl	4040f0 <sd_netlink_message_exit_container@plt>
  408734:	mov	w26, #0x1                   	// #1
  408738:	tbz	w26, #31, 408234 <clock_supported@plt+0x3ef4>
  40873c:	b	408748 <clock_supported@plt+0x4408>
  408740:	bl	403f40 <rtnl_log_create_error@plt>
  408744:	mov	w26, w0
  408748:	ldr	w0, [sp, #44]
  40874c:	bl	404100 <safe_close@plt>
  408750:	ldr	x19, [sp, #48]
  408754:	cbz	x19, 40879c <clock_supported@plt+0x445c>
  408758:	ldrb	w8, [x19, #455]
  40875c:	tbz	w8, #0, 408794 <clock_supported@plt+0x4454>
  408760:	mov	x8, xzr
  408764:	mov	w20, #0x1                   	// #1
  408768:	mov	w21, #0x1c8                 	// #456
  40876c:	madd	x22, x8, x21, x19
  408770:	ldr	x0, [x22, #88]
  408774:	bl	403b90 <sd_device_unref@plt>
  408778:	ldr	x0, [x22, #440]
  40877c:	bl	4039b0 <free@plt>
  408780:	umaddl	x8, w20, w21, x19
  408784:	ldrb	w9, [x8, #455]
  408788:	mov	w8, w20
  40878c:	add	w20, w20, #0x1
  408790:	tbnz	w9, #0, 40876c <clock_supported@plt+0x442c>
  408794:	mov	x0, x19
  408798:	bl	4039b0 <free@plt>
  40879c:	ldr	x0, [sp, #56]
  4087a0:	cbz	x0, 4087a8 <clock_supported@plt+0x4468>
  4087a4:	bl	403ee0 <sd_netlink_message_unref@plt>
  4087a8:	ldr	x0, [sp, #64]
  4087ac:	cbz	x0, 4087b4 <clock_supported@plt+0x4474>
  4087b0:	bl	403ee0 <sd_netlink_message_unref@plt>
  4087b4:	mov	w0, w26
  4087b8:	ldp	x20, x19, [sp, #208]
  4087bc:	ldp	x22, x21, [sp, #192]
  4087c0:	ldp	x24, x23, [sp, #176]
  4087c4:	ldp	x26, x25, [sp, #160]
  4087c8:	ldp	x28, x27, [sp, #144]
  4087cc:	ldp	x29, x30, [sp, #128]
  4087d0:	add	sp, sp, #0xe0
  4087d4:	ret
  4087d8:	mov	w21, w0
  4087dc:	mov	w0, wzr
  4087e0:	bl	403b60 <log_get_max_level_realm@plt>
  4087e4:	cmp	w0, #0x3
  4087e8:	b.lt	408820 <clock_supported@plt+0x44e0>  // b.tstop
  4087ec:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4087f0:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4087f4:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  4087f8:	add	x2, x2, #0xab7
  4087fc:	add	x4, x4, #0x37
  408800:	add	x5, x5, #0x49
  408804:	mov	w0, #0x3                   	// #3
  408808:	mov	w3, #0x1b5                 	// #437
  40880c:	mov	w1, w21
  408810:	bl	403b70 <log_internal_realm@plt>
  408814:	b	408744 <clock_supported@plt+0x4404>
  408818:	mov	x20, xzr
  40881c:	b	408ab8 <clock_supported@plt+0x4778>
  408820:	mov	w8, wzr
  408824:	neg	w9, w21
  408828:	sub	w26, w8, w9, uxtb
  40882c:	b	408748 <clock_supported@plt+0x4408>
  408830:	mov	w26, #0xfffffff4            	// #-12
  408834:	b	408748 <clock_supported@plt+0x4408>
  408838:	ldp	x19, x21, [sp, #16]
  40883c:	cmp	x20, #0x2
  408840:	b.cc	408860 <clock_supported@plt+0x4520>  // b.lo, b.ul, b.last
  408844:	ldr	x0, [sp, #48]
  408848:	cbz	x0, 408b80 <clock_supported@plt+0x4840>
  40884c:	adrp	x3, 408000 <clock_supported@plt+0x3cc0>
  408850:	add	x3, x3, #0xe44
  408854:	mov	w2, #0x1c8                 	// #456
  408858:	mov	x1, x20
  40885c:	bl	404110 <qsort@plt>
  408860:	cbz	x21, 408ab8 <clock_supported@plt+0x4778>
  408864:	cbz	x20, 408ab8 <clock_supported@plt+0x4778>
  408868:	adrp	x22, 40c000 <clock_supported@plt+0x7cc0>
  40886c:	adrp	x23, 40c000 <clock_supported@plt+0x7cc0>
  408870:	adrp	x19, 40c000 <clock_supported@plt+0x7cc0>
  408874:	adrp	x27, 40c000 <clock_supported@plt+0x7cc0>
  408878:	adrp	x28, 40c000 <clock_supported@plt+0x7cc0>
  40887c:	mov	w26, #0x1c6                 	// #454
  408880:	add	x22, x22, #0xd0
  408884:	add	x23, x23, #0x1d9
  408888:	add	x19, x19, #0x256
  40888c:	add	x27, x27, #0x235
  408890:	add	x28, x28, #0x2ef
  408894:	mov	x21, x20
  408898:	b	4088a8 <clock_supported@plt+0x4568>
  40889c:	subs	x21, x21, #0x1
  4088a0:	add	x26, x26, #0x1c8
  4088a4:	b.eq	408ab4 <clock_supported@plt+0x4774>  // b.none
  4088a8:	ldr	x25, [sp, #48]
  4088ac:	stp	xzr, xzr, [x29, #-16]
  4088b0:	stp	xzr, xzr, [x29, #-32]
  4088b4:	stp	xzr, xzr, [x29, #-48]
  4088b8:	add	x8, x25, x26
  4088bc:	sub	x8, x8, #0x166
  4088c0:	ldr	w2, [x8]
  4088c4:	sub	x0, x29, #0x30
  4088c8:	mov	x1, x22
  4088cc:	bl	403d50 <asprintf@plt>
  4088d0:	tbnz	w0, #31, 408a8c <clock_supported@plt+0x474c>
  4088d4:	ldur	x1, [x29, #-48]
  4088d8:	sub	x2, x29, #0x28
  4088dc:	mov	x0, x23
  4088e0:	bl	404120 <sd_bus_path_encode@plt>
  4088e4:	tbnz	w0, #31, 408a8c <clock_supported@plt+0x474c>
  4088e8:	ldur	x2, [x29, #-40]
  4088ec:	ldr	x0, [sp, #24]
  4088f0:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  4088f4:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4088f8:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  4088fc:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  408900:	sub	x5, x29, #0x20
  408904:	sub	x6, x29, #0x8
  408908:	add	x8, x8, #0x238
  40890c:	add	x1, x1, #0x1f8
  408910:	add	x3, x3, #0x211
  408914:	add	x4, x4, #0x231
  408918:	mov	x7, x27
  40891c:	stp	x8, x19, [sp]
  408920:	bl	403f80 <sd_bus_call_method@plt>
  408924:	tbnz	w0, #31, 408974 <clock_supported@plt+0x4634>
  408928:	ldur	x0, [x29, #-8]
  40892c:	mov	w1, #0x76                  	// #118
  408930:	mov	x2, x28
  408934:	bl	404130 <sd_bus_message_enter_container@plt>
  408938:	tbnz	w0, #31, 4089a4 <clock_supported@plt+0x4664>
  40893c:	ldur	x0, [x29, #-8]
  408940:	add	x8, x25, x26
  408944:	sub	x2, x8, #0x86
  408948:	sub	x3, x8, #0x7e
  40894c:	mov	x1, x28
  408950:	bl	404140 <sd_bus_message_read@plt>
  408954:	tbnz	w0, #31, 4089c4 <clock_supported@plt+0x4684>
  408958:	ldur	x0, [x29, #-8]
  40895c:	bl	404150 <sd_bus_message_exit_container@plt>
  408960:	tbnz	w0, #31, 408a50 <clock_supported@plt+0x4710>
  408964:	ldrh	w8, [x25, x26]
  408968:	orr	w8, w8, #0x20
  40896c:	strh	w8, [x25, x26]
  408970:	b	408a8c <clock_supported@plt+0x474c>
  408974:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408978:	mov	w24, w0
  40897c:	sub	x0, x29, #0x20
  408980:	add	x1, x1, #0x25f
  408984:	bl	404160 <sd_bus_error_has_name@plt>
  408988:	cbz	w0, 4089e4 <clock_supported@plt+0x46a4>
  40898c:	mov	w25, #0x7                   	// #7
  408990:	mov	w0, wzr
  408994:	bl	403b60 <log_get_max_level_realm@plt>
  408998:	cmp	w0, w25
  40899c:	b.ge	408a14 <clock_supported@plt+0x46d4>  // b.tcont
  4089a0:	b	408a8c <clock_supported@plt+0x474c>
  4089a4:	mov	w24, w0
  4089a8:	mov	w0, wzr
  4089ac:	bl	403b60 <log_get_max_level_realm@plt>
  4089b0:	cmp	w0, #0x3
  4089b4:	b.lt	408a8c <clock_supported@plt+0x474c>  // b.tstop
  4089b8:	mov	w0, #0x3                   	// #3
  4089bc:	mov	w3, #0x169                 	// #361
  4089c0:	b	408a6c <clock_supported@plt+0x472c>
  4089c4:	mov	w24, w0
  4089c8:	mov	w0, wzr
  4089cc:	bl	403b60 <log_get_max_level_realm@plt>
  4089d0:	cmp	w0, #0x3
  4089d4:	b.lt	408a8c <clock_supported@plt+0x474c>  // b.tstop
  4089d8:	mov	w0, #0x3                   	// #3
  4089dc:	mov	w3, #0x16d                 	// #365
  4089e0:	b	408a6c <clock_supported@plt+0x472c>
  4089e4:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4089e8:	sub	x0, x29, #0x20
  4089ec:	add	x1, x1, #0x28a
  4089f0:	bl	404160 <sd_bus_error_has_name@plt>
  4089f4:	cmp	w0, #0x0
  4089f8:	mov	w8, #0x7                   	// #7
  4089fc:	mov	w9, #0x4                   	// #4
  408a00:	csel	w25, w9, w8, eq  // eq = none
  408a04:	mov	w0, wzr
  408a08:	bl	403b60 <log_get_max_level_realm@plt>
  408a0c:	cmp	w0, w25
  408a10:	b.lt	408a8c <clock_supported@plt+0x474c>  // b.tstop
  408a14:	sub	x0, x29, #0x20
  408a18:	mov	w1, w24
  408a1c:	bl	403f90 <bus_error_message@plt>
  408a20:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  408a24:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  408a28:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  408a2c:	mov	x6, x0
  408a30:	mov	w3, #0x164                 	// #356
  408a34:	mov	w0, w25
  408a38:	mov	w1, w24
  408a3c:	add	x2, x2, #0xab7
  408a40:	add	x4, x4, #0x2b6
  408a44:	add	x5, x5, #0x2cc
  408a48:	bl	403b70 <log_internal_realm@plt>
  408a4c:	b	408a8c <clock_supported@plt+0x474c>
  408a50:	mov	w24, w0
  408a54:	mov	w0, wzr
  408a58:	bl	403b60 <log_get_max_level_realm@plt>
  408a5c:	cmp	w0, #0x3
  408a60:	b.lt	408a8c <clock_supported@plt+0x474c>  // b.tstop
  408a64:	mov	w0, #0x3                   	// #3
  408a68:	mov	w3, #0x171                 	// #369
  408a6c:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  408a70:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  408a74:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  408a78:	mov	w1, w24
  408a7c:	add	x2, x2, #0xab7
  408a80:	add	x4, x4, #0x2b6
  408a84:	add	x5, x5, #0x2f4
  408a88:	bl	403b70 <log_internal_realm@plt>
  408a8c:	ldur	x0, [x29, #-48]
  408a90:	bl	4039b0 <free@plt>
  408a94:	ldur	x0, [x29, #-40]
  408a98:	bl	4039b0 <free@plt>
  408a9c:	sub	x0, x29, #0x20
  408aa0:	bl	403f70 <sd_bus_error_free@plt>
  408aa4:	ldur	x0, [x29, #-8]
  408aa8:	cbz	x0, 40889c <clock_supported@plt+0x455c>
  408aac:	bl	404170 <sd_bus_message_unref@plt>
  408ab0:	b	40889c <clock_supported@plt+0x455c>
  408ab4:	ldr	x19, [sp, #16]
  408ab8:	ldr	x8, [sp, #48]
  408abc:	mov	w26, w20
  408ac0:	str	xzr, [sp, #48]
  408ac4:	str	x8, [x19]
  408ac8:	b	408748 <clock_supported@plt+0x4408>
  408acc:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408ad0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  408ad4:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  408ad8:	add	x1, x1, #0xcb
  408adc:	add	x2, x2, #0xab7
  408ae0:	add	x4, x4, #0x90
  408ae4:	mov	w3, #0x10b                 	// #267
  408ae8:	mov	w0, wzr
  408aec:	bl	403a30 <log_assert_failed_realm@plt>
  408af0:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408af4:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  408af8:	adrp	x4, 40b000 <clock_supported@plt+0x6cc0>
  408afc:	add	x1, x1, #0x6b
  408b00:	add	x2, x2, #0xab7
  408b04:	add	x4, x4, #0xfef
  408b08:	mov	w3, #0x1c4                 	// #452
  408b0c:	mov	w0, wzr
  408b10:	bl	403a30 <log_assert_failed_realm@plt>
  408b14:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  408b18:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  408b1c:	adrp	x4, 40b000 <clock_supported@plt+0x6cc0>
  408b20:	add	x1, x1, #0xfea
  408b24:	add	x2, x2, #0xab7
  408b28:	add	x4, x4, #0xfef
  408b2c:	mov	w3, #0x1a8                 	// #424
  408b30:	mov	w0, wzr
  408b34:	bl	403a30 <log_assert_failed_realm@plt>
  408b38:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408b3c:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  408b40:	adrp	x4, 40b000 <clock_supported@plt+0x6cc0>
  408b44:	add	x1, x1, #0x33
  408b48:	add	x2, x2, #0xab7
  408b4c:	add	x4, x4, #0xfef
  408b50:	mov	w3, #0x1a9                 	// #425
  408b54:	mov	w0, wzr
  408b58:	bl	403a30 <log_assert_failed_realm@plt>
  408b5c:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408b60:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  408b64:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  408b68:	add	x1, x1, #0xd3
  408b6c:	add	x2, x2, #0xab7
  408b70:	add	x4, x4, #0x90
  408b74:	mov	w3, #0x11f                 	// #287
  408b78:	mov	w0, wzr
  408b7c:	bl	403a30 <log_assert_failed_realm@plt>
  408b80:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408b84:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  408b88:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  408b8c:	add	x1, x1, #0x184
  408b90:	add	x2, x2, #0x18c
  408b94:	add	x4, x4, #0x1a2
  408b98:	mov	w3, #0x2e                  	// #46
  408b9c:	bl	403a30 <log_assert_failed_realm@plt>
  408ba0:	sub	sp, sp, #0x50
  408ba4:	stp	x29, x30, [sp, #32]
  408ba8:	stp	x22, x21, [sp, #48]
  408bac:	stp	x20, x19, [sp, #64]
  408bb0:	add	x29, sp, #0x20
  408bb4:	cbz	x2, 408cac <clock_supported@plt+0x496c>
  408bb8:	mov	x19, x3
  408bbc:	cbz	x3, 408cd0 <clock_supported@plt+0x4990>
  408bc0:	mov	x20, x2
  408bc4:	mov	x21, x1
  408bc8:	mov	x22, x0
  408bcc:	cbz	x1, 408c10 <clock_supported@plt+0x48d0>
  408bd0:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  408bd4:	add	x8, x8, #0xa50
  408bd8:	ldr	q0, [x8]
  408bdc:	ldr	x8, [x8, #16]
  408be0:	mov	x0, sp
  408be4:	mov	x1, x21
  408be8:	str	q0, [sp]
  408bec:	str	x8, [sp, #16]
  408bf0:	bl	404180 <strv_find@plt>
  408bf4:	cbz	x0, 408c10 <clock_supported@plt+0x48d0>
  408bf8:	bl	403980 <colors_enabled@plt>
  408bfc:	adrp	x21, 40b000 <clock_supported@plt+0x6cc0>
  408c00:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  408c04:	add	x21, x21, #0xe5f
  408c08:	add	x8, x8, #0x39b
  408c0c:	b	408c74 <clock_supported@plt+0x4934>
  408c10:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408c14:	add	x1, x1, #0x387
  408c18:	mov	x0, x22
  408c1c:	bl	403d00 <strcmp_ptr@plt>
  408c20:	cbnz	w0, 408c38 <clock_supported@plt+0x48f8>
  408c24:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408c28:	add	x1, x1, #0x38a
  408c2c:	mov	x0, x21
  408c30:	bl	403d00 <strcmp_ptr@plt>
  408c34:	cbz	w0, 408bf8 <clock_supported@plt+0x48b8>
  408c38:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408c3c:	add	x1, x1, #0x392
  408c40:	mov	x0, x21
  408c44:	bl	403d00 <strcmp_ptr@plt>
  408c48:	cbz	w0, 408c60 <clock_supported@plt+0x4920>
  408c4c:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  408c50:	add	x8, x8, #0xe5f
  408c54:	str	x8, [x19]
  408c58:	str	x8, [x20]
  408c5c:	b	408c98 <clock_supported@plt+0x4958>
  408c60:	bl	403980 <colors_enabled@plt>
  408c64:	adrp	x21, 40b000 <clock_supported@plt+0x6cc0>
  408c68:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  408c6c:	add	x21, x21, #0xe5f
  408c70:	add	x8, x8, #0x3a5
  408c74:	tst	w0, #0x1
  408c78:	csel	x8, x8, x21, ne  // ne = any
  408c7c:	str	x8, [x20]
  408c80:	bl	403980 <colors_enabled@plt>
  408c84:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  408c88:	add	x8, x8, #0xe60
  408c8c:	tst	w0, #0x1
  408c90:	csel	x8, x8, x21, ne  // ne = any
  408c94:	str	x8, [x19]
  408c98:	ldp	x20, x19, [sp, #64]
  408c9c:	ldp	x22, x21, [sp, #48]
  408ca0:	ldp	x29, x30, [sp, #32]
  408ca4:	add	sp, sp, #0x50
  408ca8:	ret
  408cac:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408cb0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  408cb4:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  408cb8:	add	x1, x1, #0x314
  408cbc:	add	x2, x2, #0xab7
  408cc0:	add	x4, x4, #0x317
  408cc4:	mov	w3, #0x55                  	// #85
  408cc8:	mov	w0, wzr
  408ccc:	bl	403a30 <log_assert_failed_realm@plt>
  408cd0:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408cd4:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  408cd8:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  408cdc:	add	x1, x1, #0x371
  408ce0:	add	x2, x2, #0xab7
  408ce4:	add	x4, x4, #0x317
  408ce8:	mov	w3, #0x56                  	// #86
  408cec:	mov	w0, wzr
  408cf0:	bl	403a30 <log_assert_failed_realm@plt>
  408cf4:	sub	sp, sp, #0x50
  408cf8:	stp	x29, x30, [sp, #32]
  408cfc:	str	x21, [sp, #48]
  408d00:	stp	x20, x19, [sp, #64]
  408d04:	add	x29, sp, #0x20
  408d08:	cbz	x1, 408dfc <clock_supported@plt+0x4abc>
  408d0c:	mov	x19, x2
  408d10:	cbz	x2, 408e20 <clock_supported@plt+0x4ae0>
  408d14:	mov	x20, x1
  408d18:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408d1c:	add	x1, x1, #0x3fb
  408d20:	mov	x21, x0
  408d24:	bl	403d00 <strcmp_ptr@plt>
  408d28:	cbz	w0, 408d84 <clock_supported@plt+0x4a44>
  408d2c:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408d30:	add	x1, x1, #0x406
  408d34:	mov	x0, x21
  408d38:	bl	403d00 <strcmp_ptr@plt>
  408d3c:	cbz	w0, 408db0 <clock_supported@plt+0x4a70>
  408d40:	cbz	x21, 408d9c <clock_supported@plt+0x4a5c>
  408d44:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  408d48:	add	x8, x8, #0xa68
  408d4c:	ldr	q0, [x8]
  408d50:	ldr	x8, [x8, #16]
  408d54:	mov	x0, sp
  408d58:	mov	x1, x21
  408d5c:	str	q0, [sp]
  408d60:	str	x8, [sp, #16]
  408d64:	bl	404180 <strv_find@plt>
  408d68:	cbz	x0, 408d9c <clock_supported@plt+0x4a5c>
  408d6c:	bl	403980 <colors_enabled@plt>
  408d70:	adrp	x21, 40b000 <clock_supported@plt+0x6cc0>
  408d74:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  408d78:	add	x21, x21, #0xe5f
  408d7c:	add	x8, x8, #0x420
  408d80:	b	408dc4 <clock_supported@plt+0x4a84>
  408d84:	bl	403980 <colors_enabled@plt>
  408d88:	adrp	x21, 40b000 <clock_supported@plt+0x6cc0>
  408d8c:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  408d90:	add	x21, x21, #0xe5f
  408d94:	add	x8, x8, #0x39b
  408d98:	b	408dc4 <clock_supported@plt+0x4a84>
  408d9c:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  408da0:	add	x8, x8, #0xe5f
  408da4:	str	x8, [x19]
  408da8:	str	x8, [x20]
  408dac:	b	408de8 <clock_supported@plt+0x4aa8>
  408db0:	bl	403980 <colors_enabled@plt>
  408db4:	adrp	x21, 40b000 <clock_supported@plt+0x6cc0>
  408db8:	adrp	x8, 40c000 <clock_supported@plt+0x7cc0>
  408dbc:	add	x21, x21, #0xe5f
  408dc0:	add	x8, x8, #0x3a5
  408dc4:	tst	w0, #0x1
  408dc8:	csel	x8, x8, x21, ne  // ne = any
  408dcc:	str	x8, [x20]
  408dd0:	bl	403980 <colors_enabled@plt>
  408dd4:	adrp	x8, 40b000 <clock_supported@plt+0x6cc0>
  408dd8:	add	x8, x8, #0xe60
  408ddc:	tst	w0, #0x1
  408de0:	csel	x8, x8, x21, ne  // ne = any
  408de4:	str	x8, [x19]
  408de8:	ldp	x20, x19, [sp, #64]
  408dec:	ldr	x21, [sp, #48]
  408df0:	ldp	x29, x30, [sp, #32]
  408df4:	add	sp, sp, #0x50
  408df8:	ret
  408dfc:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408e00:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  408e04:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  408e08:	add	x1, x1, #0x314
  408e0c:	add	x2, x2, #0xab7
  408e10:	add	x4, x4, #0x3b5
  408e14:	mov	w3, #0x64                  	// #100
  408e18:	mov	w0, wzr
  408e1c:	bl	403a30 <log_assert_failed_realm@plt>
  408e20:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  408e24:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  408e28:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  408e2c:	add	x1, x1, #0x371
  408e30:	add	x2, x2, #0xab7
  408e34:	add	x4, x4, #0x3b5
  408e38:	mov	w3, #0x65                  	// #101
  408e3c:	mov	w0, wzr
  408e40:	bl	403a30 <log_assert_failed_realm@plt>
  408e44:	ldr	w8, [x0, #96]
  408e48:	ldr	w9, [x1, #96]
  408e4c:	cmp	w8, w9
  408e50:	cset	w8, gt
  408e54:	csinv	w0, w8, wzr, ge  // ge = tcont
  408e58:	ret
  408e5c:	sub	sp, sp, #0xa0
  408e60:	stp	x29, x30, [sp, #64]
  408e64:	add	x29, sp, #0x40
  408e68:	stp	x28, x27, [sp, #80]
  408e6c:	stp	x26, x25, [sp, #96]
  408e70:	stp	x24, x23, [sp, #112]
  408e74:	stp	x22, x21, [sp, #128]
  408e78:	stp	x20, x19, [sp, #144]
  408e7c:	stp	xzr, xzr, [x29, #-16]
  408e80:	cbz	x0, 4091b4 <clock_supported@plt+0x4e74>
  408e84:	mov	x19, x1
  408e88:	cbz	x1, 4091d4 <clock_supported@plt+0x4e94>
  408e8c:	mov	w21, w2
  408e90:	sub	x3, x29, #0x8
  408e94:	mov	w1, w2
  408e98:	mov	w2, wzr
  408e9c:	bl	404190 <local_addresses@plt>
  408ea0:	mov	w20, w0
  408ea4:	tbnz	w0, #31, 409180 <clock_supported@plt+0x4e40>
  408ea8:	sub	x1, x29, #0x10
  408eac:	mov	w0, w21
  408eb0:	bl	4041a0 <sd_network_link_get_dhcp4_address@plt>
  408eb4:	cbz	w20, 409180 <clock_supported@plt+0x4e40>
  408eb8:	cmp	w21, #0x1
  408ebc:	mov	w8, w20
  408ec0:	b.lt	409018 <clock_supported@plt+0x4cd8>  // b.tstop
  408ec4:	adrp	x27, 40b000 <clock_supported@plt+0x6cc0>
  408ec8:	adrp	x28, 40c000 <clock_supported@plt+0x7cc0>
  408ecc:	adrp	x21, 40c000 <clock_supported@plt+0x7cc0>
  408ed0:	adrp	x23, 40c000 <clock_supported@plt+0x7cc0>
  408ed4:	mov	x25, xzr
  408ed8:	lsl	x26, x8, #5
  408edc:	add	x27, x27, #0xe5f
  408ee0:	add	x28, x28, #0x51e
  408ee4:	mov	w22, #0xffffffff            	// #-1
  408ee8:	add	x21, x21, #0x527
  408eec:	add	x23, x23, #0x530
  408ef0:	b	408f10 <clock_supported@plt+0x4bd0>
  408ef4:	mov	w20, w0
  408ef8:	ldur	x0, [x29, #-24]
  408efc:	bl	4039b0 <free@plt>
  408f00:	cbnz	w24, 409180 <clock_supported@plt+0x4e40>
  408f04:	add	x25, x25, #0x20
  408f08:	cmp	x26, x25
  408f0c:	b.eq	40917c <clock_supported@plt+0x4e3c>  // b.none
  408f10:	cmp	x25, #0x0
  408f14:	csel	x3, x28, x27, eq  // eq = none
  408f18:	mov	w2, #0x1                   	// #1
  408f1c:	mov	w4, #0x18                  	// #24
  408f20:	mov	x0, x19
  408f24:	mov	w1, wzr
  408f28:	stur	xzr, [x29, #-24]
  408f2c:	mov	w24, #0x1                   	// #1
  408f30:	bl	403b40 <table_add_many_internal@plt>
  408f34:	tbnz	w0, #31, 408ef4 <clock_supported@plt+0x4bb4>
  408f38:	ldur	x8, [x29, #-8]
  408f3c:	sub	x2, x29, #0x18
  408f40:	add	x1, x8, x25
  408f44:	ldr	w0, [x1], #16
  408f48:	bl	403ec0 <in_addr_to_string@plt>
  408f4c:	tbnz	w0, #31, 408fcc <clock_supported@plt+0x4c8c>
  408f50:	ldur	x1, [x29, #-16]
  408f54:	cbz	x1, 408f88 <clock_supported@plt+0x4c48>
  408f58:	ldur	x24, [x29, #-24]
  408f5c:	mov	x0, x24
  408f60:	bl	4040a0 <strcmp@plt>
  408f64:	cbnz	w0, 408f88 <clock_supported@plt+0x4c48>
  408f68:	mov	x0, x24
  408f6c:	mov	x1, x21
  408f70:	mov	x2, xzr
  408f74:	bl	4041b0 <strjoin_real@plt>
  408f78:	stur	x0, [x29, #-24]
  408f7c:	cbz	x0, 408fe4 <clock_supported@plt+0x4ca4>
  408f80:	mov	x0, x24
  408f84:	bl	4039b0 <free@plt>
  408f88:	ldur	x3, [x29, #-24]
  408f8c:	mov	w2, #0x1                   	// #1
  408f90:	mov	x4, #0xffffffffffffffff    	// #-1
  408f94:	mov	x5, #0xffffffffffffffff    	// #-1
  408f98:	mov	w6, #0xffffffff            	// #-1
  408f9c:	mov	w7, #0xffffffff            	// #-1
  408fa0:	mov	x0, x19
  408fa4:	mov	x1, xzr
  408fa8:	str	w22, [sp]
  408fac:	bl	403db0 <table_add_cell_full@plt>
  408fb0:	cmp	w0, #0x0
  408fb4:	csel	w20, w0, w20, lt  // lt = tstop
  408fb8:	lsr	w24, w0, #31
  408fbc:	ldur	x0, [x29, #-24]
  408fc0:	bl	4039b0 <free@plt>
  408fc4:	cbz	w24, 408f04 <clock_supported@plt+0x4bc4>
  408fc8:	b	409180 <clock_supported@plt+0x4e40>
  408fcc:	mov	w24, #0x1                   	// #1
  408fd0:	mov	w20, w0
  408fd4:	ldur	x0, [x29, #-24]
  408fd8:	bl	4039b0 <free@plt>
  408fdc:	cbz	w24, 408f04 <clock_supported@plt+0x4bc4>
  408fe0:	b	409180 <clock_supported@plt+0x4e40>
  408fe4:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  408fe8:	mov	w2, #0x305                 	// #773
  408fec:	add	x1, x1, #0xab7
  408ff0:	mov	x3, x23
  408ff4:	bl	4039a0 <log_oom_internal@plt>
  408ff8:	mov	w20, w0
  408ffc:	mov	x0, x24
  409000:	bl	4039b0 <free@plt>
  409004:	mov	w24, #0x1                   	// #1
  409008:	ldur	x0, [x29, #-24]
  40900c:	bl	4039b0 <free@plt>
  409010:	cbz	w24, 408f04 <clock_supported@plt+0x4bc4>
  409014:	b	409180 <clock_supported@plt+0x4e40>
  409018:	adrp	x28, 40b000 <clock_supported@plt+0x6cc0>
  40901c:	adrp	x23, 40c000 <clock_supported@plt+0x7cc0>
  409020:	adrp	x21, 40c000 <clock_supported@plt+0x7cc0>
  409024:	adrp	x22, 40c000 <clock_supported@plt+0x7cc0>
  409028:	adrp	x24, 40c000 <clock_supported@plt+0x7cc0>
  40902c:	mov	x26, xzr
  409030:	lsl	x27, x8, #5
  409034:	add	x28, x28, #0xe5f
  409038:	add	x23, x23, #0x51e
  40903c:	add	x21, x21, #0x53f
  409040:	add	x22, x22, #0x527
  409044:	add	x24, x24, #0x530
  409048:	b	409068 <clock_supported@plt+0x4d28>
  40904c:	mov	w20, w0
  409050:	ldur	x0, [x29, #-24]
  409054:	bl	4039b0 <free@plt>
  409058:	cbnz	w25, 409180 <clock_supported@plt+0x4e40>
  40905c:	add	x26, x26, #0x20
  409060:	cmp	x27, x26
  409064:	b.eq	40917c <clock_supported@plt+0x4e3c>  // b.none
  409068:	cmp	x26, #0x0
  40906c:	csel	x3, x23, x28, eq  // eq = none
  409070:	mov	w2, #0x1                   	// #1
  409074:	mov	w4, #0x18                  	// #24
  409078:	mov	x0, x19
  40907c:	mov	w1, wzr
  409080:	stur	xzr, [x29, #-24]
  409084:	mov	w25, #0x1                   	// #1
  409088:	bl	403b40 <table_add_many_internal@plt>
  40908c:	tbnz	w0, #31, 40904c <clock_supported@plt+0x4d0c>
  409090:	ldur	x8, [x29, #-8]
  409094:	sub	x2, x29, #0x18
  409098:	add	x1, x8, x26
  40909c:	ldr	w0, [x1], #16
  4090a0:	bl	403ec0 <in_addr_to_string@plt>
  4090a4:	tbnz	w0, #31, 409130 <clock_supported@plt+0x4df0>
  4090a8:	ldur	x1, [x29, #-16]
  4090ac:	cbz	x1, 4090e0 <clock_supported@plt+0x4da0>
  4090b0:	ldur	x25, [x29, #-24]
  4090b4:	mov	x0, x25
  4090b8:	bl	4040a0 <strcmp@plt>
  4090bc:	cbnz	w0, 4090e0 <clock_supported@plt+0x4da0>
  4090c0:	mov	x0, x25
  4090c4:	mov	x1, x22
  4090c8:	mov	x2, xzr
  4090cc:	bl	4041b0 <strjoin_real@plt>
  4090d0:	stur	x0, [x29, #-24]
  4090d4:	cbz	x0, 409148 <clock_supported@plt+0x4e08>
  4090d8:	mov	x0, x25
  4090dc:	bl	4039b0 <free@plt>
  4090e0:	ldur	x8, [x29, #-8]
  4090e4:	ldur	x25, [x29, #-24]
  4090e8:	add	x1, sp, #0x14
  4090ec:	mov	w2, #0x3                   	// #3
  4090f0:	add	x8, x8, x26
  4090f4:	ldr	w0, [x8, #4]
  4090f8:	bl	403f50 <format_ifname_full@plt>
  4090fc:	mov	x4, x0
  409100:	mov	x0, x19
  409104:	mov	x1, xzr
  409108:	mov	x2, x21
  40910c:	mov	x3, x25
  409110:	bl	403cd0 <table_add_cell_stringf@plt>
  409114:	cmp	w0, #0x0
  409118:	csel	w20, w0, w20, lt  // lt = tstop
  40911c:	lsr	w25, w0, #31
  409120:	ldur	x0, [x29, #-24]
  409124:	bl	4039b0 <free@plt>
  409128:	cbz	w25, 40905c <clock_supported@plt+0x4d1c>
  40912c:	b	409180 <clock_supported@plt+0x4e40>
  409130:	mov	w25, #0x1                   	// #1
  409134:	mov	w20, w0
  409138:	ldur	x0, [x29, #-24]
  40913c:	bl	4039b0 <free@plt>
  409140:	cbz	w25, 40905c <clock_supported@plt+0x4d1c>
  409144:	b	409180 <clock_supported@plt+0x4e40>
  409148:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  40914c:	mov	w2, #0x305                 	// #773
  409150:	add	x1, x1, #0xab7
  409154:	mov	x3, x24
  409158:	bl	4039a0 <log_oom_internal@plt>
  40915c:	mov	w20, w0
  409160:	mov	x0, x25
  409164:	bl	4039b0 <free@plt>
  409168:	mov	w25, #0x1                   	// #1
  40916c:	ldur	x0, [x29, #-24]
  409170:	bl	4039b0 <free@plt>
  409174:	cbz	w25, 40905c <clock_supported@plt+0x4d1c>
  409178:	b	409180 <clock_supported@plt+0x4e40>
  40917c:	mov	w20, wzr
  409180:	ldur	x0, [x29, #-16]
  409184:	bl	4039b0 <free@plt>
  409188:	ldur	x0, [x29, #-8]
  40918c:	bl	4039b0 <free@plt>
  409190:	mov	w0, w20
  409194:	ldp	x20, x19, [sp, #144]
  409198:	ldp	x22, x21, [sp, #128]
  40919c:	ldp	x24, x23, [sp, #112]
  4091a0:	ldp	x26, x25, [sp, #96]
  4091a4:	ldp	x28, x27, [sp, #80]
  4091a8:	ldp	x29, x30, [sp, #64]
  4091ac:	add	sp, sp, #0xa0
  4091b0:	ret
  4091b4:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  4091b8:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4091bc:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4091c0:	add	x1, x1, #0xfea
  4091c4:	add	x2, x2, #0xab7
  4091c8:	add	x4, x4, #0x4e9
  4091cc:	mov	w3, #0x2e9                 	// #745
  4091d0:	bl	403a30 <log_assert_failed_realm@plt>
  4091d4:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4091d8:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4091dc:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4091e0:	add	x1, x1, #0x518
  4091e4:	add	x2, x2, #0xab7
  4091e8:	add	x4, x4, #0x4e9
  4091ec:	mov	w3, #0x2ea                 	// #746
  4091f0:	mov	w0, wzr
  4091f4:	bl	403a30 <log_assert_failed_realm@plt>
  4091f8:	sub	sp, sp, #0xe0
  4091fc:	stp	x29, x30, [sp, #128]
  409200:	add	x29, sp, #0x80
  409204:	stp	x28, x27, [sp, #144]
  409208:	stp	x26, x25, [sp, #160]
  40920c:	stp	x24, x23, [sp, #176]
  409210:	stp	x22, x21, [sp, #192]
  409214:	stp	x20, x19, [sp, #208]
  409218:	str	w3, [sp, #28]
  40921c:	stur	xzr, [x29, #-48]
  409220:	str	x0, [sp, #32]
  409224:	cbz	x0, 4097a4 <clock_supported@plt+0x5464>
  409228:	mov	x20, x2
  40922c:	cbz	x2, 4097c4 <clock_supported@plt+0x5484>
  409230:	mov	x21, x1
  409234:	ldr	x0, [sp, #32]
  409238:	ldr	w1, [sp, #28]
  40923c:	sub	x3, x29, #0x30
  409240:	mov	w2, wzr
  409244:	bl	4041c0 <local_gateways@plt>
  409248:	mov	w26, w0
  40924c:	tbnz	w0, #31, 409730 <clock_supported@plt+0x53f0>
  409250:	cbz	w26, 409730 <clock_supported@plt+0x53f0>
  409254:	adrp	x19, 40b000 <clock_supported@plt+0x6cc0>
  409258:	adrp	x22, 40c000 <clock_supported@plt+0x7cc0>
  40925c:	mov	x24, xzr
  409260:	mov	w23, w26
  409264:	add	x19, x19, #0xe5f
  409268:	add	x22, x22, #0x581
  40926c:	str	x21, [sp, #8]
  409270:	cmp	x24, #0x0
  409274:	csel	x3, x22, x19, eq  // eq = none
  409278:	mov	w2, #0x1                   	// #1
  40927c:	mov	w4, #0x18                  	// #24
  409280:	mov	x0, x20
  409284:	mov	w1, wzr
  409288:	stur	xzr, [x29, #-56]
  40928c:	str	xzr, [sp, #64]
  409290:	bl	403b40 <table_add_many_internal@plt>
  409294:	tbnz	w0, #31, 4095a0 <clock_supported@plt+0x5260>
  409298:	ldur	x8, [x29, #-48]
  40929c:	sub	x2, x29, #0x38
  4092a0:	add	x1, x8, x24, lsl #5
  4092a4:	ldr	w0, [x1], #16
  4092a8:	bl	403ec0 <in_addr_to_string@plt>
  4092ac:	tbnz	w0, #31, 4095a0 <clock_supported@plt+0x5260>
  4092b0:	ldur	x8, [x29, #-48]
  4092b4:	add	x25, x8, x24, lsl #5
  4092b8:	ldp	w27, w21, [x25]
  4092bc:	stp	xzr, xzr, [x29, #-16]
  4092c0:	tbnz	w21, #31, 40975c <clock_supported@plt+0x541c>
  4092c4:	orr	w8, w27, #0x8
  4092c8:	cmp	w8, #0xa
  4092cc:	b.ne	409780 <clock_supported@plt+0x5440>  // b.any
  4092d0:	ldr	x0, [sp, #32]
  4092d4:	sub	x1, x29, #0x8
  4092d8:	mov	w2, #0x1e                  	// #30
  4092dc:	mov	w3, w21
  4092e0:	mov	w4, w27
  4092e4:	bl	4041d0 <sd_rtnl_message_new_neigh@plt>
  4092e8:	tbnz	w0, #31, 4095b0 <clock_supported@plt+0x5270>
  4092ec:	ldur	x0, [x29, #-8]
  4092f0:	mov	w1, #0x1                   	// #1
  4092f4:	bl	403e50 <sd_netlink_message_request_dump@plt>
  4092f8:	tbnz	w0, #31, 4095b0 <clock_supported@plt+0x5270>
  4092fc:	ldur	x1, [x29, #-8]
  409300:	ldr	x0, [sp, #32]
  409304:	sub	x3, x29, #0x10
  409308:	mov	x2, xzr
  40930c:	bl	403e60 <sd_netlink_call@plt>
  409310:	tbnz	w0, #31, 4095b0 <clock_supported@plt+0x5270>
  409314:	ldur	x28, [x29, #-16]
  409318:	cbz	x28, 40971c <clock_supported@plt+0x53dc>
  40931c:	add	x8, x25, #0x10
  409320:	str	x8, [sp, #16]
  409324:	b	40933c <clock_supported@plt+0x4ffc>
  409328:	bl	403b70 <log_internal_realm@plt>
  40932c:	mov	x0, x28
  409330:	bl	403e80 <sd_netlink_message_next@plt>
  409334:	mov	x28, x0
  409338:	cbz	x0, 40970c <clock_supported@plt+0x53cc>
  40933c:	mov	x0, x28
  409340:	stp	xzr, xzr, [sp, #40]
  409344:	sturh	wzr, [x29, #-20]
  409348:	stur	wzr, [x29, #-24]
  40934c:	bl	403e90 <sd_netlink_message_get_errno@plt>
  409350:	tbnz	w0, #31, 4093dc <clock_supported@plt+0x509c>
  409354:	sub	x1, x29, #0x1c
  409358:	mov	x0, x28
  40935c:	bl	403fb0 <sd_netlink_message_get_type@plt>
  409360:	tbnz	w0, #31, 409418 <clock_supported@plt+0x50d8>
  409364:	ldurh	w8, [x29, #-28]
  409368:	cmp	w8, #0x1c
  40936c:	b.ne	409454 <clock_supported@plt+0x5114>  // b.any
  409370:	sub	x1, x29, #0x24
  409374:	mov	x0, x28
  409378:	bl	4041e0 <sd_rtnl_message_neigh_get_family@plt>
  40937c:	tbnz	w0, #31, 40948c <clock_supported@plt+0x514c>
  409380:	ldur	w8, [x29, #-36]
  409384:	cmp	w8, w27
  409388:	b.ne	4094c8 <clock_supported@plt+0x5188>  // b.any
  40938c:	sub	x1, x29, #0x20
  409390:	mov	x0, x28
  409394:	bl	4041f0 <sd_rtnl_message_neigh_get_ifindex@plt>
  409398:	tbnz	w0, #31, 409500 <clock_supported@plt+0x51c0>
  40939c:	cmp	w21, #0x1
  4093a0:	b.lt	4093b0 <clock_supported@plt+0x5070>  // b.tstop
  4093a4:	ldur	w8, [x29, #-32]
  4093a8:	cmp	w8, w21
  4093ac:	b.ne	40932c <clock_supported@plt+0x4fec>  // b.any
  4093b0:	ldur	w8, [x29, #-36]
  4093b4:	cmp	w8, #0xa
  4093b8:	b.eq	40953c <clock_supported@plt+0x51fc>  // b.none
  4093bc:	cmp	w8, #0x2
  4093c0:	b.ne	40932c <clock_supported@plt+0x4fec>  // b.any
  4093c4:	add	x2, sp, #0x28
  4093c8:	mov	w1, #0x1                   	// #1
  4093cc:	mov	x0, x28
  4093d0:	bl	4040b0 <sd_netlink_message_read_in_addr@plt>
  4093d4:	tbz	w0, #31, 409550 <clock_supported@plt+0x5210>
  4093d8:	b	40932c <clock_supported@plt+0x4fec>
  4093dc:	mov	w25, w0
  4093e0:	mov	w0, wzr
  4093e4:	bl	403b60 <log_get_max_level_realm@plt>
  4093e8:	cmp	w0, #0x3
  4093ec:	b.lt	40932c <clock_supported@plt+0x4fec>  // b.tstop
  4093f0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4093f4:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4093f8:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  4093fc:	mov	w0, #0x3                   	// #3
  409400:	mov	w3, #0x265                 	// #613
  409404:	mov	w1, w25
  409408:	add	x2, x2, #0xab7
  40940c:	add	x4, x4, #0x654
  409410:	add	x5, x5, #0x66c
  409414:	b	409328 <clock_supported@plt+0x4fe8>
  409418:	mov	w25, w0
  40941c:	mov	w0, wzr
  409420:	bl	403b60 <log_get_max_level_realm@plt>
  409424:	cmp	w0, #0x3
  409428:	b.lt	40932c <clock_supported@plt+0x4fec>  // b.tstop
  40942c:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  409430:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  409434:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  409438:	mov	w0, #0x3                   	// #3
  40943c:	mov	w3, #0x26b                 	// #619
  409440:	mov	w1, w25
  409444:	add	x2, x2, #0xab7
  409448:	add	x4, x4, #0x654
  40944c:	add	x5, x5, #0x67a
  409450:	b	409328 <clock_supported@plt+0x4fe8>
  409454:	mov	w0, wzr
  409458:	bl	403b60 <log_get_max_level_realm@plt>
  40945c:	cmp	w0, #0x3
  409460:	b.lt	40932c <clock_supported@plt+0x4fec>  // b.tstop
  409464:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  409468:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  40946c:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  409470:	mov	w0, #0x3                   	// #3
  409474:	mov	w3, #0x270                 	// #624
  409478:	mov	w1, wzr
  40947c:	add	x2, x2, #0xab7
  409480:	add	x4, x4, #0x654
  409484:	add	x5, x5, #0x691
  409488:	b	409328 <clock_supported@plt+0x4fe8>
  40948c:	mov	w25, w0
  409490:	mov	w0, wzr
  409494:	bl	403b60 <log_get_max_level_realm@plt>
  409498:	cmp	w0, #0x3
  40949c:	b.lt	40932c <clock_supported@plt+0x4fec>  // b.tstop
  4094a0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4094a4:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4094a8:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  4094ac:	mov	w0, #0x3                   	// #3
  4094b0:	mov	w3, #0x276                 	// #630
  4094b4:	mov	w1, w25
  4094b8:	add	x2, x2, #0xab7
  4094bc:	add	x4, x4, #0x654
  4094c0:	add	x5, x5, #0x6aa
  4094c4:	b	409328 <clock_supported@plt+0x4fe8>
  4094c8:	mov	w0, wzr
  4094cc:	bl	403b60 <log_get_max_level_realm@plt>
  4094d0:	cmp	w0, #0x3
  4094d4:	b.lt	40932c <clock_supported@plt+0x4fec>  // b.tstop
  4094d8:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4094dc:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4094e0:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  4094e4:	mov	w0, #0x3                   	// #3
  4094e8:	mov	w3, #0x27b                 	// #635
  4094ec:	mov	w1, wzr
  4094f0:	add	x2, x2, #0xab7
  4094f4:	add	x4, x4, #0x654
  4094f8:	add	x5, x5, #0x6c3
  4094fc:	b	409328 <clock_supported@plt+0x4fe8>
  409500:	mov	w25, w0
  409504:	mov	w0, wzr
  409508:	bl	403b60 <log_get_max_level_realm@plt>
  40950c:	cmp	w0, #0x3
  409510:	b.lt	40932c <clock_supported@plt+0x4fec>  // b.tstop
  409514:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  409518:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  40951c:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  409520:	mov	w0, #0x3                   	// #3
  409524:	mov	w3, #0x281                 	// #641
  409528:	mov	w1, w25
  40952c:	add	x2, x2, #0xab7
  409530:	add	x4, x4, #0x654
  409534:	add	x5, x5, #0x6d9
  409538:	b	409328 <clock_supported@plt+0x4fe8>
  40953c:	add	x2, sp, #0x28
  409540:	mov	w1, #0x1                   	// #1
  409544:	mov	x0, x28
  409548:	bl	403eb0 <sd_netlink_message_read_in6_addr@plt>
  40954c:	tbnz	w0, #31, 40932c <clock_supported@plt+0x4fec>
  409550:	ldur	w0, [x29, #-36]
  409554:	ldr	x2, [sp, #16]
  409558:	add	x1, sp, #0x28
  40955c:	bl	404200 <in_addr_equal@plt>
  409560:	cbz	w0, 40932c <clock_supported@plt+0x4fec>
  409564:	sub	x3, x29, #0x18
  409568:	mov	w1, #0x2                   	// #2
  40956c:	mov	w2, #0x6                   	// #6
  409570:	mov	x0, x28
  409574:	bl	404080 <sd_netlink_message_read@plt>
  409578:	tbnz	w0, #31, 40932c <clock_supported@plt+0x4fec>
  40957c:	ldr	x0, [sp, #8]
  409580:	sub	x1, x29, #0x18
  409584:	add	x2, sp, #0x40
  409588:	bl	4097e8 <clock_supported@plt+0x54a8>
  40958c:	tbnz	w0, #31, 40932c <clock_supported@plt+0x4fec>
  409590:	mov	w28, wzr
  409594:	ldur	x0, [x29, #-16]
  409598:	cbnz	x0, 4095bc <clock_supported@plt+0x527c>
  40959c:	b	4095c0 <clock_supported@plt+0x5280>
  4095a0:	mov	x21, xzr
  4095a4:	mov	w25, wzr
  4095a8:	mov	w26, w0
  4095ac:	b	4096e0 <clock_supported@plt+0x53a0>
  4095b0:	mov	w28, w0
  4095b4:	ldur	x0, [x29, #-16]
  4095b8:	cbz	x0, 4095c0 <clock_supported@plt+0x5280>
  4095bc:	bl	403ee0 <sd_netlink_message_unref@plt>
  4095c0:	ldur	x0, [x29, #-8]
  4095c4:	cbz	x0, 4095cc <clock_supported@plt+0x528c>
  4095c8:	bl	403ee0 <sd_netlink_message_unref@plt>
  4095cc:	tbz	w28, #31, 409608 <clock_supported@plt+0x52c8>
  4095d0:	mov	w0, wzr
  4095d4:	bl	403b60 <log_get_max_level_realm@plt>
  4095d8:	cmp	w0, #0x7
  4095dc:	b.lt	409608 <clock_supported@plt+0x52c8>  // b.tstop
  4095e0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4095e4:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4095e8:	adrp	x5, 40c000 <clock_supported@plt+0x7cc0>
  4095ec:	mov	w0, #0x7                   	// #7
  4095f0:	mov	w3, #0x2c8                 	// #712
  4095f4:	mov	w1, w28
  4095f8:	add	x2, x2, #0xab7
  4095fc:	add	x4, x4, #0x58a
  409600:	add	x5, x5, #0x598
  409604:	bl	403b70 <log_internal_realm@plt>
  409608:	ldr	x2, [sp, #64]
  40960c:	cbz	x2, 409678 <clock_supported@plt+0x5338>
  409610:	ldur	x0, [x29, #-56]
  409614:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  409618:	adrp	x3, 40c000 <clock_supported@plt+0x7cc0>
  40961c:	add	x1, x1, #0x5c1
  409620:	add	x3, x3, #0x5c4
  409624:	mov	x4, xzr
  409628:	bl	4041b0 <strjoin_real@plt>
  40962c:	mov	x21, x0
  409630:	cbz	x0, 4096d8 <clock_supported@plt+0x5398>
  409634:	ldr	w8, [sp, #28]
  409638:	cmp	w8, #0x0
  40963c:	b.le	409688 <clock_supported@plt+0x5348>
  409640:	ldur	x8, [x29, #-56]
  409644:	cmp	x21, #0x0
  409648:	mov	w2, #0x1                   	// #1
  40964c:	mov	x4, #0xffffffffffffffff    	// #-1
  409650:	csel	x3, x8, x21, eq  // eq = none
  409654:	mov	x5, #0xffffffffffffffff    	// #-1
  409658:	mov	w6, #0xffffffff            	// #-1
  40965c:	mov	w7, #0xffffffff            	// #-1
  409660:	mov	w8, #0xffffffff            	// #-1
  409664:	mov	x0, x20
  409668:	mov	x1, xzr
  40966c:	str	w8, [sp]
  409670:	bl	403db0 <table_add_cell_full@plt>
  409674:	b	4096c4 <clock_supported@plt+0x5384>
  409678:	mov	x21, xzr
  40967c:	ldr	w8, [sp, #28]
  409680:	cmp	w8, #0x0
  409684:	b.gt	409640 <clock_supported@plt+0x5300>
  409688:	ldp	x9, x8, [x29, #-56]
  40968c:	cmp	x21, #0x0
  409690:	add	x1, sp, #0x28
  409694:	mov	w2, #0x3                   	// #3
  409698:	add	x8, x8, x24, lsl #5
  40969c:	ldr	w0, [x8, #4]
  4096a0:	csel	x25, x9, x21, eq  // eq = none
  4096a4:	bl	403f50 <format_ifname_full@plt>
  4096a8:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  4096ac:	mov	x4, x0
  4096b0:	mov	x0, x20
  4096b4:	mov	x1, xzr
  4096b8:	add	x2, x2, #0x53f
  4096bc:	mov	x3, x25
  4096c0:	bl	403cd0 <table_add_cell_stringf@plt>
  4096c4:	mvn	w8, w0
  4096c8:	cmp	w0, #0x0
  4096cc:	lsr	w25, w8, #31
  4096d0:	csel	w26, w0, w26, lt  // lt = tstop
  4096d4:	b	4096e0 <clock_supported@plt+0x53a0>
  4096d8:	mov	w25, wzr
  4096dc:	mov	w26, #0xfffffff4            	// #-12
  4096e0:	mov	x0, x21
  4096e4:	bl	4039b0 <free@plt>
  4096e8:	ldr	x0, [sp, #64]
  4096ec:	bl	4039b0 <free@plt>
  4096f0:	ldur	x0, [x29, #-56]
  4096f4:	bl	4039b0 <free@plt>
  4096f8:	tbz	w25, #0, 409730 <clock_supported@plt+0x53f0>
  4096fc:	add	x24, x24, #0x1
  409700:	cmp	x24, x23
  409704:	b.ne	409270 <clock_supported@plt+0x4f30>  // b.any
  409708:	b	40972c <clock_supported@plt+0x53ec>
  40970c:	mov	w28, #0xffffffc3            	// #-61
  409710:	ldur	x0, [x29, #-16]
  409714:	cbnz	x0, 4095bc <clock_supported@plt+0x527c>
  409718:	b	4095c0 <clock_supported@plt+0x5280>
  40971c:	mov	w28, #0xffffffc3            	// #-61
  409720:	ldur	x0, [x29, #-8]
  409724:	cbnz	x0, 4095c8 <clock_supported@plt+0x5288>
  409728:	b	4095cc <clock_supported@plt+0x528c>
  40972c:	mov	w26, wzr
  409730:	ldur	x0, [x29, #-48]
  409734:	bl	4039b0 <free@plt>
  409738:	mov	w0, w26
  40973c:	ldp	x20, x19, [sp, #208]
  409740:	ldp	x22, x21, [sp, #192]
  409744:	ldp	x24, x23, [sp, #176]
  409748:	ldp	x26, x25, [sp, #160]
  40974c:	ldp	x28, x27, [sp, #144]
  409750:	ldp	x29, x30, [sp, #128]
  409754:	add	sp, sp, #0xe0
  409758:	ret
  40975c:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  409760:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  409764:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  409768:	add	x1, x1, #0x625
  40976c:	add	x2, x2, #0xab7
  409770:	add	x4, x4, #0x5c6
  409774:	mov	w3, #0x24c                 	// #588
  409778:	mov	w0, wzr
  40977c:	bl	403a30 <log_assert_failed_realm@plt>
  409780:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  409784:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  409788:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  40978c:	add	x1, x1, #0x632
  409790:	add	x2, x2, #0xab7
  409794:	add	x4, x4, #0x5c6
  409798:	mov	w3, #0x24d                 	// #589
  40979c:	mov	w0, wzr
  4097a0:	bl	403a30 <log_assert_failed_realm@plt>
  4097a4:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  4097a8:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4097ac:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4097b0:	add	x1, x1, #0xfea
  4097b4:	add	x2, x2, #0xab7
  4097b8:	add	x4, x4, #0x548
  4097bc:	mov	w3, #0x2b2                 	// #690
  4097c0:	bl	403a30 <log_assert_failed_realm@plt>
  4097c4:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4097c8:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4097cc:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4097d0:	add	x1, x1, #0x518
  4097d4:	add	x2, x2, #0xab7
  4097d8:	add	x4, x4, #0x548
  4097dc:	mov	w3, #0x2b3                 	// #691
  4097e0:	mov	w0, wzr
  4097e4:	bl	403a30 <log_assert_failed_realm@plt>
  4097e8:	sub	sp, sp, #0x50
  4097ec:	stp	x29, x30, [sp, #48]
  4097f0:	stp	x20, x19, [sp, #64]
  4097f4:	add	x29, sp, #0x30
  4097f8:	cbz	x2, 4098c8 <clock_supported@plt+0x5588>
  4097fc:	mov	x20, x0
  409800:	mov	w0, #0xffffffea            	// #-22
  409804:	cbz	x20, 409890 <clock_supported@plt+0x5550>
  409808:	cbz	x1, 409890 <clock_supported@plt+0x5550>
  40980c:	ldrh	w8, [x1]
  409810:	ldrb	w9, [x1, #2]
  409814:	orr	w8, w8, w9
  409818:	tst	w8, #0xffff
  40981c:	b.eq	4098a0 <clock_supported@plt+0x5560>  // b.none
  409820:	ldrb	w3, [x1]
  409824:	ldrb	w4, [x1, #1]
  409828:	ldrb	w5, [x1, #2]
  40982c:	ldrb	w6, [x1, #3]
  409830:	ldrb	w7, [x1, #4]
  409834:	ldrb	w8, [x1, #5]
  409838:	mov	x19, x2
  40983c:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  409840:	add	x2, x2, #0x72f
  409844:	add	x0, sp, #0x14
  409848:	mov	w1, #0x11                  	// #17
  40984c:	str	w8, [sp]
  409850:	bl	403cf0 <snprintf@plt>
  409854:	cmp	w0, #0x11
  409858:	b.cs	4098ec <clock_supported@plt+0x55ac>  // b.hs, b.nlast
  40985c:	adrp	x2, 40c000 <clock_supported@plt+0x7cc0>
  409860:	add	x2, x2, #0x774
  409864:	add	x1, sp, #0x14
  409868:	sub	x3, x29, #0x8
  40986c:	mov	x0, x20
  409870:	bl	404210 <sd_hwdb_get@plt>
  409874:	tbnz	w0, #31, 409890 <clock_supported@plt+0x5550>
  409878:	ldur	x0, [x29, #-8]
  40987c:	bl	403b00 <strdup@plt>
  409880:	cbz	x0, 4098b4 <clock_supported@plt+0x5574>
  409884:	mov	x8, x0
  409888:	mov	w0, wzr
  40988c:	str	x8, [x19]
  409890:	ldp	x20, x19, [sp, #64]
  409894:	ldp	x29, x30, [sp, #48]
  409898:	add	sp, sp, #0x50
  40989c:	ret
  4098a0:	mov	w0, #0xffffffea            	// #-22
  4098a4:	ldp	x20, x19, [sp, #64]
  4098a8:	ldp	x29, x30, [sp, #48]
  4098ac:	add	sp, sp, #0x50
  4098b0:	ret
  4098b4:	mov	w0, #0xfffffff4            	// #-12
  4098b8:	ldp	x20, x19, [sp, #64]
  4098bc:	ldp	x29, x30, [sp, #48]
  4098c0:	add	sp, sp, #0x50
  4098c4:	ret
  4098c8:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4098cc:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4098d0:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4098d4:	add	x1, x1, #0x33
  4098d8:	add	x2, x2, #0xab7
  4098dc:	add	x4, x4, #0x6f3
  4098e0:	mov	w3, #0x224                 	// #548
  4098e4:	mov	w0, wzr
  4098e8:	bl	403a30 <log_assert_failed_realm@plt>
  4098ec:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4098f0:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  4098f4:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  4098f8:	add	x1, x1, #0x74c
  4098fc:	add	x2, x2, #0xab7
  409900:	add	x4, x4, #0x6f3
  409904:	mov	w3, #0x231                 	// #561
  409908:	mov	w0, wzr
  40990c:	bl	403a30 <log_assert_failed_realm@plt>
  409910:	sub	sp, sp, #0x40
  409914:	stp	x29, x30, [sp, #16]
  409918:	stp	x22, x21, [sp, #32]
  40991c:	stp	x20, x19, [sp, #48]
  409920:	add	x29, sp, #0x10
  409924:	cbz	x0, 4099f8 <clock_supported@plt+0x56b8>
  409928:	mov	x20, x1
  40992c:	cbz	x1, 409a18 <clock_supported@plt+0x56d8>
  409930:	mov	x21, x0
  409934:	add	x0, sp, #0x8
  409938:	mov	w1, #0x1                   	// #1
  40993c:	mov	w2, #0x8                   	// #8
  409940:	mov	x3, x21
  409944:	bl	404220 <fread@plt>
  409948:	cmp	x0, #0x8
  40994c:	b.eq	409970 <clock_supported@plt+0x5630>  // b.none
  409950:	cbnz	x0, 40997c <clock_supported@plt+0x563c>
  409954:	mov	x0, x21
  409958:	bl	404230 <feof@plt>
  40995c:	cmp	w0, #0x0
  409960:	mov	w8, #0xffffffb6            	// #-74
  409964:	mov	x19, xzr
  409968:	csel	w20, w8, wzr, eq  // eq = none
  40996c:	b	409984 <clock_supported@plt+0x5644>
  409970:	ldr	x22, [sp, #8]
  409974:	cmp	x22, #0xfff
  409978:	b.ls	4099a4 <clock_supported@plt+0x5664>  // b.plast
  40997c:	mov	x19, xzr
  409980:	mov	w20, #0xffffffb6            	// #-74
  409984:	mov	x0, x19
  409988:	bl	4039b0 <free@plt>
  40998c:	mov	w0, w20
  409990:	ldp	x20, x19, [sp, #48]
  409994:	ldp	x22, x21, [sp, #32]
  409998:	ldp	x29, x30, [sp, #16]
  40999c:	add	sp, sp, #0x40
  4099a0:	ret
  4099a4:	cmp	x22, #0x0
  4099a8:	csinc	x0, x22, xzr, ne  // ne = any
  4099ac:	bl	403e00 <malloc@plt>
  4099b0:	mov	x19, x0
  4099b4:	cbz	x0, 4099f0 <clock_supported@plt+0x56b0>
  4099b8:	mov	w1, #0x1                   	// #1
  4099bc:	mov	x0, x19
  4099c0:	mov	x2, x22
  4099c4:	mov	x3, x21
  4099c8:	bl	404220 <fread@plt>
  4099cc:	cmp	x0, x22
  4099d0:	b.ne	409980 <clock_supported@plt+0x5640>  // b.any
  4099d4:	mov	x0, x20
  4099d8:	mov	x1, x19
  4099dc:	mov	x2, x22
  4099e0:	bl	40b014 <clock_supported@plt+0x6cd4>
  4099e4:	cmp	w0, #0x0
  4099e8:	csinc	w20, w0, wzr, lt  // lt = tstop
  4099ec:	b	409984 <clock_supported@plt+0x5644>
  4099f0:	mov	w20, #0xfffffff4            	// #-12
  4099f4:	b	409984 <clock_supported@plt+0x5644>
  4099f8:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  4099fc:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  409a00:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  409a04:	add	x1, x1, #0xad1
  409a08:	add	x2, x2, #0xab7
  409a0c:	add	x4, x4, #0xad3
  409a10:	mov	w3, #0x386                 	// #902
  409a14:	bl	403a30 <log_assert_failed_realm@plt>
  409a18:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  409a1c:	adrp	x2, 40b000 <clock_supported@plt+0x6cc0>
  409a20:	adrp	x4, 40c000 <clock_supported@plt+0x7cc0>
  409a24:	add	x1, x1, #0x33
  409a28:	add	x2, x2, #0xab7
  409a2c:	add	x4, x4, #0xad3
  409a30:	mov	w3, #0x387                 	// #903
  409a34:	mov	w0, wzr
  409a38:	bl	403a30 <log_assert_failed_realm@plt>
  409a3c:	stp	x29, x30, [sp, #-48]!
  409a40:	stp	x22, x21, [sp, #16]
  409a44:	stp	x20, x19, [sp, #32]
  409a48:	ldr	x21, [x0, #8]
  409a4c:	ldr	x22, [x1, #8]
  409a50:	mov	x19, x1
  409a54:	mov	x20, x0
  409a58:	mov	x29, sp
  409a5c:	cmp	x21, x22
  409a60:	csel	x2, x21, x22, cc  // cc = lo, ul, last
  409a64:	cbz	x2, 409a9c <clock_supported@plt+0x575c>
  409a68:	ldr	x0, [x20]
  409a6c:	cbz	x0, 409b24 <clock_supported@plt+0x57e4>
  409a70:	ldr	x1, [x19]
  409a74:	cbz	x1, 409b44 <clock_supported@plt+0x5804>
  409a78:	bl	404240 <memcmp@plt>
  409a7c:	cmp	x21, x22
  409a80:	cset	w8, hi  // hi = pmore
  409a84:	csinv	w8, w8, wzr, cs  // cs = hs, nlast
  409a88:	cbz	w0, 409ab8 <clock_supported@plt+0x5778>
  409a8c:	ldp	x20, x19, [sp, #32]
  409a90:	ldp	x22, x21, [sp, #16]
  409a94:	ldp	x29, x30, [sp], #48
  409a98:	ret
  409a9c:	cset	w0, hi  // hi = pmore
  409aa0:	b.cs	409abc <clock_supported@plt+0x577c>  // b.hs, b.nlast
  409aa4:	mov	w0, #0xffffffff            	// #-1
  409aa8:	ldp	x20, x19, [sp, #32]
  409aac:	ldp	x22, x21, [sp, #16]
  409ab0:	ldp	x29, x30, [sp], #48
  409ab4:	ret
  409ab8:	mov	w0, w8
  409abc:	cbnz	w0, 409a8c <clock_supported@plt+0x574c>
  409ac0:	ldr	x21, [x20, #24]
  409ac4:	ldr	x22, [x19, #24]
  409ac8:	cmp	x21, x22
  409acc:	csel	x2, x21, x22, cc  // cc = lo, ul, last
  409ad0:	cbz	x2, 409b0c <clock_supported@plt+0x57cc>
  409ad4:	ldr	x0, [x20, #16]
  409ad8:	cbz	x0, 409b24 <clock_supported@plt+0x57e4>
  409adc:	ldr	x1, [x19, #16]
  409ae0:	cbz	x1, 409b44 <clock_supported@plt+0x5804>
  409ae4:	bl	404240 <memcmp@plt>
  409ae8:	cmp	x21, x22
  409aec:	cset	w8, hi  // hi = pmore
  409af0:	csinv	w8, w8, wzr, cs  // cs = hs, nlast
  409af4:	cbnz	w0, 409a8c <clock_supported@plt+0x574c>
  409af8:	mov	w0, w8
  409afc:	ldp	x20, x19, [sp, #32]
  409b00:	ldp	x22, x21, [sp, #16]
  409b04:	ldp	x29, x30, [sp], #48
  409b08:	ret
  409b0c:	cset	w8, hi  // hi = pmore
  409b10:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  409b14:	ldp	x20, x19, [sp, #32]
  409b18:	ldp	x22, x21, [sp, #16]
  409b1c:	ldp	x29, x30, [sp], #48
  409b20:	ret
  409b24:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  409b28:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  409b2c:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  409b30:	add	x1, x1, #0xbb4
  409b34:	add	x2, x2, #0xbba
  409b38:	add	x4, x4, #0xbd2
  409b3c:	mov	w3, #0x1c                  	// #28
  409b40:	bl	403a30 <log_assert_failed_realm@plt>
  409b44:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  409b48:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  409b4c:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  409b50:	add	x1, x1, #0xc06
  409b54:	add	x2, x2, #0xbba
  409b58:	add	x4, x4, #0xbd2
  409b5c:	mov	w3, #0x1d                  	// #29
  409b60:	mov	w0, wzr
  409b64:	bl	403a30 <log_assert_failed_realm@plt>
  409b68:	stp	x29, x30, [sp, #-48]!
  409b6c:	stp	x20, x19, [sp, #32]
  409b70:	mov	x19, x0
  409b74:	str	x21, [sp, #16]
  409b78:	mov	x20, x19
  409b7c:	ldr	x0, [x0]
  409b80:	ldr	x8, [x20, #8]!
  409b84:	mov	x21, x1
  409b88:	mov	x2, x21
  409b8c:	mov	x29, sp
  409b90:	mov	x1, x8
  409b94:	bl	404250 <siphash24_compress@plt>
  409b98:	mov	w1, #0x8                   	// #8
  409b9c:	mov	x0, x20
  409ba0:	mov	x2, x21
  409ba4:	bl	404250 <siphash24_compress@plt>
  409ba8:	ldr	x1, [x19, #24]!
  409bac:	mov	x2, x21
  409bb0:	ldur	x0, [x19, #-8]
  409bb4:	bl	404250 <siphash24_compress@plt>
  409bb8:	mov	x0, x19
  409bbc:	mov	x2, x21
  409bc0:	ldp	x20, x19, [sp, #32]
  409bc4:	ldr	x21, [sp, #16]
  409bc8:	mov	w1, #0x8                   	// #8
  409bcc:	ldp	x29, x30, [sp], #48
  409bd0:	b	404250 <siphash24_compress@plt>
  409bd4:	b	409cf4 <clock_supported@plt+0x59b4>
  409bd8:	ldr	x8, [x0, #40]
  409bdc:	ldr	x9, [x1, #40]
  409be0:	cmp	x8, x9
  409be4:	cset	w8, hi  // hi = pmore
  409be8:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  409bec:	ret
  409bf0:	stp	x29, x30, [sp, #-16]!
  409bf4:	mov	x29, sp
  409bf8:	cbz	x0, 409c14 <clock_supported@plt+0x58d4>
  409bfc:	ldr	w8, [x0, #8]
  409c00:	cbnz	w8, 409c0c <clock_supported@plt+0x58cc>
  409c04:	ldr	x9, [x0]
  409c08:	cbz	x9, 409c1c <clock_supported@plt+0x58dc>
  409c0c:	add	w8, w8, #0x1
  409c10:	str	w8, [x0, #8]
  409c14:	ldp	x29, x30, [sp], #16
  409c18:	ret
  409c1c:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  409c20:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  409c24:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  409c28:	add	x1, x1, #0x16
  409c2c:	add	x2, x2, #0x31
  409c30:	add	x4, x4, #0x58
  409c34:	mov	w3, #0x27                  	// #39
  409c38:	mov	w0, wzr
  409c3c:	bl	403a30 <log_assert_failed_realm@plt>
  409c40:	stp	x29, x30, [sp, #-32]!
  409c44:	str	x19, [sp, #16]
  409c48:	mov	x29, sp
  409c4c:	cbz	x0, 409c68 <clock_supported@plt+0x5928>
  409c50:	ldr	w8, [x0, #8]
  409c54:	mov	x19, x0
  409c58:	cbz	w8, 409cd0 <clock_supported@plt+0x5990>
  409c5c:	subs	w8, w8, #0x1
  409c60:	str	w8, [x19, #8]
  409c64:	b.eq	409c78 <clock_supported@plt+0x5938>  // b.none
  409c68:	ldr	x19, [sp, #16]
  409c6c:	mov	x0, xzr
  409c70:	ldp	x29, x30, [sp], #32
  409c74:	ret
  409c78:	ldr	x8, [x19]
  409c7c:	cbnz	x8, 409c68 <clock_supported@plt+0x5928>
  409c80:	ldr	x0, [x19, #80]
  409c84:	bl	4039b0 <free@plt>
  409c88:	ldr	x0, [x19, #64]
  409c8c:	bl	4039b0 <free@plt>
  409c90:	ldr	x0, [x19, #120]
  409c94:	bl	4039b0 <free@plt>
  409c98:	ldr	x0, [x19, #128]
  409c9c:	bl	4039b0 <free@plt>
  409ca0:	ldr	x0, [x19, #136]
  409ca4:	bl	4039b0 <free@plt>
  409ca8:	ldr	x0, [x19, #152]
  409cac:	bl	4039b0 <free@plt>
  409cb0:	ldr	x0, [x19, #160]
  409cb4:	bl	4039b0 <free@plt>
  409cb8:	mov	x0, x19
  409cbc:	bl	4039b0 <free@plt>
  409cc0:	ldr	x19, [sp, #16]
  409cc4:	mov	x0, xzr
  409cc8:	ldp	x29, x30, [sp], #32
  409ccc:	ret
  409cd0:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  409cd4:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  409cd8:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  409cdc:	add	x1, x1, #0x93
  409ce0:	add	x2, x2, #0x31
  409ce4:	add	x4, x4, #0xa0
  409ce8:	mov	w3, #0x42                  	// #66
  409cec:	mov	w0, wzr
  409cf0:	bl	403a30 <log_assert_failed_realm@plt>
  409cf4:	stp	x29, x30, [sp, #-32]!
  409cf8:	str	x19, [sp, #16]
  409cfc:	mov	x29, sp
  409d00:	cbz	x0, 409d44 <clock_supported@plt+0x5a04>
  409d04:	ldr	x8, [x0]
  409d08:	mov	x19, x0
  409d0c:	cbz	x8, 409d44 <clock_supported@plt+0x5a04>
  409d10:	ldr	x0, [x8, #56]
  409d14:	add	x1, x19, #0x40
  409d18:	mov	x2, x19
  409d1c:	bl	404260 <internal_hashmap_remove_value@plt>
  409d20:	mov	x2, x19
  409d24:	ldr	x8, [x2], #48
  409d28:	mov	x1, x19
  409d2c:	ldr	x0, [x8, #48]
  409d30:	bl	404270 <prioq_remove@plt>
  409d34:	tbnz	w0, #31, 409da4 <clock_supported@plt+0x5a64>
  409d38:	ldr	w8, [x19, #8]
  409d3c:	str	xzr, [x19]
  409d40:	cbz	w8, 409d54 <clock_supported@plt+0x5a14>
  409d44:	ldr	x19, [sp, #16]
  409d48:	mov	x0, xzr
  409d4c:	ldp	x29, x30, [sp], #32
  409d50:	ret
  409d54:	ldr	x0, [x19, #80]
  409d58:	bl	4039b0 <free@plt>
  409d5c:	ldr	x0, [x19, #64]
  409d60:	bl	4039b0 <free@plt>
  409d64:	ldr	x0, [x19, #120]
  409d68:	bl	4039b0 <free@plt>
  409d6c:	ldr	x0, [x19, #128]
  409d70:	bl	4039b0 <free@plt>
  409d74:	ldr	x0, [x19, #136]
  409d78:	bl	4039b0 <free@plt>
  409d7c:	ldr	x0, [x19, #152]
  409d80:	bl	4039b0 <free@plt>
  409d84:	ldr	x0, [x19, #160]
  409d88:	bl	4039b0 <free@plt>
  409d8c:	mov	x0, x19
  409d90:	bl	4039b0 <free@plt>
  409d94:	ldr	x19, [sp, #16]
  409d98:	mov	x0, xzr
  409d9c:	ldp	x29, x30, [sp], #32
  409da0:	ret
  409da4:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  409da8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  409dac:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  409db0:	add	x1, x1, #0xdd
  409db4:	add	x2, x2, #0x31
  409db8:	add	x4, x4, #0x11e
  409dbc:	mov	w3, #0x5b                  	// #91
  409dc0:	mov	w0, wzr
  409dc4:	bl	403a30 <log_assert_failed_realm@plt>
  409dc8:	stp	x29, x30, [sp, #-32]!
  409dcc:	stp	x20, x19, [sp, #16]
  409dd0:	mov	x19, x0
  409dd4:	add	x1, x0, #0xa8
  409dd8:	mov	w0, #0x1                   	// #1
  409ddc:	mov	x29, sp
  409de0:	mov	w20, #0x1                   	// #1
  409de4:	bl	404280 <calloc@plt>
  409de8:	cbz	x0, 409df4 <clock_supported@plt+0x5ab4>
  409dec:	str	x19, [x0, #96]
  409df0:	str	w20, [x0, #8]
  409df4:	ldp	x20, x19, [sp, #16]
  409df8:	ldp	x29, x30, [sp], #32
  409dfc:	ret
  409e00:	sub	sp, sp, #0x70
  409e04:	stp	x29, x30, [sp, #16]
  409e08:	stp	x28, x27, [sp, #32]
  409e0c:	stp	x26, x25, [sp, #48]
  409e10:	stp	x24, x23, [sp, #64]
  409e14:	stp	x22, x21, [sp, #80]
  409e18:	stp	x20, x19, [sp, #96]
  409e1c:	add	x29, sp, #0x10
  409e20:	cbz	x0, 40a2d0 <clock_supported@plt+0x5f90>
  409e24:	ldr	x9, [x0, #96]
  409e28:	mov	x19, x0
  409e2c:	cmp	x9, #0xd
  409e30:	b.hi	409e58 <clock_supported@plt+0x5b18>  // b.pmore
  409e34:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  409e38:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  409e3c:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  409e40:	add	x2, x2, #0x31
  409e44:	add	x4, x4, #0x187
  409e48:	add	x5, x5, #0x19b
  409e4c:	mov	w0, #0x7                   	// #7
  409e50:	mov	w3, #0x9f                  	// #159
  409e54:	b	409f70 <clock_supported@plt+0x5c30>
  409e58:	mov	x8, x19
  409e5c:	ldrb	w15, [x8, #168]!
  409e60:	ldrh	w16, [x8, #10]
  409e64:	ldur	w17, [x8, #6]
  409e68:	ldrb	w14, [x8, #1]
  409e6c:	ldrb	w13, [x8, #2]
  409e70:	ldrb	w10, [x8, #3]
  409e74:	ldrb	w12, [x8, #4]
  409e78:	ldrb	w11, [x8, #5]
  409e7c:	strh	w16, [sp, #12]
  409e80:	str	w17, [sp, #8]
  409e84:	ldrh	w16, [x8, #12]
  409e88:	mov	w17, #0xcc88                	// #52360
  409e8c:	cmp	w16, w17
  409e90:	b.ne	409f2c <clock_supported@plt+0x5bec>  // b.any
  409e94:	cmp	w15, #0x1
  409e98:	b.ne	409f50 <clock_supported@plt+0x5c10>  // b.any
  409e9c:	cmp	w14, #0x80
  409ea0:	b.ne	409f50 <clock_supported@plt+0x5c10>  // b.any
  409ea4:	cmp	w13, #0xc2
  409ea8:	b.ne	409f50 <clock_supported@plt+0x5c10>  // b.any
  409eac:	orr	w13, w12, w10
  409eb0:	cbnz	w13, 409f50 <clock_supported@plt+0x5c10>
  409eb4:	cmp	w11, #0xe
  409eb8:	b.hi	409f50 <clock_supported@plt+0x5c10>  // b.pmore
  409ebc:	mov	w13, #0x1                   	// #1
  409ec0:	lsl	w13, w13, w11
  409ec4:	mov	w14, #0x4009                	// #16393
  409ec8:	tst	w13, w14
  409ecc:	b.eq	409f50 <clock_supported@plt+0x5c10>  // b.none
  409ed0:	ldr	w13, [sp, #8]
  409ed4:	ldrh	w14, [sp, #12]
  409ed8:	sub	x25, x9, #0xe
  409edc:	mov	w15, #0x8001                	// #32769
  409ee0:	mov	w16, #0xc2                  	// #194
  409ee4:	cmp	x25, #0x2
  409ee8:	strb	w10, [x19, #61]
  409eec:	strb	w12, [x19, #62]
  409ef0:	strh	w15, [x19, #58]
  409ef4:	strb	w16, [x19, #60]
  409ef8:	strh	w14, [x19, #56]
  409efc:	str	w13, [x19, #52]
  409f00:	strb	w11, [x19, #63]
  409f04:	b.cs	409f9c <clock_supported@plt+0x5c5c>  // b.hs, b.nlast
  409f08:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  409f0c:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  409f10:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  409f14:	add	x2, x2, #0x31
  409f18:	add	x4, x4, #0x187
  409f1c:	add	x5, x5, #0x237
  409f20:	mov	w0, #0x7                   	// #7
  409f24:	mov	w3, #0xbf                  	// #191
  409f28:	b	409f70 <clock_supported@plt+0x5c30>
  409f2c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  409f30:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  409f34:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  409f38:	add	x2, x2, #0x31
  409f3c:	add	x4, x4, #0x187
  409f40:	add	x5, x5, #0x1c6
  409f44:	mov	w0, #0x7                   	// #7
  409f48:	mov	w3, #0xa6                  	// #166
  409f4c:	b	409f70 <clock_supported@plt+0x5c30>
  409f50:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  409f54:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  409f58:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  409f5c:	add	x2, x2, #0x31
  409f60:	add	x4, x4, #0x187
  409f64:	add	x5, x5, #0x1f7
  409f68:	mov	w0, #0x7                   	// #7
  409f6c:	mov	w3, #0xb0                  	// #176
  409f70:	mov	w1, wzr
  409f74:	bl	403b70 <log_internal_realm@plt>
  409f78:	mov	w0, #0xffffffb6            	// #-74
  409f7c:	ldp	x20, x19, [sp, #96]
  409f80:	ldp	x22, x21, [sp, #80]
  409f84:	ldp	x24, x23, [sp, #64]
  409f88:	ldp	x26, x25, [sp, #48]
  409f8c:	ldp	x28, x27, [sp, #32]
  409f90:	ldp	x29, x30, [sp, #16]
  409f94:	add	sp, sp, #0x70
  409f98:	ret
  409f9c:	adrp	x23, 40d000 <clock_supported@plt+0x8cc0>
  409fa0:	adrp	x24, 40d000 <clock_supported@plt+0x8cc0>
  409fa4:	adrp	x26, 40d000 <clock_supported@plt+0x8cc0>
  409fa8:	add	x8, x8, #0xe
  409fac:	add	x20, x19, #0x88
  409fb0:	add	x21, x19, #0x80
  409fb4:	add	x22, x19, #0x78
  409fb8:	add	x23, x23, #0x31
  409fbc:	add	x24, x24, #0x187
  409fc0:	add	x26, x26, #0xcb3
  409fc4:	b	409fe8 <clock_supported@plt+0x5ca8>
  409fc8:	mov	x0, x22
  409fcc:	mov	x1, x28
  409fd0:	mov	x2, x27
  409fd4:	bl	40a2f0 <clock_supported@plt+0x5fb0>
  409fd8:	tbnz	w0, #31, 409f7c <clock_supported@plt+0x5c3c>
  409fdc:	cmp	x25, #0x2
  409fe0:	add	x8, x28, x27
  409fe4:	b.cc	409f08 <clock_supported@plt+0x5bc8>  // b.lo, b.ul, b.last
  409fe8:	ldrb	w9, [x8]
  409fec:	ldrb	w27, [x8, #1]
  409ff0:	and	x10, x9, #0x1
  409ff4:	bfi	x27, x10, #8, #1
  409ff8:	sub	x10, x25, #0x2
  409ffc:	subs	x25, x10, x27
  40a000:	b.cc	40a158 <clock_supported@plt+0x5e18>  // b.lo, b.ul, b.last
  40a004:	lsr	w9, w9, #1
  40a008:	cmp	w9, #0x7
  40a00c:	add	x28, x8, #0x2
  40a010:	b.hi	40a058 <clock_supported@plt+0x5d18>  // b.pmore
  40a014:	adr	x10, 409fc8 <clock_supported@plt+0x5c88>
  40a018:	ldrb	w11, [x26, x9]
  40a01c:	add	x10, x10, x11, lsl #2
  40a020:	br	x10
  40a024:	sub	w8, w27, #0x2
  40a028:	and	w8, w8, #0xffff
  40a02c:	cmp	w8, #0xff
  40a030:	b.cs	40a1e8 <clock_supported@plt+0x5ea8>  // b.hs, b.nlast
  40a034:	ldr	x8, [x19, #64]
  40a038:	cbnz	x8, 40a254 <clock_supported@plt+0x5f14>
  40a03c:	mov	x0, x28
  40a040:	mov	x1, x27
  40a044:	bl	404290 <memdup@plt>
  40a048:	str	x0, [x19, #64]
  40a04c:	cbz	x0, 40a1e0 <clock_supported@plt+0x5ea0>
  40a050:	str	x27, [x19, #72]
  40a054:	b	409fdc <clock_supported@plt+0x5c9c>
  40a058:	cmp	w9, #0x7f
  40a05c:	b.ne	409fdc <clock_supported@plt+0x5c9c>  // b.any
  40a060:	cmp	w27, #0x3
  40a064:	b.hi	409fdc <clock_supported@plt+0x5c9c>  // b.pmore
  40a068:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a06c:	mov	w0, #0x7                   	// #7
  40a070:	mov	w3, #0x129                 	// #297
  40a074:	mov	w1, wzr
  40a078:	mov	x2, x23
  40a07c:	mov	x4, x24
  40a080:	add	x5, x5, #0x432
  40a084:	bl	403b70 <log_internal_realm@plt>
  40a088:	b	409fdc <clock_supported@plt+0x5c9c>
  40a08c:	sub	w8, w27, #0x2
  40a090:	and	w8, w8, #0xffff
  40a094:	cmp	w8, #0xff
  40a098:	b.cs	40a20c <clock_supported@plt+0x5ecc>  // b.hs, b.nlast
  40a09c:	ldr	x8, [x19, #80]
  40a0a0:	cbnz	x8, 40a278 <clock_supported@plt+0x5f38>
  40a0a4:	mov	x0, x28
  40a0a8:	mov	x1, x27
  40a0ac:	bl	404290 <memdup@plt>
  40a0b0:	str	x0, [x19, #80]
  40a0b4:	cbz	x0, 40a1e0 <clock_supported@plt+0x5ea0>
  40a0b8:	str	x27, [x19, #88]
  40a0bc:	b	409fdc <clock_supported@plt+0x5c9c>
  40a0c0:	mov	x0, x21
  40a0c4:	b	409fcc <clock_supported@plt+0x5c8c>
  40a0c8:	cmp	w27, #0x4
  40a0cc:	b.ne	40a134 <clock_supported@plt+0x5df4>  // b.any
  40a0d0:	ldrh	w9, [x8, #2]
  40a0d4:	ldrb	w10, [x19, #112]
  40a0d8:	rev	w9, w9
  40a0dc:	lsr	w9, w9, #16
  40a0e0:	strh	w9, [x19, #116]
  40a0e4:	ldrh	w8, [x8, #4]
  40a0e8:	orr	w9, w10, #0x2
  40a0ec:	strb	w9, [x19, #112]
  40a0f0:	rev	w8, w8
  40a0f4:	lsr	w8, w8, #16
  40a0f8:	strh	w8, [x19, #118]
  40a0fc:	b	409fdc <clock_supported@plt+0x5c9c>
  40a100:	cmp	w27, #0x2
  40a104:	b.ne	40a230 <clock_supported@plt+0x5ef0>  // b.any
  40a108:	ldrb	w8, [x19, #112]
  40a10c:	tbnz	w8, #0, 40a29c <clock_supported@plt+0x5f5c>
  40a110:	ldrh	w9, [x28]
  40a114:	orr	w8, w8, #0x1
  40a118:	strb	w8, [x19, #112]
  40a11c:	rev	w9, w9
  40a120:	lsr	w9, w9, #16
  40a124:	strh	w9, [x19, #114]
  40a128:	b	409fdc <clock_supported@plt+0x5c9c>
  40a12c:	mov	x0, x20
  40a130:	b	409fcc <clock_supported@plt+0x5c8c>
  40a134:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a138:	mov	w0, #0x7                   	// #7
  40a13c:	mov	w3, #0x11e                 	// #286
  40a140:	mov	w1, wzr
  40a144:	mov	x2, x23
  40a148:	mov	x4, x24
  40a14c:	add	x5, x5, #0x3f8
  40a150:	bl	403b70 <log_internal_realm@plt>
  40a154:	b	409fdc <clock_supported@plt+0x5c9c>
  40a158:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a15c:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a160:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a164:	add	x2, x2, #0x31
  40a168:	add	x4, x4, #0x187
  40a16c:	add	x5, x5, #0x259
  40a170:	mov	w0, #0x7                   	// #7
  40a174:	mov	w3, #0xc8                  	// #200
  40a178:	b	409f70 <clock_supported@plt+0x5c30>
  40a17c:	cbz	w27, 40a1a4 <clock_supported@plt+0x5e64>
  40a180:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a184:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a188:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a18c:	add	x2, x2, #0x31
  40a190:	add	x4, x4, #0x187
  40a194:	add	x5, x5, #0x281
  40a198:	mov	w0, #0x7                   	// #7
  40a19c:	mov	w3, #0xd0                  	// #208
  40a1a0:	b	409f70 <clock_supported@plt+0x5c30>
  40a1a4:	ldr	x8, [x19, #64]
  40a1a8:	cbz	x8, 40a1bc <clock_supported@plt+0x5e7c>
  40a1ac:	ldr	x8, [x19, #80]
  40a1b0:	cbz	x8, 40a1bc <clock_supported@plt+0x5e7c>
  40a1b4:	ldrb	w8, [x19, #112]
  40a1b8:	tbnz	w8, #0, 40a2c0 <clock_supported@plt+0x5f80>
  40a1bc:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a1c0:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a1c4:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a1c8:	add	x2, x2, #0x31
  40a1cc:	add	x4, x4, #0x187
  40a1d0:	add	x5, x5, #0x467
  40a1d4:	mov	w0, #0x7                   	// #7
  40a1d8:	mov	w3, #0x133                 	// #307
  40a1dc:	b	409f70 <clock_supported@plt+0x5c30>
  40a1e0:	mov	w0, #0xfffffff4            	// #-12
  40a1e4:	b	409f7c <clock_supported@plt+0x5c3c>
  40a1e8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a1ec:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a1f0:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a1f4:	add	x2, x2, #0x31
  40a1f8:	add	x4, x4, #0x187
  40a1fc:	add	x5, x5, #0x2b9
  40a200:	mov	w0, #0x7                   	// #7
  40a204:	mov	w3, #0xdb                  	// #219
  40a208:	b	409f70 <clock_supported@plt+0x5c30>
  40a20c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a210:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a214:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a218:	add	x2, x2, #0x31
  40a21c:	add	x4, x4, #0x187
  40a220:	add	x5, x5, #0x32b
  40a224:	mov	w0, #0x7                   	// #7
  40a228:	mov	w3, #0xec                  	// #236
  40a22c:	b	409f70 <clock_supported@plt+0x5c30>
  40a230:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a234:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a238:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a23c:	add	x2, x2, #0x31
  40a240:	add	x4, x4, #0x187
  40a244:	add	x5, x5, #0x397
  40a248:	mov	w0, #0x7                   	// #7
  40a24c:	mov	w3, #0xfd                  	// #253
  40a250:	b	409f70 <clock_supported@plt+0x5c30>
  40a254:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a258:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a25c:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a260:	add	x2, x2, #0x31
  40a264:	add	x4, x4, #0x187
  40a268:	add	x5, x5, #0x2f6
  40a26c:	mov	w0, #0x7                   	// #7
  40a270:	mov	w3, #0xdf                  	// #223
  40a274:	b	409f70 <clock_supported@plt+0x5c30>
  40a278:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a27c:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a280:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a284:	add	x2, x2, #0x31
  40a288:	add	x4, x4, #0x187
  40a28c:	add	x5, x5, #0x365
  40a290:	mov	w0, #0x7                   	// #7
  40a294:	mov	w3, #0xf0                  	// #240
  40a298:	b	409f70 <clock_supported@plt+0x5c30>
  40a29c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a2a0:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a2a4:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a2a8:	add	x2, x2, #0x31
  40a2ac:	add	x4, x4, #0x187
  40a2b0:	add	x5, x5, #0x3ca
  40a2b4:	mov	w0, #0x7                   	// #7
  40a2b8:	mov	w3, #0x102                 	// #258
  40a2bc:	b	409f70 <clock_supported@plt+0x5c30>
  40a2c0:	mov	w0, wzr
  40a2c4:	mov	w8, #0xe                   	// #14
  40a2c8:	str	x8, [x19, #104]
  40a2cc:	b	409f7c <clock_supported@plt+0x5c3c>
  40a2d0:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a2d4:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a2d8:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a2dc:	add	x1, x1, #0x159
  40a2e0:	add	x2, x2, #0x31
  40a2e4:	add	x4, x4, #0x15b
  40a2e8:	mov	w3, #0x9c                  	// #156
  40a2ec:	bl	403a30 <log_assert_failed_realm@plt>
  40a2f0:	stp	x29, x30, [sp, #-48]!
  40a2f4:	str	x21, [sp, #16]
  40a2f8:	stp	x20, x19, [sp, #32]
  40a2fc:	mov	x29, sp
  40a300:	cbz	x0, 40a3f4 <clock_supported@plt+0x60b4>
  40a304:	mov	x20, x1
  40a308:	mov	x19, x0
  40a30c:	cbnz	x1, 40a314 <clock_supported@plt+0x5fd4>
  40a310:	cbnz	x2, 40a414 <clock_supported@plt+0x60d4>
  40a314:	ldr	x8, [x19]
  40a318:	cbz	x8, 40a358 <clock_supported@plt+0x6018>
  40a31c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a320:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a324:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a328:	add	x2, x2, #0x31
  40a32c:	add	x4, x4, #0xc47
  40a330:	add	x5, x5, #0xc54
  40a334:	mov	w0, #0x7                   	// #7
  40a338:	mov	w3, #0x7a                  	// #122
  40a33c:	mov	w1, wzr
  40a340:	bl	403b70 <log_internal_realm@plt>
  40a344:	mov	w0, wzr
  40a348:	ldp	x20, x19, [sp, #32]
  40a34c:	ldr	x21, [sp, #16]
  40a350:	ldp	x29, x30, [sp], #48
  40a354:	ret
  40a358:	sub	x8, x2, #0x1
  40a35c:	cmn	x8, #0x1
  40a360:	b.eq	40a344 <clock_supported@plt+0x6004>  // b.none
  40a364:	ldrb	w9, [x20, x8]
  40a368:	sub	x8, x8, #0x1
  40a36c:	cbz	w9, 40a35c <clock_supported@plt+0x601c>
  40a370:	add	x21, x8, #0x2
  40a374:	mov	x0, x20
  40a378:	mov	w1, wzr
  40a37c:	mov	x2, x21
  40a380:	bl	4042a0 <memchr@plt>
  40a384:	cbz	x0, 40a3ac <clock_supported@plt+0x606c>
  40a388:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a38c:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a390:	adrp	x5, 40d000 <clock_supported@plt+0x8cc0>
  40a394:	add	x2, x2, #0x31
  40a398:	add	x4, x4, #0xc47
  40a39c:	add	x5, x5, #0xc82
  40a3a0:	mov	w0, #0x7                   	// #7
  40a3a4:	mov	w3, #0x87                  	// #135
  40a3a8:	b	40a33c <clock_supported@plt+0x5ffc>
  40a3ac:	mov	x0, x20
  40a3b0:	mov	x1, x21
  40a3b4:	bl	4042b0 <cescape_length@plt>
  40a3b8:	cbz	x0, 40a3e0 <clock_supported@plt+0x60a0>
  40a3bc:	mov	x20, x0
  40a3c0:	ldr	x0, [x19]
  40a3c4:	bl	4039b0 <free@plt>
  40a3c8:	mov	w0, #0x1                   	// #1
  40a3cc:	str	x20, [x19]
  40a3d0:	ldp	x20, x19, [sp, #32]
  40a3d4:	ldr	x21, [sp, #16]
  40a3d8:	ldp	x29, x30, [sp], #48
  40a3dc:	ret
  40a3e0:	mov	w0, #0xfffffff4            	// #-12
  40a3e4:	ldp	x20, x19, [sp, #32]
  40a3e8:	ldr	x21, [sp, #16]
  40a3ec:	ldp	x29, x30, [sp], #48
  40a3f0:	ret
  40a3f4:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a3f8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a3fc:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a400:	add	x1, x1, #0xc09
  40a404:	add	x2, x2, #0x31
  40a408:	add	x4, x4, #0xc0b
  40a40c:	mov	w3, #0x76                  	// #118
  40a410:	bl	403a30 <log_assert_failed_realm@plt>
  40a414:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a418:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a41c:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a420:	add	x1, x1, #0xc3b
  40a424:	add	x2, x2, #0x31
  40a428:	add	x4, x4, #0xc0b
  40a42c:	mov	w3, #0x77                  	// #119
  40a430:	mov	w0, wzr
  40a434:	bl	403a30 <log_assert_failed_realm@plt>
  40a438:	stp	x29, x30, [sp, #-32]!
  40a43c:	stp	x20, x19, [sp, #16]
  40a440:	mov	x29, sp
  40a444:	cbz	x0, 40a4e8 <clock_supported@plt+0x61a8>
  40a448:	ldrh	w8, [x0, #114]
  40a44c:	mov	x19, x0
  40a450:	cbz	w8, 40a4cc <clock_supported@plt+0x618c>
  40a454:	add	x20, x19, #0x10
  40a458:	bl	4042c0 <clock_boottime_or_monotonic@plt>
  40a45c:	mov	w1, w0
  40a460:	mov	x0, x20
  40a464:	bl	4042d0 <triple_timestamp_by_clock@plt>
  40a468:	add	x8, x0, #0x1
  40a46c:	cmp	x8, #0x1
  40a470:	b.hi	40a47c <clock_supported@plt+0x613c>  // b.pmore
  40a474:	bl	4042c0 <clock_boottime_or_monotonic@plt>
  40a478:	bl	4042e0 <now@plt>
  40a47c:	ldrh	w8, [x19, #114]
  40a480:	mov	w9, #0x4240                	// #16960
  40a484:	movk	w9, #0xf, lsl #16
  40a488:	mul	x8, x8, x9
  40a48c:	adds	x9, x8, x0
  40a490:	cset	w10, cs  // cs = hs, nlast
  40a494:	cmp	x9, x8
  40a498:	cset	w8, cc  // cc = lo, ul, last
  40a49c:	orr	w8, w10, w8
  40a4a0:	cmp	w8, #0x0
  40a4a4:	csinv	x8, x9, xzr, eq  // eq = none
  40a4a8:	ldr	x9, [x19]
  40a4ac:	str	x8, [x19, #40]
  40a4b0:	cbz	x9, 40a4dc <clock_supported@plt+0x619c>
  40a4b4:	ldr	x0, [x9, #48]
  40a4b8:	add	x2, x19, #0x30
  40a4bc:	mov	x1, x19
  40a4c0:	ldp	x20, x19, [sp, #16]
  40a4c4:	ldp	x29, x30, [sp], #32
  40a4c8:	b	4042f0 <prioq_reshuffle@plt>
  40a4cc:	mov	x8, xzr
  40a4d0:	ldr	x9, [x19]
  40a4d4:	str	x8, [x19, #40]
  40a4d8:	cbnz	x9, 40a4b4 <clock_supported@plt+0x6174>
  40a4dc:	ldp	x20, x19, [sp, #16]
  40a4e0:	ldp	x29, x30, [sp], #32
  40a4e4:	ret
  40a4e8:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a4ec:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a4f0:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a4f4:	add	x1, x1, #0x159
  40a4f8:	add	x2, x2, #0x31
  40a4fc:	add	x4, x4, #0x4a6
  40a500:	mov	w3, #0x13e                 	// #318
  40a504:	bl	403a30 <log_assert_failed_realm@plt>
  40a508:	stp	x29, x30, [sp, #-16]!
  40a50c:	cmp	x0, x1
  40a510:	mov	x29, sp
  40a514:	b.eq	40a554 <clock_supported@plt+0x6214>  // b.none
  40a518:	mov	x8, x0
  40a51c:	mov	w0, wzr
  40a520:	cbz	x8, 40a54c <clock_supported@plt+0x620c>
  40a524:	cbz	x1, 40a54c <clock_supported@plt+0x620c>
  40a528:	ldr	x2, [x8, #96]
  40a52c:	ldr	x9, [x1, #96]
  40a530:	cmp	x2, x9
  40a534:	b.ne	40a560 <clock_supported@plt+0x6220>  // b.any
  40a538:	add	x0, x8, #0xa8
  40a53c:	add	x1, x1, #0xa8
  40a540:	bl	404300 <bcmp@plt>
  40a544:	cmp	w0, #0x0
  40a548:	cset	w0, eq  // eq = none
  40a54c:	ldp	x29, x30, [sp], #16
  40a550:	ret
  40a554:	mov	w0, #0x1                   	// #1
  40a558:	ldp	x29, x30, [sp], #16
  40a55c:	ret
  40a560:	mov	w0, wzr
  40a564:	ldp	x29, x30, [sp], #16
  40a568:	ret
  40a56c:	stp	x29, x30, [sp, #-16]!
  40a570:	mov	x29, sp
  40a574:	cbz	x0, 40a59c <clock_supported@plt+0x625c>
  40a578:	cbz	x1, 40a5bc <clock_supported@plt+0x627c>
  40a57c:	mov	x8, x0
  40a580:	ldrh	w9, [x8, #56]
  40a584:	ldr	w8, [x8, #52]
  40a588:	mov	w0, wzr
  40a58c:	strh	w9, [x1, #4]
  40a590:	str	w8, [x1]
  40a594:	ldp	x29, x30, [sp], #16
  40a598:	ret
  40a59c:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a5a0:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a5a4:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a5a8:	add	x1, x1, #0x159
  40a5ac:	add	x2, x2, #0x31
  40a5b0:	add	x4, x4, #0x4d7
  40a5b4:	mov	w3, #0x15e                 	// #350
  40a5b8:	b	40a5dc <clock_supported@plt+0x629c>
  40a5bc:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a5c0:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a5c4:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a5c8:	add	x1, x1, #0x528
  40a5cc:	add	x2, x2, #0x31
  40a5d0:	add	x4, x4, #0x4d7
  40a5d4:	mov	w3, #0x15f                 	// #351
  40a5d8:	mov	w0, wzr
  40a5dc:	bl	404310 <log_assert_failed_return_realm@plt>
  40a5e0:	mov	w0, #0xffffffea            	// #-22
  40a5e4:	ldp	x29, x30, [sp], #16
  40a5e8:	ret
  40a5ec:	stp	x29, x30, [sp, #-16]!
  40a5f0:	mov	x29, sp
  40a5f4:	cbz	x0, 40a61c <clock_supported@plt+0x62dc>
  40a5f8:	cbz	x1, 40a63c <clock_supported@plt+0x62fc>
  40a5fc:	mov	x8, x0
  40a600:	ldrh	w9, [x8, #62]
  40a604:	ldur	w8, [x8, #58]
  40a608:	mov	w0, wzr
  40a60c:	strh	w9, [x1, #4]
  40a610:	str	w8, [x1]
  40a614:	ldp	x29, x30, [sp], #16
  40a618:	ret
  40a61c:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a620:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a624:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a628:	add	x1, x1, #0x159
  40a62c:	add	x2, x2, #0x31
  40a630:	add	x4, x4, #0x530
  40a634:	mov	w3, #0x166                 	// #358
  40a638:	b	40a65c <clock_supported@plt+0x631c>
  40a63c:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a640:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a644:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a648:	add	x1, x1, #0x528
  40a64c:	add	x2, x2, #0x31
  40a650:	add	x4, x4, #0x530
  40a654:	mov	w3, #0x167                 	// #359
  40a658:	mov	w0, wzr
  40a65c:	bl	404310 <log_assert_failed_return_realm@plt>
  40a660:	mov	w0, #0xffffffea            	// #-22
  40a664:	ldp	x29, x30, [sp], #16
  40a668:	ret
  40a66c:	stp	x29, x30, [sp, #-16]!
  40a670:	mov	x29, sp
  40a674:	cbz	x0, 40a6a0 <clock_supported@plt+0x6360>
  40a678:	cbz	x1, 40a6c0 <clock_supported@plt+0x6380>
  40a67c:	cbz	x2, 40a6e0 <clock_supported@plt+0x63a0>
  40a680:	mov	x8, x0
  40a684:	add	x9, x8, #0xa8
  40a688:	str	x9, [x1]
  40a68c:	ldr	x8, [x8, #96]
  40a690:	mov	w0, wzr
  40a694:	str	x8, [x2]
  40a698:	ldp	x29, x30, [sp], #16
  40a69c:	ret
  40a6a0:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a6a4:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a6a8:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a6ac:	add	x1, x1, #0x159
  40a6b0:	add	x2, x2, #0x31
  40a6b4:	add	x4, x4, #0x586
  40a6b8:	mov	w3, #0x16e                 	// #366
  40a6bc:	b	40a700 <clock_supported@plt+0x63c0>
  40a6c0:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40a6c4:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a6c8:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a6cc:	add	x1, x1, #0x33
  40a6d0:	add	x2, x2, #0x31
  40a6d4:	add	x4, x4, #0x586
  40a6d8:	mov	w3, #0x16f                 	// #367
  40a6dc:	b	40a6fc <clock_supported@plt+0x63bc>
  40a6e0:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a6e4:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a6e8:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a6ec:	add	x1, x1, #0x5d0
  40a6f0:	add	x2, x2, #0x31
  40a6f4:	add	x4, x4, #0x586
  40a6f8:	mov	w3, #0x170                 	// #368
  40a6fc:	mov	w0, wzr
  40a700:	bl	404310 <log_assert_failed_return_realm@plt>
  40a704:	mov	w0, #0xffffffea            	// #-22
  40a708:	ldp	x29, x30, [sp], #16
  40a70c:	ret
  40a710:	stp	x29, x30, [sp, #-16]!
  40a714:	mov	x29, sp
  40a718:	cbz	x0, 40a764 <clock_supported@plt+0x6424>
  40a71c:	cbz	x1, 40a784 <clock_supported@plt+0x6444>
  40a720:	cbz	x2, 40a7a4 <clock_supported@plt+0x6464>
  40a724:	cbz	x3, 40a7c4 <clock_supported@plt+0x6484>
  40a728:	ldr	x9, [x0, #72]
  40a72c:	mov	x8, x0
  40a730:	cbz	x9, 40a7f4 <clock_supported@plt+0x64b4>
  40a734:	ldr	x9, [x8, #64]
  40a738:	mov	w0, wzr
  40a73c:	ldrb	w9, [x9]
  40a740:	strb	w9, [x1]
  40a744:	ldr	x9, [x8, #64]
  40a748:	add	x9, x9, #0x1
  40a74c:	str	x9, [x2]
  40a750:	ldr	x8, [x8, #72]
  40a754:	sub	x8, x8, #0x1
  40a758:	str	x8, [x3]
  40a75c:	ldp	x29, x30, [sp], #16
  40a760:	ret
  40a764:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a768:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a76c:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a770:	add	x1, x1, #0x159
  40a774:	add	x2, x2, #0x31
  40a778:	add	x4, x4, #0x5d5
  40a77c:	mov	w3, #0x179                 	// #377
  40a780:	b	40a7e4 <clock_supported@plt+0x64a4>
  40a784:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  40a788:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a78c:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a790:	add	x1, x1, #0xf31
  40a794:	add	x2, x2, #0x31
  40a798:	add	x4, x4, #0x5d5
  40a79c:	mov	w3, #0x17a                 	// #378
  40a7a0:	b	40a7e0 <clock_supported@plt+0x64a0>
  40a7a4:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40a7a8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a7ac:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a7b0:	add	x1, x1, #0x33
  40a7b4:	add	x2, x2, #0x31
  40a7b8:	add	x4, x4, #0x5d5
  40a7bc:	mov	w3, #0x17b                 	// #379
  40a7c0:	b	40a7e0 <clock_supported@plt+0x64a0>
  40a7c4:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a7c8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a7cc:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a7d0:	add	x1, x1, #0x5d0
  40a7d4:	add	x2, x2, #0x31
  40a7d8:	add	x4, x4, #0x5d5
  40a7dc:	mov	w3, #0x17c                 	// #380
  40a7e0:	mov	w0, wzr
  40a7e4:	bl	404310 <log_assert_failed_return_realm@plt>
  40a7e8:	mov	w0, #0xffffffea            	// #-22
  40a7ec:	ldp	x29, x30, [sp], #16
  40a7f0:	ret
  40a7f4:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a7f8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a7fc:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a800:	add	x1, x1, #0x631
  40a804:	add	x2, x2, #0x31
  40a808:	add	x4, x4, #0x5d5
  40a80c:	mov	w3, #0x17e                 	// #382
  40a810:	mov	w0, wzr
  40a814:	bl	403a30 <log_assert_failed_realm@plt>
  40a818:	sub	sp, sp, #0x40
  40a81c:	stp	x29, x30, [sp, #32]
  40a820:	stp	x20, x19, [sp, #48]
  40a824:	add	x29, sp, #0x20
  40a828:	cbz	x0, 40a988 <clock_supported@plt+0x6648>
  40a82c:	mov	x19, x1
  40a830:	cbz	x1, 40a9a8 <clock_supported@plt+0x6668>
  40a834:	ldr	x8, [x0, #152]
  40a838:	mov	x20, x0
  40a83c:	cbz	x8, 40a848 <clock_supported@plt+0x6508>
  40a840:	mov	w0, wzr
  40a844:	b	40a960 <clock_supported@plt+0x6620>
  40a848:	ldr	x1, [x20, #72]
  40a84c:	cbz	x1, 40a9e0 <clock_supported@plt+0x66a0>
  40a850:	ldr	x0, [x20, #64]
  40a854:	ldrb	w8, [x0]
  40a858:	cmp	w8, #0x7
  40a85c:	b.hi	40a948 <clock_supported@plt+0x6608>  // b.pmore
  40a860:	mov	w9, #0x1                   	// #1
  40a864:	lsl	w9, w9, w8
  40a868:	mov	w10, #0xce                  	// #206
  40a86c:	tst	w9, w10
  40a870:	b.eq	40a8a0 <clock_supported@plt+0x6560>  // b.none
  40a874:	add	x0, x0, #0x1
  40a878:	sub	x1, x1, #0x1
  40a87c:	bl	4042b0 <cescape_length@plt>
  40a880:	mov	x8, x0
  40a884:	str	x0, [sp, #8]
  40a888:	cbnz	x0, 40a958 <clock_supported@plt+0x6618>
  40a88c:	mov	w0, #0xfffffff4            	// #-12
  40a890:	ldp	x20, x19, [sp, #48]
  40a894:	ldp	x29, x30, [sp, #32]
  40a898:	add	sp, sp, #0x40
  40a89c:	ret
  40a8a0:	cmp	w8, #0x4
  40a8a4:	b.eq	40a8dc <clock_supported@plt+0x659c>  // b.none
  40a8a8:	cmp	w8, #0x5
  40a8ac:	b.ne	40a948 <clock_supported@plt+0x6608>  // b.any
  40a8b0:	cmp	x1, #0x12
  40a8b4:	b.eq	40a918 <clock_supported@plt+0x65d8>  // b.none
  40a8b8:	cmp	x1, #0x6
  40a8bc:	b.ne	40a948 <clock_supported@plt+0x6608>  // b.any
  40a8c0:	ldrb	w8, [x0, #1]
  40a8c4:	cmp	w8, #0x1
  40a8c8:	b.ne	40a948 <clock_supported@plt+0x6608>  // b.any
  40a8cc:	ldur	w8, [x0, #2]
  40a8d0:	mov	w0, #0x2                   	// #2
  40a8d4:	str	w8, [sp, #16]
  40a8d8:	b	40a930 <clock_supported@plt+0x65f0>
  40a8dc:	cmp	x1, #0x7
  40a8e0:	b.ne	40a948 <clock_supported@plt+0x6608>  // b.any
  40a8e4:	ldurh	w8, [x0, #5]
  40a8e8:	ldur	w9, [x0, #1]
  40a8ec:	mov	w0, #0x12                  	// #18
  40a8f0:	strh	w8, [sp, #20]
  40a8f4:	str	w9, [sp, #16]
  40a8f8:	bl	403e00 <malloc@plt>
  40a8fc:	cbz	x0, 40a974 <clock_supported@plt+0x6634>
  40a900:	mov	x1, x0
  40a904:	add	x0, sp, #0x10
  40a908:	bl	403ce0 <ether_addr_to_string@plt>
  40a90c:	mov	x8, x0
  40a910:	str	x0, [sp, #8]
  40a914:	b	40a958 <clock_supported@plt+0x6618>
  40a918:	ldrb	w8, [x0, #1]
  40a91c:	cmp	w8, #0x2
  40a920:	b.ne	40a948 <clock_supported@plt+0x6608>  // b.any
  40a924:	ldur	q0, [x0, #2]
  40a928:	mov	w0, #0xa                   	// #10
  40a92c:	str	q0, [sp, #16]
  40a930:	add	x1, sp, #0x10
  40a934:	add	x2, sp, #0x8
  40a938:	bl	403ec0 <in_addr_to_string@plt>
  40a93c:	tbnz	w0, #31, 40a890 <clock_supported@plt+0x6550>
  40a940:	ldr	x8, [sp, #8]
  40a944:	b	40a958 <clock_supported@plt+0x6618>
  40a948:	bl	404320 <hexmem@plt>
  40a94c:	mov	x8, x0
  40a950:	str	x0, [sp, #8]
  40a954:	cbz	x0, 40a974 <clock_supported@plt+0x6634>
  40a958:	mov	w0, wzr
  40a95c:	str	x8, [x20, #152]
  40a960:	str	x8, [x19]
  40a964:	ldp	x20, x19, [sp, #48]
  40a968:	ldp	x29, x30, [sp, #32]
  40a96c:	add	sp, sp, #0x40
  40a970:	ret
  40a974:	mov	w0, #0xfffffff4            	// #-12
  40a978:	ldp	x20, x19, [sp, #48]
  40a97c:	ldp	x29, x30, [sp, #32]
  40a980:	add	sp, sp, #0x40
  40a984:	ret
  40a988:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a98c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a990:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a994:	add	x1, x1, #0x159
  40a998:	add	x2, x2, #0x31
  40a99c:	add	x4, x4, #0x64b
  40a9a0:	mov	w3, #0x1b1                 	// #433
  40a9a4:	b	40a9c8 <clock_supported@plt+0x6688>
  40a9a8:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40a9ac:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a9b0:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a9b4:	add	x1, x1, #0x33
  40a9b8:	add	x2, x2, #0x31
  40a9bc:	add	x4, x4, #0x64b
  40a9c0:	mov	w3, #0x1b2                 	// #434
  40a9c4:	mov	w0, wzr
  40a9c8:	bl	404310 <log_assert_failed_return_realm@plt>
  40a9cc:	mov	w0, #0xffffffea            	// #-22
  40a9d0:	ldp	x20, x19, [sp, #48]
  40a9d4:	ldp	x29, x30, [sp, #32]
  40a9d8:	add	sp, sp, #0x40
  40a9dc:	ret
  40a9e0:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40a9e4:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40a9e8:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40a9ec:	add	x1, x1, #0x631
  40a9f0:	add	x2, x2, #0x31
  40a9f4:	add	x4, x4, #0x64b
  40a9f8:	mov	w3, #0x1b9                 	// #441
  40a9fc:	mov	w0, wzr
  40aa00:	bl	403a30 <log_assert_failed_realm@plt>
  40aa04:	stp	x29, x30, [sp, #-16]!
  40aa08:	mov	x29, sp
  40aa0c:	cbz	x0, 40aa58 <clock_supported@plt+0x6718>
  40aa10:	cbz	x1, 40aa78 <clock_supported@plt+0x6738>
  40aa14:	cbz	x2, 40aa98 <clock_supported@plt+0x6758>
  40aa18:	cbz	x3, 40aab8 <clock_supported@plt+0x6778>
  40aa1c:	ldr	x9, [x0, #88]
  40aa20:	mov	x8, x0
  40aa24:	cbz	x9, 40aae8 <clock_supported@plt+0x67a8>
  40aa28:	ldr	x9, [x8, #80]
  40aa2c:	mov	w0, wzr
  40aa30:	ldrb	w9, [x9]
  40aa34:	strb	w9, [x1]
  40aa38:	ldr	x9, [x8, #80]
  40aa3c:	add	x9, x9, #0x1
  40aa40:	str	x9, [x2]
  40aa44:	ldr	x8, [x8, #88]
  40aa48:	sub	x8, x8, #0x1
  40aa4c:	str	x8, [x3]
  40aa50:	ldp	x29, x30, [sp], #16
  40aa54:	ret
  40aa58:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40aa5c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40aa60:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40aa64:	add	x1, x1, #0x159
  40aa68:	add	x2, x2, #0x31
  40aa6c:	add	x4, x4, #0x69c
  40aa70:	mov	w3, #0x1e6                 	// #486
  40aa74:	b	40aad8 <clock_supported@plt+0x6798>
  40aa78:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  40aa7c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40aa80:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40aa84:	add	x1, x1, #0xf31
  40aa88:	add	x2, x2, #0x31
  40aa8c:	add	x4, x4, #0x69c
  40aa90:	mov	w3, #0x1e7                 	// #487
  40aa94:	b	40aad4 <clock_supported@plt+0x6794>
  40aa98:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40aa9c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40aaa0:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40aaa4:	add	x1, x1, #0x33
  40aaa8:	add	x2, x2, #0x31
  40aaac:	add	x4, x4, #0x69c
  40aab0:	mov	w3, #0x1e8                 	// #488
  40aab4:	b	40aad4 <clock_supported@plt+0x6794>
  40aab8:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40aabc:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40aac0:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40aac4:	add	x1, x1, #0x5d0
  40aac8:	add	x2, x2, #0x31
  40aacc:	add	x4, x4, #0x69c
  40aad0:	mov	w3, #0x1e9                 	// #489
  40aad4:	mov	w0, wzr
  40aad8:	bl	404310 <log_assert_failed_return_realm@plt>
  40aadc:	mov	w0, #0xffffffea            	// #-22
  40aae0:	ldp	x29, x30, [sp], #16
  40aae4:	ret
  40aae8:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40aaec:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40aaf0:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40aaf4:	add	x1, x1, #0x6f5
  40aaf8:	add	x2, x2, #0x31
  40aafc:	add	x4, x4, #0x69c
  40ab00:	mov	w3, #0x1eb                 	// #491
  40ab04:	mov	w0, wzr
  40ab08:	bl	403a30 <log_assert_failed_realm@plt>
  40ab0c:	sub	sp, sp, #0x40
  40ab10:	stp	x29, x30, [sp, #32]
  40ab14:	stp	x20, x19, [sp, #48]
  40ab18:	add	x29, sp, #0x20
  40ab1c:	cbz	x0, 40ac7c <clock_supported@plt+0x693c>
  40ab20:	mov	x19, x1
  40ab24:	cbz	x1, 40ac9c <clock_supported@plt+0x695c>
  40ab28:	ldr	x8, [x0, #160]
  40ab2c:	mov	x20, x0
  40ab30:	cbz	x8, 40ab3c <clock_supported@plt+0x67fc>
  40ab34:	mov	w0, wzr
  40ab38:	b	40ac54 <clock_supported@plt+0x6914>
  40ab3c:	ldr	x1, [x20, #88]
  40ab40:	cbz	x1, 40acd4 <clock_supported@plt+0x6994>
  40ab44:	ldr	x0, [x20, #80]
  40ab48:	ldrb	w8, [x0]
  40ab4c:	cmp	w8, #0x7
  40ab50:	b.hi	40ac3c <clock_supported@plt+0x68fc>  // b.pmore
  40ab54:	mov	w9, #0x1                   	// #1
  40ab58:	lsl	w9, w9, w8
  40ab5c:	mov	w10, #0xa6                  	// #166
  40ab60:	tst	w9, w10
  40ab64:	b.eq	40ab94 <clock_supported@plt+0x6854>  // b.none
  40ab68:	add	x0, x0, #0x1
  40ab6c:	sub	x1, x1, #0x1
  40ab70:	bl	4042b0 <cescape_length@plt>
  40ab74:	mov	x8, x0
  40ab78:	str	x0, [sp, #8]
  40ab7c:	cbnz	x0, 40ac4c <clock_supported@plt+0x690c>
  40ab80:	mov	w0, #0xfffffff4            	// #-12
  40ab84:	ldp	x20, x19, [sp, #48]
  40ab88:	ldp	x29, x30, [sp, #32]
  40ab8c:	add	sp, sp, #0x40
  40ab90:	ret
  40ab94:	cmp	w8, #0x3
  40ab98:	b.eq	40abd0 <clock_supported@plt+0x6890>  // b.none
  40ab9c:	cmp	w8, #0x4
  40aba0:	b.ne	40ac3c <clock_supported@plt+0x68fc>  // b.any
  40aba4:	cmp	x1, #0x12
  40aba8:	b.eq	40ac0c <clock_supported@plt+0x68cc>  // b.none
  40abac:	cmp	x1, #0x6
  40abb0:	b.ne	40ac3c <clock_supported@plt+0x68fc>  // b.any
  40abb4:	ldrb	w8, [x0, #1]
  40abb8:	cmp	w8, #0x1
  40abbc:	b.ne	40ac3c <clock_supported@plt+0x68fc>  // b.any
  40abc0:	ldur	w8, [x0, #2]
  40abc4:	mov	w0, #0x2                   	// #2
  40abc8:	str	w8, [sp, #16]
  40abcc:	b	40ac24 <clock_supported@plt+0x68e4>
  40abd0:	cmp	x1, #0x7
  40abd4:	b.ne	40ac3c <clock_supported@plt+0x68fc>  // b.any
  40abd8:	ldurh	w8, [x0, #5]
  40abdc:	ldur	w9, [x0, #1]
  40abe0:	mov	w0, #0x12                  	// #18
  40abe4:	strh	w8, [sp, #20]
  40abe8:	str	w9, [sp, #16]
  40abec:	bl	403e00 <malloc@plt>
  40abf0:	cbz	x0, 40ac68 <clock_supported@plt+0x6928>
  40abf4:	mov	x1, x0
  40abf8:	add	x0, sp, #0x10
  40abfc:	bl	403ce0 <ether_addr_to_string@plt>
  40ac00:	mov	x8, x0
  40ac04:	str	x0, [sp, #8]
  40ac08:	b	40ac4c <clock_supported@plt+0x690c>
  40ac0c:	ldrb	w8, [x0, #1]
  40ac10:	cmp	w8, #0x2
  40ac14:	b.ne	40ac3c <clock_supported@plt+0x68fc>  // b.any
  40ac18:	ldur	q0, [x0, #2]
  40ac1c:	mov	w0, #0xa                   	// #10
  40ac20:	str	q0, [sp, #16]
  40ac24:	add	x1, sp, #0x10
  40ac28:	add	x2, sp, #0x8
  40ac2c:	bl	403ec0 <in_addr_to_string@plt>
  40ac30:	tbnz	w0, #31, 40ab84 <clock_supported@plt+0x6844>
  40ac34:	ldr	x8, [sp, #8]
  40ac38:	b	40ac4c <clock_supported@plt+0x690c>
  40ac3c:	bl	404320 <hexmem@plt>
  40ac40:	mov	x8, x0
  40ac44:	str	x0, [sp, #8]
  40ac48:	cbz	x0, 40ac68 <clock_supported@plt+0x6928>
  40ac4c:	mov	w0, wzr
  40ac50:	str	x8, [x20, #160]
  40ac54:	str	x8, [x19]
  40ac58:	ldp	x20, x19, [sp, #48]
  40ac5c:	ldp	x29, x30, [sp, #32]
  40ac60:	add	sp, sp, #0x40
  40ac64:	ret
  40ac68:	mov	w0, #0xfffffff4            	// #-12
  40ac6c:	ldp	x20, x19, [sp, #48]
  40ac70:	ldp	x29, x30, [sp, #32]
  40ac74:	add	sp, sp, #0x40
  40ac78:	ret
  40ac7c:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40ac80:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40ac84:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40ac88:	add	x1, x1, #0x159
  40ac8c:	add	x2, x2, #0x31
  40ac90:	add	x4, x4, #0x70c
  40ac94:	mov	w3, #0x1f8                 	// #504
  40ac98:	b	40acbc <clock_supported@plt+0x697c>
  40ac9c:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40aca0:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40aca4:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40aca8:	add	x1, x1, #0x33
  40acac:	add	x2, x2, #0x31
  40acb0:	add	x4, x4, #0x70c
  40acb4:	mov	w3, #0x1f9                 	// #505
  40acb8:	mov	w0, wzr
  40acbc:	bl	404310 <log_assert_failed_return_realm@plt>
  40acc0:	mov	w0, #0xffffffea            	// #-22
  40acc4:	ldp	x20, x19, [sp, #48]
  40acc8:	ldp	x29, x30, [sp, #32]
  40accc:	add	sp, sp, #0x40
  40acd0:	ret
  40acd4:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40acd8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40acdc:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40ace0:	add	x1, x1, #0x6f5
  40ace4:	add	x2, x2, #0x31
  40ace8:	add	x4, x4, #0x70c
  40acec:	mov	w3, #0x200                 	// #512
  40acf0:	mov	w0, wzr
  40acf4:	bl	403a30 <log_assert_failed_realm@plt>
  40acf8:	stp	x29, x30, [sp, #-16]!
  40acfc:	mov	x29, sp
  40ad00:	cbz	x0, 40ad20 <clock_supported@plt+0x69e0>
  40ad04:	cbz	x1, 40ad40 <clock_supported@plt+0x6a00>
  40ad08:	mov	x8, x0
  40ad0c:	ldrh	w8, [x8, #114]
  40ad10:	mov	w0, wzr
  40ad14:	strh	w8, [x1]
  40ad18:	ldp	x29, x30, [sp], #16
  40ad1c:	ret
  40ad20:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40ad24:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40ad28:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40ad2c:	add	x1, x1, #0x159
  40ad30:	add	x2, x2, #0x31
  40ad34:	add	x4, x4, #0x75a
  40ad38:	mov	w3, #0x22c                 	// #556
  40ad3c:	b	40ad60 <clock_supported@plt+0x6a20>
  40ad40:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40ad44:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40ad48:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40ad4c:	add	x1, x1, #0x797
  40ad50:	add	x2, x2, #0x31
  40ad54:	add	x4, x4, #0x75a
  40ad58:	mov	w3, #0x22d                 	// #557
  40ad5c:	mov	w0, wzr
  40ad60:	bl	404310 <log_assert_failed_return_realm@plt>
  40ad64:	mov	w0, #0xffffffea            	// #-22
  40ad68:	ldp	x29, x30, [sp], #16
  40ad6c:	ret
  40ad70:	stp	x29, x30, [sp, #-16]!
  40ad74:	mov	x29, sp
  40ad78:	cbz	x0, 40ada4 <clock_supported@plt+0x6a64>
  40ad7c:	cbz	x1, 40adc4 <clock_supported@plt+0x6a84>
  40ad80:	ldr	x8, [x0, #128]
  40ad84:	cbz	x8, 40ad98 <clock_supported@plt+0x6a58>
  40ad88:	mov	w0, wzr
  40ad8c:	str	x8, [x1]
  40ad90:	ldp	x29, x30, [sp], #16
  40ad94:	ret
  40ad98:	mov	w0, #0xffffffc3            	// #-61
  40ad9c:	ldp	x29, x30, [sp], #16
  40ada0:	ret
  40ada4:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40ada8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40adac:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40adb0:	add	x1, x1, #0x159
  40adb4:	add	x2, x2, #0x31
  40adb8:	add	x4, x4, #0x79f
  40adbc:	mov	w3, #0x234                 	// #564
  40adc0:	b	40ade4 <clock_supported@plt+0x6aa4>
  40adc4:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40adc8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40adcc:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40add0:	add	x1, x1, #0x33
  40add4:	add	x2, x2, #0x31
  40add8:	add	x4, x4, #0x79f
  40addc:	mov	w3, #0x235                 	// #565
  40ade0:	mov	w0, wzr
  40ade4:	bl	404310 <log_assert_failed_return_realm@plt>
  40ade8:	mov	w0, #0xffffffea            	// #-22
  40adec:	ldp	x29, x30, [sp], #16
  40adf0:	ret
  40adf4:	stp	x29, x30, [sp, #-16]!
  40adf8:	mov	x29, sp
  40adfc:	cbz	x0, 40ae28 <clock_supported@plt+0x6ae8>
  40ae00:	cbz	x1, 40ae48 <clock_supported@plt+0x6b08>
  40ae04:	ldr	x8, [x0, #136]
  40ae08:	cbz	x8, 40ae1c <clock_supported@plt+0x6adc>
  40ae0c:	mov	w0, wzr
  40ae10:	str	x8, [x1]
  40ae14:	ldp	x29, x30, [sp], #16
  40ae18:	ret
  40ae1c:	mov	w0, #0xffffffc3            	// #-61
  40ae20:	ldp	x29, x30, [sp], #16
  40ae24:	ret
  40ae28:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40ae2c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40ae30:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40ae34:	add	x1, x1, #0x159
  40ae38:	add	x2, x2, #0x31
  40ae3c:	add	x4, x4, #0x7e7
  40ae40:	mov	w3, #0x23f                 	// #575
  40ae44:	b	40ae68 <clock_supported@plt+0x6b28>
  40ae48:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40ae4c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40ae50:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40ae54:	add	x1, x1, #0x33
  40ae58:	add	x2, x2, #0x31
  40ae5c:	add	x4, x4, #0x7e7
  40ae60:	mov	w3, #0x240                 	// #576
  40ae64:	mov	w0, wzr
  40ae68:	bl	404310 <log_assert_failed_return_realm@plt>
  40ae6c:	mov	w0, #0xffffffea            	// #-22
  40ae70:	ldp	x29, x30, [sp], #16
  40ae74:	ret
  40ae78:	stp	x29, x30, [sp, #-16]!
  40ae7c:	mov	x29, sp
  40ae80:	cbz	x0, 40aeac <clock_supported@plt+0x6b6c>
  40ae84:	cbz	x1, 40aecc <clock_supported@plt+0x6b8c>
  40ae88:	ldr	x8, [x0, #120]
  40ae8c:	cbz	x8, 40aea0 <clock_supported@plt+0x6b60>
  40ae90:	mov	w0, wzr
  40ae94:	str	x8, [x1]
  40ae98:	ldp	x29, x30, [sp], #16
  40ae9c:	ret
  40aea0:	mov	w0, #0xffffffc3            	// #-61
  40aea4:	ldp	x29, x30, [sp], #16
  40aea8:	ret
  40aeac:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40aeb0:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40aeb4:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40aeb8:	add	x1, x1, #0x159
  40aebc:	add	x2, x2, #0x31
  40aec0:	add	x4, x4, #0x836
  40aec4:	mov	w3, #0x24a                 	// #586
  40aec8:	b	40aeec <clock_supported@plt+0x6bac>
  40aecc:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40aed0:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40aed4:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40aed8:	add	x1, x1, #0x33
  40aedc:	add	x2, x2, #0x31
  40aee0:	add	x4, x4, #0x836
  40aee4:	mov	w3, #0x24b                 	// #587
  40aee8:	mov	w0, wzr
  40aeec:	bl	404310 <log_assert_failed_return_realm@plt>
  40aef0:	mov	w0, #0xffffffea            	// #-22
  40aef4:	ldp	x29, x30, [sp], #16
  40aef8:	ret
  40aefc:	stp	x29, x30, [sp, #-16]!
  40af00:	mov	x29, sp
  40af04:	cbz	x0, 40af38 <clock_supported@plt+0x6bf8>
  40af08:	cbz	x1, 40af58 <clock_supported@plt+0x6c18>
  40af0c:	ldrb	w9, [x0, #112]
  40af10:	mov	x8, x0
  40af14:	tbnz	w9, #1, 40af24 <clock_supported@plt+0x6be4>
  40af18:	mov	w0, #0xffffffc3            	// #-61
  40af1c:	ldp	x29, x30, [sp], #16
  40af20:	ret
  40af24:	ldrh	w8, [x8, #116]
  40af28:	mov	w0, wzr
  40af2c:	strh	w8, [x1]
  40af30:	ldp	x29, x30, [sp], #16
  40af34:	ret
  40af38:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40af3c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40af40:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40af44:	add	x1, x1, #0x159
  40af48:	add	x2, x2, #0x31
  40af4c:	add	x4, x4, #0x883
  40af50:	mov	w3, #0x255                 	// #597
  40af54:	b	40af78 <clock_supported@plt+0x6c38>
  40af58:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40af5c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40af60:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40af64:	add	x1, x1, #0x33
  40af68:	add	x2, x2, #0x31
  40af6c:	add	x4, x4, #0x883
  40af70:	mov	w3, #0x256                 	// #598
  40af74:	mov	w0, wzr
  40af78:	bl	404310 <log_assert_failed_return_realm@plt>
  40af7c:	mov	w0, #0xffffffea            	// #-22
  40af80:	ldp	x29, x30, [sp], #16
  40af84:	ret
  40af88:	stp	x29, x30, [sp, #-16]!
  40af8c:	mov	x29, sp
  40af90:	cbz	x0, 40afc4 <clock_supported@plt+0x6c84>
  40af94:	cbz	x1, 40afe4 <clock_supported@plt+0x6ca4>
  40af98:	ldrb	w9, [x0, #112]
  40af9c:	mov	x8, x0
  40afa0:	tbnz	w9, #1, 40afb0 <clock_supported@plt+0x6c70>
  40afa4:	mov	w0, #0xffffffc3            	// #-61
  40afa8:	ldp	x29, x30, [sp], #16
  40afac:	ret
  40afb0:	ldrh	w8, [x8, #118]
  40afb4:	mov	w0, wzr
  40afb8:	strh	w8, [x1]
  40afbc:	ldp	x29, x30, [sp], #16
  40afc0:	ret
  40afc4:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40afc8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40afcc:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40afd0:	add	x1, x1, #0x159
  40afd4:	add	x2, x2, #0x31
  40afd8:	add	x4, x4, #0x8d0
  40afdc:	mov	w3, #0x260                 	// #608
  40afe0:	b	40b004 <clock_supported@plt+0x6cc4>
  40afe4:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40afe8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40afec:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40aff0:	add	x1, x1, #0x33
  40aff4:	add	x2, x2, #0x31
  40aff8:	add	x4, x4, #0x8d0
  40affc:	mov	w3, #0x261                 	// #609
  40b000:	mov	w0, wzr
  40b004:	bl	404310 <log_assert_failed_return_realm@plt>
  40b008:	mov	w0, #0xffffffea            	// #-22
  40b00c:	ldp	x29, x30, [sp], #16
  40b010:	ret
  40b014:	stp	x29, x30, [sp, #-64]!
  40b018:	str	x23, [sp, #16]
  40b01c:	stp	x22, x21, [sp, #32]
  40b020:	stp	x20, x19, [sp, #48]
  40b024:	mov	x29, sp
  40b028:	cbz	x0, 40b0b0 <clock_supported@plt+0x6d70>
  40b02c:	mov	x20, x2
  40b030:	mov	x21, x1
  40b034:	mov	x19, x0
  40b038:	cbnz	x1, 40b040 <clock_supported@plt+0x6d00>
  40b03c:	cbnz	x20, 40b0d0 <clock_supported@plt+0x6d90>
  40b040:	add	x1, x20, #0xa8
  40b044:	mov	w0, #0x1                   	// #1
  40b048:	mov	w23, #0x1                   	// #1
  40b04c:	bl	404280 <calloc@plt>
  40b050:	cbz	x0, 40b088 <clock_supported@plt+0x6d48>
  40b054:	mov	x22, x0
  40b058:	str	x20, [x0, #96]
  40b05c:	str	w23, [x0, #8]
  40b060:	add	x0, x0, #0xa8
  40b064:	mov	x1, x21
  40b068:	mov	x2, x20
  40b06c:	bl	404330 <memcpy@plt>
  40b070:	mov	x0, x22
  40b074:	bl	409e00 <clock_supported@plt+0x5ac0>
  40b078:	mov	w20, w0
  40b07c:	tbnz	w0, #31, 40b090 <clock_supported@plt+0x6d50>
  40b080:	str	x22, [x19]
  40b084:	b	40b098 <clock_supported@plt+0x6d58>
  40b088:	mov	w20, #0xfffffff4            	// #-12
  40b08c:	b	40b098 <clock_supported@plt+0x6d58>
  40b090:	mov	x0, x22
  40b094:	bl	409c40 <clock_supported@plt+0x5900>
  40b098:	mov	w0, w20
  40b09c:	ldp	x20, x19, [sp, #48]
  40b0a0:	ldp	x22, x21, [sp, #32]
  40b0a4:	ldr	x23, [sp, #16]
  40b0a8:	ldp	x29, x30, [sp], #64
  40b0ac:	ret
  40b0b0:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40b0b4:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b0b8:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b0bc:	add	x1, x1, #0x33
  40b0c0:	add	x2, x2, #0x31
  40b0c4:	add	x4, x4, #0x91e
  40b0c8:	mov	w3, #0x26e                 	// #622
  40b0cc:	b	40b0f0 <clock_supported@plt+0x6db0>
  40b0d0:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b0d4:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b0d8:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b0dc:	add	x1, x1, #0x967
  40b0e0:	add	x2, x2, #0x31
  40b0e4:	add	x4, x4, #0x91e
  40b0e8:	mov	w3, #0x26f                 	// #623
  40b0ec:	mov	w0, wzr
  40b0f0:	bl	404310 <log_assert_failed_return_realm@plt>
  40b0f4:	mov	w20, #0xffffffea            	// #-22
  40b0f8:	b	40b098 <clock_supported@plt+0x6d58>
  40b0fc:	stp	x29, x30, [sp, #-16]!
  40b100:	mov	x29, sp
  40b104:	cbz	x0, 40b12c <clock_supported@plt+0x6dec>
  40b108:	ldr	x8, [x0, #96]
  40b10c:	cmp	x8, #0xd
  40b110:	b.ls	40b158 <clock_supported@plt+0x6e18>  // b.plast
  40b114:	mov	w9, #0xe                   	// #14
  40b118:	cmp	x8, #0xe
  40b11c:	str	x9, [x0, #104]
  40b120:	cset	w0, ne  // ne = any
  40b124:	ldp	x29, x30, [sp], #16
  40b128:	ret
  40b12c:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b130:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b134:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b138:	add	x1, x1, #0x159
  40b13c:	add	x2, x2, #0x31
  40b140:	add	x4, x4, #0x97c
  40b144:	mov	w3, #0x280                 	// #640
  40b148:	bl	404310 <log_assert_failed_return_realm@plt>
  40b14c:	mov	w0, #0xffffffea            	// #-22
  40b150:	ldp	x29, x30, [sp], #16
  40b154:	ret
  40b158:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b15c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b160:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b164:	add	x1, x1, #0x9b0
  40b168:	add	x2, x2, #0x31
  40b16c:	add	x4, x4, #0x97c
  40b170:	mov	w3, #0x282                 	// #642
  40b174:	mov	w0, wzr
  40b178:	bl	403a30 <log_assert_failed_realm@plt>
  40b17c:	stp	x29, x30, [sp, #-16]!
  40b180:	mov	x29, sp
  40b184:	cbz	x0, 40b1f4 <clock_supported@plt+0x6eb4>
  40b188:	ldp	x8, x10, [x0, #96]
  40b18c:	cmp	x10, x8
  40b190:	b.ne	40b1a0 <clock_supported@plt+0x6e60>  // b.any
  40b194:	mov	w0, #0xffffffe3            	// #-29
  40b198:	ldp	x29, x30, [sp], #16
  40b19c:	ret
  40b1a0:	add	x9, x10, #0x2
  40b1a4:	cmp	x9, x8
  40b1a8:	b.ls	40b1b8 <clock_supported@plt+0x6e78>  // b.plast
  40b1ac:	mov	w0, #0xffffffb6            	// #-74
  40b1b0:	ldp	x29, x30, [sp], #16
  40b1b4:	ret
  40b1b8:	add	x10, x0, x10
  40b1bc:	ldrb	w11, [x10, #168]
  40b1c0:	ldrb	w10, [x10, #169]
  40b1c4:	and	x11, x11, #0x1
  40b1c8:	bfi	x10, x11, #8, #1
  40b1cc:	add	x9, x10, x9
  40b1d0:	cmp	x9, x8
  40b1d4:	b.ls	40b1e4 <clock_supported@plt+0x6ea4>  // b.plast
  40b1d8:	mov	w0, #0xffffffb6            	// #-74
  40b1dc:	ldp	x29, x30, [sp], #16
  40b1e0:	ret
  40b1e4:	str	x9, [x0, #104]
  40b1e8:	cset	w0, cc  // cc = lo, ul, last
  40b1ec:	ldp	x29, x30, [sp], #16
  40b1f0:	ret
  40b1f4:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b1f8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b1fc:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b200:	add	x1, x1, #0x159
  40b204:	add	x2, x2, #0x31
  40b208:	add	x4, x4, #0x9db
  40b20c:	mov	w3, #0x28b                 	// #651
  40b210:	bl	404310 <log_assert_failed_return_realm@plt>
  40b214:	mov	w0, #0xffffffea            	// #-22
  40b218:	ldp	x29, x30, [sp], #16
  40b21c:	ret
  40b220:	stp	x29, x30, [sp, #-16]!
  40b224:	mov	x29, sp
  40b228:	cbz	x0, 40b280 <clock_supported@plt+0x6f40>
  40b22c:	cbz	x1, 40b2a0 <clock_supported@plt+0x6f60>
  40b230:	ldp	x10, x9, [x0, #96]
  40b234:	mov	x8, x0
  40b238:	cmp	x9, x10
  40b23c:	b.ne	40b24c <clock_supported@plt+0x6f0c>  // b.any
  40b240:	mov	w0, #0xffffffe3            	// #-29
  40b244:	ldp	x29, x30, [sp], #16
  40b248:	ret
  40b24c:	add	x11, x9, #0x2
  40b250:	cmp	x11, x10
  40b254:	b.ls	40b264 <clock_supported@plt+0x6f24>  // b.plast
  40b258:	mov	w0, #0xffffffb6            	// #-74
  40b25c:	ldp	x29, x30, [sp], #16
  40b260:	ret
  40b264:	add	x8, x8, x9
  40b268:	ldrb	w8, [x8, #168]
  40b26c:	mov	w0, wzr
  40b270:	lsr	w8, w8, #1
  40b274:	strb	w8, [x1]
  40b278:	ldp	x29, x30, [sp], #16
  40b27c:	ret
  40b280:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b284:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b288:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b28c:	add	x1, x1, #0x159
  40b290:	add	x2, x2, #0x31
  40b294:	add	x4, x4, #0xa0d
  40b298:	mov	w3, #0x29c                 	// #668
  40b29c:	b	40b2c0 <clock_supported@plt+0x6f80>
  40b2a0:	adrp	x1, 40b000 <clock_supported@plt+0x6cc0>
  40b2a4:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b2a8:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b2ac:	add	x1, x1, #0xf31
  40b2b0:	add	x2, x2, #0x31
  40b2b4:	add	x4, x4, #0xa0d
  40b2b8:	mov	w3, #0x29d                 	// #669
  40b2bc:	mov	w0, wzr
  40b2c0:	bl	404310 <log_assert_failed_return_realm@plt>
  40b2c4:	mov	w0, #0xffffffea            	// #-22
  40b2c8:	ldp	x29, x30, [sp], #16
  40b2cc:	ret
  40b2d0:	stp	x29, x30, [sp, #-16]!
  40b2d4:	mov	x29, sp
  40b2d8:	cbz	x0, 40b328 <clock_supported@plt+0x6fe8>
  40b2dc:	ldp	x9, x8, [x0, #96]
  40b2e0:	cmp	x8, x9
  40b2e4:	b.ne	40b2f4 <clock_supported@plt+0x6fb4>  // b.any
  40b2e8:	mov	w0, #0xffffffe3            	// #-29
  40b2ec:	ldp	x29, x30, [sp], #16
  40b2f0:	ret
  40b2f4:	add	x10, x8, #0x2
  40b2f8:	cmp	x10, x9
  40b2fc:	b.ls	40b30c <clock_supported@plt+0x6fcc>  // b.plast
  40b300:	mov	w0, #0xffffffb6            	// #-74
  40b304:	ldp	x29, x30, [sp], #16
  40b308:	ret
  40b30c:	add	x8, x0, x8
  40b310:	ldrb	w8, [x8, #168]
  40b314:	lsr	w8, w8, #1
  40b318:	cmp	w8, w1, uxtb
  40b31c:	cset	w0, eq  // eq = none
  40b320:	ldp	x29, x30, [sp], #16
  40b324:	ret
  40b328:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b32c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b330:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b334:	add	x1, x1, #0x159
  40b338:	add	x2, x2, #0x31
  40b33c:	add	x4, x4, #0xa4e
  40b340:	mov	w3, #0x2ad                 	// #685
  40b344:	bl	404310 <log_assert_failed_return_realm@plt>
  40b348:	mov	w0, #0xffffffea            	// #-22
  40b34c:	ldp	x29, x30, [sp], #16
  40b350:	ret
  40b354:	stp	x29, x30, [sp, #-16]!
  40b358:	mov	x29, sp
  40b35c:	cbz	x0, 40b3f8 <clock_supported@plt+0x70b8>
  40b360:	cbz	x2, 40b418 <clock_supported@plt+0x70d8>
  40b364:	ldp	x9, x8, [x0, #96]
  40b368:	cmp	x8, x9
  40b36c:	b.ne	40b37c <clock_supported@plt+0x703c>  // b.any
  40b370:	mov	w0, #0xffffffe3            	// #-29
  40b374:	ldp	x29, x30, [sp], #16
  40b378:	ret
  40b37c:	add	x10, x8, #0x2
  40b380:	cmp	x10, x9
  40b384:	b.ls	40b394 <clock_supported@plt+0x7054>  // b.plast
  40b388:	mov	w0, #0xffffffb6            	// #-74
  40b38c:	ldp	x29, x30, [sp], #16
  40b390:	ret
  40b394:	add	x8, x0, x8
  40b398:	ldrb	w12, [x8, #168]!
  40b39c:	cmp	w12, #0xfe
  40b3a0:	b.cc	40b3ec <clock_supported@plt+0x70ac>  // b.lo, b.ul, b.last
  40b3a4:	ldrb	w11, [x8, #1]
  40b3a8:	and	x12, x12, #0x1
  40b3ac:	mov	w0, #0xffffffb6            	// #-74
  40b3b0:	bfi	x11, x12, #8, #1
  40b3b4:	cmp	x11, #0x4
  40b3b8:	b.cc	40b3e4 <clock_supported@plt+0x70a4>  // b.lo, b.ul, b.last
  40b3bc:	add	x10, x10, x11
  40b3c0:	cmp	x10, x9
  40b3c4:	b.hi	40b3e4 <clock_supported@plt+0x70a4>  // b.pmore
  40b3c8:	ldrb	w9, [x8, #4]
  40b3cc:	ldrh	w10, [x8, #2]
  40b3d0:	mov	w0, wzr
  40b3d4:	strb	w9, [x1, #2]
  40b3d8:	strh	w10, [x1]
  40b3dc:	ldrb	w8, [x8, #5]
  40b3e0:	strb	w8, [x2]
  40b3e4:	ldp	x29, x30, [sp], #16
  40b3e8:	ret
  40b3ec:	mov	w0, #0xfffffffa            	// #-6
  40b3f0:	ldp	x29, x30, [sp], #16
  40b3f4:	ret
  40b3f8:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b3fc:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b400:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b404:	add	x1, x1, #0x159
  40b408:	add	x2, x2, #0x31
  40b40c:	add	x4, x4, #0xa8c
  40b410:	mov	w3, #0x2bb                 	// #699
  40b414:	b	40b438 <clock_supported@plt+0x70f8>
  40b418:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b41c:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b420:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b424:	add	x1, x1, #0xad7
  40b428:	add	x2, x2, #0x31
  40b42c:	add	x4, x4, #0xa8c
  40b430:	mov	w3, #0x2bd                 	// #701
  40b434:	mov	w0, wzr
  40b438:	bl	404310 <log_assert_failed_return_realm@plt>
  40b43c:	mov	w0, #0xffffffea            	// #-22
  40b440:	ldp	x29, x30, [sp], #16
  40b444:	ret
  40b448:	sub	sp, sp, #0x20
  40b44c:	stp	x29, x30, [sp, #16]
  40b450:	add	x29, sp, #0x10
  40b454:	cbz	x0, 40b51c <clock_supported@plt+0x71dc>
  40b458:	ldp	x9, x8, [x0, #96]
  40b45c:	cmp	x8, x9
  40b460:	b.ne	40b474 <clock_supported@plt+0x7134>  // b.any
  40b464:	mov	w0, #0xffffffe3            	// #-29
  40b468:	ldp	x29, x30, [sp, #16]
  40b46c:	add	sp, sp, #0x20
  40b470:	ret
  40b474:	add	x10, x8, #0x2
  40b478:	cmp	x10, x9
  40b47c:	b.ls	40b490 <clock_supported@plt+0x7150>  // b.plast
  40b480:	mov	w0, #0xffffffb6            	// #-74
  40b484:	ldp	x29, x30, [sp, #16]
  40b488:	add	sp, sp, #0x20
  40b48c:	ret
  40b490:	add	x8, x0, x8
  40b494:	ldrb	w12, [x8, #168]!
  40b498:	cmp	w12, #0xfe
  40b49c:	b.cc	40b50c <clock_supported@plt+0x71cc>  // b.lo, b.ul, b.last
  40b4a0:	ldrb	w11, [x8, #1]
  40b4a4:	and	x12, x12, #0x1
  40b4a8:	mov	w0, #0xffffffb6            	// #-74
  40b4ac:	bfi	x11, x12, #8, #1
  40b4b0:	cmp	x11, #0x4
  40b4b4:	b.cc	40b468 <clock_supported@plt+0x7128>  // b.lo, b.ul, b.last
  40b4b8:	add	x10, x11, x10
  40b4bc:	cmp	x10, x9
  40b4c0:	b.hi	40b468 <clock_supported@plt+0x7128>  // b.pmore
  40b4c4:	ldrb	w9, [x8, #4]
  40b4c8:	ldrh	w10, [x8, #2]
  40b4cc:	sturb	w9, [x29, #-2]
  40b4d0:	sturh	w10, [x29, #-4]
  40b4d4:	ldrh	w11, [x1]
  40b4d8:	ldrb	w12, [x1, #2]
  40b4dc:	ldrb	w8, [x8, #5]
  40b4e0:	eor	w10, w10, w11
  40b4e4:	eor	w9, w9, w12
  40b4e8:	orr	w9, w10, w9
  40b4ec:	tst	w9, #0xffff
  40b4f0:	cset	w9, eq  // eq = none
  40b4f4:	cmp	w8, w2, uxtb
  40b4f8:	cset	w8, eq  // eq = none
  40b4fc:	and	w0, w8, w9
  40b500:	ldp	x29, x30, [sp, #16]
  40b504:	add	sp, sp, #0x20
  40b508:	ret
  40b50c:	mov	w0, wzr
  40b510:	ldp	x29, x30, [sp, #16]
  40b514:	add	sp, sp, #0x20
  40b518:	ret
  40b51c:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b520:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b524:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b528:	add	x1, x1, #0x159
  40b52c:	add	x2, x2, #0x31
  40b530:	add	x4, x4, #0xa8c
  40b534:	mov	w3, #0x2bb                 	// #699
  40b538:	bl	404310 <log_assert_failed_return_realm@plt>
  40b53c:	mov	w0, #0xffffffea            	// #-22
  40b540:	ldp	x29, x30, [sp, #16]
  40b544:	add	sp, sp, #0x20
  40b548:	ret
  40b54c:	stp	x29, x30, [sp, #-16]!
  40b550:	mov	x29, sp
  40b554:	cbz	x0, 40b5c0 <clock_supported@plt+0x7280>
  40b558:	cbz	x1, 40b5e0 <clock_supported@plt+0x72a0>
  40b55c:	cbz	x2, 40b600 <clock_supported@plt+0x72c0>
  40b560:	ldp	x8, x9, [x0, #96]
  40b564:	add	x10, x9, #0x2
  40b568:	cmp	x10, x8
  40b56c:	b.ls	40b57c <clock_supported@plt+0x723c>  // b.plast
  40b570:	mov	w0, #0xffffffb6            	// #-74
  40b574:	ldp	x29, x30, [sp], #16
  40b578:	ret
  40b57c:	add	x9, x0, x9
  40b580:	ldrb	w12, [x9, #168]!
  40b584:	ldrb	w11, [x9, #1]
  40b588:	and	x12, x12, #0x1
  40b58c:	bfi	x11, x12, #8, #1
  40b590:	add	x10, x11, x10
  40b594:	cmp	x10, x8
  40b598:	b.ls	40b5a8 <clock_supported@plt+0x7268>  // b.plast
  40b59c:	mov	w0, #0xffffffb6            	// #-74
  40b5a0:	ldp	x29, x30, [sp], #16
  40b5a4:	ret
  40b5a8:	add	x8, x11, #0x2
  40b5ac:	mov	w0, wzr
  40b5b0:	str	x9, [x1]
  40b5b4:	str	x8, [x2]
  40b5b8:	ldp	x29, x30, [sp], #16
  40b5bc:	ret
  40b5c0:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b5c4:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b5c8:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b5cc:	add	x1, x1, #0x159
  40b5d0:	add	x2, x2, #0x31
  40b5d4:	add	x4, x4, #0xadf
  40b5d8:	mov	w3, #0x2e3                 	// #739
  40b5dc:	b	40b620 <clock_supported@plt+0x72e0>
  40b5e0:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40b5e4:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b5e8:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b5ec:	add	x1, x1, #0x33
  40b5f0:	add	x2, x2, #0x31
  40b5f4:	add	x4, x4, #0xadf
  40b5f8:	mov	w3, #0x2e4                 	// #740
  40b5fc:	b	40b61c <clock_supported@plt+0x72dc>
  40b600:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b604:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b608:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b60c:	add	x1, x1, #0x5d0
  40b610:	add	x2, x2, #0x31
  40b614:	add	x4, x4, #0xadf
  40b618:	mov	w3, #0x2e5                 	// #741
  40b61c:	mov	w0, wzr
  40b620:	bl	404310 <log_assert_failed_return_realm@plt>
  40b624:	mov	w0, #0xffffffea            	// #-22
  40b628:	ldp	x29, x30, [sp], #16
  40b62c:	ret
  40b630:	stp	x29, x30, [sp, #-48]!
  40b634:	str	x21, [sp, #16]
  40b638:	stp	x20, x19, [sp, #32]
  40b63c:	mov	x29, sp
  40b640:	cbz	x0, 40b720 <clock_supported@plt+0x73e0>
  40b644:	mov	w20, w1
  40b648:	cmp	w1, #0x9
  40b64c:	b.hi	40b6d4 <clock_supported@plt+0x7394>  // b.pmore
  40b650:	mov	w8, #0x1                   	// #1
  40b654:	lsl	w8, w8, w20
  40b658:	mov	w9, #0x383                 	// #899
  40b65c:	tst	w8, w9
  40b660:	b.eq	40b6d4 <clock_supported@plt+0x7394>  // b.none
  40b664:	mov	x21, x0
  40b668:	mov	w0, w20
  40b66c:	mov	x19, x2
  40b670:	bl	404340 <clock_supported@plt>
  40b674:	tbz	w0, #0, 40b740 <clock_supported@plt+0x7400>
  40b678:	cbz	x19, 40b760 <clock_supported@plt+0x7420>
  40b67c:	mov	x0, x21
  40b680:	ldr	x8, [x0, #16]!
  40b684:	add	x8, x8, #0x1
  40b688:	cmp	x8, #0x1
  40b68c:	b.hi	40b6b0 <clock_supported@plt+0x7370>  // b.pmore
  40b690:	ldr	x8, [x21, #24]
  40b694:	add	x8, x8, #0x1
  40b698:	cmp	x8, #0x1
  40b69c:	b.hi	40b6b0 <clock_supported@plt+0x7370>  // b.pmore
  40b6a0:	ldr	x8, [x21, #32]
  40b6a4:	add	x8, x8, #0x1
  40b6a8:	cmp	x8, #0x2
  40b6ac:	b.cc	40b70c <clock_supported@plt+0x73cc>  // b.lo, b.ul, b.last
  40b6b0:	mov	w1, w20
  40b6b4:	bl	4042d0 <triple_timestamp_by_clock@plt>
  40b6b8:	mov	x8, x0
  40b6bc:	mov	w0, wzr
  40b6c0:	str	x8, [x19]
  40b6c4:	ldp	x20, x19, [sp, #32]
  40b6c8:	ldr	x21, [sp, #16]
  40b6cc:	ldp	x29, x30, [sp], #48
  40b6d0:	ret
  40b6d4:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b6d8:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b6dc:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b6e0:	add	x1, x1, #0xb7b
  40b6e4:	add	x2, x2, #0x31
  40b6e8:	add	x4, x4, #0xb2d
  40b6ec:	mov	w3, #0x2f8                 	// #760
  40b6f0:	mov	w0, wzr
  40b6f4:	bl	404310 <log_assert_failed_return_realm@plt>
  40b6f8:	mov	w0, #0xffffffa1            	// #-95
  40b6fc:	ldp	x20, x19, [sp, #32]
  40b700:	ldr	x21, [sp, #16]
  40b704:	ldp	x29, x30, [sp], #48
  40b708:	ret
  40b70c:	mov	w0, #0xffffffc3            	// #-61
  40b710:	ldp	x20, x19, [sp, #32]
  40b714:	ldr	x21, [sp, #16]
  40b718:	ldp	x29, x30, [sp], #48
  40b71c:	ret
  40b720:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b724:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b728:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b72c:	add	x1, x1, #0x159
  40b730:	add	x2, x2, #0x31
  40b734:	add	x4, x4, #0xb2d
  40b738:	mov	w3, #0x2f7                 	// #759
  40b73c:	b	40b780 <clock_supported@plt+0x7440>
  40b740:	adrp	x1, 40d000 <clock_supported@plt+0x8cc0>
  40b744:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b748:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b74c:	add	x1, x1, #0xb9d
  40b750:	add	x2, x2, #0x31
  40b754:	add	x4, x4, #0xb2d
  40b758:	mov	w3, #0x2f9                 	// #761
  40b75c:	b	40b6f0 <clock_supported@plt+0x73b0>
  40b760:	adrp	x1, 40c000 <clock_supported@plt+0x7cc0>
  40b764:	adrp	x2, 40d000 <clock_supported@plt+0x8cc0>
  40b768:	adrp	x4, 40d000 <clock_supported@plt+0x8cc0>
  40b76c:	add	x1, x1, #0x33
  40b770:	add	x2, x2, #0x31
  40b774:	add	x4, x4, #0xb2d
  40b778:	mov	w3, #0x2fa                 	// #762
  40b77c:	mov	w0, wzr
  40b780:	bl	404310 <log_assert_failed_return_realm@plt>
  40b784:	mov	w0, #0xffffffea            	// #-22
  40b788:	ldp	x20, x19, [sp, #32]
  40b78c:	ldr	x21, [sp, #16]
  40b790:	ldp	x29, x30, [sp], #48
  40b794:	ret
  40b798:	stp	x29, x30, [sp, #-64]!
  40b79c:	mov	x29, sp
  40b7a0:	stp	x19, x20, [sp, #16]
  40b7a4:	adrp	x20, 41f000 <clock_supported@plt+0x1acc0>
  40b7a8:	add	x20, x20, #0x878
  40b7ac:	stp	x21, x22, [sp, #32]
  40b7b0:	adrp	x21, 41f000 <clock_supported@plt+0x1acc0>
  40b7b4:	add	x21, x21, #0x870
  40b7b8:	sub	x20, x20, x21
  40b7bc:	mov	w22, w0
  40b7c0:	stp	x23, x24, [sp, #48]
  40b7c4:	mov	x23, x1
  40b7c8:	mov	x24, x2
  40b7cc:	bl	4038b8 <__libc_start_main@plt-0x38>
  40b7d0:	cmp	xzr, x20, asr #3
  40b7d4:	b.eq	40b800 <clock_supported@plt+0x74c0>  // b.none
  40b7d8:	asr	x20, x20, #3
  40b7dc:	mov	x19, #0x0                   	// #0
  40b7e0:	ldr	x3, [x21, x19, lsl #3]
  40b7e4:	mov	x2, x24
  40b7e8:	add	x19, x19, #0x1
  40b7ec:	mov	x1, x23
  40b7f0:	mov	w0, w22
  40b7f4:	blr	x3
  40b7f8:	cmp	x20, x19
  40b7fc:	b.ne	40b7e0 <clock_supported@plt+0x74a0>  // b.any
  40b800:	ldp	x19, x20, [sp, #16]
  40b804:	ldp	x21, x22, [sp, #32]
  40b808:	ldp	x23, x24, [sp, #48]
  40b80c:	ldp	x29, x30, [sp], #64
  40b810:	ret
  40b814:	nop
  40b818:	ret

Disassembly of section .fini:

000000000040b81c <.fini>:
  40b81c:	stp	x29, x30, [sp, #-16]!
  40b820:	mov	x29, sp
  40b824:	ldp	x29, x30, [sp], #16
  40b828:	ret
