;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx
Rx__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx__0__MASK EQU 0x40
Rx__0__PC EQU CYREG_PRT12_PC6
Rx__0__PORT EQU 12
Rx__0__SHIFT EQU 6
Rx__AG EQU CYREG_PRT12_AG
Rx__BIE EQU CYREG_PRT12_BIE
Rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx__BYP EQU CYREG_PRT12_BYP
Rx__DM0 EQU CYREG_PRT12_DM0
Rx__DM1 EQU CYREG_PRT12_DM1
Rx__DM2 EQU CYREG_PRT12_DM2
Rx__DR EQU CYREG_PRT12_DR
Rx__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx__MASK EQU 0x40
Rx__PORT EQU 12
Rx__PRT EQU CYREG_PRT12_PRT
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx__PS EQU CYREG_PRT12_PS
Rx__SHIFT EQU 6
Rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx__SLW EQU CYREG_PRT12_SLW

; Tx
Tx__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx__0__MASK EQU 0x80
Tx__0__PC EQU CYREG_PRT12_PC7
Tx__0__PORT EQU 12
Tx__0__SHIFT EQU 7
Tx__AG EQU CYREG_PRT12_AG
Tx__BIE EQU CYREG_PRT12_BIE
Tx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx__BYP EQU CYREG_PRT12_BYP
Tx__DM0 EQU CYREG_PRT12_DM0
Tx__DM1 EQU CYREG_PRT12_DM1
Tx__DM2 EQU CYREG_PRT12_DM2
Tx__DR EQU CYREG_PRT12_DR
Tx__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx__MASK EQU 0x80
Tx__PORT EQU 12
Tx__PRT EQU CYREG_PRT12_PRT
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx__PS EQU CYREG_PRT12_PS
Tx__SHIFT EQU 7
Tx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx__SLW EQU CYREG_PRT12_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

; PWM1
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
PWM1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
PWM1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
PWM1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
PWM1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
PWM1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB11_F1
PWM1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; PWM2
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; PWM3
PWM3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM3_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM3_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM3_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM3_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM3_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM3_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM3_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM3_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM3_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM3_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM3_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM3_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM3_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

; UART
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x04
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x10
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x10

; M1_ADC
M1_ADC__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
M1_ADC__0__MASK EQU 0x40
M1_ADC__0__PC EQU CYREG_PRT2_PC6
M1_ADC__0__PORT EQU 2
M1_ADC__0__SHIFT EQU 6
M1_ADC__AG EQU CYREG_PRT2_AG
M1_ADC__AMUX EQU CYREG_PRT2_AMUX
M1_ADC__BIE EQU CYREG_PRT2_BIE
M1_ADC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
M1_ADC__BYP EQU CYREG_PRT2_BYP
M1_ADC__CTL EQU CYREG_PRT2_CTL
M1_ADC__DM0 EQU CYREG_PRT2_DM0
M1_ADC__DM1 EQU CYREG_PRT2_DM1
M1_ADC__DM2 EQU CYREG_PRT2_DM2
M1_ADC__DR EQU CYREG_PRT2_DR
M1_ADC__INP_DIS EQU CYREG_PRT2_INP_DIS
M1_ADC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
M1_ADC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
M1_ADC__LCD_EN EQU CYREG_PRT2_LCD_EN
M1_ADC__MASK EQU 0x40
M1_ADC__PORT EQU 2
M1_ADC__PRT EQU CYREG_PRT2_PRT
M1_ADC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
M1_ADC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
M1_ADC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
M1_ADC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
M1_ADC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
M1_ADC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
M1_ADC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
M1_ADC__PS EQU CYREG_PRT2_PS
M1_ADC__SHIFT EQU 6
M1_ADC__SLW EQU CYREG_PRT2_SLW

; M1_IN1
M1_IN1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
M1_IN1__0__MASK EQU 0x10
M1_IN1__0__PC EQU CYREG_PRT2_PC4
M1_IN1__0__PORT EQU 2
M1_IN1__0__SHIFT EQU 4
M1_IN1__AG EQU CYREG_PRT2_AG
M1_IN1__AMUX EQU CYREG_PRT2_AMUX
M1_IN1__BIE EQU CYREG_PRT2_BIE
M1_IN1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
M1_IN1__BYP EQU CYREG_PRT2_BYP
M1_IN1__CTL EQU CYREG_PRT2_CTL
M1_IN1__DM0 EQU CYREG_PRT2_DM0
M1_IN1__DM1 EQU CYREG_PRT2_DM1
M1_IN1__DM2 EQU CYREG_PRT2_DM2
M1_IN1__DR EQU CYREG_PRT2_DR
M1_IN1__INP_DIS EQU CYREG_PRT2_INP_DIS
M1_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
M1_IN1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
M1_IN1__LCD_EN EQU CYREG_PRT2_LCD_EN
M1_IN1__MASK EQU 0x10
M1_IN1__PORT EQU 2
M1_IN1__PRT EQU CYREG_PRT2_PRT
M1_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
M1_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
M1_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
M1_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
M1_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
M1_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
M1_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
M1_IN1__PS EQU CYREG_PRT2_PS
M1_IN1__SHIFT EQU 4
M1_IN1__SLW EQU CYREG_PRT2_SLW

; M1_IN2
M1_IN2__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
M1_IN2__0__MASK EQU 0x08
M1_IN2__0__PC EQU CYREG_PRT2_PC3
M1_IN2__0__PORT EQU 2
M1_IN2__0__SHIFT EQU 3
M1_IN2__AG EQU CYREG_PRT2_AG
M1_IN2__AMUX EQU CYREG_PRT2_AMUX
M1_IN2__BIE EQU CYREG_PRT2_BIE
M1_IN2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
M1_IN2__BYP EQU CYREG_PRT2_BYP
M1_IN2__CTL EQU CYREG_PRT2_CTL
M1_IN2__DM0 EQU CYREG_PRT2_DM0
M1_IN2__DM1 EQU CYREG_PRT2_DM1
M1_IN2__DM2 EQU CYREG_PRT2_DM2
M1_IN2__DR EQU CYREG_PRT2_DR
M1_IN2__INP_DIS EQU CYREG_PRT2_INP_DIS
M1_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
M1_IN2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
M1_IN2__LCD_EN EQU CYREG_PRT2_LCD_EN
M1_IN2__MASK EQU 0x08
M1_IN2__PORT EQU 2
M1_IN2__PRT EQU CYREG_PRT2_PRT
M1_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
M1_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
M1_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
M1_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
M1_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
M1_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
M1_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
M1_IN2__PS EQU CYREG_PRT2_PS
M1_IN2__SHIFT EQU 3
M1_IN2__SLW EQU CYREG_PRT2_SLW

; M1_PWM
M1_PWM__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
M1_PWM__0__MASK EQU 0x20
M1_PWM__0__PC EQU CYREG_PRT2_PC5
M1_PWM__0__PORT EQU 2
M1_PWM__0__SHIFT EQU 5
M1_PWM__AG EQU CYREG_PRT2_AG
M1_PWM__AMUX EQU CYREG_PRT2_AMUX
M1_PWM__BIE EQU CYREG_PRT2_BIE
M1_PWM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
M1_PWM__BYP EQU CYREG_PRT2_BYP
M1_PWM__CTL EQU CYREG_PRT2_CTL
M1_PWM__DM0 EQU CYREG_PRT2_DM0
M1_PWM__DM1 EQU CYREG_PRT2_DM1
M1_PWM__DM2 EQU CYREG_PRT2_DM2
M1_PWM__DR EQU CYREG_PRT2_DR
M1_PWM__INP_DIS EQU CYREG_PRT2_INP_DIS
M1_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
M1_PWM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
M1_PWM__LCD_EN EQU CYREG_PRT2_LCD_EN
M1_PWM__MASK EQU 0x20
M1_PWM__PORT EQU 2
M1_PWM__PRT EQU CYREG_PRT2_PRT
M1_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
M1_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
M1_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
M1_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
M1_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
M1_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
M1_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
M1_PWM__PS EQU CYREG_PRT2_PS
M1_PWM__SHIFT EQU 5
M1_PWM__SLW EQU CYREG_PRT2_SLW

; M2_ADC
M2_ADC__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
M2_ADC__0__MASK EQU 0x80
M2_ADC__0__PC EQU CYREG_PRT2_PC7
M2_ADC__0__PORT EQU 2
M2_ADC__0__SHIFT EQU 7
M2_ADC__AG EQU CYREG_PRT2_AG
M2_ADC__AMUX EQU CYREG_PRT2_AMUX
M2_ADC__BIE EQU CYREG_PRT2_BIE
M2_ADC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
M2_ADC__BYP EQU CYREG_PRT2_BYP
M2_ADC__CTL EQU CYREG_PRT2_CTL
M2_ADC__DM0 EQU CYREG_PRT2_DM0
M2_ADC__DM1 EQU CYREG_PRT2_DM1
M2_ADC__DM2 EQU CYREG_PRT2_DM2
M2_ADC__DR EQU CYREG_PRT2_DR
M2_ADC__INP_DIS EQU CYREG_PRT2_INP_DIS
M2_ADC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
M2_ADC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
M2_ADC__LCD_EN EQU CYREG_PRT2_LCD_EN
M2_ADC__MASK EQU 0x80
M2_ADC__PORT EQU 2
M2_ADC__PRT EQU CYREG_PRT2_PRT
M2_ADC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
M2_ADC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
M2_ADC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
M2_ADC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
M2_ADC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
M2_ADC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
M2_ADC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
M2_ADC__PS EQU CYREG_PRT2_PS
M2_ADC__SHIFT EQU 7
M2_ADC__SLW EQU CYREG_PRT2_SLW

; M2_IN1
M2_IN1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
M2_IN1__0__MASK EQU 0x02
M2_IN1__0__PC EQU CYREG_PRT12_PC1
M2_IN1__0__PORT EQU 12
M2_IN1__0__SHIFT EQU 1
M2_IN1__AG EQU CYREG_PRT12_AG
M2_IN1__BIE EQU CYREG_PRT12_BIE
M2_IN1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
M2_IN1__BYP EQU CYREG_PRT12_BYP
M2_IN1__DM0 EQU CYREG_PRT12_DM0
M2_IN1__DM1 EQU CYREG_PRT12_DM1
M2_IN1__DM2 EQU CYREG_PRT12_DM2
M2_IN1__DR EQU CYREG_PRT12_DR
M2_IN1__INP_DIS EQU CYREG_PRT12_INP_DIS
M2_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
M2_IN1__MASK EQU 0x02
M2_IN1__PORT EQU 12
M2_IN1__PRT EQU CYREG_PRT12_PRT
M2_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
M2_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
M2_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
M2_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
M2_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
M2_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
M2_IN1__PS EQU CYREG_PRT12_PS
M2_IN1__SHIFT EQU 1
M2_IN1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
M2_IN1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
M2_IN1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
M2_IN1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
M2_IN1__SLW EQU CYREG_PRT12_SLW

; M2_IN2
M2_IN2__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
M2_IN2__0__MASK EQU 0x04
M2_IN2__0__PC EQU CYREG_PRT12_PC2
M2_IN2__0__PORT EQU 12
M2_IN2__0__SHIFT EQU 2
M2_IN2__AG EQU CYREG_PRT12_AG
M2_IN2__BIE EQU CYREG_PRT12_BIE
M2_IN2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
M2_IN2__BYP EQU CYREG_PRT12_BYP
M2_IN2__DM0 EQU CYREG_PRT12_DM0
M2_IN2__DM1 EQU CYREG_PRT12_DM1
M2_IN2__DM2 EQU CYREG_PRT12_DM2
M2_IN2__DR EQU CYREG_PRT12_DR
M2_IN2__INP_DIS EQU CYREG_PRT12_INP_DIS
M2_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
M2_IN2__MASK EQU 0x04
M2_IN2__PORT EQU 12
M2_IN2__PRT EQU CYREG_PRT12_PRT
M2_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
M2_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
M2_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
M2_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
M2_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
M2_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
M2_IN2__PS EQU CYREG_PRT12_PS
M2_IN2__SHIFT EQU 2
M2_IN2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
M2_IN2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
M2_IN2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
M2_IN2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
M2_IN2__SLW EQU CYREG_PRT12_SLW

; M2_PWM
M2_PWM__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
M2_PWM__0__MASK EQU 0x01
M2_PWM__0__PC EQU CYREG_PRT12_PC0
M2_PWM__0__PORT EQU 12
M2_PWM__0__SHIFT EQU 0
M2_PWM__AG EQU CYREG_PRT12_AG
M2_PWM__BIE EQU CYREG_PRT12_BIE
M2_PWM__BIT_MASK EQU CYREG_PRT12_BIT_MASK
M2_PWM__BYP EQU CYREG_PRT12_BYP
M2_PWM__DM0 EQU CYREG_PRT12_DM0
M2_PWM__DM1 EQU CYREG_PRT12_DM1
M2_PWM__DM2 EQU CYREG_PRT12_DM2
M2_PWM__DR EQU CYREG_PRT12_DR
M2_PWM__INP_DIS EQU CYREG_PRT12_INP_DIS
M2_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
M2_PWM__MASK EQU 0x01
M2_PWM__PORT EQU 12
M2_PWM__PRT EQU CYREG_PRT12_PRT
M2_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
M2_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
M2_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
M2_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
M2_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
M2_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
M2_PWM__PS EQU CYREG_PRT12_PS
M2_PWM__SHIFT EQU 0
M2_PWM__SIO_CFG EQU CYREG_PRT12_SIO_CFG
M2_PWM__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
M2_PWM__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
M2_PWM__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
M2_PWM__SLW EQU CYREG_PRT12_SLW

; M3_ADC
M3_ADC__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
M3_ADC__0__MASK EQU 0x10
M3_ADC__0__PC EQU CYREG_PRT1_PC4
M3_ADC__0__PORT EQU 1
M3_ADC__0__SHIFT EQU 4
M3_ADC__AG EQU CYREG_PRT1_AG
M3_ADC__AMUX EQU CYREG_PRT1_AMUX
M3_ADC__BIE EQU CYREG_PRT1_BIE
M3_ADC__BIT_MASK EQU CYREG_PRT1_BIT_MASK
M3_ADC__BYP EQU CYREG_PRT1_BYP
M3_ADC__CTL EQU CYREG_PRT1_CTL
M3_ADC__DM0 EQU CYREG_PRT1_DM0
M3_ADC__DM1 EQU CYREG_PRT1_DM1
M3_ADC__DM2 EQU CYREG_PRT1_DM2
M3_ADC__DR EQU CYREG_PRT1_DR
M3_ADC__INP_DIS EQU CYREG_PRT1_INP_DIS
M3_ADC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
M3_ADC__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
M3_ADC__LCD_EN EQU CYREG_PRT1_LCD_EN
M3_ADC__MASK EQU 0x10
M3_ADC__PORT EQU 1
M3_ADC__PRT EQU CYREG_PRT1_PRT
M3_ADC__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
M3_ADC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
M3_ADC__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
M3_ADC__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
M3_ADC__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
M3_ADC__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
M3_ADC__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
M3_ADC__PS EQU CYREG_PRT1_PS
M3_ADC__SHIFT EQU 4
M3_ADC__SLW EQU CYREG_PRT1_SLW

; M3_IN1
M3_IN1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
M3_IN1__0__MASK EQU 0x40
M3_IN1__0__PC EQU CYREG_PRT1_PC6
M3_IN1__0__PORT EQU 1
M3_IN1__0__SHIFT EQU 6
M3_IN1__AG EQU CYREG_PRT1_AG
M3_IN1__AMUX EQU CYREG_PRT1_AMUX
M3_IN1__BIE EQU CYREG_PRT1_BIE
M3_IN1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
M3_IN1__BYP EQU CYREG_PRT1_BYP
M3_IN1__CTL EQU CYREG_PRT1_CTL
M3_IN1__DM0 EQU CYREG_PRT1_DM0
M3_IN1__DM1 EQU CYREG_PRT1_DM1
M3_IN1__DM2 EQU CYREG_PRT1_DM2
M3_IN1__DR EQU CYREG_PRT1_DR
M3_IN1__INP_DIS EQU CYREG_PRT1_INP_DIS
M3_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
M3_IN1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
M3_IN1__LCD_EN EQU CYREG_PRT1_LCD_EN
M3_IN1__MASK EQU 0x40
M3_IN1__PORT EQU 1
M3_IN1__PRT EQU CYREG_PRT1_PRT
M3_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
M3_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
M3_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
M3_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
M3_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
M3_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
M3_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
M3_IN1__PS EQU CYREG_PRT1_PS
M3_IN1__SHIFT EQU 6
M3_IN1__SLW EQU CYREG_PRT1_SLW

; M3_IN2
M3_IN2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
M3_IN2__0__MASK EQU 0x20
M3_IN2__0__PC EQU CYREG_PRT1_PC5
M3_IN2__0__PORT EQU 1
M3_IN2__0__SHIFT EQU 5
M3_IN2__AG EQU CYREG_PRT1_AG
M3_IN2__AMUX EQU CYREG_PRT1_AMUX
M3_IN2__BIE EQU CYREG_PRT1_BIE
M3_IN2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
M3_IN2__BYP EQU CYREG_PRT1_BYP
M3_IN2__CTL EQU CYREG_PRT1_CTL
M3_IN2__DM0 EQU CYREG_PRT1_DM0
M3_IN2__DM1 EQU CYREG_PRT1_DM1
M3_IN2__DM2 EQU CYREG_PRT1_DM2
M3_IN2__DR EQU CYREG_PRT1_DR
M3_IN2__INP_DIS EQU CYREG_PRT1_INP_DIS
M3_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
M3_IN2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
M3_IN2__LCD_EN EQU CYREG_PRT1_LCD_EN
M3_IN2__MASK EQU 0x20
M3_IN2__PORT EQU 1
M3_IN2__PRT EQU CYREG_PRT1_PRT
M3_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
M3_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
M3_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
M3_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
M3_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
M3_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
M3_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
M3_IN2__PS EQU CYREG_PRT1_PS
M3_IN2__SHIFT EQU 5
M3_IN2__SLW EQU CYREG_PRT1_SLW

; M3_PWM
M3_PWM__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
M3_PWM__0__MASK EQU 0x80
M3_PWM__0__PC EQU CYREG_PRT1_PC7
M3_PWM__0__PORT EQU 1
M3_PWM__0__SHIFT EQU 7
M3_PWM__AG EQU CYREG_PRT1_AG
M3_PWM__AMUX EQU CYREG_PRT1_AMUX
M3_PWM__BIE EQU CYREG_PRT1_BIE
M3_PWM__BIT_MASK EQU CYREG_PRT1_BIT_MASK
M3_PWM__BYP EQU CYREG_PRT1_BYP
M3_PWM__CTL EQU CYREG_PRT1_CTL
M3_PWM__DM0 EQU CYREG_PRT1_DM0
M3_PWM__DM1 EQU CYREG_PRT1_DM1
M3_PWM__DM2 EQU CYREG_PRT1_DM2
M3_PWM__DR EQU CYREG_PRT1_DR
M3_PWM__INP_DIS EQU CYREG_PRT1_INP_DIS
M3_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
M3_PWM__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
M3_PWM__LCD_EN EQU CYREG_PRT1_LCD_EN
M3_PWM__MASK EQU 0x80
M3_PWM__PORT EQU 1
M3_PWM__PRT EQU CYREG_PRT1_PRT
M3_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
M3_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
M3_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
M3_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
M3_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
M3_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
M3_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
M3_PWM__PS EQU CYREG_PRT1_PS
M3_PWM__SHIFT EQU 7
M3_PWM__SLW EQU CYREG_PRT1_SLW

; M4_ADC
M4_ADC__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
M4_ADC__0__MASK EQU 0x10
M4_ADC__0__PC EQU CYREG_PRT0_PC4
M4_ADC__0__PORT EQU 0
M4_ADC__0__SHIFT EQU 4
M4_ADC__AG EQU CYREG_PRT0_AG
M4_ADC__AMUX EQU CYREG_PRT0_AMUX
M4_ADC__BIE EQU CYREG_PRT0_BIE
M4_ADC__BIT_MASK EQU CYREG_PRT0_BIT_MASK
M4_ADC__BYP EQU CYREG_PRT0_BYP
M4_ADC__CTL EQU CYREG_PRT0_CTL
M4_ADC__DM0 EQU CYREG_PRT0_DM0
M4_ADC__DM1 EQU CYREG_PRT0_DM1
M4_ADC__DM2 EQU CYREG_PRT0_DM2
M4_ADC__DR EQU CYREG_PRT0_DR
M4_ADC__INP_DIS EQU CYREG_PRT0_INP_DIS
M4_ADC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
M4_ADC__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
M4_ADC__LCD_EN EQU CYREG_PRT0_LCD_EN
M4_ADC__MASK EQU 0x10
M4_ADC__PORT EQU 0
M4_ADC__PRT EQU CYREG_PRT0_PRT
M4_ADC__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
M4_ADC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
M4_ADC__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
M4_ADC__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
M4_ADC__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
M4_ADC__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
M4_ADC__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
M4_ADC__PS EQU CYREG_PRT0_PS
M4_ADC__SHIFT EQU 4
M4_ADC__SLW EQU CYREG_PRT0_SLW

; M4_IN1
M4_IN1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
M4_IN1__0__MASK EQU 0x40
M4_IN1__0__PC EQU CYREG_PRT0_PC6
M4_IN1__0__PORT EQU 0
M4_IN1__0__SHIFT EQU 6
M4_IN1__AG EQU CYREG_PRT0_AG
M4_IN1__AMUX EQU CYREG_PRT0_AMUX
M4_IN1__BIE EQU CYREG_PRT0_BIE
M4_IN1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
M4_IN1__BYP EQU CYREG_PRT0_BYP
M4_IN1__CTL EQU CYREG_PRT0_CTL
M4_IN1__DM0 EQU CYREG_PRT0_DM0
M4_IN1__DM1 EQU CYREG_PRT0_DM1
M4_IN1__DM2 EQU CYREG_PRT0_DM2
M4_IN1__DR EQU CYREG_PRT0_DR
M4_IN1__INP_DIS EQU CYREG_PRT0_INP_DIS
M4_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
M4_IN1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
M4_IN1__LCD_EN EQU CYREG_PRT0_LCD_EN
M4_IN1__MASK EQU 0x40
M4_IN1__PORT EQU 0
M4_IN1__PRT EQU CYREG_PRT0_PRT
M4_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
M4_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
M4_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
M4_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
M4_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
M4_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
M4_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
M4_IN1__PS EQU CYREG_PRT0_PS
M4_IN1__SHIFT EQU 6
M4_IN1__SLW EQU CYREG_PRT0_SLW

; M4_IN2
M4_IN2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
M4_IN2__0__MASK EQU 0x80
M4_IN2__0__PC EQU CYREG_PRT0_PC7
M4_IN2__0__PORT EQU 0
M4_IN2__0__SHIFT EQU 7
M4_IN2__AG EQU CYREG_PRT0_AG
M4_IN2__AMUX EQU CYREG_PRT0_AMUX
M4_IN2__BIE EQU CYREG_PRT0_BIE
M4_IN2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
M4_IN2__BYP EQU CYREG_PRT0_BYP
M4_IN2__CTL EQU CYREG_PRT0_CTL
M4_IN2__DM0 EQU CYREG_PRT0_DM0
M4_IN2__DM1 EQU CYREG_PRT0_DM1
M4_IN2__DM2 EQU CYREG_PRT0_DM2
M4_IN2__DR EQU CYREG_PRT0_DR
M4_IN2__INP_DIS EQU CYREG_PRT0_INP_DIS
M4_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
M4_IN2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
M4_IN2__LCD_EN EQU CYREG_PRT0_LCD_EN
M4_IN2__MASK EQU 0x80
M4_IN2__PORT EQU 0
M4_IN2__PRT EQU CYREG_PRT0_PRT
M4_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
M4_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
M4_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
M4_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
M4_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
M4_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
M4_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
M4_IN2__PS EQU CYREG_PRT0_PS
M4_IN2__SHIFT EQU 7
M4_IN2__SLW EQU CYREG_PRT0_SLW

; M4_PWM
M4_PWM__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
M4_PWM__0__MASK EQU 0x20
M4_PWM__0__PC EQU CYREG_PRT0_PC5
M4_PWM__0__PORT EQU 0
M4_PWM__0__SHIFT EQU 5
M4_PWM__AG EQU CYREG_PRT0_AG
M4_PWM__AMUX EQU CYREG_PRT0_AMUX
M4_PWM__BIE EQU CYREG_PRT0_BIE
M4_PWM__BIT_MASK EQU CYREG_PRT0_BIT_MASK
M4_PWM__BYP EQU CYREG_PRT0_BYP
M4_PWM__CTL EQU CYREG_PRT0_CTL
M4_PWM__DM0 EQU CYREG_PRT0_DM0
M4_PWM__DM1 EQU CYREG_PRT0_DM1
M4_PWM__DM2 EQU CYREG_PRT0_DM2
M4_PWM__DR EQU CYREG_PRT0_DR
M4_PWM__INP_DIS EQU CYREG_PRT0_INP_DIS
M4_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
M4_PWM__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
M4_PWM__LCD_EN EQU CYREG_PRT0_LCD_EN
M4_PWM__MASK EQU 0x20
M4_PWM__PORT EQU 0
M4_PWM__PRT EQU CYREG_PRT0_PRT
M4_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
M4_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
M4_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
M4_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
M4_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
M4_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
M4_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
M4_PWM__PS EQU CYREG_PRT0_PS
M4_PWM__SHIFT EQU 5
M4_PWM__SLW EQU CYREG_PRT0_SLW

; M5_ADC
M5_ADC__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
M5_ADC__0__MASK EQU 0x20
M5_ADC__0__PC EQU CYREG_IO_PC_PRT15_PC5
M5_ADC__0__PORT EQU 15
M5_ADC__0__SHIFT EQU 5
M5_ADC__AG EQU CYREG_PRT15_AG
M5_ADC__AMUX EQU CYREG_PRT15_AMUX
M5_ADC__BIE EQU CYREG_PRT15_BIE
M5_ADC__BIT_MASK EQU CYREG_PRT15_BIT_MASK
M5_ADC__BYP EQU CYREG_PRT15_BYP
M5_ADC__CTL EQU CYREG_PRT15_CTL
M5_ADC__DM0 EQU CYREG_PRT15_DM0
M5_ADC__DM1 EQU CYREG_PRT15_DM1
M5_ADC__DM2 EQU CYREG_PRT15_DM2
M5_ADC__DR EQU CYREG_PRT15_DR
M5_ADC__INP_DIS EQU CYREG_PRT15_INP_DIS
M5_ADC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
M5_ADC__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
M5_ADC__LCD_EN EQU CYREG_PRT15_LCD_EN
M5_ADC__MASK EQU 0x20
M5_ADC__PORT EQU 15
M5_ADC__PRT EQU CYREG_PRT15_PRT
M5_ADC__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
M5_ADC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
M5_ADC__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
M5_ADC__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
M5_ADC__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
M5_ADC__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
M5_ADC__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
M5_ADC__PS EQU CYREG_PRT15_PS
M5_ADC__SHIFT EQU 5
M5_ADC__SLW EQU CYREG_PRT15_SLW

; M5_IN1
M5_IN1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
M5_IN1__0__MASK EQU 0x04
M5_IN1__0__PC EQU CYREG_IO_PC_PRT15_PC2
M5_IN1__0__PORT EQU 15
M5_IN1__0__SHIFT EQU 2
M5_IN1__AG EQU CYREG_PRT15_AG
M5_IN1__AMUX EQU CYREG_PRT15_AMUX
M5_IN1__BIE EQU CYREG_PRT15_BIE
M5_IN1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
M5_IN1__BYP EQU CYREG_PRT15_BYP
M5_IN1__CTL EQU CYREG_PRT15_CTL
M5_IN1__DM0 EQU CYREG_PRT15_DM0
M5_IN1__DM1 EQU CYREG_PRT15_DM1
M5_IN1__DM2 EQU CYREG_PRT15_DM2
M5_IN1__DR EQU CYREG_PRT15_DR
M5_IN1__INP_DIS EQU CYREG_PRT15_INP_DIS
M5_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
M5_IN1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
M5_IN1__LCD_EN EQU CYREG_PRT15_LCD_EN
M5_IN1__MASK EQU 0x04
M5_IN1__PORT EQU 15
M5_IN1__PRT EQU CYREG_PRT15_PRT
M5_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
M5_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
M5_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
M5_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
M5_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
M5_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
M5_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
M5_IN1__PS EQU CYREG_PRT15_PS
M5_IN1__SHIFT EQU 2
M5_IN1__SLW EQU CYREG_PRT15_SLW

; M5_IN2
M5_IN2__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
M5_IN2__0__MASK EQU 0x08
M5_IN2__0__PC EQU CYREG_IO_PC_PRT15_PC3
M5_IN2__0__PORT EQU 15
M5_IN2__0__SHIFT EQU 3
M5_IN2__AG EQU CYREG_PRT15_AG
M5_IN2__AMUX EQU CYREG_PRT15_AMUX
M5_IN2__BIE EQU CYREG_PRT15_BIE
M5_IN2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
M5_IN2__BYP EQU CYREG_PRT15_BYP
M5_IN2__CTL EQU CYREG_PRT15_CTL
M5_IN2__DM0 EQU CYREG_PRT15_DM0
M5_IN2__DM1 EQU CYREG_PRT15_DM1
M5_IN2__DM2 EQU CYREG_PRT15_DM2
M5_IN2__DR EQU CYREG_PRT15_DR
M5_IN2__INP_DIS EQU CYREG_PRT15_INP_DIS
M5_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
M5_IN2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
M5_IN2__LCD_EN EQU CYREG_PRT15_LCD_EN
M5_IN2__MASK EQU 0x08
M5_IN2__PORT EQU 15
M5_IN2__PRT EQU CYREG_PRT15_PRT
M5_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
M5_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
M5_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
M5_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
M5_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
M5_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
M5_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
M5_IN2__PS EQU CYREG_PRT15_PS
M5_IN2__SHIFT EQU 3
M5_IN2__SLW EQU CYREG_PRT15_SLW

; M5_PWM
M5_PWM__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
M5_PWM__0__MASK EQU 0x02
M5_PWM__0__PC EQU CYREG_IO_PC_PRT15_PC1
M5_PWM__0__PORT EQU 15
M5_PWM__0__SHIFT EQU 1
M5_PWM__AG EQU CYREG_PRT15_AG
M5_PWM__AMUX EQU CYREG_PRT15_AMUX
M5_PWM__BIE EQU CYREG_PRT15_BIE
M5_PWM__BIT_MASK EQU CYREG_PRT15_BIT_MASK
M5_PWM__BYP EQU CYREG_PRT15_BYP
M5_PWM__CTL EQU CYREG_PRT15_CTL
M5_PWM__DM0 EQU CYREG_PRT15_DM0
M5_PWM__DM1 EQU CYREG_PRT15_DM1
M5_PWM__DM2 EQU CYREG_PRT15_DM2
M5_PWM__DR EQU CYREG_PRT15_DR
M5_PWM__INP_DIS EQU CYREG_PRT15_INP_DIS
M5_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
M5_PWM__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
M5_PWM__LCD_EN EQU CYREG_PRT15_LCD_EN
M5_PWM__MASK EQU 0x02
M5_PWM__PORT EQU 15
M5_PWM__PRT EQU CYREG_PRT15_PRT
M5_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
M5_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
M5_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
M5_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
M5_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
M5_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
M5_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
M5_PWM__PS EQU CYREG_PRT15_PS
M5_PWM__SHIFT EQU 1
M5_PWM__SLW EQU CYREG_PRT15_SLW

; M6_ADC
M6_ADC__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
M6_ADC__0__MASK EQU 0x01
M6_ADC__0__PC EQU CYREG_IO_PC_PRT15_PC0
M6_ADC__0__PORT EQU 15
M6_ADC__0__SHIFT EQU 0
M6_ADC__AG EQU CYREG_PRT15_AG
M6_ADC__AMUX EQU CYREG_PRT15_AMUX
M6_ADC__BIE EQU CYREG_PRT15_BIE
M6_ADC__BIT_MASK EQU CYREG_PRT15_BIT_MASK
M6_ADC__BYP EQU CYREG_PRT15_BYP
M6_ADC__CTL EQU CYREG_PRT15_CTL
M6_ADC__DM0 EQU CYREG_PRT15_DM0
M6_ADC__DM1 EQU CYREG_PRT15_DM1
M6_ADC__DM2 EQU CYREG_PRT15_DM2
M6_ADC__DR EQU CYREG_PRT15_DR
M6_ADC__INP_DIS EQU CYREG_PRT15_INP_DIS
M6_ADC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
M6_ADC__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
M6_ADC__LCD_EN EQU CYREG_PRT15_LCD_EN
M6_ADC__MASK EQU 0x01
M6_ADC__PORT EQU 15
M6_ADC__PRT EQU CYREG_PRT15_PRT
M6_ADC__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
M6_ADC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
M6_ADC__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
M6_ADC__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
M6_ADC__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
M6_ADC__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
M6_ADC__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
M6_ADC__PS EQU CYREG_PRT15_PS
M6_ADC__SHIFT EQU 0
M6_ADC__SLW EQU CYREG_PRT15_SLW

; M6_IN1
M6_IN1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
M6_IN1__0__MASK EQU 0x40
M6_IN1__0__PC EQU CYREG_PRT3_PC6
M6_IN1__0__PORT EQU 3
M6_IN1__0__SHIFT EQU 6
M6_IN1__AG EQU CYREG_PRT3_AG
M6_IN1__AMUX EQU CYREG_PRT3_AMUX
M6_IN1__BIE EQU CYREG_PRT3_BIE
M6_IN1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
M6_IN1__BYP EQU CYREG_PRT3_BYP
M6_IN1__CTL EQU CYREG_PRT3_CTL
M6_IN1__DM0 EQU CYREG_PRT3_DM0
M6_IN1__DM1 EQU CYREG_PRT3_DM1
M6_IN1__DM2 EQU CYREG_PRT3_DM2
M6_IN1__DR EQU CYREG_PRT3_DR
M6_IN1__INP_DIS EQU CYREG_PRT3_INP_DIS
M6_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
M6_IN1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
M6_IN1__LCD_EN EQU CYREG_PRT3_LCD_EN
M6_IN1__MASK EQU 0x40
M6_IN1__PORT EQU 3
M6_IN1__PRT EQU CYREG_PRT3_PRT
M6_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
M6_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
M6_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
M6_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
M6_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
M6_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
M6_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
M6_IN1__PS EQU CYREG_PRT3_PS
M6_IN1__SHIFT EQU 6
M6_IN1__SLW EQU CYREG_PRT3_SLW

; M6_IN2
M6_IN2__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
M6_IN2__0__MASK EQU 0x80
M6_IN2__0__PC EQU CYREG_PRT3_PC7
M6_IN2__0__PORT EQU 3
M6_IN2__0__SHIFT EQU 7
M6_IN2__AG EQU CYREG_PRT3_AG
M6_IN2__AMUX EQU CYREG_PRT3_AMUX
M6_IN2__BIE EQU CYREG_PRT3_BIE
M6_IN2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
M6_IN2__BYP EQU CYREG_PRT3_BYP
M6_IN2__CTL EQU CYREG_PRT3_CTL
M6_IN2__DM0 EQU CYREG_PRT3_DM0
M6_IN2__DM1 EQU CYREG_PRT3_DM1
M6_IN2__DM2 EQU CYREG_PRT3_DM2
M6_IN2__DR EQU CYREG_PRT3_DR
M6_IN2__INP_DIS EQU CYREG_PRT3_INP_DIS
M6_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
M6_IN2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
M6_IN2__LCD_EN EQU CYREG_PRT3_LCD_EN
M6_IN2__MASK EQU 0x80
M6_IN2__PORT EQU 3
M6_IN2__PRT EQU CYREG_PRT3_PRT
M6_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
M6_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
M6_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
M6_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
M6_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
M6_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
M6_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
M6_IN2__PS EQU CYREG_PRT3_PS
M6_IN2__SHIFT EQU 7
M6_IN2__SLW EQU CYREG_PRT3_SLW

; M6_PWM
M6_PWM__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
M6_PWM__0__MASK EQU 0x20
M6_PWM__0__PC EQU CYREG_PRT3_PC5
M6_PWM__0__PORT EQU 3
M6_PWM__0__SHIFT EQU 5
M6_PWM__AG EQU CYREG_PRT3_AG
M6_PWM__AMUX EQU CYREG_PRT3_AMUX
M6_PWM__BIE EQU CYREG_PRT3_BIE
M6_PWM__BIT_MASK EQU CYREG_PRT3_BIT_MASK
M6_PWM__BYP EQU CYREG_PRT3_BYP
M6_PWM__CTL EQU CYREG_PRT3_CTL
M6_PWM__DM0 EQU CYREG_PRT3_DM0
M6_PWM__DM1 EQU CYREG_PRT3_DM1
M6_PWM__DM2 EQU CYREG_PRT3_DM2
M6_PWM__DR EQU CYREG_PRT3_DR
M6_PWM__INP_DIS EQU CYREG_PRT3_INP_DIS
M6_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
M6_PWM__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
M6_PWM__LCD_EN EQU CYREG_PRT3_LCD_EN
M6_PWM__MASK EQU 0x20
M6_PWM__PORT EQU 3
M6_PWM__PRT EQU CYREG_PRT3_PRT
M6_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
M6_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
M6_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
M6_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
M6_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
M6_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
M6_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
M6_PWM__PS EQU CYREG_PRT3_PS
M6_PWM__SHIFT EQU 5
M6_PWM__SLW EQU CYREG_PRT3_SLW

; isr_rx
isr_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rx__INTC_MASK EQU 0x01
isr_rx__INTC_NUMBER EQU 0
isr_rx__INTC_PRIOR_NUM EQU 7
isr_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x02
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x04
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x04

; InputPin
InputPin__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
InputPin__0__MASK EQU 0x04
InputPin__0__PC EQU CYREG_PRT2_PC2
InputPin__0__PORT EQU 2
InputPin__0__SHIFT EQU 2
InputPin__AG EQU CYREG_PRT2_AG
InputPin__AMUX EQU CYREG_PRT2_AMUX
InputPin__BIE EQU CYREG_PRT2_BIE
InputPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
InputPin__BYP EQU CYREG_PRT2_BYP
InputPin__CTL EQU CYREG_PRT2_CTL
InputPin__DM0 EQU CYREG_PRT2_DM0
InputPin__DM1 EQU CYREG_PRT2_DM1
InputPin__DM2 EQU CYREG_PRT2_DM2
InputPin__DR EQU CYREG_PRT2_DR
InputPin__INP_DIS EQU CYREG_PRT2_INP_DIS
InputPin__INTSTAT EQU CYREG_PICU2_INTSTAT
InputPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
InputPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
InputPin__LCD_EN EQU CYREG_PRT2_LCD_EN
InputPin__MASK EQU 0x04
InputPin__PORT EQU 2
InputPin__PRT EQU CYREG_PRT2_PRT
InputPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
InputPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
InputPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
InputPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
InputPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
InputPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
InputPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
InputPin__PS EQU CYREG_PRT2_PS
InputPin__SHIFT EQU 2
InputPin__SLW EQU CYREG_PRT2_SLW
InputPin__SNAP EQU CYREG_PICU2_SNAP

; ADC_DelSig_1
ADC_DelSig_1_Bypass_P32__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
ADC_DelSig_1_Bypass_P32__0__MASK EQU 0x04
ADC_DelSig_1_Bypass_P32__0__PC EQU CYREG_PRT3_PC2
ADC_DelSig_1_Bypass_P32__0__PORT EQU 3
ADC_DelSig_1_Bypass_P32__0__SHIFT EQU 2
ADC_DelSig_1_Bypass_P32__AG EQU CYREG_PRT3_AG
ADC_DelSig_1_Bypass_P32__AMUX EQU CYREG_PRT3_AMUX
ADC_DelSig_1_Bypass_P32__BIE EQU CYREG_PRT3_BIE
ADC_DelSig_1_Bypass_P32__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ADC_DelSig_1_Bypass_P32__BYP EQU CYREG_PRT3_BYP
ADC_DelSig_1_Bypass_P32__CTL EQU CYREG_PRT3_CTL
ADC_DelSig_1_Bypass_P32__DM0 EQU CYREG_PRT3_DM0
ADC_DelSig_1_Bypass_P32__DM1 EQU CYREG_PRT3_DM1
ADC_DelSig_1_Bypass_P32__DM2 EQU CYREG_PRT3_DM2
ADC_DelSig_1_Bypass_P32__DR EQU CYREG_PRT3_DR
ADC_DelSig_1_Bypass_P32__INP_DIS EQU CYREG_PRT3_INP_DIS
ADC_DelSig_1_Bypass_P32__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ADC_DelSig_1_Bypass_P32__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ADC_DelSig_1_Bypass_P32__LCD_EN EQU CYREG_PRT3_LCD_EN
ADC_DelSig_1_Bypass_P32__MASK EQU 0x04
ADC_DelSig_1_Bypass_P32__PORT EQU 3
ADC_DelSig_1_Bypass_P32__PRT EQU CYREG_PRT3_PRT
ADC_DelSig_1_Bypass_P32__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ADC_DelSig_1_Bypass_P32__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ADC_DelSig_1_Bypass_P32__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ADC_DelSig_1_Bypass_P32__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ADC_DelSig_1_Bypass_P32__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ADC_DelSig_1_Bypass_P32__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ADC_DelSig_1_Bypass_P32__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ADC_DelSig_1_Bypass_P32__PS EQU CYREG_PRT3_PS
ADC_DelSig_1_Bypass_P32__SHIFT EQU 2
ADC_DelSig_1_Bypass_P32__SLW EQU CYREG_PRT3_SLW
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; InputInterrupt
InputInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
InputInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
InputInterrupt__INTC_MASK EQU 0x40
InputInterrupt__INTC_NUMBER EQU 6
InputInterrupt__INTC_PRIOR_NUM EQU 7
InputInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
InputInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
InputInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
