# system info finalprojectqsys on 2023.04.11.23:57:28
system_info:
name,value
DEVICE,10M50DAF484C7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1681282600
#
#
# Files generated for finalprojectqsys on 2023.04.11.23:57:28
files:
filepath,kind,attributes,module,is_top
simulation/finalprojectqsys.v,VERILOG,,finalprojectqsys,true
simulation/submodules/finalproject.sv,SYSTEM_VERILOG,,finalprojectqsys_VGA_text_mode_controller_0,false
simulation/submodules/finalprojectqsys_hex_digits_pio.v,VERILOG,,finalprojectqsys_hex_digits_pio,false
simulation/submodules/finalprojectqsys_jtag_uart_0.v,VERILOG,,finalprojectqsys_jtag_uart_0,false
simulation/submodules/finalprojectqsys_key.v,VERILOG,,finalprojectqsys_key,false
simulation/submodules/finalprojectqsys_keycode.v,VERILOG,,finalprojectqsys_keycode,false
simulation/submodules/finalprojectqsys_leds_pio.v,VERILOG,,finalprojectqsys_leds_pio,false
simulation/submodules/finalprojectqsys_nios2_gen2_0.v,VERILOG,,finalprojectqsys_nios2_gen2_0,false
simulation/submodules/finalprojectqsys_sdram.v,VERILOG,,finalprojectqsys_sdram,false
simulation/submodules/finalprojectqsys_sdram_pll.vo,VERILOG,,finalprojectqsys_sdram_pll,false
simulation/submodules/finalprojectqsys_spi_0.v,VERILOG,,finalprojectqsys_spi_0,false
simulation/submodules/finalprojectqsys_sysid_qsys_0.v,VERILOG,,finalprojectqsys_sysid_qsys_0,false
simulation/submodules/finalprojectqsys_timer_0.v,VERILOG,,finalprojectqsys_timer_0,false
simulation/submodules/finalprojectqsys_usb_gpx.v,VERILOG,,finalprojectqsys_usb_gpx,false
simulation/submodules/finalprojectqsys_usb_rst.v,VERILOG,,finalprojectqsys_usb_rst,false
simulation/submodules/finalprojectqsys_mm_interconnect_0.v,VERILOG,,finalprojectqsys_mm_interconnect_0,false
simulation/submodules/finalprojectqsys_irq_mapper.sv,SYSTEM_VERILOG,,finalprojectqsys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu.sdc,SDC,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu.v,VERILOG,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/finalprojectqsys_nios2_gen2_0_cpu_test_bench.v,VERILOG,,finalprojectqsys_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/finalprojectqsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,finalprojectqsys_mm_interconnect_0_router,false
simulation/submodules/finalprojectqsys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,finalprojectqsys_mm_interconnect_0_router_002,false
simulation/submodules/finalprojectqsys_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,finalprojectqsys_mm_interconnect_0_router_007,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/finalprojectqsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,finalprojectqsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/finalprojectqsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,finalprojectqsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,finalprojectqsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/finalprojectqsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,finalprojectqsys_mm_interconnect_0_rsp_demux,false
simulation/submodules/finalprojectqsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,finalprojectqsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,finalprojectqsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/finalprojectqsys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,finalprojectqsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/finalprojectqsys_mm_interconnect_0_avalon_st_adapter_005.v,VERILOG,,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_005,false
simulation/submodules/finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/finalprojectqsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv,SYSTEM_VERILOG,,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
finalprojectqsys.VGA_text_mode_controller_0,finalprojectqsys_VGA_text_mode_controller_0
finalprojectqsys.hex_digits_pio,finalprojectqsys_hex_digits_pio
finalprojectqsys.jtag_uart_0,finalprojectqsys_jtag_uart_0
finalprojectqsys.key,finalprojectqsys_key
finalprojectqsys.keycode,finalprojectqsys_keycode
finalprojectqsys.leds_pio,finalprojectqsys_leds_pio
finalprojectqsys.nios2_gen2_0,finalprojectqsys_nios2_gen2_0
finalprojectqsys.nios2_gen2_0.cpu,finalprojectqsys_nios2_gen2_0_cpu
finalprojectqsys.sdram,finalprojectqsys_sdram
finalprojectqsys.sdram_pll,finalprojectqsys_sdram_pll
finalprojectqsys.spi_0,finalprojectqsys_spi_0
finalprojectqsys.sysid_qsys_0,finalprojectqsys_sysid_qsys_0
finalprojectqsys.timer_0,finalprojectqsys_timer_0
finalprojectqsys.usb_gpx,finalprojectqsys_usb_gpx
finalprojectqsys.usb_irq,finalprojectqsys_usb_gpx
finalprojectqsys.usb_rst,finalprojectqsys_usb_rst
finalprojectqsys.mm_interconnect_0,finalprojectqsys_mm_interconnect_0
finalprojectqsys.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
finalprojectqsys.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
finalprojectqsys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.VGA_text_mode_controller_0_avalon_mm_slave_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.sdram_pll_pll_slave_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.keycode_s1_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.usb_irq_s1_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.usb_gpx_s1_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.usb_rst_s1_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.hex_digits_pio_s1_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.leds_pio_s1_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.key_s1_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.spi_0_spi_control_port_translator,altera_merlin_slave_translator
finalprojectqsys.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
finalprojectqsys.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
finalprojectqsys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.VGA_text_mode_controller_0_avalon_mm_slave_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.sdram_pll_pll_slave_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.keycode_s1_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.usb_irq_s1_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.usb_gpx_s1_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.usb_rst_s1_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.hex_digits_pio_s1_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.leds_pio_s1_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.key_s1_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.spi_0_spi_control_port_agent,altera_merlin_slave_agent
finalprojectqsys.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.VGA_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.sdram_pll_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.keycode_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.usb_irq_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.usb_gpx_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.usb_rst_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.hex_digits_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.leds_pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.spi_0_spi_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
finalprojectqsys.mm_interconnect_0.router,finalprojectqsys_mm_interconnect_0_router
finalprojectqsys.mm_interconnect_0.router_001,finalprojectqsys_mm_interconnect_0_router
finalprojectqsys.mm_interconnect_0.router_002,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_003,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_004,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_005,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_006,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_008,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_009,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_010,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_011,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_012,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_013,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_014,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_015,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_016,finalprojectqsys_mm_interconnect_0_router_002
finalprojectqsys.mm_interconnect_0.router_007,finalprojectqsys_mm_interconnect_0_router_007
finalprojectqsys.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
finalprojectqsys.mm_interconnect_0.cmd_demux,finalprojectqsys_mm_interconnect_0_cmd_demux
finalprojectqsys.mm_interconnect_0.cmd_demux_001,finalprojectqsys_mm_interconnect_0_cmd_demux
finalprojectqsys.mm_interconnect_0.cmd_mux,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_001,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_002,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_003,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_004,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_005,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_006,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_007,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_008,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_009,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_010,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_011,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_012,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_013,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.cmd_mux_014,finalprojectqsys_mm_interconnect_0_cmd_mux
finalprojectqsys.mm_interconnect_0.rsp_demux,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_001,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_002,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_003,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_004,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_005,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_006,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_007,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_008,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_009,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_010,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_011,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_012,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_013,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_demux_014,finalprojectqsys_mm_interconnect_0_rsp_demux
finalprojectqsys.mm_interconnect_0.rsp_mux,finalprojectqsys_mm_interconnect_0_rsp_mux
finalprojectqsys.mm_interconnect_0.rsp_mux_001,finalprojectqsys_mm_interconnect_0_rsp_mux
finalprojectqsys.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
finalprojectqsys.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
finalprojectqsys.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
finalprojectqsys.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
finalprojectqsys.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
finalprojectqsys.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
finalprojectqsys.mm_interconnect_0.avalon_st_adapter,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_001,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_002,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_003,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_004,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_006,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_007,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_008,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_009,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_010,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_011,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_012,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_013,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_014,finalprojectqsys_mm_interconnect_0_avalon_st_adapter
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_014.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_005,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_005
finalprojectqsys.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,finalprojectqsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
finalprojectqsys.irq_mapper,finalprojectqsys_irq_mapper
finalprojectqsys.rst_controller,altera_reset_controller
finalprojectqsys.rst_controller_001,altera_reset_controller
