<pre>name: asicworld_code_verilog_tutorial_if_else
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_if_else.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_if_else.v</a>

module if_else;
	reg dff;
	wire clk;
	wire din;
	wire reset;
	always @(posedge clk) if (reset) begin
		dff <= 0;
	end
	else begin
		dff <= din;
	end
endmodule
</pre>