<!-- Do not edit this file. It is automatically generated by API Documenter. -->

[Home](./index.md) &gt; [@thi.ng/dlogic](./dlogic.md)

## dlogic package

## Interfaces

|  Interface | Description |
|  --- | --- |
|  [Sum](./dlogic.sum.md) |  |

## Variables

|  Variable | Description |
|  --- | --- |
|  [and](./dlogic.and.md) | [https://en.wikipedia.org/wiki/AND\_gate](https://en.wikipedia.org/wiki/AND_gate)<!-- -->\| A \| B \| Q \| \|\-\-\-\|\-\-\-\|\-\-\-\| \| 0 \| 0 \| 0 \| \| 0 \| 1 \| 0 \| \| 1 \| 0 \| 0 \| \| 1 \| 1 \| 1 \| |
|  [aoi21](./dlogic.aoi21.md) | [https://en.wikipedia.org/wiki/AND-OR-Invert](https://en.wikipedia.org/wiki/AND-OR-Invert)<code>q = nor(a, and(b, c))</code>\| A \| B \| C \| Q \| \|\-\-\-\|\-\-\-\|\-\-\-\|\-\-\-\| \| 0 \| 0 \| 0 \| 1 \| \| 0 \| 0 \| 1 \| 1 \| \| 0 \| 1 \| 0 \| 1 \| \| 0 \| 1 \| 1 \| 0 \| \| 1 \| 0 \| 0 \| 0 \| \| 1 \| 0 \| 1 \| 0 \| \| 1 \| 1 \| 0 \| 0 \| \| 1 \| 1 \| 1 \| 0 \| |
|  [aoi22](./dlogic.aoi22.md) | [https://en.wikipedia.org/wiki/AND-OR-Invert](https://en.wikipedia.org/wiki/AND-OR-Invert)<code>q = nor(and(a, b), and(c, d))</code>\| A \| B \| C \| D \| Q \| \|\-\-\-\|\-\-\-\|\-\-\-\|\-\-\-\|\-\-\-\| \| 0 \| X \| X \| 0 \| 1 \| \| X \| 0 \| X \| 0 \| 1 \| \| 0 \| X \| 0 \| X \| 1 \| \| X \| 0 \| 0 \| X \| 1 \| \| 1 \| 1 \| X \| X \| 0 \| \| X \| X \| 1 \| 1 \| 0 \| |
|  [delay](./dlogic.delay.md) | HOF delay line generator. Returned function takes single boolean arg, buffers <code>n</code> values (ring buffer) and returns currently oldest. The first <code>n</code> results will always be <code>false</code>. |
|  [demux](./dlogic.demux.md) | [https://en.wikipedia.org/wiki/NAND\_logic\#DEMUX](https://en.wikipedia.org/wiki/NAND_logic#DEMUX)<!-- -->\| I \| S \| A \| B \| \|\-\-\-\|\-\-\-\|\-\-\-\|\-\-\-\| \| 0 \| 0 \| 0 \| 0 \| \| 1 \| 0 \| 1 \| 0 \| \| 0 \| 1 \| 0 \| 0 \| \| 1 \| 1 \| 0 \| 1 \| |
|  [fadd1](./dlogic.fadd1.md) | [https://en.wikipedia.org/wiki/Adder\_(electronics)\#Full\_adder](https://en.wikipedia.org/wiki/Adder_(electronics)#Full_adder) |
|  [hadd1](./dlogic.hadd1.md) | [https://en.wikipedia.org/wiki/Adder\_(electronics)\#Half\_adder](https://en.wikipedia.org/wiki/Adder_(electronics)#Half_adder) |
|  [imply](./dlogic.imply.md) | [https://web.archive.org/web/20160304050642/http://www.zigwap.com/digital/gates/imply\_gate](https://web.archive.org/web/20160304050642/http://www.zigwap.com/digital/gates/imply_gate)<!-- -->\| A \| B \| Q \| \|\-\-\-\|\-\-\-\|\-\-\-\| \| 0 \| 0 \| 1 \| \| 0 \| 1 \| 1 \| \| 1 \| 0 \| 0 \| \| 1 \| 1 \| 1 \| |
|  [mux](./dlogic.mux.md) | [https://en.wikipedia.org/wiki/NAND\_logic\#MUX](https://en.wikipedia.org/wiki/NAND_logic#MUX)<!-- -->\| A \| B \| S \| Q \| \|\-\-\-\|\-\-\-\|\-\-\-\|\-\-\-\| \| 0 \| 0 \| 0 \| 0 \| \| 0 \| 1 \| 0 \| 0 \| \| 1 \| 0 \| 0 \| 1 \| \| 1 \| 1 \| 0 \| 1 \| \| 0 \| 0 \| 1 \| 0 \| \| 0 \| 1 \| 1 \| 1 \| \| 1 \| 0 \| 1 \| 0 \| \| 1 \| 1 \| 1 \| 1 \| |
|  [nand](./dlogic.nand.md) | [https://en.wikipedia.org/wiki/NAND\_gate](https://en.wikipedia.org/wiki/NAND_gate)<!-- -->\| A \| B \| Q \| \|\-\-\-\|\-\-\-\|\-\-\-\| \| 0 \| 0 \| 1 \| \| 0 \| 1 \| 1 \| \| 1 \| 0 \| 1 \| \| 1 \| 1 \| 0 \| |
|  [nor](./dlogic.nor.md) | [https://en.wikipedia.org/wiki/NOR\_gate](https://en.wikipedia.org/wiki/NOR_gate)<!-- -->\| A \| B \| Q \| \|\-\-\-\|\-\-\-\|\-\-\-\| \| 0 \| 0 \| 1 \| \| 0 \| 1 \| 0 \| \| 1 \| 0 \| 0 \| \| 1 \| 1 \| 0 \| |
|  [not](./dlogic.not.md) | [https://en.wikipedia.org/wiki/Inverter\_(logic\_gate)](https://en.wikipedia.org/wiki/Inverter_(logic_gate))<!-- -->\| X \| Q \| \|\-\-\-\|\-\-\-\| \| 0 \| 1 \| \| 1 \| 0 \| |
|  [oai21](./dlogic.oai21.md) | Complement logic of [aoi21](./dlogic.aoi21.md)<!-- -->.<code>q = nand(a, or(b, c))</code> |
|  [oai22](./dlogic.oai22.md) | Complement logic of [aoi22](./dlogic.aoi22.md)<!-- -->.<code>q = nand(or(a, b), or(c, d))</code> |
|  [or](./dlogic.or.md) | [https://en.wikipedia.org/wiki/OR\_gate](https://en.wikipedia.org/wiki/OR_gate)<!-- -->\| A \| B \| Q \| \|\-\-\-\|\-\-\-\|\-\-\-\| \| 0 \| 0 \| 0 \| \| 0 \| 1 \| 1 \| \| 1 \| 0 \| 1 \| \| 1 \| 1 \| 1 \| |
|  [rca](./dlogic.rca.md) | [https://en.wikipedia.org/wiki/Adder\_(electronics)\#Ripple-carry\_adder](https://en.wikipedia.org/wiki/Adder_(electronics)#Ripple-carry_adder) |
|  [xnor](./dlogic.xnor.md) | [https://en.wikipedia.org/wiki/XNOR\_gate](https://en.wikipedia.org/wiki/XNOR_gate)<!-- -->\| A \| B \| Q \| \|\-\-\-\|\-\-\-\|\-\-\-\| \| 0 \| 0 \| 1 \| \| 0 \| 1 \| 0 \| \| 1 \| 0 \| 0 \| \| 1 \| 1 \| 1 \| |
|  [xor](./dlogic.xor.md) | [https://en.wikipedia.org/wiki/XOR\_gate](https://en.wikipedia.org/wiki/XOR_gate)<!-- -->\| A \| B \| Q \| \|\-\-\-\|\-\-\-\|\-\-\-\| \| 0 \| 0 \| 0 \| \| 0 \| 1 \| 1 \| \| 1 \| 0 \| 1 \| \| 1 \| 1 \| 0 \| |

