read -sv run_verilog_mid/adder_32b_9_92_3d9d6bf934da898b4f8817313783467c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_92_3d9d6bf934da898b4f8817313783467c_yosys.v
