{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 14:48:38 2009 " "Info: Processing started: Sun Oct 18 14:48:38 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpllpll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpllpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpllpll-SYN " "Info: Found design unit 1: altpllpll-SYN" {  } { { "altpllpll.vhd" "" { Text "C:/work/standard/altpllpll.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpllpll " "Info: Found entity 1: altpllpll" {  } { { "altpllpll.vhd" "" { Text "C:/work/standard/altpllpll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_pio.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file button_pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button_pio-europa " "Info: Found design unit 1: button_pio-europa" {  } { { "button_pio.vhd" "" { Text "C:/work/standard/button_pio.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 button_pio " "Info: Found entity 1: button_pio" {  } { { "button_pio.vhd" "" { Text "C:/work/standard/button_pio.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_0.vhd 18 9 " "Info: Found 18 design units, including 9 entities, in source file clock_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_0_master_read_done_sync_module-europa " "Info: Found design unit 1: clock_0_master_read_done_sync_module-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_0_master_write_done_sync_module-europa " "Info: Found design unit 2: clock_0_master_write_done_sync_module-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 101 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 clock_0_edge_to_pulse-europa " "Info: Found design unit 3: clock_0_edge_to_pulse-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 163 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 clock_0_slave_FSM-europa " "Info: Found design unit 4: clock_0_slave_FSM-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 216 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 clock_0_slave_read_request_sync_module-europa " "Info: Found design unit 5: clock_0_slave_read_request_sync_module-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 356 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 clock_0_slave_write_request_sync_module-europa " "Info: Found design unit 6: clock_0_slave_write_request_sync_module-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 418 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 clock_0_master_FSM-europa " "Info: Found design unit 7: clock_0_master_FSM-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 485 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 clock_0_bit_pipe-europa " "Info: Found design unit 8: clock_0_bit_pipe-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 663 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 clock_0-europa " "Info: Found design unit 9: clock_0-europa" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 746 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_0_master_read_done_sync_module " "Info: Found entity 1: clock_0_master_read_done_sync_module" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock_0_master_write_done_sync_module " "Info: Found entity 2: clock_0_master_write_done_sync_module" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 88 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 clock_0_edge_to_pulse " "Info: Found entity 3: clock_0_edge_to_pulse" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 150 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 clock_0_slave_FSM " "Info: Found entity 4: clock_0_slave_FSM" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 198 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 clock_0_slave_read_request_sync_module " "Info: Found entity 5: clock_0_slave_read_request_sync_module" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 343 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 clock_0_slave_write_request_sync_module " "Info: Found entity 6: clock_0_slave_write_request_sync_module" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 405 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 clock_0_master_FSM " "Info: Found entity 7: clock_0_master_FSM" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 467 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 clock_0_bit_pipe " "Info: Found entity 8: clock_0_bit_pipe" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 648 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 clock_0 " "Info: Found entity 9: clock_0" {  } { { "clock_0.vhd" "" { Text "C:/work/standard/clock_0.vhd" 715 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 48 24 " "Info: Found 48 design units, including 24 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_ic_data_module-europa " "Info: Found design unit 1: cpu_ic_data_module-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_ic_tag_module-europa " "Info: Found design unit 2: cpu_ic_tag_module-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 218 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_register_bank_a_module-europa " "Info: Found design unit 3: cpu_register_bank_a_module-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 320 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_register_bank_b_module-europa " "Info: Found design unit 4: cpu_register_bank_b_module-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 422 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_nios2_oci_debug-europa " "Info: Found design unit 5: cpu_nios2_oci_debug-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 528 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 646 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_nios2_ocimem-europa " "Info: Found design unit 7: cpu_nios2_ocimem-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 784 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_nios2_avalon_reg-europa " "Info: Found design unit 8: cpu_nios2_avalon_reg-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 945 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_nios2_oci_break-europa " "Info: Found design unit 9: cpu_nios2_oci_break-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1049 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_nios2_oci_xbrk-europa " "Info: Found design unit 10: cpu_nios2_oci_xbrk-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1325 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_nios2_oci_dbrk-europa " "Info: Found design unit 11: cpu_nios2_oci_dbrk-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1534 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_nios2_oci_itrace-europa " "Info: Found design unit 12: cpu_nios2_oci_itrace-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1717 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_nios2_oci_td_mode-europa " "Info: Found design unit 13: cpu_nios2_oci_td_mode-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1939 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_nios2_oci_dtrace-europa " "Info: Found design unit 14: cpu_nios2_oci_dtrace-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2024 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_nios2_oci_compute_tm_count-europa " "Info: Found design unit 15: cpu_nios2_oci_compute_tm_count-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2122 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_nios2_oci_fifowp_inc-europa " "Info: Found design unit 16: cpu_nios2_oci_fifowp_inc-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2200 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_nios2_oci_fifocount_inc-europa " "Info: Found design unit 17: cpu_nios2_oci_fifocount_inc-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2249 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_nios2_oci_fifo-europa " "Info: Found design unit 18: cpu_nios2_oci_fifo-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2310 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_nios2_oci_pib-europa " "Info: Found design unit 19: cpu_nios2_oci_pib-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2775 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_traceram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 20: cpu_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2863 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_nios2_oci_im-europa " "Info: Found design unit 21: cpu_nios2_oci_im-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2998 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_nios2_performance_monitors-europa " "Info: Found design unit 22: cpu_nios2_performance_monitors-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3141 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu_nios2_oci-europa " "Info: Found design unit 23: cpu_nios2_oci-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3218 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 cpu-europa " "Info: Found design unit 24: cpu-europa" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 4026 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Info: Found entity 1: cpu_ic_data_module" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Info: Found entity 2: cpu_ic_tag_module" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 199 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_register_bank_a_module " "Info: Found entity 3: cpu_register_bank_a_module" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 301 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_b_module " "Info: Found entity 4: cpu_register_bank_b_module" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 403 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_oci_debug " "Info: Found entity 5: cpu_nios2_oci_debug" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 499 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 6: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 621 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_ocimem " "Info: Found entity 7: cpu_nios2_ocimem" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 759 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_avalon_reg " "Info: Found entity 8: cpu_nios2_avalon_reg" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 920 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_break " "Info: Found entity 9: cpu_nios2_oci_break" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1013 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_xbrk " "Info: Found entity 10: cpu_nios2_oci_xbrk" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1298 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_dbrk " "Info: Found entity 11: cpu_nios2_oci_dbrk" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1502 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_itrace " "Info: Found entity 12: cpu_nios2_oci_itrace" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1672 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_td_mode " "Info: Found entity 13: cpu_nios2_oci_td_mode" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 1928 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_dtrace " "Info: Found entity 14: cpu_nios2_oci_dtrace" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2004 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_compute_tm_count " "Info: Found entity 15: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2109 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_fifowp_inc " "Info: Found entity 16: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2187 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_fifocount_inc " "Info: Found entity 17: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2235 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_fifo " "Info: Found entity 18: cpu_nios2_oci_fifo" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2286 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_pib " "Info: Found entity 19: cpu_nios2_oci_pib" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2760 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 20: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2839 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_im " "Info: Found entity 21: cpu_nios2_oci_im" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2972 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_performance_monitors " "Info: Found entity 22: cpu_nios2_performance_monitors" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3137 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci " "Info: Found entity 23: cpu_nios2_oci" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3162 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu " "Info: Found entity 24: cpu" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3990 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jtag_debug_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_jtag_debug_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module-europa " "Info: Found design unit 1: cpu_jtag_debug_module-europa" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module.vhd" 89 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module " "Info: Found entity 1: cpu_jtag_debug_module" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_jtag_debug_module_wrapper.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_jtag_debug_module_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_wrapper-europa " "Info: Found design unit 1: cpu_jtag_debug_module_wrapper-europa" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_mult_cell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_mult_cell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_mult_cell-europa " "Info: Found design unit 1: cpu_mult_cell-europa" {  } { { "cpu_mult_cell.vhd" "" { Text "C:/work/standard/cpu_mult_cell.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Info: Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.vhd" "" { Text "C:/work/standard/cpu_mult_cell.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_bench.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu_test_bench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_bench-europa " "Info: Found design unit 1: cpu_test_bench-europa" {  } { { "cpu_test_bench.vhd" "" { Text "C:/work/standard/cpu_test_bench.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info: Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.vhd" "" { Text "C:/work/standard/cpu_test_bench.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "high_res_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file high_res_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 high_res_timer-europa " "Info: Found design unit 1: high_res_timer-europa" {  } { { "high_res_timer.vhd" "" { Text "C:/work/standard/high_res_timer.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 high_res_timer " "Info: Found entity 1: high_res_timer" {  } { { "high_res_timer.vhd" "" { Text "C:/work/standard/high_res_timer.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart.vhd 14 7 " "Info: Found 14 design units, including 7 entities, in source file jtag_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Info: Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 237 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Info: Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 310 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Info: Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 449 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 833 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Info: Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 950 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Info: Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1096 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 221 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 292 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 430 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 817 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 931 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1073 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display-europa " "Info: Found design unit 1: lcd_display-europa" {  } { { "lcd_display.vhd" "" { Text "C:/work/standard/lcd_display.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Info: Found entity 1: lcd_display" {  } { { "lcd_display.vhd" "" { Text "C:/work/standard/lcd_display.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_pio.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_pio-europa " "Info: Found design unit 1: led_pio-europa" {  } { { "led_pio.vhd" "" { Text "C:/work/standard/led_pio.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_pio " "Info: Found entity 1: led_pio" {  } { { "led_pio.vhd" "" { Text "C:/work/standard/led_pio.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NiosII_stratix_1s10_standard.vhd 64 32 " "Info: Found 64 design units, including 32 entities, in source file NiosII_stratix_1s10_standard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosII_stratix_1s10_standard_clock_0_in_arbitrator-europa " "Info: Found design unit 1: NiosII_stratix_1s10_standard_clock_0_in_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NiosII_stratix_1s10_standard_clock_0_out_arbitrator-europa " "Info: Found design unit 2: NiosII_stratix_1s10_standard_clock_0_out_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 314 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 button_pio_s1_arbitrator-europa " "Info: Found design unit 3: button_pio_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 544 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_jtag_debug_module_arbitrator-europa " "Info: Found design unit 4: cpu_jtag_debug_module_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 800 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_data_master_arbitrator-europa " "Info: Found design unit 5: cpu_data_master_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1290 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_instruction_master_arbitrator-europa " "Info: Found design unit 6: cpu_instruction_master_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1525 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ext_ram_bus_avalon_slave_arbitrator-europa " "Info: Found design unit 7: ext_ram_bus_avalon_slave_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1868 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ext_ram_bus_bridge_arbitrator-europa " "Info: Found design unit 8: ext_ram_bus_bridge_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2860 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 high_res_timer_s1_arbitrator-europa " "Info: Found design unit 9: high_res_timer_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2911 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Info: Found design unit 10: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3157 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 lcd_display_control_slave_arbitrator-europa " "Info: Found design unit 11: lcd_display_control_slave_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3407 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 led_pio_s1_arbitrator-europa " "Info: Found design unit 12: led_pio_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3665 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 onchip_ram_s1_arbitrator-europa " "Info: Found design unit 13: onchip_ram_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3917 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 pll_s1_arbitrator-europa " "Info: Found design unit 14: pll_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4326 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 reconfig_request_pio_s1_arbitrator-europa " "Info: Found design unit 15: reconfig_request_pio_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4563 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 rdv_fifo_for_cpu_data_master_to_sdram_s1_module-europa " "Info: Found design unit 16: rdv_fifo_for_cpu_data_master_to_sdram_s1_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4790 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module-europa " "Info: Found design unit 17: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5164 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 sdram_s1_arbitrator-europa " "Info: Found design unit 18: sdram_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5564 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 seven_seg_pio_s1_arbitrator-europa " "Info: Found design unit 19: seven_seg_pio_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6038 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 sys_clk_timer_s1_arbitrator-europa " "Info: Found design unit 20: sys_clk_timer_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6275 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 sysid_control_slave_arbitrator-europa " "Info: Found design unit 21: sysid_control_slave_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6506 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 uart1_s1_arbitrator-europa " "Info: Found design unit 22: uart1_s1_arbitrator-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6741 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module-europa " "Info: Found design unit 23: NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6970 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 NiosII_stratix_1s10_standard_reset_clk_domain_synch_module-europa " "Info: Found design unit 24: NiosII_stratix_1s10_standard_reset_clk_domain_synch_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7028 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 NiosII_stratix_1s10_standard-europa " "Info: Found design unit 25: NiosII_stratix_1s10_standard-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7133 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 ext_flash_lane0_module-europa " "Info: Found design unit 26: ext_flash_lane0_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9909 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 ext_flash-europa " "Info: Found design unit 27: ext_flash-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10006 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 ext_ram_lane0_module-europa " "Info: Found design unit 28: ext_ram_lane0_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10306 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 ext_ram_lane1_module-europa " "Info: Found design unit 29: ext_ram_lane1_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10625 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 ext_ram_lane2_module-europa " "Info: Found design unit 30: ext_ram_lane2_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10944 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 ext_ram_lane3_module-europa " "Info: Found design unit 31: ext_ram_lane3_module-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 11263 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 ext_ram-europa " "Info: Found design unit 32: ext_ram-europa" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 11361 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NiosII_stratix_1s10_standard_clock_0_in_arbitrator " "Info: Found entity 1: NiosII_stratix_1s10_standard_clock_0_in_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_stratix_1s10_standard_clock_0_out_arbitrator " "Info: Found entity 2: NiosII_stratix_1s10_standard_clock_0_out_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 288 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 button_pio_s1_arbitrator " "Info: Found entity 3: button_pio_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 514 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_jtag_debug_module_arbitrator " "Info: Found entity 4: cpu_jtag_debug_module_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 756 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_data_master_arbitrator " "Info: Found entity 5: cpu_data_master_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1148 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_instruction_master_arbitrator " "Info: Found entity 6: cpu_instruction_master_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1468 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 ext_ram_bus_avalon_slave_arbitrator " "Info: Found entity 7: ext_ram_bus_avalon_slave_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1793 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 ext_ram_bus_bridge_arbitrator " "Info: Found entity 8: ext_ram_bus_bridge_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2856 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 high_res_timer_s1_arbitrator " "Info: Found entity 9: high_res_timer_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2881 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 10: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 lcd_display_control_slave_arbitrator " "Info: Found entity 11: lcd_display_control_slave_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3377 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 led_pio_s1_arbitrator " "Info: Found entity 12: led_pio_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3636 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 onchip_ram_s1_arbitrator " "Info: Found entity 13: onchip_ram_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3878 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 pll_s1_arbitrator " "Info: Found entity 14: pll_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4295 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 reconfig_request_pio_s1_arbitrator " "Info: Found entity 15: reconfig_request_pio_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4535 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 rdv_fifo_for_cpu_data_master_to_sdram_s1_module " "Info: Found entity 16: rdv_fifo_for_cpu_data_master_to_sdram_s1_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4770 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module " "Info: Found entity 17: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5144 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 sdram_s1_arbitrator " "Info: Found entity 18: sdram_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5521 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 seven_seg_pio_s1_arbitrator " "Info: Found entity 19: seven_seg_pio_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6010 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 sys_clk_timer_s1_arbitrator " "Info: Found entity 20: sys_clk_timer_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6245 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 sysid_control_slave_arbitrator " "Info: Found entity 21: sysid_control_slave_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6484 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 uart1_s1_arbitrator " "Info: Found entity 22: uart1_s1_arbitrator" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6706 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module " "Info: Found entity 23: NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6957 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 NiosII_stratix_1s10_standard_reset_clk_domain_synch_module " "Info: Found entity 24: NiosII_stratix_1s10_standard_reset_clk_domain_synch_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7015 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 NiosII_stratix_1s10_standard " "Info: Found entity 25: NiosII_stratix_1s10_standard" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7073 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 ext_flash_lane0_module " "Info: Found entity 26: ext_flash_lane0_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9893 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 ext_flash " "Info: Found entity 27: ext_flash" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9992 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 ext_ram_lane0_module " "Info: Found entity 28: ext_ram_lane0_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10290 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 ext_ram_lane1_module " "Info: Found entity 29: ext_ram_lane1_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10609 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 ext_ram_lane2_module " "Info: Found entity 30: ext_ram_lane2_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 10928 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 ext_ram_lane3_module " "Info: Found entity 31: ext_ram_lane3_module" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 11247 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "32 ext_ram " "Info: Found entity 32: ext_ram" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 11346 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file onchip_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip_ram-europa " "Info: Found design unit 1: onchip_ram-europa" {  } { { "onchip_ram.vhd" "" { Text "C:/work/standard/onchip_ram.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onchip_ram " "Info: Found entity 1: onchip_ram" {  } { { "onchip_ram.vhd" "" { Text "C:/work/standard/onchip_ram.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-europa " "Info: Found design unit 1: pll-europa" {  } { { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_request_pio.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reconfig_request_pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reconfig_request_pio-europa " "Info: Found design unit 1: reconfig_request_pio-europa" {  } { { "reconfig_request_pio.vhd" "" { Text "C:/work/standard/reconfig_request_pio.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reconfig_request_pio " "Info: Found entity 1: reconfig_request_pio" {  } { { "reconfig_request_pio.vhd" "" { Text "C:/work/standard/reconfig_request_pio.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_input_efifo_module-europa " "Info: Found design unit 1: sdram_input_efifo_module-europa" {  } { { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdram-europa " "Info: Found design unit 2: sdram-europa" {  } { { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 190 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Info: Found entity 1: sdram_input_efifo_module" {  } { { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Info: Found entity 2: sdram" {  } { { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_test_component.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file sdram_test_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_test_component_ram_module-europa " "Info: Found design unit 1: sdram_test_component_ram_module-europa" {  } { { "sdram_test_component.vhd" "" { Text "C:/work/standard/sdram_test_component.vhd" 262 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdram_test_component-europa " "Info: Found design unit 2: sdram_test_component-europa" {  } { { "sdram_test_component.vhd" "" { Text "C:/work/standard/sdram_test_component.vhd" 367 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdram_test_component_ram_module " "Info: Found entity 1: sdram_test_component_ram_module" {  } { { "sdram_test_component.vhd" "" { Text "C:/work/standard/sdram_test_component.vhd" 246 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram_test_component " "Info: Found entity 2: sdram_test_component" {  } { { "sdram_test_component.vhd" "" { Text "C:/work/standard/sdram_test_component.vhd" 348 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_pio.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seven_seg_pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_pio-europa " "Info: Found design unit 1: seven_seg_pio-europa" {  } { { "seven_seg_pio.vhd" "" { Text "C:/work/standard/seven_seg_pio.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_pio " "Info: Found entity 1: seven_seg_pio" {  } { { "seven_seg_pio.vhd" "" { Text "C:/work/standard/seven_seg_pio.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_clk_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sys_clk_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_clk_timer-europa " "Info: Found design unit 1: sys_clk_timer-europa" {  } { { "sys_clk_timer.vhd" "" { Text "C:/work/standard/sys_clk_timer.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_timer " "Info: Found entity 1: sys_clk_timer" {  } { { "sys_clk_timer.vhd" "" { Text "C:/work/standard/sys_clk_timer.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sysid.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sysid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysid-europa " "Info: Found design unit 1: sysid-europa" {  } { { "sysid.vhd" "" { Text "C:/work/standard/sysid.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.vhd" "" { Text "C:/work/standard/sysid.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart1.vhd 14 7 " "Info: Found 14 design units, including 7 entities, in source file uart1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart1_log_module-europa " "Info: Found design unit 1: uart1_log_module-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 uart1_tx-europa " "Info: Found design unit 2: uart1_tx-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 237 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 uart1_rx_stimulus_source_character_source_rom_module-europa " "Info: Found design unit 3: uart1_rx_stimulus_source_character_source_rom_module-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 424 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 uart1_rx_stimulus_source-europa " "Info: Found design unit 4: uart1_rx_stimulus_source-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 769 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 uart1_rx-europa " "Info: Found design unit 5: uart1_rx-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 939 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 uart1_regs-europa " "Info: Found design unit 6: uart1_regs-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 1270 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 uart1-europa " "Info: Found design unit 7: uart1-europa" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 1466 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart1_log_module " "Info: Found entity 1: uart1_log_module" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 uart1_tx " "Info: Found entity 2: uart1_tx" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 215 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 uart1_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: uart1_rx_stimulus_source_character_source_rom_module" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 406 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 uart1_rx_stimulus_source " "Info: Found entity 4: uart1_rx_stimulus_source" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 753 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 uart1_rx " "Info: Found entity 5: uart1_rx" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 916 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 uart1_regs " "Info: Found entity 6: uart1_regs" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 1234 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 uart1 " "Info: Found entity 7: uart1" {  } { { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 1441 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "NiosII_stratix_1s10_standard " "Info: Elaborating entity \"NiosII_stratix_1s10_standard\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0_in_arbitrator NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0_in_arbitrator\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0_in_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_in\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_NiosII_stratix_1s10_standard_clock_0_in" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8574 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_NiosII_stratix_1s10_standard_clock_0_in NiosII_stratix_1s10_standard.vhd(59) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(59): used implicit default value for signal \"cpu_data_master_read_data_valid_NiosII_stratix_1s10_standard_clock_0_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0_out_arbitrator NiosII_stratix_1s10_standard_clock_0_out_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_out " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0_out_arbitrator\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0_out_arbitrator:the_NiosII_stratix_1s10_standard_clock_0_out\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_NiosII_stratix_1s10_standard_clock_0_out" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8606 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "NiosII_stratix_1s10_standard_clock_0.vhd 10 5 " "Warning: Using design file NiosII_stratix_1s10_standard_clock_0.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NiosII_stratix_1s10_standard_clock_0_edge_to_pulse-europa " "Info: Found design unit 1: NiosII_stratix_1s10_standard_clock_0_edge_to_pulse-europa" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NiosII_stratix_1s10_standard_clock_0_slave_FSM-europa " "Info: Found design unit 2: NiosII_stratix_1s10_standard_clock_0_slave_FSM-europa" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 90 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NiosII_stratix_1s10_standard_clock_0_master_FSM-europa " "Info: Found design unit 3: NiosII_stratix_1s10_standard_clock_0_master_FSM-europa" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 235 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NiosII_stratix_1s10_standard_clock_0_bit_pipe-europa " "Info: Found design unit 4: NiosII_stratix_1s10_standard_clock_0_bit_pipe-europa" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 413 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NiosII_stratix_1s10_standard_clock_0-europa " "Info: Found design unit 5: NiosII_stratix_1s10_standard_clock_0-europa" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 492 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NiosII_stratix_1s10_standard_clock_0_edge_to_pulse " "Info: Found entity 1: NiosII_stratix_1s10_standard_clock_0_edge_to_pulse" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 NiosII_stratix_1s10_standard_clock_0_slave_FSM " "Info: Found entity 2: NiosII_stratix_1s10_standard_clock_0_slave_FSM" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 72 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 NiosII_stratix_1s10_standard_clock_0_master_FSM " "Info: Found entity 3: NiosII_stratix_1s10_standard_clock_0_master_FSM" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 217 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 NiosII_stratix_1s10_standard_clock_0_bit_pipe " "Info: Found entity 4: NiosII_stratix_1s10_standard_clock_0_bit_pipe" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 398 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 NiosII_stratix_1s10_standard_clock_0 " "Info: Found entity 5: NiosII_stratix_1s10_standard_clock_0" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 461 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0 " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_NiosII_stratix_1s10_standard_clock_0" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8629 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "the_altera_std_synchronizer" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 600 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 600 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 600 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0_edge_to_pulse NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0_edge_to_pulse\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "read_done_edge_to_pulse" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 623 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0_slave_FSM NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0_slave_FSM\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\"" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "slave_FSM" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 643 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0_master_FSM NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_master_FSM:master_FSM " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0_master_FSM\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_master_FSM:master_FSM\"" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "master_FSM" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 700 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_clock_0_bit_pipe NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_clock_0_bit_pipe\" for hierarchy \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "endofpacket_bit_pipe" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 715 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio_s1_arbitrator button_pio_s1_arbitrator:the_button_pio_s1 " "Info: Elaborating entity \"button_pio_s1_arbitrator\" for hierarchy \"button_pio_s1_arbitrator:the_button_pio_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_button_pio_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8657 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_button_pio_s1 NiosII_stratix_1s10_standard.vhd(537) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(537): used implicit default value for signal \"cpu_data_master_read_data_valid_button_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 537 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_pio button_pio:the_button_pio " "Info: Elaborating entity \"button_pio\" for hierarchy \"button_pio:the_button_pio\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_button_pio" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8684 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info: Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_cpu_jtag_debug_module" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8699 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_cpu_jtag_debug_module NiosII_stratix_1s10_standard.vhd(778) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(778): used implicit default value for signal \"cpu_data_master_read_data_valid_cpu_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 778 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator cpu_data_master_arbitrator:the_cpu_data_master " "Info: Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_cpu_data_master" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8740 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info: Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_cpu_instruction_master" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8879 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:the_cpu " "Info: Elaborating entity \"cpu\" for hierarchy \"cpu:the_cpu\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_cpu" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info: Elaborating entity \"cpu_test_bench\" for hierarchy \"cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.vhd" "the_cpu_test_bench" { Text "C:/work/standard/cpu.vhd" 5624 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Info: Elaborating entity \"cpu_ic_data_module\" for hierarchy \"cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.vhd" "cpu_ic_data" { Text "C:/work/standard/cpu.vhd" 6526 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/work/standard/cpu.vhd" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 148 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 148 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nnb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnb1 " "Info: Found entity 1: altsyncram_nnb1" {  } { { "db/altsyncram_nnb1.tdf" "" { Text "C:/work/standard/db/altsyncram_nnb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nnb1 cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_nnb1:auto_generated " "Info: Elaborating entity \"altsyncram_nnb1\" for hierarchy \"cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_nnb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Info: Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.vhd" "cpu_ic_tag" { Text "C:/work/standard/cpu.vhd" 6593 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/work/standard/cpu.vhd" 251 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 251 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Info: Parameter \"width_a\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Info: Parameter \"width_b\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 251 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bqf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bqf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bqf1 " "Info: Found entity 1: altsyncram_bqf1" {  } { { "db/altsyncram_bqf1.tdf" "" { Text "C:/work/standard/db/altsyncram_bqf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bqf1 cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bqf1:auto_generated " "Info: Elaborating entity \"altsyncram_bqf1\" for hierarchy \"cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bqf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info: Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.vhd" "cpu_register_bank_a" { Text "C:/work/standard/cpu.vhd" 7164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/work/standard/cpu.vhd" 353 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 353 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 353 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_egf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egf1 " "Info: Found entity 1: altsyncram_egf1" {  } { { "db/altsyncram_egf1.tdf" "" { Text "C:/work/standard/db/altsyncram_egf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_egf1 cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_egf1:auto_generated " "Info: Elaborating entity \"altsyncram_egf1\" for hierarchy \"cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_egf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info: Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.vhd" "cpu_register_bank_b" { Text "C:/work/standard/cpu.vhd" 7180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/work/standard/cpu.vhd" 455 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 455 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 455 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fgf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgf1 " "Info: Found entity 1: altsyncram_fgf1" {  } { { "db/altsyncram_fgf1.tdf" "" { Text "C:/work/standard/db/altsyncram_fgf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgf1 cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fgf1:auto_generated " "Info: Elaborating entity \"altsyncram_fgf1\" for hierarchy \"cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fgf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Info: Elaborating entity \"cpu_mult_cell\" for hierarchy \"cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.vhd" "the_cpu_mult_cell" { Text "C:/work/standard/cpu.vhd" 7749 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add " "Info: Elaborating entity \"altmult_add\" for hierarchy \"cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "cpu_mult_cell.vhd" "the_altmult_add" { Text "C:/work/standard/cpu_mult_cell.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "cpu_mult_cell.vhd" "" { Text "C:/work/standard/cpu_mult_cell.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Info: Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Info: Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Info: Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Info: Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIX " "Info: Parameter \"intended_device_family\" = \"STRATIX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Info: Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR1 " "Info: Parameter \"output_aclr\" = \"ACLR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK1 " "Info: Parameter \"output_register\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Info: Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Info: Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Info: Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Info: Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Info: Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Info: Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 64 " "Info: Parameter \"width_result\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_mult_cell.vhd" "" { Text "C:/work/standard/cpu_mult_cell.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_1f72.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_1f72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_1f72 " "Info: Found entity 1: mult_add_1f72" {  } { { "db/mult_add_1f72.tdf" "" { Text "C:/work/standard/db/mult_add_1f72.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_1f72 cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add\|mult_add_1f72:auto_generated " "Info: Elaborating entity \"mult_add_1f72\" for hierarchy \"cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add\|mult_add_1f72:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info: Elaborating entity \"cpu_nios2_oci\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info: Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_debug" { Text "C:/work/standard/cpu.vhd" 3646 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info: Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.vhd" "the_cpu_nios2_ocimem" { Text "C:/work/standard/cpu.vhd" 3672 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_ociram_lpm_dram_bdp_component" { Text "C:/work/standard/cpu.vhd" 871 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/work/standard/cpu.vhd" 695 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 695 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIX " "Info: Parameter \"intended_device_family\" = \"STRATIX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 695 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8q62.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8q62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8q62 " "Info: Found entity 1: altsyncram_8q62" {  } { { "db/altsyncram_8q62.tdf" "" { Text "C:/work/standard/db/altsyncram_8q62.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8q62 cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_8q62:auto_generated " "Info: Elaborating entity \"altsyncram_8q62\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_8q62:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info: Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.vhd" "the_cpu_nios2_avalon_reg" { Text "C:/work/standard/cpu.vhd" 3694 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info: Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_break" { Text "C:/work/standard/cpu.vhd" 3716 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_xbrk" { Text "C:/work/standard/cpu.vhd" 3749 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dbrk" { Text "C:/work/standard/cpu.vhd" 3773 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info: Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_itrace" { Text "C:/work/standard/cpu.vhd" 3802 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dtrace" { Text "C:/work/standard/cpu.vhd" 3844 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.vhd" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/work/standard/cpu.vhd" 2054 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info: Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_fifo" { Text "C:/work/standard/cpu.vhd" 3861 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.vhd" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/work/standard/cpu.vhd" 2448 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/work/standard/cpu.vhd" 2459 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/work/standard/cpu.vhd" 2469 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.vhd 2 1 " "Warning: Using design file cpu_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_oci_test_bench-europa " "Info: Found design unit 1: cpu_oci_test_bench-europa" {  } { { "cpu_oci_test_bench.vhd" "" { Text "C:/work/standard/cpu_oci_test_bench.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Info: Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.vhd" "" { Text "C:/work/standard/cpu_oci_test_bench.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Info: Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.vhd" "the_cpu_oci_test_bench" { Text "C:/work/standard/cpu.vhd" 2480 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_EMPTY_SHELL" "cpu_oci_test_bench " "Warning: Entity \"cpu_oci_test_bench\" contains only dangling pins" {  } { { "cpu.vhd" "the_cpu_oci_test_bench" { Text "C:/work/standard/cpu.vhd" 2480 0 0 } }  } 0 0 "Entity \"%1!s!\" contains only dangling pins" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info: Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_pib" { Text "C:/work/standard/cpu.vhd" 3882 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info: Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_im" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_traceram_lpm_dram_bdp_component" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Info: Parameter \"init_file\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIX " "Info: Parameter \"intended_device_family\" = \"STRATIX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_puv1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_puv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_puv1 " "Info: Found entity 1: altsyncram_puv1" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_puv1 cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated " "Info: Elaborating entity \"altsyncram_puv1\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.vhd" "the_cpu_jtag_debug_module_wrapper" { Text "C:/work/standard/cpu.vhd" 3920 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_jtag_debug_module_wrapper.vhd(306) " "Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 306 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_tck-europa " "Info: Found design unit 1: cpu_jtag_debug_module_tck-europa" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_tck.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Info: Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_tck.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_tck" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_sysclk-europa " "Info: Found design unit 1: cpu_jtag_debug_module_sysclk-europa" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_sysclk.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_sysclk.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_sysclk" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "cpu_jtag_debug_module_phy" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Instantiated megafunction \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "C:/work/standard/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_ram_bus_avalon_slave_arbitrator ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave " "Info: Elaborating entity \"ext_ram_bus_avalon_slave_arbitrator\" for hierarchy \"ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_ext_ram_bus_avalon_slave" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8966 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_res_timer_s1_arbitrator high_res_timer_s1_arbitrator:the_high_res_timer_s1 " "Info: Elaborating entity \"high_res_timer_s1_arbitrator\" for hierarchy \"high_res_timer_s1_arbitrator:the_high_res_timer_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_high_res_timer_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9038 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_high_res_timer_s1 NiosII_stratix_1s10_standard.vhd(2897) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(2897): used implicit default value for signal \"cpu_data_master_read_data_valid_high_res_timer_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2897 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_res_timer high_res_timer:the_high_res_timer " "Info: Elaborating entity \"high_res_timer\" for hierarchy \"high_res_timer:the_high_res_timer\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_high_res_timer" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9065 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9079 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave NiosII_stratix_1s10_standard.vhd(3139) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(3139): used implicit default value for signal \"cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3139 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"jtag_uart:the_jtag_uart\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_jtag_uart" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "C:/work/standard/jtag_uart.vhd" 1198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "C:/work/standard/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cg21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_cg21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cg21 " "Info: Found entity 1: scfifo_cg21" {  } { { "db/scfifo_cg21.tdf" "" { Text "C:/work/standard/db/scfifo_cg21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cg21 jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated " "Info: Elaborating entity \"scfifo_cg21\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_jm21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_jm21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_jm21 " "Info: Found entity 1: a_dpfifo_jm21" {  } { { "db/a_dpfifo_jm21.tdf" "" { Text "C:/work/standard/db/a_dpfifo_jm21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_jm21 jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo " "Info: Elaborating entity \"a_dpfifo_jm21\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\"" {  } { { "db/scfifo_cg21.tdf" "dpfifo" { Text "C:/work/standard/db/scfifo_cg21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/work/standard/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_jm21.tdf" "fifo_state" { Text "C:/work/standard/db/a_dpfifo_jm21.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bd7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bd7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bd7 " "Info: Found entity 1: cntr_bd7" {  } { { "db/cntr_bd7.tdf" "" { Text "C:/work/standard/db/cntr_bd7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bd7 jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_bd7:count_usedw " "Info: Elaborating entity \"cntr_bd7\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_bd7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/work/standard/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ga21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_ga21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ga21 " "Info: Found entity 1: dpram_ga21" {  } { { "db/dpram_ga21.tdf" "" { Text "C:/work/standard/db/dpram_ga21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ga21 jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|dpram_ga21:FIFOram " "Info: Elaborating entity \"dpram_ga21\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|dpram_ga21:FIFOram\"" {  } { { "db/a_dpfifo_jm21.tdf" "FIFOram" { Text "C:/work/standard/db/a_dpfifo_jm21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kml1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kml1 " "Info: Found entity 1: altsyncram_kml1" {  } { { "db/altsyncram_kml1.tdf" "" { Text "C:/work/standard/db/altsyncram_kml1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kml1 jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|dpram_ga21:FIFOram\|altsyncram_kml1:altsyncram1 " "Info: Elaborating entity \"altsyncram_kml1\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|dpram_ga21:FIFOram\|altsyncram_kml1:altsyncram1\"" {  } { { "db/dpram_ga21.tdf" "altsyncram1" { Text "C:/work/standard/db/dpram_ga21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vcb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vcb " "Info: Found entity 1: cntr_vcb" {  } { { "db/cntr_vcb.tdf" "" { Text "C:/work/standard/db/cntr_vcb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vcb jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|cntr_vcb:rd_ptr_count " "Info: Elaborating entity \"cntr_vcb\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_cg21:auto_generated\|a_dpfifo_jm21:dpfifo\|cntr_vcb:rd_ptr_count\"" {  } { { "db/a_dpfifo_jm21.tdf" "rd_ptr_count" { Text "C:/work/standard/db/a_dpfifo_jm21.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "C:/work/standard/jtag_uart.vhd" 1213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "C:/work/standard/jtag_uart.vhd" 1347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1347 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1347 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_control_slave_arbitrator lcd_display_control_slave_arbitrator:the_lcd_display_control_slave " "Info: Elaborating entity \"lcd_display_control_slave_arbitrator\" for hierarchy \"lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_lcd_display_control_slave" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_lcd_display_control_slave NiosII_stratix_1s10_standard.vhd(3392) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(3392): used implicit default value for signal \"cpu_data_master_read_data_valid_lcd_display_control_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3392 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_display:the_lcd_display " "Info: Elaborating entity \"lcd_display\" for hierarchy \"lcd_display:the_lcd_display\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_lcd_display" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pio_s1_arbitrator led_pio_s1_arbitrator:the_led_pio_s1 " "Info: Elaborating entity \"led_pio_s1_arbitrator\" for hierarchy \"led_pio_s1_arbitrator:the_led_pio_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_led_pio_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_led_pio_s1 NiosII_stratix_1s10_standard.vhd(3652) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(3652): used implicit default value for signal \"cpu_data_master_read_data_valid_led_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3652 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_pio led_pio:the_led_pio " "Info: Elaborating entity \"led_pio\" for hierarchy \"led_pio:the_led_pio\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_led_pio" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_ram_s1_arbitrator onchip_ram_s1_arbitrator:the_onchip_ram_s1 " "Info: Elaborating entity \"onchip_ram_s1_arbitrator\" for hierarchy \"onchip_ram_s1_arbitrator:the_onchip_ram_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_onchip_ram_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_ram onchip_ram:the_onchip_ram " "Info: Elaborating entity \"onchip_ram\" for hierarchy \"onchip_ram:the_onchip_ram\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_onchip_ram" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "onchip_ram.vhd" "the_altsyncram" { Text "C:/work/standard/onchip_ram.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "onchip_ram.vhd" "" { Text "C:/work/standard/onchip_ram.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Info: Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Info: Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M-RAM " "Info: Parameter \"ram_block_type\" = \"M-RAM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info: Parameter \"widthad_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "onchip_ram.vhd" "" { Text "C:/work/standard/onchip_ram.vhd" 140 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s191.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s191 " "Info: Found entity 1: altsyncram_s191" {  } { { "db/altsyncram_s191.tdf" "" { Text "C:/work/standard/db/altsyncram_s191.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s191 onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram\|altsyncram_s191:auto_generated " "Info: Elaborating entity \"altsyncram_s191\" for hierarchy \"onchip_ram:the_onchip_ram\|altsyncram:the_altsyncram\|altsyncram_s191:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_s1_arbitrator pll_s1_arbitrator:the_pll_s1 " "Info: Elaborating entity \"pll_s1_arbitrator\" for hierarchy \"pll_s1_arbitrator:the_pll_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_pll_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9264 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NiosII_stratix_1s10_standard_clock_0_out_read_data_valid_pll_s1 NiosII_stratix_1s10_standard.vhd(4311) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(4311): used implicit default value for signal \"NiosII_stratix_1s10_standard_clock_0_out_read_data_valid_pll_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4311 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:the_pll " "Info: Elaborating entity \"pll\" for hierarchy \"pll:the_pll\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_pll" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_input1 pll.vhd(172) " "Warning (10492): VHDL Process Statement warning at pll.vhd(172): signal \"reset_input1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllpll pll:the_pll\|altpllpll:the_pll " "Info: Elaborating entity \"altpllpll\" for hierarchy \"pll:the_pll\|altpllpll:the_pll\"" {  } { { "pll.vhd" "the_pll" { Text "C:/work/standard/pll.vhd" 143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\"" {  } { { "altpllpll.vhd" "altpll_component" { Text "C:/work/standard/altpllpll.vhd" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\"" {  } { { "altpllpll.vhd" "" { Text "C:/work/standard/altpllpll.vhd" 152 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_divide_by 1 " "Info: Parameter \"extclk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_duty_cycle 50 " "Info: Parameter \"extclk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_multiply_by 1 " "Info: Parameter \"extclk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extclk0_phase_shift -3500 " "Info: Parameter \"extclk0_phase_shift\" = \"-3500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_USED " "Info: Parameter \"port_extclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Info: Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpllpll.vhd" "" { Text "C:/work/standard/altpllpll.vhd" 152 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_request_pio_s1_arbitrator reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1 " "Info: Elaborating entity \"reconfig_request_pio_s1_arbitrator\" for hierarchy \"reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_reconfig_request_pio_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9313 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_reconfig_request_pio_s1 NiosII_stratix_1s10_standard.vhd(4550) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(4550): used implicit default value for signal \"cpu_data_master_read_data_valid_reconfig_request_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4550 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_request_pio reconfig_request_pio:the_reconfig_request_pio " "Info: Elaborating entity \"reconfig_request_pio\" for hierarchy \"reconfig_request_pio:the_reconfig_request_pio\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_reconfig_request_pio" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9338 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_s1_arbitrator sdram_s1_arbitrator:the_sdram_s1 " "Info: Elaborating entity \"sdram_s1_arbitrator\" for hierarchy \"sdram_s1_arbitrator:the_sdram_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_sdram_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9352 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_sdram_s1_module sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_sdram_s1_module\" for hierarchy \"sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "rdv_fifo_for_cpu_data_master_to_sdram_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5762 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module\" for hierarchy \"sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "rdv_fifo_for_cpu_instruction_master_to_sdram_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5802 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:the_sdram " "Info: Elaborating entity \"sdram\" for hierarchy \"sdram:the_sdram\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_sdram" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9392 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module " "Info: Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\"" {  } { { "sdram.vhd" "the_sdram_input_efifo_module" { Text "C:/work/standard/sdram.vhd" 289 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_pio_s1_arbitrator seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1 " "Info: Elaborating entity \"seven_seg_pio_s1_arbitrator\" for hierarchy \"seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_seven_seg_pio_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9418 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_seven_seg_pio_s1 NiosII_stratix_1s10_standard.vhd(6025) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(6025): used implicit default value for signal \"cpu_data_master_read_data_valid_seven_seg_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6025 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_pio seven_seg_pio:the_seven_seg_pio " "Info: Elaborating entity \"seven_seg_pio\" for hierarchy \"seven_seg_pio:the_seven_seg_pio\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_seven_seg_pio" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9443 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_arbitrator sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1 " "Info: Elaborating entity \"sys_clk_timer_s1_arbitrator\" for hierarchy \"sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_sys_clk_timer_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9457 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_sys_clk_timer_s1 NiosII_stratix_1s10_standard.vhd(6261) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(6261): used implicit default value for signal \"cpu_data_master_read_data_valid_sys_clk_timer_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6261 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer sys_clk_timer:the_sys_clk_timer " "Info: Elaborating entity \"sys_clk_timer\" for hierarchy \"sys_clk_timer:the_sys_clk_timer\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_sys_clk_timer" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9484 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_sysid_control_slave" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9498 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_sysid_control_slave NiosII_stratix_1s10_standard.vhd(6497) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(6497): used implicit default value for signal \"cpu_data_master_read_data_valid_sysid_control_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6497 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"sysid:the_sysid\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_sysid" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9517 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart1_s1_arbitrator uart1_s1_arbitrator:the_uart1_s1 " "Info: Elaborating entity \"uart1_s1_arbitrator\" for hierarchy \"uart1_s1_arbitrator:the_uart1_s1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_uart1_s1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9525 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_uart1_s1 NiosII_stratix_1s10_standard.vhd(6723) " "Warning (10541): VHDL Signal Declaration warning at NiosII_stratix_1s10_standard.vhd(6723): used implicit default value for signal \"cpu_data_master_read_data_valid_uart1_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6723 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart1 uart1:the_uart1 " "Info: Elaborating entity \"uart1\" for hierarchy \"uart1:the_uart1\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "the_uart1" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9557 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart1_tx uart1:the_uart1\|uart1_tx:the_uart1_tx " "Info: Elaborating entity \"uart1_tx\" for hierarchy \"uart1:the_uart1\|uart1_tx:the_uart1_tx\"" {  } { { "uart1.vhd" "the_uart1_tx" { Text "C:/work/standard/uart1.vhd" 1584 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart1_rx uart1:the_uart1\|uart1_rx:the_uart1_rx " "Info: Elaborating entity \"uart1_rx\" for hierarchy \"uart1:the_uart1\|uart1_rx:the_uart1_rx\"" {  } { { "uart1.vhd" "the_uart1_rx" { Text "C:/work/standard/uart1.vhd" 1603 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart1_rx_stimulus_source uart1:the_uart1\|uart1_rx:the_uart1_rx\|uart1_rx_stimulus_source:the_uart1_rx_stimulus_source " "Info: Elaborating entity \"uart1_rx_stimulus_source\" for hierarchy \"uart1:the_uart1\|uart1_rx:the_uart1_rx\|uart1_rx_stimulus_source:the_uart1_rx_stimulus_source\"" {  } { { "uart1.vhd" "the_uart1_rx_stimulus_source" { Text "C:/work/standard/uart1.vhd" 997 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart1_regs uart1:the_uart1\|uart1_regs:the_uart1_regs " "Info: Elaborating entity \"uart1_regs\" for hierarchy \"uart1:the_uart1\|uart1_regs:the_uart1_regs\"" {  } { { "uart1.vhd" "the_uart1_regs" { Text "C:/work/standard/uart1.vhd" 1623 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module\" for hierarchy \"NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9577 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NiosII_stratix_1s10_standard_reset_clk_domain_synch_module NiosII_stratix_1s10_standard_reset_clk_domain_synch_module:NiosII_stratix_1s10_standard_reset_clk_domain_synch " "Info: Elaborating entity \"NiosII_stratix_1s10_standard_reset_clk_domain_synch_module\" for hierarchy \"NiosII_stratix_1s10_standard_reset_clk_domain_synch_module:NiosII_stratix_1s10_standard_reset_clk_domain_synch\"" {  } { { "NiosII_stratix_1s10_standard.vhd" "NiosII_stratix_1s10_standard_reset_clk_domain_synch" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9590 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 260 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 446 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 663 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 725 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 787 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 1035 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 1066 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_puv1:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_puv1.tdf" "" { Text "C:/work/standard/db/altsyncram_puv1.tdf" 1128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 2910 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3090 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 3894 0 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 7762 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8933 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "zs_cke_from_the_sdram VCC " "Warning (13410): Pin \"zs_cke_from_the_sdram\" is stuck at VCC" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2658 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2524 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1850 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1851 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1854 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1855 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1859 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1860 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1861 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1862 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2010 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2011 -1 0 } } { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 247 -1 0 } } { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 232 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1347 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5158 -1 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5261 -1 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5540 -1 0 } } { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 237 -1 0 } } { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 252 -1 0 } } { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 238 -1 0 } } { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 251 -1 0 } } { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 244 -1 0 } } { "../../altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 284 -1 0 } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1183 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1931 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 813 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4784 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5640 -1 0 } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1261 -1 0 } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 96 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1914 -1 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5282 -1 0 } } { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 259 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 831 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3965 -1 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 5660 -1 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5590 -1 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 980 -1 0 } } { "../../altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5567 -1 0 } } { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 231 -1 0 } } { "uart1.vhd" "" { Text "C:/work/standard/uart1.vhd" 272 -1 0 } } { "sys_clk_timer.vhd" "" { Text "C:/work/standard/sys_clk_timer.vhd" 173 -1 0 } } { "high_res_timer.vhd" "" { Text "C:/work/standard/high_res_timer.vhd" 173 -1 0 } } { "sys_clk_timer.vhd" "" { Text "C:/work/standard/sys_clk_timer.vhd" 185 -1 0 } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 240 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 53 " "Info: 53 registers lost all their fanouts during netlist optimizations. The first 53 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_BAD_FANOUT_CLK3" "clk0 pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll " "Warning: Output port clk0 of PLL \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "altpllpll.vhd" "" { Text "C:/work/standard/altpllpll.vhd" 152 0 0 } } { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 143 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9296 0 0 } }  } 0 0 "Output port %1!s! of PLL \"%2!s!\" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "2 " "Info: Design contains 2 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pll_c0_out " "Info: Pin \"pll_c0_out\" is virtual output pin" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7077 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "reset_to_the_lan91c111 " "Info: Pin \"reset_to_the_lan91c111\" is virtual output pin" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7094 -1 0 } }  } 0 0 "Pin \"%1!s!\" is virtual output pin" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "2 " "Warning: Ignored 2 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "pll_c0_domain_reset " "Warning: Ignored Virtual Pin assignment to \"pll_c0_domain_reset\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "pll_c0_domain " "Warning: Ignored Virtual Pin assignment to \"pll_c0_domain\"." {  } {  } 0 0 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4834 " "Info: Implemented 4834 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Info: Implemented 92 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "73 " "Info: Implemented 73 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4505 " "Info: Implemented 4505 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "142 " "Info: Implemented 142 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Info: Implemented 8 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 14:50:21 2009 " "Info: Processing ended: Sun Oct 18 14:50:21 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Info: Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Info: Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 14:50:22 2009 " "Info: Processing started: Sun Oct 18 14:50:22 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "NiosII_stratix_1s10_standard EP1S10F780C6 " "Info: Selected device EP1S10F780C6 for design \"NiosII_stratix_1s10_standard\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_DETERMINED_TYPE" "Enhanced pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll " "Info: Implemented Enhanced for PLL \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Implemented %1!s! for PLL \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_extclk0 1 1 -63 -3499 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -63 degrees (-3499 ps) for pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_extclk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "altpllpll.vhd" "" { Text "C:/work/standard/altpllpll.vhd" 152 0 0 } } { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 143 0 0 } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9296 0 0 } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S10F780I6 " "Info: Device EP1S10F780I6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S10F780C6ES " "Info: Device EP1S10F780C6ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info: DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 0 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to use global clock" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 9296 0 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 592 3 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock" 0 0 "" 0 -1}  } {  } 0 0 "Promoted PLL clock signals" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN K17 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN K17" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck Global clock " "Info: Automatically promoted signal \"sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck\" to use Global clock" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch\|data_out Global clock " "Info: Automatically promoted some destinations of signal \"NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratix_1s10_standard_reset_pll_c0_out_domain_synch\|data_out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break " "Info: Destination \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break\" may be non-global or may not use global clock" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 531 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sdram:the_sdram\|active_cs_n~12 " "Info: Destination \"sdram:the_sdram\|active_cs_n~12\" may be non-global or may not use global clock" {  } { { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 213 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sdram:the_sdram\|i_refs\[0\]~0 " "Info: Destination \"sdram:the_sdram\|i_refs\[0\]~0\" may be non-global or may not use global clock" {  } { { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 241 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch " "Info: Destination \"cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch\" may be non-global or may not use global clock" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 530 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sdram:the_sdram\|active_cs_n~14 " "Info: Destination \"sdram:the_sdram\|active_cs_n~14\" may be non-global or may not use global clock" {  } { { "sdram.vhd" "" { Text "C:/work/standard/sdram.vhd" 213 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6965 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "NiosII_stratix_1s10_standard_reset_clk_domain_synch_module:NiosII_stratix_1s10_standard_reset_clk_domain_synch\|data_out Global clock " "Info: Automatically promoted signal \"NiosII_stratix_1s10_standard_reset_clk_domain_synch_module:NiosII_stratix_1s10_standard_reset_clk_domain_synch\|data_out\" to use Global clock" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7023 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sld_hub:sld_hub_inst\|clr_reg~_wirecell Global clock " "Info: Automatically promoted signal \"sld_hub:sld_hub_inst\|clr_reg~_wirecell\" to use Global clock" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|clr_reg Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|clr_reg\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination \"sld_hub:sld_hub_inst\|clr_reg~_wirecell\" may be non-global or may not use global clock" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]\" may be non-global or may not use global clock" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" may be non-global or may not use global clock" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1023 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell\" may be non-global or may not use global clock" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1023 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1023 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "pll:the_pll\|not_areset Global clock " "Info: Automatically promoted signal \"pll:the_pll\|not_areset\" to use Global clock" {  } { { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 70 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset_n_sources~4 Global clock " "Info: Automatically promoted signal \"reset_n_sources~4\" to use Global clock" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 8523 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Info: Ignoring invalid fast I/O register assignments" {  } {  } 0 0 "Ignoring invalid fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CTS\[1\] " "Warning: Node \"CTS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CTS\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CTS\[2\] " "Warning: Node \"CTS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CTS\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCD\[1\] " "Warning: Node \"DCD\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DCD\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCD\[2\] " "Warning: Node \"DCD\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DCD\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DSR\[1\] " "Warning: Node \"DSR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DSR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DSR\[2\] " "Warning: Node \"DSR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DSR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DTR\[1\] " "Warning: Node \"DTR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DTR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DTR\[2\] " "Warning: Node \"DTR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DTR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CYCLE_N " "Warning: Node \"ENET_CYCLE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CYCLE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATACS_N " "Warning: Node \"ENET_DATACS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATACS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_LCLK " "Warning: Node \"ENET_LCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_LCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_LDEV_N " "Warning: Node \"ENET_LDEV_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_LDEV_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RDYRTN_N " "Warning: Node \"ENET_RDYRTN_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RDYRTN_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_SRDY_N " "Warning: Node \"ENET_SRDY_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_SRDY_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_VLBUS_N " "Warning: Node \"ENET_VLBUS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_VLBUS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_W_R_N " "Warning: Node \"ENET_W_R_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_W_R_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_RY_BY_N " "Warning: Node \"FLASH_RY_BY_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_RY_BY_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "INIT_DONE " "Warning: Node \"INIT_DONE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "INIT_DONE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PLD_CLKFB " "Warning: Node \"PLD_CLKFB\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLD_CLKFB" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PLD_CLOCKINPUT\[2\] " "Warning: Node \"PLD_CLOCKINPUT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLD_CLOCKINPUT\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO1_CLKOUT " "Warning: Node \"PROTO1_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO1_CLKOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO1_IO\[16\] " "Warning: Node \"PROTO1_IO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO1_IO\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO1_IO\[19\] " "Warning: Node \"PROTO1_IO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO1_IO\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO1_IO\[22\] " "Warning: Node \"PROTO1_IO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO1_IO\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO1_IO\[23\] " "Warning: Node \"PROTO1_IO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO1_IO\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO1_IO\[28\] " "Warning: Node \"PROTO1_IO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO1_IO\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO1_IO\[40\] " "Warning: Node \"PROTO1_IO\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO1_IO\[40\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_CARDSEL_N " "Warning: Node \"PROTO2_CARDSEL_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_CARDSEL_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_CLKOUT " "Warning: Node \"PROTO2_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_CLKOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[0\] " "Warning: Node \"PROTO2_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[10\] " "Warning: Node \"PROTO2_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[11\] " "Warning: Node \"PROTO2_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[12\] " "Warning: Node \"PROTO2_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[13\] " "Warning: Node \"PROTO2_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[14\] " "Warning: Node \"PROTO2_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[15\] " "Warning: Node \"PROTO2_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[16\] " "Warning: Node \"PROTO2_IO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[17\] " "Warning: Node \"PROTO2_IO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[18\] " "Warning: Node \"PROTO2_IO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[19\] " "Warning: Node \"PROTO2_IO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[1\] " "Warning: Node \"PROTO2_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[20\] " "Warning: Node \"PROTO2_IO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[21\] " "Warning: Node \"PROTO2_IO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[22\] " "Warning: Node \"PROTO2_IO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[23\] " "Warning: Node \"PROTO2_IO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[24\] " "Warning: Node \"PROTO2_IO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[25\] " "Warning: Node \"PROTO2_IO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[26\] " "Warning: Node \"PROTO2_IO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[27\] " "Warning: Node \"PROTO2_IO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[28\] " "Warning: Node \"PROTO2_IO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[29\] " "Warning: Node \"PROTO2_IO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[2\] " "Warning: Node \"PROTO2_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[30\] " "Warning: Node \"PROTO2_IO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[31\] " "Warning: Node \"PROTO2_IO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[32\] " "Warning: Node \"PROTO2_IO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[33\] " "Warning: Node \"PROTO2_IO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[34\] " "Warning: Node \"PROTO2_IO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[35\] " "Warning: Node \"PROTO2_IO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[36\] " "Warning: Node \"PROTO2_IO\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[36\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[37\] " "Warning: Node \"PROTO2_IO\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[37\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[38\] " "Warning: Node \"PROTO2_IO\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[38\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[39\] " "Warning: Node \"PROTO2_IO\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[39\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[3\] " "Warning: Node \"PROTO2_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[40\] " "Warning: Node \"PROTO2_IO\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[40\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[4\] " "Warning: Node \"PROTO2_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[5\] " "Warning: Node \"PROTO2_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[6\] " "Warning: Node \"PROTO2_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[7\] " "Warning: Node \"PROTO2_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[8\] " "Warning: Node \"PROTO2_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PROTO2_IO\[9\] " "Warning: Node \"PROTO2_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROTO2_IO\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RI\[1\] " "Warning: Node \"RI\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RI\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RI\[2\] " "Warning: Node \"RI\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RI\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTS\[1\] " "Warning: Node \"RTS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTS\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTS\[2\] " "Warning: Node \"RTS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTS\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TR_DEBUGACK " "Warning: Node \"TR_DEBUGACK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TR_DEBUGACK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TR_DEBUGREQ " "Warning: Node \"TR_DEBUGREQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TR_DEBUGREQ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ardy_from_the_lan91c111 " "Warning: Node \"ardy_from_the_lan91c111\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ardy_from_the_lan91c111" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_addr\[0\] " "Warning: Node \"cf_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_addr\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_addr\[10\] " "Warning: Node \"cf_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_addr\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_addr\[1\] " "Warning: Node \"cf_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_addr\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_addr\[2\] " "Warning: Node \"cf_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_addr\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_addr\[3\] " "Warning: Node \"cf_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_addr\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_addr\[4\] " "Warning: Node \"cf_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_addr\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_addr\[5\] " "Warning: Node \"cf_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_addr\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_addr\[6\] " "Warning: Node \"cf_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_addr\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_addr\[7\] " "Warning: Node \"cf_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_addr\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_addr\[8\] " "Warning: Node \"cf_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_addr\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_addr\[9\] " "Warning: Node \"cf_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_addr\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_atasel " "Warning: Node \"cf_atasel\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_atasel" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_cs_n\[0\] " "Warning: Node \"cf_cs_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_cs_n\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_cs_n\[1\] " "Warning: Node \"cf_cs_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_cs_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[0\] " "Warning: Node \"cf_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[10\] " "Warning: Node \"cf_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[11\] " "Warning: Node \"cf_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[12\] " "Warning: Node \"cf_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[13\] " "Warning: Node \"cf_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[14\] " "Warning: Node \"cf_data\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[15\] " "Warning: Node \"cf_data\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[1\] " "Warning: Node \"cf_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[2\] " "Warning: Node \"cf_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[3\] " "Warning: Node \"cf_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[4\] " "Warning: Node \"cf_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[5\] " "Warning: Node \"cf_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[6\] " "Warning: Node \"cf_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[7\] " "Warning: Node \"cf_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[8\] " "Warning: Node \"cf_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_data\[9\] " "Warning: Node \"cf_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_data\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_detect " "Warning: Node \"cf_detect\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_detect" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_intrq " "Warning: Node \"cf_intrq\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_intrq" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_iord_n " "Warning: Node \"cf_iord_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_iord_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_iordy " "Warning: Node \"cf_iordy\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_iordy" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_iowr_n " "Warning: Node \"cf_iowr_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_iowr_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_power " "Warning: Node \"cf_power\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_power" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_rfu " "Warning: Node \"cf_rfu\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_rfu" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cf_we_n " "Warning: Node \"cf_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cf_we_n" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_clk_from_the_cpu " "Warning: Node \"jtag_debug_offchip_trace_clk_from_the_cpu\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_clk_from_the_cpu" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[0\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[10\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[11\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[12\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[13\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[14\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[15\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[16\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[17\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[1\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[2\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[3\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[4\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[5\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[6\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[7\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[8\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_offchip_trace_data_from_the_cpu\[9\] " "Warning: Node \"jtag_debug_offchip_trace_data_from_the_cpu\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_offchip_trace_data_from_the_cpu\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "jtag_debug_trigout_from_the_cpu " "Warning: Node \"jtag_debug_trigout_from_the_cpu\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "jtag_debug_trigout_from_the_cpu" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd_to_the_uart2 " "Warning: Node \"rxd_to_the_uart2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rxd_to_the_uart2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd_from_the_uart2 " "Warning: Node \"txd_from_the_uart2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "txd_from_the_uart2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Info: Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Info: Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register unpacking " "Info: Starting physical synthesis algorithm register unpacking" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register unpacking 0 " "Info: Physical synthesis algorithm register unpacking complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:15 " "Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:00:15" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed cpu time is %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.703 ns register register " "Info: Estimated most critical path is register to register delay of 0.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_read_request 1 REG LC_X24_Y21_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y21_N7; Fanout = 2; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_read_request'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_read_request } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.120 ns) + CELL(0.583 ns) 0.703 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 2 REG LC_X24_Y21_N5 1 " "Info: 2: + IC(0.120 ns) + CELL(0.583 ns) = 0.703 ns; Loc. = LC_X24_Y21_N5; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_read_request NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.583 ns ( 82.93 % ) " "Info: Total cell delay = 0.583 ns ( 82.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.120 ns ( 17.07 % ) " "Info: Total interconnect delay = 0.120 ns ( 17.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_read_request NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Info: Average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X32_Y10 X42_Y20 " "Info: Peak interconnect usage is 28% of the available device resources in the region that extends from location X32_Y10 to location X42_Y20" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Info: Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "zs_cke_from_the_sdram GND " "Info: Pin zs_cke_from_the_sdram has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_cke_from_the_sdram } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_cke_from_the_sdram" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_cke_from_the_sdram } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_ADS_N GND " "Info: Pin ENET_ADS_N has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ENET_ADS_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_ADS_N" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_ADS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_AEN GND " "Info: Pin ENET_AEN has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ENET_AEN } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_AEN" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_AEN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|d1_in_a_write_cycle~COMB_OUT " "Info: Following pins have the same output enable: ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|d1_in_a_write_cycle~COMB_OUT" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[4\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[20\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[20\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[20] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[20\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[20] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[3\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[11\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[19\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[19\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[19] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[19\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[19] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[27\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[27\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[27] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[27\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[27] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[2\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[10\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[18\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[18\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[18] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[18\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[18] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[26\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[26\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[26] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[26\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[26] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[1\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[9\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[17\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[17\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[17] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[17\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[17] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[25\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[25\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[25] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[25\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[25] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[0\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[8\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[16\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[16\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[16] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[16\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[16] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[24\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[24\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[24] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[24\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[24] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[7\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[15\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[23\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[23\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[23] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[23\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[23] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[31\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[31\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[31] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[31\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[31] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[6\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[14\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[22\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[22\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[22] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[22\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[22] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[30\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[30\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[30] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[30\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[30] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[5\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[13\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[21\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[21\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[21] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[21\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[21] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[29\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[29\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[29] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[29\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[29] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[12\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ext_ram_bus_data\[28\] 3.3-V LVTTL " "Info: Type bi-directional pin ext_ram_bus_data\[28\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ext_ram_bus_data[28] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ext_ram_bus_data\[28\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7088 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ext_ram_bus_data[28] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "cpu:the_cpu\|M_alu_result\[2\] (inverted) " "Info: Following pins have the same output enable: cpu:the_cpu\|M_alu_result\[2\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_data_to_and_from_the_lcd_display\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_data_to_and_from_the_lcd_display[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_data_to_and_from_the_lcd_display\[4\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_data_to_and_from_the_lcd_display[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_data_to_and_from_the_lcd_display\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_data_to_and_from_the_lcd_display[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_data_to_and_from_the_lcd_display\[3\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_data_to_and_from_the_lcd_display[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_data_to_and_from_the_lcd_display\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_data_to_and_from_the_lcd_display[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_data_to_and_from_the_lcd_display\[2\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_data_to_and_from_the_lcd_display[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_data_to_and_from_the_lcd_display\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_data_to_and_from_the_lcd_display[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_data_to_and_from_the_lcd_display\[1\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_data_to_and_from_the_lcd_display[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_data_to_and_from_the_lcd_display\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_data_to_and_from_the_lcd_display[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_data_to_and_from_the_lcd_display\[0\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_data_to_and_from_the_lcd_display[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_data_to_and_from_the_lcd_display\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_data_to_and_from_the_lcd_display[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_data_to_and_from_the_lcd_display\[7\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_data_to_and_from_the_lcd_display[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_data_to_and_from_the_lcd_display\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_data_to_and_from_the_lcd_display[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_data_to_and_from_the_lcd_display\[6\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_data_to_and_from_the_lcd_display[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional LCD_data_to_and_from_the_lcd_display\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_data_to_and_from_the_lcd_display[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_data_to_and_from_the_lcd_display\[5\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_data_to_and_from_the_lcd_display[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "sdram:the_sdram\|oe " "Info: Following pins have the same output enable: sdram:the_sdram\|oe" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[11\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[27\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[27\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[27] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[27\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[27] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[2\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[10\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[18\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[18\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[18] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[18\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[18] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[26\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[26\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[26] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[26\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[26] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[1\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[9\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[17\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[17\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[17] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[17\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[17] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[25\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[25\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[25] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[25\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[25] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[0\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[8\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[16\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[16\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[16] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[16\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[16] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[24\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[24\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[24] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[24\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[24] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[7\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[15\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[23\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[23\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[23] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[23\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[23] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[31\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[31\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[31] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[31\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[31] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[6\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[14\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[22\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[22\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[22] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[22\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[22] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[30\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[30\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[30] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[30\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[30] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[5\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[13\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[21\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[21\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[21] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[21\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[21] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[29\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[29\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[29] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[29\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[29] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[4\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[12\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[20\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[20\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[20] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[20\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[20] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[28\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[28\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[28] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[28\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[28] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[3\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional zs_dq_to_and_from_the_sdram\[19\] 3.3-V LVTTL " "Info: Type bi-directional pin zs_dq_to_and_from_the_sdram\[19\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { zs_dq_to_and_from_the_sdram[19] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zs_dq_to_and_from_the_sdram\[19\]" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7118 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zs_dq_to_and_from_the_sdram[19] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "reconfig_request_pio:the_reconfig_request_pio\|data_dir " "Info: Following pins have the same output enable: reconfig_request_pio:the_reconfig_request_pio\|data_dir" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional bidir_port_to_and_from_the_reconfig_request_pio 3.3-V LVTTL " "Info: Type bi-directional pin bidir_port_to_and_from_the_reconfig_request_pio uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { bidir_port_to_and_from_the_reconfig_request_pio } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bidir_port_to_and_from_the_reconfig_request_pio" } } } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7110 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bidir_port_to_and_from_the_reconfig_request_pio } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/work/standard/NiosII_stratix_1s10_standard.fit.smsg " "Info: Generated suppressed messages file C:/work/standard/NiosII_stratix_1s10_standard.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 139 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 14:51:48 2009 " "Info: Processing ended: Sun Oct 18 14:51:48 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Info: Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Info: Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 14:51:49 2009 " "Info: Processing started: Sun Oct 18 14:51:49 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 14:51:55 2009 " "Info: Processing ended: Sun Oct 18 14:51:55 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 14:51:57 2009 " "Info: Processing started: Sun Oct 18 14:51:57 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NiosII_stratix_1s10_standard -c NiosII_stratix_1s10_standard --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 register cpu:the_cpu\|ic_fill_tag\[13\] register ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\] 2.605 ns " "Info: Slack time is 2.605 ns for clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" between source register \"cpu:the_cpu\|ic_fill_tag\[13\]\" and destination register \"ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "57.49 MHz 17.395 ns " "Info: Fmax is 57.49 MHz (period= 17.395 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.312 ns + Largest register register " "Info: + Largest register to register requirement is 19.312 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 18.439 ns " "Info: + Latch edge is 18.439 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Destination clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.561 ns " "Info: - Launch edge is -1.561 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Source clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.428 ns + Largest " "Info: + Largest clock skew is -0.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 1.528 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 1.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.106 ns) 1.528 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\] 2 REG IOC_X46_Y31_N4 1 " "Info: 2: + IC(1.422 ns) + CELL(0.106 ns) = 1.528 ns; Loc. = IOC_X46_Y31_N4; Fanout = 1; REG Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 6.94 % ) " "Info: Total cell delay = 0.106 ns ( 6.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.422 ns ( 93.06 % ) " "Info: Total interconnect delay = 1.422 ns ( 93.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] {} } { 0.000ns 1.422ns } { 0.000ns 0.106ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 1.956 ns - Longest register " "Info: - Longest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 1.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.560 ns) 1.956 ns cpu:the_cpu\|ic_fill_tag\[13\] 2 REG LC_X34_Y18_N0 10 " "Info: 2: + IC(1.396 ns) + CELL(0.560 ns) = 1.956 ns; Loc. = LC_X34_Y18_N0; Fanout = 10; REG Node = 'cpu:the_cpu\|ic_fill_tag\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|ic_fill_tag[13] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6699 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 28.63 % ) " "Info: Total cell delay = 0.560 ns ( 28.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.396 ns ( 71.37 % ) " "Info: Total interconnect delay = 1.396 ns ( 71.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|ic_fill_tag[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|ic_fill_tag[13] {} } { 0.000ns 1.396ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] {} } { 0.000ns 1.422ns } { 0.000ns 0.106ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|ic_fill_tag[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|ic_fill_tag[13] {} } { 0.000ns 1.396ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6699 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.084 ns - " "Info: - Micro setup delay of destination is 0.084 ns" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] {} } { 0.000ns 1.422ns } { 0.000ns 0.106ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|ic_fill_tag[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|ic_fill_tag[13] {} } { 0.000ns 1.396ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.707 ns - Longest register register " "Info: - Longest register to register delay is 16.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:the_cpu\|ic_fill_tag\[13\] 1 REG LC_X34_Y18_N0 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y18_N0; Fanout = 10; REG Node = 'cpu:the_cpu\|ic_fill_tag\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:the_cpu|ic_fill_tag[13] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6699 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.087 ns) 1.030 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Equal3~0 2 COMB LC_X34_Y18_N9 3 " "Info: 2: + IC(0.943 ns) + CELL(0.087 ns) = 1.030 ns; Loc. = LC_X34_Y18_N9; Fanout = 3; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Equal3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { cpu:the_cpu|ic_fill_tag[13] ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.087 ns) 1.481 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Equal3~1 3 COMB LC_X34_Y18_N2 6 " "Info: 3: + IC(0.364 ns) + CELL(0.087 ns) = 1.481 ns; Loc. = LC_X34_Y18_N2; Fanout = 6; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Equal3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.451 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 1.707 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_instruction_master_requests_lan91c111_s1 4 COMB LC_X34_Y18_N3 11 " "Info: 4: + IC(0.139 ns) + CELL(0.087 ns) = 1.707 ns; Loc. = LC_X34_Y18_N3; Fanout = 11; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_instruction_master_requests_lan91c111_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.226 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_requests_lan91c111_s1 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1841 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.247 ns) + CELL(0.213 ns) 4.167 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_instruction_master_continuerequest 5 COMB LC_X32_Y23_N1 4 " "Info: 5: + IC(2.247 ns) + CELL(0.213 ns) = 4.167 ns; Loc. = LC_X32_Y23_N1; Fanout = 4; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_instruction_master_continuerequest'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_requests_lan91c111_s1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_continuerequest } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1887 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.459 ns) 6.034 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_qualified_request_ext_ram_s1~2 6 COMB LC_X34_Y21_N9 17 " "Info: 6: + IC(1.408 ns) + CELL(0.459 ns) = 6.034 ns; Loc. = LC_X34_Y21_N9; Fanout = 17; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_qualified_request_ext_ram_s1~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_continuerequest ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~2 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1822 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.533 ns) 7.994 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Add2~1 7 COMB LC_X32_Y23_N9 6 " "Info: 7: + IC(1.427 ns) + CELL(0.533 ns) = 7.994 ns; Loc. = LC_X32_Y23_N9; Fanout = 6; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Add2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.493 ns) 8.487 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Add2~14 8 COMB LC_X32_Y22_N3 4 " "Info: 8: + IC(0.000 ns) + CELL(0.493 ns) = 8.487 ns; Loc. = LC_X32_Y22_N3; Fanout = 4; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|Add2~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.213 ns) 9.060 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_granted_ext_flash_s1~1 9 COMB LC_X32_Y22_N9 37 " "Info: 9: + IC(0.360 ns) + CELL(0.213 ns) = 9.060 ns; Loc. = LC_X32_Y22_N9; Fanout = 37; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|cpu_data_master_granted_ext_flash_s1~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_granted_ext_flash_s1~1 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1818 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.459 ns) 10.485 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[13\]~2 10 COMB LC_X33_Y22_N2 21 " "Info: 10: + IC(0.966 ns) + CELL(0.459 ns) = 10.485 ns; Loc. = LC_X33_Y22_N2; Fanout = 21; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[13\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_granted_ext_flash_s1~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.459 ns) 11.354 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\]~COMB_OUT 11 COMB LC_X33_Y22_N6 1 " "Info: 11: + IC(0.410 ns) + CELL(0.459 ns) = 11.354 ns; Loc. = LC_X33_Y22_N6; Fanout = 1; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\]~COMB_OUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB_OUT } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(2.971 ns) 16.707 ns ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\] 12 REG IOC_X46_Y31_N4 1 " "Info: 12: + IC(2.382 ns) + CELL(2.971 ns) = 16.707 ns; Loc. = IOC_X46_Y31_N4; Fanout = 1; REG Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave\|ext_ram_bus_address\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB_OUT ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 2537 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.061 ns ( 36.28 % ) " "Info: Total cell delay = 6.061 ns ( 36.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.646 ns ( 63.72 % ) " "Info: Total interconnect delay = 10.646 ns ( 63.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.707 ns" { cpu:the_cpu|ic_fill_tag[13] ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_requests_lan91c111_s1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_continuerequest ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_granted_ext_flash_s1~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB_OUT ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.707 ns" { cpu:the_cpu|ic_fill_tag[13] {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_requests_lan91c111_s1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_continuerequest {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~2 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_granted_ext_flash_s1~1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB_OUT {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] {} } { 0.000ns 0.943ns 0.364ns 0.139ns 2.247ns 1.408ns 1.427ns 0.000ns 0.360ns 0.966ns 0.410ns 2.382ns } { 0.000ns 0.087ns 0.087ns 0.087ns 0.213ns 0.459ns 0.533ns 0.493ns 0.213ns 0.459ns 0.459ns 2.971ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.528 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] {} } { 0.000ns 1.422ns } { 0.000ns 0.106ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|ic_fill_tag[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.956 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|ic_fill_tag[13] {} } { 0.000ns 1.396ns } { 0.000ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.707 ns" { cpu:the_cpu|ic_fill_tag[13] ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~0 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_requests_lan91c111_s1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_continuerequest ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_granted_ext_flash_s1~1 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB_OUT ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.707 ns" { cpu:the_cpu|ic_fill_tag[13] {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~0 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Equal3~1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_requests_lan91c111_s1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_continuerequest {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_qualified_request_ext_ram_s1~2 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_granted_ext_flash_s1~1 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]~2 {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]~COMB_OUT {} ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14] {} } { 0.000ns 0.943ns 0.364ns 0.139ns 2.247ns 1.408ns 1.427ns 0.000ns 0.360ns 0.966ns 0.410ns 2.382ns } { 0.000ns 0.087ns 0.087ns 0.087ns 0.213ns 0.459ns 0.533ns 0.493ns 0.213ns 0.459ns 0.459ns 2.971ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_extclk0 " "Info: No valid register-to-register data paths exist for clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_extclk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request register NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 2.159 ns " "Info: Slack time is 2.159 ns for clock \"clk\" between source register \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request\" and destination register \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.844 ns + Largest register register " "Info: + Largest register to register requirement is 2.844 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.561 ns + " "Info: + Setup relationship between source and destination is 1.561 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 18.439 ns " "Info: - Launch edge is 18.439 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Source clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.469 ns + Largest " "Info: + Largest clock skew is 1.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_K17 76 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_K17; Fanout = 76; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.560 ns) 3.348 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 2 REG LC_X24_Y21_N1 1 " "Info: 2: + IC(1.768 ns) + CELL(0.560 ns) = 3.348 ns; Loc. = LC_X24_Y21_N1; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 47.19 % ) " "Info: Total cell delay = 1.580 ns ( 47.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.768 ns ( 52.81 % ) " "Info: Total interconnect delay = 1.768 ns ( 52.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 1.768ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 1.879 ns - Longest register " "Info: - Longest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 1.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.560 ns) 1.879 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request 2 REG LC_X24_Y21_N0 2 " "Info: 2: + IC(1.319 ns) + CELL(0.560 ns) = 1.879 ns; Loc. = LC_X24_Y21_N0; Fanout = 2; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 29.80 % ) " "Info: Total cell delay = 0.560 ns ( 29.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.319 ns ( 70.20 % ) " "Info: Total interconnect delay = 1.319 ns ( 70.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} } { 0.000ns 1.319ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 1.768ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} } { 0.000ns 1.319ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 1.768ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} } { 0.000ns 1.319ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.685 ns - Longest register register " "Info: - Longest register to register delay is 0.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request 1 REG LC_X24_Y21_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y21_N0; Fanout = 2; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM\|internal_slave_write_request'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.235 ns) 0.685 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 2 REG LC_X24_Y21_N1 1 " "Info: 2: + IC(0.450 ns) + CELL(0.235 ns) = 0.685 ns; Loc. = LC_X24_Y21_N1; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 34.31 % ) " "Info: Total cell delay = 0.235 ns ( 34.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.450 ns ( 65.69 % ) " "Info: Total interconnect delay = 0.450 ns ( 65.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.685 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.450ns } { 0.000ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 1.768ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.879 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} } { 0.000ns 1.319ns } { 0.000ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.685 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|NiosII_stratix_1s10_standard_clock_0_slave_FSM:slave_FSM|internal_slave_write_request {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.450ns } { 0.000ns 0.235ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] register sld_hub:sld_hub_inst\|tdo 6.235 ns " "Info: Slack time is 6.235 ns for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "132.8 MHz 7.53 ns " "Info: Fmax is 132.8 MHz (period= 7.53 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.813 ns + Largest register register " "Info: + Largest register to register requirement is 9.813 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns + Largest " "Info: + Largest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 6.260 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 6.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.213 ns) 2.455 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.242 ns) + CELL(0.213 ns) = 2.455 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.560 ns) 6.260 ns sld_hub:sld_hub_inst\|tdo 3 REG LC_X50_Y29_N9 2 " "Info: 3: + IC(3.245 ns) + CELL(0.560 ns) = 6.260 ns; Loc. = LC_X50_Y29_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.805 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.35 % ) " "Info: Total cell delay = 0.773 ns ( 12.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.487 ns ( 87.65 % ) " "Info: Total interconnect delay = 5.487 ns ( 87.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 6.261 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 6.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.213 ns) 2.455 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.242 ns) + CELL(0.213 ns) = 2.455 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.246 ns) + CELL(0.560 ns) 6.261 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] 3 REG LC_X48_Y30_N4 33 " "Info: 3: + IC(3.246 ns) + CELL(0.560 ns) = 6.261 ns; Loc. = LC_X48_Y30_N4; Fanout = 33; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.806 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.35 % ) " "Info: Total cell delay = 0.773 ns ( 12.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.488 ns ( 87.65 % ) " "Info: Total interconnect delay = 5.488 ns ( 87.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 2.242ns 3.246ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 2.242ns 3.246ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 2.242ns 3.246ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.578 ns - Longest register register " "Info: - Longest register to register delay is 3.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] 1 REG LC_X48_Y30_N4 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y30_N4; Fanout = 33; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.332 ns) 1.807 ns sld_hub:sld_hub_inst\|tdo~5 2 COMB LC_X50_Y29_N4 2 " "Info: 2: + IC(1.475 ns) + CELL(0.332 ns) = 1.807 ns; Loc. = LC_X50_Y29_N4; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.459 ns) 2.638 ns sld_hub:sld_hub_inst\|tdo~7 3 COMB LC_X50_Y29_N7 1 " "Info: 3: + IC(0.372 ns) + CELL(0.459 ns) = 2.638 ns; Loc. = LC_X50_Y29_N7; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.583 ns) 3.578 ns sld_hub:sld_hub_inst\|tdo 4 REG LC_X50_Y29_N9 2 " "Info: 4: + IC(0.357 ns) + CELL(0.583 ns) = 3.578 ns; Loc. = LC_X50_Y29_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 38.40 % ) " "Info: Total cell delay = 1.374 ns ( 38.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.204 ns ( 61.60 % ) " "Info: Total interconnect delay = 2.204 ns ( 61.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.475ns 0.372ns 0.357ns } { 0.000ns 0.332ns 0.459ns 0.583ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.261 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} } { 0.000ns 2.242ns 3.246ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.578 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~7 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.578 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3] {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~7 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.475ns 0.372ns 0.357ns } { 0.000ns 0.332ns 0.459ns 0.583ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 register jtag_uart:the_jtag_uart\|r_val register jtag_uart:the_jtag_uart\|r_val 528 ps " "Info: Minimum slack time is 528 ps for clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" between source register \"jtag_uart:the_jtag_uart\|r_val\" and destination register \"jtag_uart:the_jtag_uart\|r_val\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.452 ns + Shortest register register " "Info: + Shortest register to register delay is 0.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jtag_uart:the_jtag_uart\|r_val 1 REG LC_X27_Y30_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y30_N7; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|r_val'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.452 ns) 0.452 ns jtag_uart:the_jtag_uart\|r_val 2 REG LC_X27_Y30_N7 4 " "Info: 2: + IC(0.000 ns) + CELL(0.452 ns) = 0.452 ns; Loc. = LC_X27_Y30_N7; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|r_val'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { jtag_uart:the_jtag_uart|r_val jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 100.00 % ) " "Info: Total cell delay = 0.452 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { jtag_uart:the_jtag_uart|r_val jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.452 ns" { jtag_uart:the_jtag_uart|r_val {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 0.000ns } { 0.000ns 0.452ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.561 ns " "Info: + Latch edge is -1.561 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Destination clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.561 ns " "Info: - Launch edge is -1.561 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 20.000 ns -1.561 ns  50 " "Info: Clock period of Source clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.561 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 1.884 ns + Longest register " "Info: + Longest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 1.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.560 ns) 1.884 ns jtag_uart:the_jtag_uart\|r_val 2 REG LC_X27_Y30_N7 4 " "Info: 2: + IC(1.324 ns) + CELL(0.560 ns) = 1.884 ns; Loc. = LC_X27_Y30_N7; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|r_val'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 29.72 % ) " "Info: Total cell delay = 0.560 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.324 ns ( 70.28 % ) " "Info: Total interconnect delay = 1.324 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.324ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 1.884 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 1.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.560 ns) 1.884 ns jtag_uart:the_jtag_uart\|r_val 2 REG LC_X27_Y30_N7 4 " "Info: 2: + IC(1.324 ns) + CELL(0.560 ns) = 1.884 ns; Loc. = LC_X27_Y30_N7; Fanout = 4; REG Node = 'jtag_uart:the_jtag_uart\|r_val'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 29.72 % ) " "Info: Total cell delay = 0.560 ns ( 29.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.324 ns ( 70.28 % ) " "Info: Total interconnect delay = 1.324 ns ( 70.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.324ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.324ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "jtag_uart.vhd" "" { Text "C:/work/standard/jtag_uart.vhd" 1172 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.324ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { jtag_uart:the_jtag_uart|r_val jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.452 ns" { jtag_uart:the_jtag_uart|r_val {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 0.000ns } { 0.000ns 0.452ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 jtag_uart:the_jtag_uart|r_val } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.884 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} jtag_uart:the_jtag_uart|r_val {} } { 0.000ns 1.324ns } { 0.000ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[6\] register pll:the_pll\|control_reg_out\[6\] 610 ps " "Info: Minimum slack time is 610 ps for clock \"clk\" between source register \"NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[6\]\" and destination register \"pll:the_pll\|control_reg_out\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.534 ns + Shortest register register " "Info: + Shortest register to register delay is 0.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[6\] 1 REG LC_X23_Y23_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y23_N3; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.090 ns) 0.534 ns pll:the_pll\|control_reg_out\[6\] 2 REG LC_X23_Y23_N1 1 " "Info: 2: + IC(0.444 ns) + CELL(0.090 ns) = 0.534 ns; Loc. = LC_X23_Y23_N1; Fanout = 1; REG Node = 'pll:the_pll\|control_reg_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 16.85 % ) " "Info: Total cell delay = 0.090 ns ( 16.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 83.15 % ) " "Info: Total interconnect delay = 0.444 ns ( 83.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] {} pll:the_pll|control_reg_out[6] {} } { 0.000ns 0.444ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.353 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_K17 76 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_K17; Fanout = 76; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.560 ns) 3.353 ns pll:the_pll\|control_reg_out\[6\] 2 REG LC_X23_Y23_N1 1 " "Info: 2: + IC(1.773 ns) + CELL(0.560 ns) = 3.353 ns; Loc. = LC_X23_Y23_N1; Fanout = 1; REG Node = 'pll:the_pll\|control_reg_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clk pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 47.12 % ) " "Info: Total cell delay = 1.580 ns ( 47.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.773 ns ( 52.88 % ) " "Info: Total interconnect delay = 1.773 ns ( 52.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} pll:the_pll|control_reg_out[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.353 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns clk 1 CLK PIN_K17 76 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_K17; Fanout = 76; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.560 ns) 3.353 ns NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[6\] 2 REG LC_X23_Y23_N3 1 " "Info: 2: + IC(1.773 ns) + CELL(0.560 ns) = 3.353 ns; Loc. = LC_X23_Y23_N3; Fanout = 1; REG Node = 'NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0\|master_writedata\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.580 ns ( 47.12 % ) " "Info: Total cell delay = 1.580 ns ( 47.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.773 ns ( 52.88 % ) " "Info: Total interconnect delay = 1.773 ns ( 52.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} pll:the_pll|control_reg_out[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "NiosII_stratix_1s10_standard_clock_0.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard_clock_0.vhd" 760 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "pll.vhd" "" { Text "C:/work/standard/pll.vhd" 64 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} pll:the_pll|control_reg_out[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] {} pll:the_pll|control_reg_out[6] {} } { 0.000ns 0.444ns } { 0.000ns 0.090ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk pll:the_pll|control_reg_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} pll:the_pll|control_reg_out[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { clk NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.353 ns" { clk {} clk~out0 {} NiosII_stratix_1s10_standard_clock_0:the_NiosII_stratix_1s10_standard_clock_0|master_writedata[6] {} } { 0.000ns 0.000ns 1.773ns } { 0.000ns 1.020ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|jtag_ir_reg\[3\] register sld_hub:sld_hub_inst\|jtag_ir_reg\[2\] 608 ps " "Info: Minimum slack time is 608 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[3\]\" and destination register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.532 ns + Shortest register register " "Info: + Shortest register to register delay is 0.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[3\] 1 REG LC_X48_Y29_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y29_N5; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_ir_reg[3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.090 ns) 0.532 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[2\] 2 REG LC_X48_Y29_N6 2 " "Info: 2: + IC(0.442 ns) + CELL(0.090 ns) = 0.532 ns; Loc. = LC_X48_Y29_N6; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[3] sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 16.92 % ) " "Info: Total cell delay = 0.090 ns ( 16.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.442 ns ( 83.08 % ) " "Info: Total interconnect delay = 0.442 ns ( 83.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[3] sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.532 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[3] {} sld_hub:sld_hub_inst|jtag_ir_reg[2] {} } { 0.000ns 0.442ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 6.260 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 6.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.213 ns) 2.455 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.242 ns) + CELL(0.213 ns) = 2.455 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.560 ns) 6.260 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[2\] 3 REG LC_X48_Y29_N6 2 " "Info: 3: + IC(3.245 ns) + CELL(0.560 ns) = 6.260 ns; Loc. = LC_X48_Y29_N6; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.805 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.35 % ) " "Info: Total cell delay = 0.773 ns ( 12.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.487 ns ( 87.65 % ) " "Info: Total interconnect delay = 5.487 ns ( 87.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[2] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 6.260 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 6.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.213 ns) 2.455 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.242 ns) + CELL(0.213 ns) = 2.455 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.560 ns) 6.260 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[3\] 3 REG LC_X48_Y29_N5 2 " "Info: 3: + IC(3.245 ns) + CELL(0.560 ns) = 6.260 ns; Loc. = LC_X48_Y29_N5; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.805 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.35 % ) " "Info: Total cell delay = 0.773 ns ( 12.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.487 ns ( 87.65 % ) " "Info: Total interconnect delay = 5.487 ns ( 87.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[3] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[2] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[3] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[2] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[3] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[3] sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.532 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[3] {} sld_hub:sld_hub_inst|jtag_ir_reg[2] {} } { 0.000ns 0.442ns } { 0.000ns 0.090ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[2] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.260 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|jtag_ir_reg[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.260 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|jtag_ir_reg[3] {} } { 0.000ns 2.242ns 3.245ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpu:the_cpu\|d_readdata_d1\[5\] LCD_data_to_and_from_the_lcd_display\[5\] clk 10.005 ns register " "Info: tsu for register \"cpu:the_cpu\|d_readdata_d1\[5\]\" (data pin = \"LCD_data_to_and_from_the_lcd_display\[5\]\", clock pin = \"clk\") is 10.005 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.275 ns + Longest pin register " "Info: + Longest pin to register delay is 10.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_data_to_and_from_the_lcd_display\[5\] 1 PIN PIN_L6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L6; Fanout = 1; PIN Node = 'LCD_data_to_and_from_the_lcd_display\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_data_to_and_from_the_lcd_display[5] } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.295 ns) 1.295 ns LCD_data_to_and_from_the_lcd_display\[5\]~2 2 COMB IOC_X53_Y28_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(1.295 ns) = 1.295 ns; Loc. = IOC_X53_Y28_N0; Fanout = 1; COMB Node = 'LCD_data_to_and_from_the_lcd_display\[5\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { LCD_data_to_and_from_the_lcd_display[5] LCD_data_to_and_from_the_lcd_display[5]~2 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.794 ns) + CELL(0.332 ns) 6.421 ns cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~1053 3 COMB LC_X25_Y28_N2 1 " "Info: 3: + IC(4.794 ns) + CELL(0.332 ns) = 6.421 ns; Loc. = LC_X25_Y28_N2; Fanout = 1; COMB Node = 'cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~1053'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { LCD_data_to_and_from_the_lcd_display[5]~2 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1053 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.459 ns) 8.274 ns cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~1059 4 COMB LC_X27_Y24_N5 1 " "Info: 4: + IC(1.394 ns) + CELL(0.459 ns) = 8.274 ns; Loc. = LC_X27_Y24_N5; Fanout = 1; COMB Node = 'cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[5\]~1059'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1053 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1059 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 1284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.364 ns) 10.275 ns cpu:the_cpu\|d_readdata_d1\[5\] 5 REG LC_X35_Y22_N1 1 " "Info: 5: + IC(1.637 ns) + CELL(0.364 ns) = 10.275 ns; Loc. = LC_X35_Y22_N1; Fanout = 1; REG Node = 'cpu:the_cpu\|d_readdata_d1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1059 cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5538 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns ( 23.84 % ) " "Info: Total cell delay = 2.450 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.825 ns ( 76.16 % ) " "Info: Total interconnect delay = 7.825 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.275 ns" { LCD_data_to_and_from_the_lcd_display[5] LCD_data_to_and_from_the_lcd_display[5]~2 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1053 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1059 cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.275 ns" { LCD_data_to_and_from_the_lcd_display[5] {} LCD_data_to_and_from_the_lcd_display[5]~2 {} cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1053 {} cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1059 {} cpu:the_cpu|d_readdata_d1[5] {} } { 0.000ns 0.000ns 4.794ns 1.394ns 1.637ns } { 0.000ns 1.295ns 0.332ns 0.459ns 0.364ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5538 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 -1.561 ns - " "Info: - Offset between input clock \"clk\" and output clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is -1.561 ns" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 1.841 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 1.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.560 ns) 1.841 ns cpu:the_cpu\|d_readdata_d1\[5\] 2 REG LC_X35_Y22_N1 1 " "Info: 2: + IC(1.281 ns) + CELL(0.560 ns) = 1.841 ns; Loc. = LC_X35_Y22_N1; Fanout = 1; REG Node = 'cpu:the_cpu\|d_readdata_d1\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 5538 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 30.42 % ) " "Info: Total cell delay = 0.560 ns ( 30.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.281 ns ( 69.58 % ) " "Info: Total interconnect delay = 1.281 ns ( 69.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.841 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|d_readdata_d1[5] {} } { 0.000ns 1.281ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.275 ns" { LCD_data_to_and_from_the_lcd_display[5] LCD_data_to_and_from_the_lcd_display[5]~2 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1053 cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1059 cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.275 ns" { LCD_data_to_and_from_the_lcd_display[5] {} LCD_data_to_and_from_the_lcd_display[5]~2 {} cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1053 {} cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1059 {} cpu:the_cpu|d_readdata_d1[5] {} } { 0.000ns 0.000ns 4.794ns 1.394ns 1.637ns } { 0.000ns 1.295ns 0.332ns 0.459ns 0.364ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|d_readdata_d1[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.841 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|d_readdata_d1[5] {} } { 0.000ns 1.281ns } { 0.000ns 0.560ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LCD_E_from_the_lcd_display cpu:the_cpu\|M_alu_result\[16\] 12.843 ns register " "Info: tco from clock \"clk\" to destination pin \"LCD_E_from_the_lcd_display\" through register \"cpu:the_cpu\|M_alu_result\[16\]\" is 12.843 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 -1.561 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is -1.561 ns" {  } { { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7076 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 1.953 ns + Longest register " "Info: + Longest clock path from clock \"pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 1.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_5 3012 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_5; Fanout = 3012; CLK Node = 'pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.560 ns) 1.953 ns cpu:the_cpu\|M_alu_result\[16\] 2 REG LC_X46_Y15_N7 38 " "Info: 2: + IC(1.393 ns) + CELL(0.560 ns) = 1.953 ns; Loc. = LC_X46_Y15_N7; Fanout = 38; REG Node = 'cpu:the_cpu\|M_alu_result\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[16] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 28.67 % ) " "Info: Total cell delay = 0.560 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.393 ns ( 71.33 % ) " "Info: Total interconnect delay = 1.393 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.953 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|M_alu_result[16] {} } { 0.000ns 1.393ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.275 ns + Longest register pin " "Info: + Longest register to pin delay is 12.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:the_cpu\|M_alu_result\[16\] 1 REG LC_X46_Y15_N7 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X46_Y15_N7; Fanout = 38; REG Node = 'cpu:the_cpu\|M_alu_result\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:the_cpu|M_alu_result[16] } "NODE_NAME" } } { "cpu.vhd" "" { Text "C:/work/standard/cpu.vhd" 6997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.087 ns) 2.146 ns cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~0 2 COMB LC_X33_Y19_N9 1 " "Info: 2: + IC(2.059 ns) + CELL(0.087 ns) = 2.146 ns; Loc. = LC_X33_Y19_N9; Fanout = 1; COMB Node = 'cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { cpu:the_cpu|M_alu_result[16] cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 779 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.332 ns) 2.826 ns cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~1 3 COMB LC_X33_Y19_N2 3 " "Info: 3: + IC(0.348 ns) + CELL(0.332 ns) = 2.826 ns; Loc. = LC_X33_Y19_N2; Fanout = 3; COMB Node = 'cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~1 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 779 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.213 ns) 4.708 ns sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~1 4 COMB LC_X29_Y21_N3 5 " "Info: 4: + IC(1.669 ns) + CELL(0.213 ns) = 4.708 ns; Loc. = LC_X29_Y21_N3; Fanout = 5; COMB Node = 'sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~1 sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 6495 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.213 ns) 5.299 ns reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1\|cpu_data_master_requests_reconfig_request_pio_s1~0 5 COMB LC_X29_Y21_N8 7 " "Info: 5: + IC(0.378 ns) + CELL(0.213 ns) = 5.299 ns; Loc. = LC_X29_Y21_N8; Fanout = 7; COMB Node = 'reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1\|cpu_data_master_requests_reconfig_request_pio_s1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 4551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.213 ns) 7.060 ns lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|cpu_data_master_granted_lcd_display_control_slave~0 6 COMB LC_X31_Y27_N0 11 " "Info: 6: + IC(1.548 ns) + CELL(0.213 ns) = 7.060 ns; Loc. = LC_X31_Y27_N0; Fanout = 11; COMB Node = 'lcd_display_control_slave_arbitrator:the_lcd_display_control_slave\|cpu_data_master_granted_lcd_display_control_slave~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 3390 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.332 ns) 7.766 ns lcd_display:the_lcd_display\|LCD_E~3 7 COMB LC_X31_Y27_N5 1 " "Info: 7: + IC(0.374 ns) + CELL(0.332 ns) = 7.766 ns; Loc. = LC_X31_Y27_N5; Fanout = 1; COMB Node = 'lcd_display:the_lcd_display\|LCD_E~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 lcd_display:the_lcd_display|LCD_E~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "C:/work/standard/lcd_display.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(2.495 ns) 12.275 ns LCD_E_from_the_lcd_display 8 PIN PIN_K3 0 " "Info: 8: + IC(2.014 ns) + CELL(2.495 ns) = 12.275 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'LCD_E_from_the_lcd_display'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { lcd_display:the_lcd_display|LCD_E~3 LCD_E_from_the_lcd_display } "NODE_NAME" } } { "NiosII_stratix_1s10_standard.vhd" "" { Text "C:/work/standard/NiosII_stratix_1s10_standard.vhd" 7101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.885 ns ( 31.65 % ) " "Info: Total cell delay = 3.885 ns ( 31.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.390 ns ( 68.35 % ) " "Info: Total interconnect delay = 8.390 ns ( 68.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.275 ns" { cpu:the_cpu|M_alu_result[16] cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~1 sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 lcd_display:the_lcd_display|LCD_E~3 LCD_E_from_the_lcd_display } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.275 ns" { cpu:the_cpu|M_alu_result[16] {} cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 {} cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~1 {} sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 {} reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 {} lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 {} lcd_display:the_lcd_display|LCD_E~3 {} LCD_E_from_the_lcd_display {} } { 0.000ns 2.059ns 0.348ns 1.669ns 0.378ns 1.548ns 0.374ns 2.014ns } { 0.000ns 0.087ns 0.332ns 0.213ns 0.213ns 0.213ns 0.332ns 2.495ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 cpu:the_cpu|M_alu_result[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.953 ns" { pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 {} cpu:the_cpu|M_alu_result[16] {} } { 0.000ns 1.393ns } { 0.000ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.275 ns" { cpu:the_cpu|M_alu_result[16] cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~1 sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 lcd_display:the_lcd_display|LCD_E~3 LCD_E_from_the_lcd_display } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.275 ns" { cpu:the_cpu|M_alu_result[16] {} cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~0 {} cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~1 {} sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~1 {} reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|cpu_data_master_requests_reconfig_request_pio_s1~0 {} lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|cpu_data_master_granted_lcd_display_control_slave~0 {} lcd_display:the_lcd_display|LCD_E~3 {} LCD_E_from_the_lcd_display {} } { 0.000ns 2.059ns 0.348ns 1.669ns 0.378ns 1.548ns 0.374ns 2.014ns } { 0.000ns 0.087ns 0.332ns 0.213ns 0.213ns 0.213ns 0.332ns 2.495ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.504 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.504 ns) 2.504 ns altera_reserved_tdo 2 PIN PIN_H13 0 " "Info: 2: + IC(0.000 ns) + CELL(2.504 ns) = 2.504 ns; Loc. = PIN_H13; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.504 ns ( 100.00 % ) " "Info: Total cell delay = 2.504 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.504ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.607 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.607 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 6.251 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 6.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.213 ns) 2.455 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck 2 COMB LC_X28_Y1_N2 158 " "Info: 2: + IC(2.242 ns) + CELL(0.213 ns) = 2.455 ns; Loc. = LC_X28_Y1_N2; Fanout = 158; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.236 ns) + CELL(0.560 ns) 6.251 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\] 3 REG LC_X50_Y26_N1 2 " "Info: 3: + IC(3.236 ns) + CELL(0.560 ns) = 6.251 ns; Loc. = LC_X50_Y26_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.796 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.773 ns ( 12.37 % ) " "Info: Total cell delay = 0.773 ns ( 12.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.478 ns ( 87.63 % ) " "Info: Total interconnect delay = 5.478 ns ( 87.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.251 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] {} } { 0.000ns 2.242ns 3.236ns } { 0.000ns 0.213ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.744 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN ELA_X0_Y15_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = ELA_X0_Y15_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.889 ns) + CELL(0.213 ns) 3.102 ns sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms 2 COMB LC_X50_Y26_N2 24 " "Info: 2: + IC(2.889 ns) + CELL(0.213 ns) = 3.102 ns; Loc. = LC_X50_Y26_N2; Fanout = 24; COMB Node = 'sld_hub:sld_hub_inst\|\\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.235 ns) 3.744 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\] 3 REG LC_X50_Y26_N1 2 " "Info: 3: + IC(0.407 ns) + CELL(0.235 ns) = 3.744 ns; Loc. = LC_X50_Y26_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1038 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 11.97 % ) " "Info: Total cell delay = 0.448 ns ( 11.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.296 ns ( 88.03 % ) " "Info: Total interconnect delay = 3.296 ns ( 88.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.744 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.744 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] {} } { 0.000ns 2.889ns 0.407ns } { 0.000ns 0.213ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.251 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tck {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] {} } { 0.000ns 2.242ns 3.236ns } { 0.000ns 0.213ns 0.560ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.744 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.744 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|\inverting_jtag_interface:gen_incremental_comp_flow:hard_inverter_buf_tms {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9] {} } { 0.000ns 2.889ns 0.407ns } { 0.000ns 0.213ns 0.235ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 14:52:03 2009 " "Info: Processing ended: Sun Oct 18 14:52:03 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 263 s " "Info: Quartus II Full Compilation was successful. 0 errors, 263 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
