fixed_rate	,	V_18
of_clk_add_provider	,	F_8
sunxi_divider_clk_setup	,	F_26
parent	,	V_96
mult	,	V_110
freq_mhz	,	V_31
of_match_node	,	F_50
DIV_ROUND_UP	,	F_15
shift	,	V_60
clk_onecell_data	,	V_79
CLK_SET_RATE_NO_REPARENT	,	V_68
clk_mux_match	,	V_122
hw	,	V_19
clk_lock	,	V_17
of_clk_src_simple_get	,	V_24
enable	,	V_59
clk_put	,	F_54
calcm	,	V_35
lock	,	V_16
clk_parent	,	V_71
divs_data	,	V_95
calcp	,	V_36
id	,	V_76
clk_fixed_factor_ops	,	V_111
SUNXI_DIVISOR_WIDTH	,	V_112
clk	,	V_3
SUNXI_MAX_PARENTS	,	V_57
round_freq_6	,	V_33
free_mux	,	V_41
sunxi_gates_reset_deassert	,	F_35
sun6i_a31_get_pll6_factors	,	F_16
rcdev	,	V_75
clk_fixed_factor	,	V_101
__clk_get_name	,	F_46
node	,	V_2
CLK_MUX_INDEX_BIT	,	V_47
clk_factors_ops	,	V_66
of_clk_get_parent_name	,	F_21
sunxi_gates_reset_ops	,	V_93
of_node	,	V_94
GFP_KERNEL	,	V_11
"clock-output-names"	,	L_2
clkflags	,	V_105
kfree	,	F_10
SUNXI_MUX_GATE_WIDTH	,	V_69
freq	,	V_25
flags	,	V_46
SUN7I_A20_GMAC_PARENTS	,	V_40
"ahb_sdram"	,	L_3
device_node	,	V_1
clk_factors_match	,	V_119
sunxi_mux_clk_setup	,	F_24
clk_div_match	,	V_120
rate_hw	,	V_98
of_property_read_u32	,	F_2
SUNXI_OSC24M_GATE	,	V_15
SUN7I_A20_GMAC_GPIT	,	V_43
for_each_set_bit	,	F_39
bit_idx	,	V_14
sun7i_a20_gmac_clk_setup	,	F_20
clk_mux	,	V_37
round_freq_16	,	V_34
fix_factor	,	V_102
table	,	V_63
clk_prepare_enable	,	F_53
clk_hw	,	V_54
get_factors	,	V_64
u8	,	T_3
sun4i_get_apb1_factors	,	F_17
clk_factors	,	V_52
for_each_matching_node	,	F_49
i	,	V_58
j	,	V_83
k	,	V_28
err_free_gate	,	V_23
m	,	V_29
n	,	V_27
p	,	V_30
clk_ops	,	V_99
clk_gate_ops	,	V_21
CLK_IS_ROOT	,	V_22
CLK_SET_RATE_PARENT	,	V_108
mux_hw	,	V_56
free_clkdata	,	V_107
setup_function	,	F_48
__init	,	T_1
of_iomap	,	F_5
width	,	V_72
SUNXI_GATES_MAX_SIZE	,	V_85
of_clk_src_onecell_get	,	V_89
config	,	V_62
SUN7I_A20_GMAC_MASK	,	V_45
gates_data	,	V_78
sunxi_gates_clk_setup	,	F_36
iounmap_reg	,	V_49
getter	,	V_65
data	,	V_51
pclk	,	V_97
parent_freq_mhz	,	V_32
CLK_DIVIDER_POWER_OF_TWO	,	V_73
gates_reset_data	,	V_77
clk_num	,	V_88
clk_data	,	V_80
clk_match	,	V_115
u32	,	T_2
reg	,	V_13
clk_register_clkdev	,	F_9
reset_data	,	V_81
function	,	V_116
free_gate	,	V_42
clk_divider	,	V_103
"mbus"	,	L_5
clk_register_composite	,	F_6
clk_fixed_rate_ops	,	V_20
free_clks	,	V_109
clk_mux_ops	,	V_48
sunxi_factors_clk_setup	,	F_23
factors_data	,	V_50
SUNXI_FACTORS_MUX_MASK	,	V_61
SUNXI_DIVS_MAX_QTY	,	V_106
div_data	,	V_70
spin_unlock_irqrestore	,	F_34
clk_name	,	V_8
ops	,	V_92
of_sunxi_table_clock_setup	,	F_47
clk_gates_match	,	V_123
nr_resets	,	V_91
spin_lock_irqsave	,	F_30
of_property_read_string_index	,	F_40
clk_register_mux	,	F_25
sunxi_gates_reset_assert	,	F_28
qty	,	V_82
name	,	V_9
CLK_IGNORE_UNUSED	,	V_87
fixed	,	V_5
of_property_read_string	,	F_4
gate_hw	,	V_55
parents	,	V_39
clks	,	V_86
sun6i_a31_get_pll1_factors	,	F_12
iounmap	,	F_22
np	,	V_117
clk_register_divider	,	F_27
reset_mask	,	V_90
sunxi_clock_protect	,	F_51
mux	,	V_38
parent_rate	,	V_26
rate	,	V_10
kzalloc	,	F_3
clk_register_gate	,	F_41
divider	,	V_104
sun4i_get_mod0_factors	,	F_18
reset_controller_dev	,	V_74
kmalloc	,	F_38
sunxi_divs_clk_setup	,	F_45
ignore	,	V_84
find_last_bit	,	F_37
of_device_id	,	V_114
err_free_fixed	,	V_12
clk_divider_ops	,	V_113
clk_get	,	F_52
mask	,	V_44
sun4i_osc_clk_setup	,	F_1
readl	,	F_31
rate_ops	,	V_100
sun4i_get_pll5_factors	,	F_14
"pll5_ddr"	,	L_6
writel	,	F_32
"clock-frequency"	,	L_1
match	,	V_118
clk_divs_match	,	V_121
WARN_ON	,	F_42
__fls	,	F_43
BIT	,	F_33
sun4i_get_pll1_factors	,	F_11
sunxi_init_clocks	,	F_55
factors	,	V_53
mux_data	,	V_67
container_of	,	F_29
round_down	,	F_13
"pll5"	,	L_4
gate	,	V_7
sun7i_a20_get_out_factors	,	F_19
clk_fixed_rate	,	V_4
reset_controller_register	,	F_44
clk_gate	,	V_6
IS_ERR	,	F_7
