# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
RT_TCL_PATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/scripts/rt/base_tcl/tcl
LS_COLORS=no=00:fi=00:di=01;34:ln=00;36:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=41;33;01:ex=00;32:*.cmd=00;32:*.exe=01;32:*.com=01;32:*.bat=01;32:*.btm=01;32:*.dll=01;32:*.tar=00;31:*.tbz=00;31:*.tgz=00;31:*.rpm=00;31:*.deb=00;31:*.arj=00;31:*.taz=00;31:*.lzh=00;31:*.lzma=00;31:*.zip=00;31:*.zoo=00;31:*.z=00;31:*.Z=00;31:*.gz=00;31:*.bz2=00;31:*.tb2=00;31:*.tz2=00;31:*.tbz2=00;31:*.xz=00;31:*.avi=01;35:*.bmp=01;35:*.dl=01;35:*.fli=01;35:*.gif=01;35:*.gl=01;35:*.jpg=01;35:*.jpeg=01;35:*.mkv=01;35:*.mng=01;35:*.mov=01;35:*.mp4=01;35:*.mpg=01;35:*.pcx=01;35:*.pbm=01;35:*.pgm=01;35:*.png=01;35:*.ppm=01;35:*.svg=01;35:*.tga=01;35:*.tif=01;35:*.webm=01;35:*.webp=01;35:*.wmv=01;35:*.xbm=01;35:*.xcf=01;35:*.xpm=01;35:*.aiff=00;32:*.ape=00;32:*.au=00;32:*.flac=00;32:*.m4a=00;32:*.mid=00;32:*.mp3=00;32:*.mpc=00;32:*.ogg=00;32:*.voc=00;32:*.wav=00;32:*.wma=00;32:*.wv=00;32:
LD_LIBRARY_PATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o/SuSE:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o/SuSE:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../lnx64/tools/dot/lib
HOSTTYPE=x86_64
XILINX_VITIS=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
SSH_CONNECTION=158.130.62.223 46464 158.130.24.113 22
XAUTHLOCALHOSTNAME=big14.seas.upenn.edu
LESSCLOSE=lessclose.sh %s %s
XKEYSYMDB=/usr/X11R6/lib/X11/XKeysymDB
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/scripts/rt/data
LANG=en_US.UTF-8
SINGULARITY_DISABLE_CACHE=1
WINDOWMANAGER=/usr/bin/startplasma-x11
LESS=-M -I -R
DISPLAY=localhost:10.0
APPTAINER_DISABLE_CACHE=1
GUESTFISH_RESTORE=\e[0m
RDI_INSTALLROOT=/mnt/pollux/software/xilinx/2020.2
HOSTNAME=big14.seas.upenn.edu
OLDPWD=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin
CONFIG_SITE=/usr/share/site/x86_64-unknown-linux-gnu
CSHEDIT=emacs
GPG_TTY=/dev/pts/9
AUDIODRIVER=pulseaudio
LESS_ADVANCED_PREPROCESSOR=no
COLORTERM=1
GUESTFISH_INIT=\e[1;34m
RDI_PREPEND_PATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin
MAKE_TERMOUT=/dev/pts/9
JAVA_HOME=/usr/lib64/jvm/java-11-openjdk-11
MACHTYPE=x86_64-suse-linux
PLATFORM_REPO_PATHS=/home1/e/ese5320/u96v2_sbc_base
QEMU_AUDIO_DRV=pa
MFLAGS=
MINICOM=-c on
XILINX_VIVADO=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
XILINX_SDK=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
OSTYPE=linux
XILINX_PLANAHEAD=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
XDG_SESSION_ID=58558
USER=nmavuso
XILINXD_LICENSE_FILE=/mnt/pollux/software/xilinx/.Xilinx/
PAGER=less
GUESTFISH_PS1=\[\e[1;32m\]><fs>\[\e[0;31m\] 
RDI_BASEROOT=/mnt/pollux/software/xilinx/2020.2/Vitis
RDI_INSTALLVER=2020.2
MORE=-sl
RDI_JAVA_VERSION=9.0.4
PWD=/home1/n/nmavuso/ese5320_final_project
XILINX_HLS=/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2
HOME=/home1/n/nmavuso
LC_CTYPE=en_US.UTF-8
HOST=big14.seas.upenn.edu
SSH_CLIENT=158.130.62.223 46464 22
XNLSPATH=/usr/share/X11/nls
TCL_LIBRARY=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/tps/tcl/tcl8.5
XDG_SESSION_TYPE=tty
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
SDK_HOME=/usr/lib64/jvm/java-11-openjdk-11
KRB5CCNAME=FILE:/tmp/krb5cc_64880
RDI_APPROOT=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
XDG_DATA_DIRS=/home1/n/nmavuso/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/tps/lnx64
RDI_BUILD=yes
LIBGL_DEBUG=quiet
ISL_IOSTREAMS_RSA=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/tps/isl
JDK_HOME=/usr/lib64/jvm/java-11-openjdk-11
NNTPSERVER=news
PROFILEREAD=true
RDI_PLATFORM=lnx64
RDI_BINROOT=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin
RDI_PROG=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o/SuSE:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data
SYNTH_COMMON=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/scripts/rt/data
SSH_TTY=/dev/pts/9
FROM_HEADER=seas.upenn.edu
MAIL=/var/spool/mail/nmavuso
LESSKEY=/etc/lesskey.bin
TERM=xterm-256color
SHELL=/pkg/bin/bash
XDG_SESSION_CLASS=user
LM_LICENSE_FILE=2100@potato.cis.upenn.edu:1709@potato.cis.upenn.edu:1717@potato.cis.upenn.edu:27010@potato.cis.upenn.edu:27009@potato.cis.upenn.edu
LS_OPTIONS=-N --color=tty -T 0
MAKELEVEL=1
PYTHONSTARTUP=/etc/pythonstart
HDI_APPROOT=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
SHLVL=4
R3D_LIB=/usr/local/share/Raster3D/materials
G_FILENAME_ENCODING=@locale,UTF-8,ISO-8859-15,CP1252
MAKE_TERMERR=/dev/pts/9
XIL_NO_OVERRIDE=0
MANPATH=/usr/local/man:/usr/local/share/man:/usr/share/man
RDI_OPT_EXT=.o
LOGNAME=nmavuso
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/64880/bus
XDG_RUNTIME_DIR=/run/user/64880
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
JRE_HOME=/usr/lib64/jvm/java-11-openjdk-11
XDG_CONFIG_DIRS=/etc/xdg
PATH=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/tps/lnx64/binutils-2.26/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin:/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/gnu/microblaze/lin/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin:/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/bin:/usr/sbin:/Model_Composer/2020.2/bin:/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/microblaze/lin/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/arm/lin/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/aarch64/lin/aarch64-linux/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/aarch64/lin/aarch64-none/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/tps/lnx64/cmake-3.3.2/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/cardano/bin:/home1/c/cis5710/tools/bin:/home1/n/nmavuso/.local/bin:/usr/local/bin:/usr/bin:/bin:/usr/games:/usr/local/homer/bin:/usr/lib/mit/bin:/usr/local/mirnylib/bin:/usr/local/Qt5.4.0/Tools/QtCreator/bin:/usr/local/sra-toolkit/bin:/usr/local/tophat/bin
JAVA_BINDIR=/usr/lib64/jvm/java-11-openjdk-11/bin
GUESTFISH_OUTPUT=\e[0m
RDI_JAVA_PLATFORM=
G_BROKEN_FILENAMES=1
HISTSIZE=1000
MAKEFLAGS=
HDI_PROCESSOR=x86_64
RDI_LIBDIR=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o/SuSE:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o
CPU=x86_64
CVS_RSH=ssh
LESSOPEN=lessopen.sh %s
_=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=36079
XILINX_CD_SESSION=30d0b6d7-128a-4622-88c2-924f50e157e6
XILINX_RS_PORT=42639
XILINX_RS_SESSION=f2d87488-f6de-4572-a6d0-e0ec8f8665a7


V++ command line:
------------------------------------------
/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ --target hw --link --config fpga_acceleration/design.cfg -olzw_hls.xclbin lzw_hls.xo 

FINAL PROGRAM OPTIONS
--config fpga_acceleration/design.cfg
--connectivity.nk lzw_fpga:1:lzw_fpga_1
--debug
--input_files lzw_hls.xo
--link
--optimize 0
--output lzw_hls.xclbin
--platform u96v2_sbc_base
--report_level 0
--save-temps
--target hw

PARSED COMMAND LINE OPTIONS
--target hw 
--link 
--config fpga_acceleration/design.cfg 
-olzw_hls.xclbin 
lzw_hls.xo 

PARSED CONFIG FILE (1) OPTIONS
file: fpga_acceleration/design.cfg
platform u96v2_sbc_base 
debug 1 
save-temps 1 
connectivity.nk lzw_fpga:1:lzw_fpga_1 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/home1/e/ese5320/u96v2_sbc_base/u96v2_sbc_base.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 15 Nov 2024 12:55:44
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 15 Nov 2024 12:55:45
output: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/lzw_hls.xml
------------------------------------------
step: running system_link
timestamp: 15 Nov 2024 12:55:45
cmd: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/system_link --xo /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_hls.xo -keep --config /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/syslinkConfig.ini --xpfm /home1/e/ese5320/u96v2_sbc_base/u96v2_sbc_base.xpfm --target hw --output_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int --temp_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 15 Nov 2024 12:56:01
cmd: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/cf2sw -sdsl /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/sdsl.dat -rtd /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/cf2sw.rtd -nofilter /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/cf2sw_full.rtd -xclbin /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/xclbin_orig.xml -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 15 Nov 2024 12:56:04
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 15 Nov 2024 12:56:08
cmd: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/vpl -t hw -f u96v2_sbc_base -g --remote_ip_cache /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/.ipcache -s --output_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int --log_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/logs/link --report_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/reports/link --config /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/vplConfig.ini -k /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link --no-info --iprepo /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0 --messageDb /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link/vpl.pb /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/dr.bd.tcl
Vivado Log File: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=hw_emu.enableDebugWaveform=1
param=hw_emu.enableProfiling=1
param=compiler.vppCurrentWorkingDir=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project
misc=BinaryName=lzw_hls
[connectivity]
nk=lzw_fpga:1:lzw_fpga_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=lzw_hls
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param hw_emu.enableDebugWaveform=1
--advanced.param hw_emu.enableProfiling=1
--advanced.param compiler.vppCurrentWorkingDir=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project
--config /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/vplConfig.ini
--connectivity.nk lzw_fpga:1:lzw_fpga_1
--debug
--input_file /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/dr.bd.tcl
--iprepo /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0
--kernels /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/kernel_info.dat
--log_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/logs/link
--messageDb /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link/vpl.pb
--no-info
--output_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int
--platform u96v2_sbc_base
--remote_ip_cache /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/.ipcache
--report_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/reports/link
--save_temps
--target hw
--temp_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f u96v2_sbc_base 
-g 
--remote_ip_cache /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/.ipcache 
-s 
--output_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int 
--log_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/logs/link 
--report_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/reports/link 
--config /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/vplConfig.ini 
-k /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link 
--no-info 
--iprepo /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0 
--messageDb /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/run_link/vpl.pb 
/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param hw_emu.enableDebugWaveform=1 
advanced.param hw_emu.enableProfiling=1 
advanced.param compiler.vppCurrentWorkingDir=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project 
advanced.misc BinaryName=lzw_hls 
connectivity.nk lzw_fpga:1:lzw_fpga_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 15 Nov 2024 12:56:25
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 15 November 2024 12:56:49
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 15 November 2024 12:56:49
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:345
   timestamp: 15 November 2024 12:56:49
   -----------------------
   VPL internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
   File: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:386
   timestamp: 15 November 2024 12:56:49
