# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL Example 4.3.srcs/sources_1/imports/HDL Example 4.3 LOGIC GATES/gates.vhd" \
"../../../../HDL Example 4.3.srcs/sources_1/imports/HDL Example 4.3 LOGIC GATES/gates_top.vhd" \

# Do not sort compile order
nosort
