mmUVD_MP_SWAP_CNTL	,	V_75
UVD_CGC_CTRL__WCB_MODE_MASK	,	V_159
UVD_SUVD_CGC_CTRL__SDB_MODE_MASK	,	V_168
ring	,	V_2
uvd_v6_0_mc_resume	,	F_30
"ring test on %d succeeded in %d usecs\n"	,	L_7
mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH	,	V_114
amdgpu_ring_alloc	,	F_20
mmUVD_SUVD_CGC_GATE	,	V_130
upper_32_bits	,	F_32
mmUVD_RBC_RB_RPTR_ADDR	,	V_95
mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL	,	V_19
PACKET0	,	F_22
state	,	V_124
uvd_v6_0_set_sw_clock_gating	,	F_35
mmUVD_CONTEXT_ID	,	V_102
mmUVD_RBC_RB_WPTR_CNTL	,	V_94
mmUVD_GP_SCRATCH4	,	V_48
uvd_v6_0_set_interrupt_state	,	F_53
UVD_SUVD_CGC_CTRL__SIT_MODE_MASK	,	V_165
WREG32_SMC	,	F_60
UVD_CGC_CTRL__UDEC_MODE_MASK	,	V_148
asic_type	,	V_177
mmUVD_SEMA_CNTL	,	V_22
curstate	,	V_176
AMD_IS_APU	,	V_24
size	,	V_26
mmUVD_SEMA_TIMEOUT_STATUS	,	V_21
AMD_CG_STATE_GATE	,	V_175
adev	,	V_4
"UVD not responding, giving up!!!\n"	,	L_5
uvd_v6_0_set_irq_funcs	,	F_8
UVD_CGC_CTRL__JPEG_MODE_MASK	,	V_161
uvd_v6_0_ring_emit_fence	,	F_40
GCK_DFS_BYPASS_CNTL__BYPASSVCLK_MASK	,	V_173
mmUVD_LMI_CTRL2	,	V_61
UVD_SOFT_RESET__CXW_SOFT_RESET_MASK	,	V_68
UVD_CGC_CTRL__MPC_MODE_MASK	,	V_156
amdgpu_ring_init	,	F_13
"IH: UVD TRAP\n"	,	L_13
UVD_CGC_CTRL__RBC_MODE_MASK	,	V_151
UVD_CGC_CTRL__LMI_UMC_MODE_MASK	,	V_153
RB_BUFSZ	,	V_87
UVD_CGC_CTRL__LMI_MC_MODE_MASK	,	V_152
mmUVD_RBC_RB_RPTR	,	V_5
cg_flags	,	V_55
RREG32	,	F_2
UVD_CGC_CTRL__UDEC_DB_MODE_MASK	,	V_145
max_handles	,	V_39
UVD_RBC_RB_CNTL	,	V_86
amdgpu_interrupt_state	,	V_123
EBUSY	,	V_179
amdgpu_uvd_get_destroy_msg	,	F_47
uvd_v6_0_early_init	,	F_6
RREG32_SMC	,	F_59
order_base_2	,	F_38
seq	,	V_100
AMDGPU_UVD_FIRMWARE_OFFSET	,	V_30
uvd_v6_0_ring_test_ib	,	F_45
amd_powergating_state	,	V_180
uvd_v6_0_sw_init	,	F_9
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_6
data2	,	V_128
data1	,	V_127
UVD_CGC_CTRL	,	V_139
uint32_t	,	T_1
irq	,	V_11
i	,	V_52
j	,	V_53
DRM_UDELAY	,	F_43
r	,	V_9
UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK	,	V_70
mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH	,	V_97
AMD_PG_STATE_GATE	,	V_183
uvd_v6_0_is_idle	,	F_50
config	,	V_44
REG_FIELD_SHIFT	,	F_57
uvd_v6_0_resume	,	F_29
"ib test on ring %d succeeded\n"	,	L_12
mdelay	,	F_36
AMDGPU_UVD_HEAP_SIZE	,	V_34
mmUVD_STATUS	,	V_84
source	,	V_122
mmUVD_RBC_RB_WPTR	,	V_6
mmUVD_CGC_CTRL	,	V_58
UVD_CGC_CTRL__SYS_MODE_MASK	,	V_147
num_types	,	V_186
mmUVD_GPCOM_VCPU_CMD	,	V_105
mmUVD_MPC_SET_MUXB0	,	V_78
mmUVD_MPC_SET_MUXB1	,	V_79
UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK	,	V_98
mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL	,	V_20
RB_NO_FETCH	,	V_89
amdgpu_uvd_sw_init	,	F_11
UVD_CGC_CTRL__LRBBM_MODE_MASK	,	V_158
uvd_v6_0_process_interrupt	,	F_54
UVD_CGC_CTRL__SCPU_MODE_MASK	,	V_162
ETIMEDOUT	,	V_120
DRM_ERROR	,	F_21
fence_put	,	F_49
name	,	V_12
idx	,	V_106
mmUVD_LMI_RBC_RB_64BIT_BAR_LOW	,	V_96
UVD_CGC_CTRL__REGS_MODE_MASK	,	V_150
WREG32	,	F_5
gpu_addr	,	V_28
mmUVD_VCPU_CACHE_OFFSET0	,	V_32
mmUVD_RBC_IB_SIZE	,	V_115
UVD_CGC_CTRL__LBSI_MODE_MASK	,	V_157
RB_NO_UPDATE	,	V_91
fw	,	V_31
mmUVD_VCPU_CACHE_OFFSET2	,	V_40
mmUVD_VCPU_CACHE_OFFSET1	,	V_35
UVD_SUVD_CGC_CTRL__SMP_MODE_MASK	,	V_166
amdgpu_ring_write	,	F_23
UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK	,	V_64
AMDGPU_UVD_STACK_SIZE	,	V_37
amdgpu_uvd_suspend	,	F_15
__BIG_ENDIAN	,	F_37
uvd_v6_0_soft_reset	,	F_52
uvd_v6_0_ring_get_rptr	,	F_1
mmUVD_UDEC_DBW_ADDR_CONFIG	,	V_47
DRM_DEBUG	,	F_55
ixGCK_DFS_BYPASS_CNTL	,	V_171
UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK	,	V_133
uvd_v6_0_start	,	F_18
amdgpu_ring_commit	,	F_24
GCK_DFS_BYPASS_CNTL__BYPASSDCLK_MASK	,	V_172
CP_PACKET2	,	V_13
RB_RPTR_WR_EN	,	V_92
uint64_t	,	T_2
mmUVD_LMI_CTRL	,	V_73
CLK_GATE_DLY_TIMER	,	V_140
AMDGPU_RING_TYPE_UVD	,	V_14
mmSRBM_STATUS	,	V_118
mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL	,	V_18
vm_id	,	V_111
UVD_SUVD_CGC_CTRL__SRE_MODE_MASK	,	V_164
tmp	,	V_15
"amdgpu: ring failed to lock UVD ring (%d).\n"	,	L_2
enable	,	V_170
mmUVD_VCPU_CACHE_SIZE1	,	V_36
mmUVD_VCPU_CACHE_SIZE2	,	V_41
ib	,	V_110
mmUVD_VCPU_CACHE_SIZE0	,	V_33
fence_wait	,	F_48
uvd_v6_0_ring_test_ring	,	F_42
wptr	,	V_7
UVD_CGC_CTRL__UDEC_RE_MODE_MASK	,	V_142
UVD_CGC_CTRL__IDCT_MODE_MASK	,	V_154
"amdgpu: failed to get create msg (%d).\n"	,	L_9
UVD_SUVD_CGC_GATE__SIT_MASK	,	V_135
SRBM_SOFT_RESET__SOFT_RESET_UVD_MASK	,	V_72
RB_WPTR_POLL_EN	,	V_90
handle	,	V_8
uvd_v6_0_ring_get_wptr	,	F_3
ctx_switch	,	V_112
mmUVD_CGC_GATE	,	V_169
pg_flags	,	V_181
mmUVD_MPC_SET_MUX	,	V_81
amdgpu_irq_add_id	,	F_10
uvd_v6_0_sw_fini	,	F_14
DRM_INFO	,	F_25
status	,	V_83
UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK	,	V_65
usec_timeout	,	V_107
ring_size	,	V_85
flags	,	V_23
UVD_SUVD_CGC_CTRL__SCM_MODE_MASK	,	V_167
AMD_CG_SUPPORT_UVD_MGCG	,	V_56
UVD_SOFT_RESET__LMI_SOFT_RESET_MASK	,	V_63
amdgpu_ring_test_ring	,	F_19
amdgpu_iv_entry	,	V_125
AMDGPU_GPU_PAGE_ALIGN	,	F_33
UVD_CGC_CTRL__CLK_OFF_DELAY_MASK	,	V_132
mmUVD_MPC_SET_ALU	,	V_80
amd_clockgating_state	,	V_174
uvd_v6_0_hw_fini	,	F_26
uvd_v6_set_bypass_mode	,	F_58
UVD_SOFT_RESET__CSM_SOFT_RESET_MASK	,	V_67
UVD_SOFT_RESET__RBC_SOFT_RESET_MASK	,	V_66
UVD_SUVD_CGC_GATE__SDB_MASK	,	V_138
rb_bufsz	,	V_49
mmUVD_RBC_RB_CNTL	,	V_93
"amdgpu: failed to get destroy ib (%d).\n"	,	L_10
EINVAL	,	V_108
mmUVD_MPC_SET_MUXA1	,	V_77
length_dw	,	V_116
gfx	,	V_43
"amdgpu: fence wait failed (%d).\n"	,	L_11
uvd_v6_0_suspend	,	F_28
mmUVD_MPC_SET_MUXA0	,	V_76
mmUVD_SOFT_RESET	,	V_62
UVD_SUVD_CGC_GATE__SMP_MASK	,	V_136
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW	,	V_27
data	,	V_57
amdgpu_ring	,	V_1
"amdgpu: ring %d test failed (0x%08X)\n"	,	L_8
uvd_v6_0_wait_for_idle	,	F_51
mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH	,	V_29
lower_32_bits	,	F_31
mp_swap_cntl	,	V_51
UVD_CGC_CTRL__MPRD_MODE_MASK	,	V_155
u32	,	T_4
mmUVD_LMI_RBC_IB_64BIT_BAR_LOW	,	V_113
CHIP_FIJI	,	V_178
UVD_CGC_CTRL__UDEC_CM_MODE_MASK	,	V_143
AMD_PG_SUPPORT_UVD	,	V_182
REG_SET_FIELD	,	F_39
CLK_OFF_DELAY	,	V_141
uvd_v6_0_ring_emit_ib	,	F_44
offset	,	V_25
AMDGPU_UVD_SESSION_SIZE	,	V_38
mmUVD_POWER_STATUS	,	V_54
amdgpu_ib	,	V_109
UVD_CGC_CTRL__VCPU_MODE_MASK	,	V_160
WREG32_P	,	F_34
UVD_SUVD_CGC_GATE__SRE_MASK	,	V_134
mmUVD_MASTINT_EN	,	V_60
done	,	V_16
mmUVD_SUVD_CGC_CTRL	,	V_131
amdgpu_uvd_resume	,	F_12
UVD_CGC_CTRL__UDEC_IT_MODE_MASK	,	V_144
uvd_v6_0_set_clockgating_state	,	F_61
entry	,	V_126
"UVD not responding, trying to reset the VCPU!!!\n"	,	L_4
gb_addr_config	,	V_45
UVD_SOFT_RESET__TAP_SOFT_RESET_MASK	,	V_69
mmUVD_UDEC_ADDR_CONFIG	,	V_42
uvd_v6_0_ring_funcs	,	V_185
uvd_v6_0_set_powergating_state	,	F_62
UVD_CGC_CTRL__MPEG2_MODE_MASK	,	V_149
mmUVD_UDEC_DB_ADDR_CONFIG	,	V_46
amdgpu_uvd_get_create_msg	,	F_46
RB_BLKSZ	,	V_88
uvd_v6_0_set_ring_funcs	,	F_7
amdgpu_irq_src	,	V_121
mmSRBM_SOFT_RESET	,	V_71
UVD_CGC_CTRL__JPEG2_MODE_MASK	,	V_163
uvd_v6_0_irq_funcs	,	V_187
uvd_v6_0_ring_set_wptr	,	F_4
amdgpu_uvd_sw_fini	,	F_16
"UVD initialized successfully.\n"	,	L_3
SRBM_STATUS__UVD_BUSY_MASK	,	V_119
ready	,	V_17
"uvd"	,	L_1
uvd_v6_0_hw_init	,	F_17
uvd_v6_0_stop	,	F_27
addr	,	V_99
mmUVD_LMI_SWAP_CNTL	,	V_74
amdgpu_device	,	V_3
uvd	,	V_10
mmUVD_GPCOM_VCPU_DATA1	,	V_104
mmUVD_GPCOM_VCPU_DATA0	,	V_103
WARN_ON	,	F_41
u64	,	T_3
suvd_flags	,	V_129
UVD_CGC_CTRL__UDEC_MP_MODE_MASK	,	V_146
mmUVD_VCPU_CNTL	,	V_82
funcs	,	V_184
fence	,	V_117
amdgpu_fence_process	,	F_56
UVD_SUVD_CGC_GATE__SCM_MASK	,	V_137
lmi_swap_cntl	,	V_50
UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK	,	V_59
AMDGPU_FENCE_FLAG_64BIT	,	V_101
